Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 15 04:36:26 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.494      -10.513                     58                 1089        0.075        0.000                      0                 1089        3.750        0.000                       0                   420  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.494      -10.513                     58                 1085        0.075        0.000                      0                 1085        3.750        0.000                       0                   420  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    6.424        0.000                      0                    4        1.004        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           58  Failing Endpoints,  Worst Slack       -0.494ns,  Total Violation      -10.513ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.494ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.366ns  (logic 2.209ns (21.310%)  route 8.157ns (78.690%))
  Logic Levels:           11  (LUT2=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X42Y59         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         0.953     6.607    sm/D_states_q[0]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.731 f  sm/ram_reg_i_52/O
                         net (fo=26, routed)          1.198     7.929    sm/ram_reg_i_52_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.053 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.549     8.603    sm/ram_reg_i_127_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.607     9.334    sm/ram_reg_i_76_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.458 r  sm/ram_reg_i_27/O
                         net (fo=46, routed)          0.550    10.008    L_reg/M_sm_ra1[2]
    SLICE_X47Y60         MUXF7 (Prop_muxf7_S_O)       0.276    10.284 r  L_reg/ram_reg_i_45/O
                         net (fo=41, routed)          0.837    11.122    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I1_O)        0.299    11.421 f  L_reg/D_states_q[0]_i_89/O
                         net (fo=4, routed)           0.627    12.048    L_reg/ram_reg_i_45_0
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124    12.172 f  L_reg/D_states_q[0]_i_71/O
                         net (fo=7, routed)           0.803    12.974    forLoop_idx_0_1393822361[0].cond_butt_sel_desel/D_states_q[2]_i_40
    SLICE_X48Y55         LUT2 (Prop_lut2_I1_O)        0.124    13.098 r  forLoop_idx_0_1393822361[0].cond_butt_sel_desel/D_states_q[3]_i_32/O
                         net (fo=3, routed)           0.456    13.555    sm/D_states_q[2]_i_22_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I2_O)        0.124    13.679 r  sm/D_states_q[4]_i_8/O
                         net (fo=1, routed)           0.154    13.832    sm/D_states_q[4]_i_8_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.124    13.956 r  sm/D_states_q[4]_i_3/O
                         net (fo=1, routed)           0.660    14.616    sm/D_states_q[4]_i_3_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.740 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.762    15.502    sm/D_states_d__0[4]
    SLICE_X43Y60         FDRE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.435    14.839    sm/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)       -0.067    15.009    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -15.502    
  -------------------------------------------------------------------
                         slack                                 -0.494    

Slack (VIOLATED) :        -0.489ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.892ns  (logic 3.001ns (30.338%)  route 6.891ns (69.662%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X42Y59         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         0.953     6.607    sm/D_states_q[0]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.731 f  sm/ram_reg_i_52/O
                         net (fo=26, routed)          1.198     7.929    sm/ram_reg_i_52_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.053 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.549     8.603    sm/ram_reg_i_127_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.607     9.334    sm/ram_reg_i_76_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.458 r  sm/ram_reg_i_27/O
                         net (fo=46, routed)          0.550    10.008    L_reg/M_sm_ra1[2]
    SLICE_X47Y60         MUXF7 (Prop_muxf7_S_O)       0.276    10.284 r  L_reg/ram_reg_i_45/O
                         net (fo=41, routed)          0.933    11.217    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X50Y60         LUT2 (Prop_lut2_I0_O)        0.299    11.516 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.516    alum/S[1]
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.049 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.049    alum/out_sig0_carry_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.166 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.166    alum/out_sig0_carry__0_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.385 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.867    13.253    sm/D_registers_q_reg[7][11][4]
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.295    13.548 r  sm/D_registers_q[7][8]_i_2/O
                         net (fo=2, routed)           0.166    13.714    display/ram_reg_0
    SLICE_X49Y65         LUT3 (Prop_lut3_I2_O)        0.124    13.838 r  display/ram_reg_i_29/O
                         net (fo=2, routed)           0.350    14.187    L_reg/ram_reg_1
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.124    14.311 r  L_reg/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.716    15.028    brams/bram2/ram_reg_1[8]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.539    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -15.028    
  -------------------------------------------------------------------
                         slack                                 -0.489    

Slack (VIOLATED) :        -0.419ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.822ns  (logic 2.999ns (30.533%)  route 6.823ns (69.467%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X42Y59         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         0.953     6.607    sm/D_states_q[0]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.731 f  sm/ram_reg_i_52/O
                         net (fo=26, routed)          1.198     7.929    sm/ram_reg_i_52_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.053 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.549     8.603    sm/ram_reg_i_127_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.607     9.334    sm/ram_reg_i_76_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.458 r  sm/ram_reg_i_27/O
                         net (fo=46, routed)          0.550    10.008    L_reg/M_sm_ra1[2]
    SLICE_X47Y60         MUXF7 (Prop_muxf7_S_O)       0.276    10.284 r  L_reg/ram_reg_i_45/O
                         net (fo=41, routed)          0.933    11.217    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X50Y60         LUT2 (Prop_lut2_I0_O)        0.299    11.516 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.516    alum/S[1]
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.049 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.049    alum/out_sig0_carry_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.372 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.647    13.020    alum/data0[5]
    SLICE_X51Y63         LUT4 (Prop_lut4_I2_O)        0.306    13.326 r  alum/ram_reg_i_84/O
                         net (fo=1, routed)           0.309    13.635    sm/D_registers_q_reg[7][5]
    SLICE_X48Y63         LUT5 (Prop_lut5_I1_O)        0.124    13.759 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.473    14.232    display/ram_reg_9
    SLICE_X52Y62         LUT5 (Prop_lut5_I2_O)        0.124    14.356 r  display/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.602    14.958    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.958    
  -------------------------------------------------------------------
                         slack                                 -0.419    

Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.306ns  (logic 2.209ns (21.434%)  route 8.097ns (78.566%))
  Logic Levels:           11  (LUT2=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X42Y59         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         0.953     6.607    sm/D_states_q[0]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.731 f  sm/ram_reg_i_52/O
                         net (fo=26, routed)          1.198     7.929    sm/ram_reg_i_52_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.053 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.549     8.603    sm/ram_reg_i_127_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.607     9.334    sm/ram_reg_i_76_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.458 r  sm/ram_reg_i_27/O
                         net (fo=46, routed)          0.808    10.266    L_reg/M_sm_ra1[2]
    SLICE_X49Y59         MUXF7 (Prop_muxf7_S_O)       0.276    10.542 f  L_reg/ram_reg_i_43/O
                         net (fo=44, routed)          0.929    11.471    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X41Y59         LUT2 (Prop_lut2_I1_O)        0.299    11.770 r  L_reg/D_states_q[0]_i_103/O
                         net (fo=2, routed)           0.568    12.338    L_reg/D_registers_q_reg[1][2]_0
    SLICE_X47Y60         LUT2 (Prop_lut2_I0_O)        0.124    12.462 r  L_reg/D_states_q[0]_i_90/O
                         net (fo=4, routed)           0.606    13.069    sm/D_states_q[0]_i_11
    SLICE_X41Y58         LUT6 (Prop_lut6_I0_O)        0.124    13.193 r  sm/D_states_q[0]_i_46/O
                         net (fo=3, routed)           0.617    13.810    sm/D_states_q_reg[0]_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.124    13.934 r  sm/D_states_q[0]_i_40/O
                         net (fo=1, routed)           0.161    14.095    sm/D_states_q[0]_i_40_n_0
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.219 r  sm/D_states_q[0]_i_9/O
                         net (fo=2, routed)           0.767    14.986    sm/D_states_q[0]_i_9_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  sm/D_states_q[0]_i_2/O
                         net (fo=1, routed)           0.332    15.442    sm/D_states_d__0[0]
    SLICE_X42Y59         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.435    14.839    sm/clk_IBUF_BUFG
    SLICE_X42Y59         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.297    15.136    
                         clock uncertainty           -0.035    15.101    
    SLICE_X42Y59         FDSE (Setup_fdse_C_D)       -0.045    15.056    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -15.442    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.772ns  (logic 3.001ns (30.710%)  route 6.771ns (69.290%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X42Y59         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         0.953     6.607    sm/D_states_q[0]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.731 f  sm/ram_reg_i_52/O
                         net (fo=26, routed)          1.198     7.929    sm/ram_reg_i_52_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.053 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.549     8.603    sm/ram_reg_i_127_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.607     9.334    sm/ram_reg_i_76_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.458 r  sm/ram_reg_i_27/O
                         net (fo=46, routed)          0.550    10.008    L_reg/M_sm_ra1[2]
    SLICE_X47Y60         MUXF7 (Prop_muxf7_S_O)       0.276    10.284 r  L_reg/ram_reg_i_45/O
                         net (fo=41, routed)          0.933    11.217    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X50Y60         LUT2 (Prop_lut2_I0_O)        0.299    11.516 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.516    alum/S[1]
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.049 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.049    alum/out_sig0_carry_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.166 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.166    alum/out_sig0_carry__0_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.385 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.867    13.253    sm/D_registers_q_reg[7][11][4]
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.295    13.548 r  sm/D_registers_q[7][8]_i_2/O
                         net (fo=2, routed)           0.166    13.714    display/ram_reg_0
    SLICE_X49Y65         LUT3 (Prop_lut3_I2_O)        0.124    13.838 r  display/ram_reg_i_29/O
                         net (fo=2, routed)           0.359    14.197    sm/ram_reg_4
    SLICE_X48Y65         LUT5 (Prop_lut5_I0_O)        0.124    14.321 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.587    14.908    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.908    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.323ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 2.540ns (26.117%)  route 7.186ns (73.883%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X42Y59         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         0.953     6.607    sm/D_states_q[0]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.731 f  sm/ram_reg_i_52/O
                         net (fo=26, routed)          1.198     7.929    sm/ram_reg_i_52_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.053 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.549     8.603    sm/ram_reg_i_127_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.607     9.334    sm/ram_reg_i_76_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.458 r  sm/ram_reg_i_27/O
                         net (fo=46, routed)          0.808    10.266    L_reg/M_sm_ra1[2]
    SLICE_X49Y59         MUXF7 (Prop_muxf7_S_O)       0.276    10.542 f  L_reg/ram_reg_i_43/O
                         net (fo=44, routed)          0.908    11.449    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.295    11.744 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    11.744    alum/M_reg_rd1[2]
    SLICE_X49Y61         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.401    12.145 r  alum/out_sig0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.585    12.731    alum/data1[3]
    SLICE_X51Y61         LUT4 (Prop_lut4_I0_O)        0.306    13.037 r  alum/ram_reg_i_85/O
                         net (fo=1, routed)           0.403    13.440    sm/ram_reg_11
    SLICE_X51Y59         LUT5 (Prop_lut5_I1_O)        0.124    13.564 r  sm/ram_reg_i_41/O
                         net (fo=3, routed)           0.571    14.135    sm/ram_reg_i_41_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I2_O)        0.124    14.259 r  sm/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.602    14.862    brams/bram1/ADDRARDADDR[3]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.862    
  -------------------------------------------------------------------
                         slack                                 -0.323    

Slack (VIOLATED) :        -0.319ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.722ns  (logic 2.985ns (30.704%)  route 6.737ns (69.296%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X42Y59         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         0.953     6.607    sm/D_states_q[0]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.731 f  sm/ram_reg_i_52/O
                         net (fo=26, routed)          1.198     7.929    sm/ram_reg_i_52_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.053 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.549     8.603    sm/ram_reg_i_127_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.607     9.334    sm/ram_reg_i_76_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.458 r  sm/ram_reg_i_27/O
                         net (fo=46, routed)          0.550    10.008    L_reg/M_sm_ra1[2]
    SLICE_X47Y60         MUXF7 (Prop_muxf7_S_O)       0.276    10.284 r  L_reg/ram_reg_i_45/O
                         net (fo=41, routed)          0.933    11.217    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X50Y60         LUT2 (Prop_lut2_I0_O)        0.299    11.516 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.516    alum/S[1]
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.049 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.049    alum/out_sig0_carry_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.166 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.166    alum/out_sig0_carry__0_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.481 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.602    13.083    sm/D_registers_q_reg[7][11][7]
    SLICE_X52Y62         LUT5 (Prop_lut5_I1_O)        0.307    13.390 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.588    13.979    display/ram_reg_12
    SLICE_X52Y61         LUT5 (Prop_lut5_I3_O)        0.124    14.103 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.755    14.858    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.539    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.858    
  -------------------------------------------------------------------
                         slack                                 -0.319    

Slack (VIOLATED) :        -0.303ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.707ns  (logic 2.854ns (29.403%)  route 6.853ns (70.597%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X42Y59         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         0.953     6.607    sm/D_states_q[0]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.731 f  sm/ram_reg_i_52/O
                         net (fo=26, routed)          1.198     7.929    sm/ram_reg_i_52_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.053 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.549     8.603    sm/ram_reg_i_127_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.607     9.334    sm/ram_reg_i_76_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.458 r  sm/ram_reg_i_27/O
                         net (fo=46, routed)          0.808    10.266    L_reg/M_sm_ra1[2]
    SLICE_X49Y59         MUXF7 (Prop_muxf7_S_O)       0.276    10.542 r  L_reg/ram_reg_i_43/O
                         net (fo=44, routed)          0.908    11.449    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X49Y61         LUT2 (Prop_lut2_I0_O)        0.299    11.748 r  L_reg/i__carry_i_5__3/O
                         net (fo=1, routed)           0.000    11.748    alum/ram_reg_i_46_0[2]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.146 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.146    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.459 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.588    13.047    alum/data1[7]
    SLICE_X52Y60         LUT4 (Prop_lut4_I0_O)        0.306    13.353 r  alum/ram_reg_i_82/O
                         net (fo=1, routed)           0.282    13.635    sm/D_registers_q_reg[7][7]_0
    SLICE_X52Y60         LUT5 (Prop_lut5_I1_O)        0.124    13.759 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.189    13.948    display/ram_reg_16
    SLICE_X52Y60         LUT5 (Prop_lut5_I3_O)        0.124    14.072 r  display/ram_reg_i_6/O
                         net (fo=1, routed)           0.771    14.843    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.478    14.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.843    
  -------------------------------------------------------------------
                         slack                                 -0.303    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.700ns  (logic 2.756ns (28.411%)  route 6.944ns (71.589%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X42Y59         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         0.953     6.607    sm/D_states_q[0]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.731 f  sm/ram_reg_i_52/O
                         net (fo=26, routed)          1.198     7.929    sm/ram_reg_i_52_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.053 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.549     8.603    sm/ram_reg_i_127_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.607     9.334    sm/ram_reg_i_76_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.458 r  sm/ram_reg_i_27/O
                         net (fo=46, routed)          0.808    10.266    L_reg/M_sm_ra1[2]
    SLICE_X49Y59         MUXF7 (Prop_muxf7_S_O)       0.276    10.542 r  L_reg/ram_reg_i_43/O
                         net (fo=44, routed)          0.908    11.449    L_reg/D_registers_q_reg[0][2]_0
    SLICE_X49Y61         LUT2 (Prop_lut2_I0_O)        0.299    11.748 r  L_reg/i__carry_i_5__3/O
                         net (fo=1, routed)           0.000    11.748    alum/ram_reg_i_46_0[2]
    SLICE_X49Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.146 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.146    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.368 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.462    12.830    sm/D_registers_q_reg[7][11]_0[2]
    SLICE_X51Y62         LUT5 (Prop_lut5_I3_O)        0.299    13.129 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=2, routed)           0.308    13.438    display/ram_reg
    SLICE_X51Y64         LUT3 (Prop_lut3_I2_O)        0.124    13.562 r  display/ram_reg_i_38/O
                         net (fo=2, routed)           0.561    14.123    L_reg/ram_reg_0
    SLICE_X53Y62         LUT5 (Prop_lut5_I4_O)        0.124    14.247 r  L_reg/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.590    14.836    brams/bram2/ram_reg_1[4]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.478    14.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.140    
                         clock uncertainty           -0.035    15.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.539    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -14.836    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.033ns  (logic 2.085ns (20.781%)  route 7.948ns (79.219%))
  Logic Levels:           10  (LUT2=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X42Y59         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDSE (Prop_fdse_C_Q)         0.518     5.654 f  sm/D_states_q_reg[0]/Q
                         net (fo=184, routed)         0.953     6.607    sm/D_states_q[0]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.124     6.731 f  sm/ram_reg_i_52/O
                         net (fo=26, routed)          1.198     7.929    sm/ram_reg_i_52_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.053 r  sm/ram_reg_i_127/O
                         net (fo=1, routed)           0.549     8.603    sm/ram_reg_i_127_n_0
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.727 r  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.607     9.334    sm/ram_reg_i_76_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     9.458 r  sm/ram_reg_i_27/O
                         net (fo=46, routed)          0.550    10.008    L_reg/M_sm_ra1[2]
    SLICE_X47Y60         MUXF7 (Prop_muxf7_S_O)       0.276    10.284 r  L_reg/ram_reg_i_45/O
                         net (fo=41, routed)          0.837    11.122    L_reg/D_registers_q_reg[0][1]_0
    SLICE_X47Y57         LUT2 (Prop_lut2_I1_O)        0.299    11.421 f  L_reg/D_states_q[0]_i_89/O
                         net (fo=4, routed)           0.627    12.048    L_reg/ram_reg_i_45_0
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.124    12.172 f  L_reg/D_states_q[0]_i_71/O
                         net (fo=7, routed)           0.750    12.922    forLoop_idx_0_174470396[1].cond_butt_dirs/D_states_q[0]_i_4_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.046 r  forLoop_idx_0_174470396[1].cond_butt_dirs/D_states_q[0]_i_23/O
                         net (fo=1, routed)           0.286    13.333    sm/D_states_q_reg[5]_rep__0_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124    13.457 r  sm/D_states_q[0]_i_4/O
                         net (fo=1, routed)           0.683    14.140    sm/D_states_q[0]_i_4_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.264 r  sm/D_states_q[0]_i_1/O
                         net (fo=13, routed)          0.906    15.169    sm/D_states_q[0]_i_1_n_0
    SLICE_X42Y63         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.432    14.836    sm/clk_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X42Y63         FDRE (Setup_fdre_C_CE)      -0.169    14.904    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                         -15.169    
  -------------------------------------------------------------------
                         slack                                 -0.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameclk/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.782%)  route 0.238ns (59.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.567     1.511    clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  D_gamecounter_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  D_gamecounter_q_reg[13]/Q
                         net (fo=3, routed)           0.238     1.913    gameclk/S[0]
    SLICE_X52Y53         FDRE                                         r  gameclk/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.834     2.024    gameclk/clk_IBUF_BUFG
    SLICE_X52Y53         FDRE                                         r  gameclk/D_last_q_reg/C
                         clock pessimism             -0.246     1.779    
    SLICE_X52Y53         FDRE (Hold_fdre_C_D)         0.059     1.838    gameclk/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_gamecounter_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.567     1.511    clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  D_gamecounter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  D_gamecounter_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.789    D_gamecounter_q_reg_n_0_[14]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.945 r  D_gamecounter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    D_gamecounter_q_reg[12]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.999 r  D_gamecounter_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    D_gamecounter_q_reg[16]_i_1_n_7
    SLICE_X52Y50         FDRE                                         r  D_gamecounter_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.835     2.025    clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  D_gamecounter_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    D_gamecounter_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.369%)  route 0.282ns (66.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    sr3/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.282     1.926    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X52Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.369%)  route 0.282ns (66.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    sr3/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.282     1.926    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X52Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.369%)  route 0.282ns (66.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    sr3/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.282     1.926    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X52Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.369%)  route 0.282ns (66.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    sr3/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.282     1.926    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y63         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X52Y63         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 D_gamecounter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_gamecounter_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.567     1.511    clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  D_gamecounter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  D_gamecounter_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.789    D_gamecounter_q_reg_n_0_[14]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.945 r  D_gamecounter_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    D_gamecounter_q_reg[12]_i_1_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.012 r  D_gamecounter_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.012    D_gamecounter_q_reg[16]_i_1_n_5
    SLICE_X52Y50         FDRE                                         r  D_gamecounter_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.835     2.025    clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  D_gamecounter_q_reg[18]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    D_gamecounter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.838%)  route 0.294ns (64.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    sr1/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.294     1.961    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y63         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y63         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X56Y63         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.849    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.838%)  route 0.294ns (64.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    sr1/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.294     1.961    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y63         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y63         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X56Y63         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.849    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.838%)  route 0.294ns (64.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    sr1/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.294     1.961    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y63         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.829     2.019    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y63         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X56Y63         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.849    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y46   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y48   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y63   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.704ns (22.414%)  route 2.437ns (77.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  sm/D_states_q_reg[6]/Q
                         net (fo=115, routed)         0.938     6.528    sm/D_states_q[6]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.652 r  sm/D_decrease_timer_q_i_4/O
                         net (fo=24, routed)          0.661     7.313    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.437 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.837     8.275    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X40Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    14.699    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.704ns (22.414%)  route 2.437ns (77.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  sm/D_states_q_reg[6]/Q
                         net (fo=115, routed)         0.938     6.528    sm/D_states_q[6]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.652 r  sm/D_decrease_timer_q_i_4/O
                         net (fo=24, routed)          0.661     7.313    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.437 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.837     8.275    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X40Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    14.699    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.704ns (22.414%)  route 2.437ns (77.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  sm/D_states_q_reg[6]/Q
                         net (fo=115, routed)         0.938     6.528    sm/D_states_q[6]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.652 r  sm/D_decrease_timer_q_i_4/O
                         net (fo=24, routed)          0.661     7.313    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.437 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.837     8.275    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X40Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    14.699    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.704ns (22.414%)  route 2.437ns (77.586%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  sm/D_states_q_reg[6]/Q
                         net (fo=115, routed)         0.938     6.528    sm/D_states_q[6]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.124     6.652 r  sm/D_decrease_timer_q_i_4/O
                         net (fo=24, routed)          0.661     7.313    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.437 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.837     8.275    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.431    14.835    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X40Y65         FDPE (Recov_fdpe_C_PRE)     -0.359    14.699    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.209ns (22.634%)  route 0.714ns (77.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X42Y63         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDSE (Prop_fdse_C_Q)         0.164     1.665 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=97, routed)          0.392     2.057    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.045     2.102 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.322     2.424    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.825     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X40Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.420    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.209ns (22.634%)  route 0.714ns (77.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X42Y63         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDSE (Prop_fdse_C_Q)         0.164     1.665 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=97, routed)          0.392     2.057    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.045     2.102 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.322     2.424    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.825     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X40Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.420    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.209ns (22.634%)  route 0.714ns (77.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X42Y63         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDSE (Prop_fdse_C_Q)         0.164     1.665 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=97, routed)          0.392     2.057    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.045     2.102 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.322     2.424    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.825     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X40Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.420    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.209ns (22.634%)  route 0.714ns (77.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X42Y63         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDSE (Prop_fdse_C_Q)         0.164     1.665 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=97, routed)          0.392     2.057    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I5_O)        0.045     2.102 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.322     2.424    fifo_reset_cond/AS[0]
    SLICE_X40Y65         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.825     2.014    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X40Y65         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X40Y65         FDPE (Remov_fdpe_C_PRE)     -0.095     1.420    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  1.004    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            62 Endpoints
Min Delay            62 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.897ns  (logic 11.315ns (27.667%)  route 29.582ns (72.333%))
  Logic Levels:           35  (CARRY4=7 LUT2=3 LUT3=3 LUT4=5 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=146, routed)         1.000     6.590    sm/D_states_q_reg[7]_0[1]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  sm/ram_reg_i_51/O
                         net (fo=10, routed)          0.759     7.473    sm/ram_reg_i_51_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  sm/out_sig0_carry_i_26/O
                         net (fo=1, routed)           0.639     8.236    sm/out_sig0_carry_i_26_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.360 r  sm/out_sig0_carry_i_17/O
                         net (fo=17, routed)          0.705     9.065    sm/out_sig0_carry_i_17_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.189 r  sm/ram_reg_i_72/O
                         net (fo=26, routed)          0.720     9.910    L_reg/M_sm_ra1[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  L_reg/ram_reg_i_31/O
                         net (fo=8, routed)           2.098    12.131    L_reg/D_registers_q_reg[1][8]_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.255 r  L_reg/L_7125905c_remainder0__0_carry__1_i_10/O
                         net (fo=6, routed)           1.130    13.385    L_reg/L_7125905c_remainder0__0_carry__1_i_10_n_0
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.509 f  L_reg/L_7125905c_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           0.700    14.209    L_reg/L_7125905c_remainder0__0_carry_i_21_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    14.333 f  L_reg/L_7125905c_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.831    15.164    L_reg/L_7125905c_remainder0__0_carry_i_15__0_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.124    15.288 r  L_reg/L_7125905c_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.996    16.283    L_reg/L_7125905c_remainder0__0_carry_i_14_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124    16.407 r  L_reg/L_7125905c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.527    16.934    sm/L_7125905c_remainder0__0_carry_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.119    17.053 r  sm/L_7125905c_remainder0__0_carry_i_3/O
                         net (fo=1, routed)           0.617    17.670    timerseg_driver/decimal_renderer/DI[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    18.398 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.398    timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.721 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry__0/O[1]
                         net (fo=1, routed)           0.584    19.305    L_reg/L_7125905c_remainder0[4]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.306    19.611 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=11, routed)          1.278    20.889    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.152    21.041 r  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           0.684    21.726    L_reg/i__carry_i_22__0_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    22.058 r  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.559    22.617    L_reg/i__carry__0_i_21_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124    22.741 r  L_reg/i__carry__0_i_16/O
                         net (fo=6, routed)           0.802    23.543    L_reg/i__carry__0_i_16_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.124    23.667 f  L_reg/i__carry_i_15/O
                         net (fo=6, routed)           1.011    24.678    L_reg/i__carry_i_15_n_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.152    24.830 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.652    25.481    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    26.196 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.196    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.310 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.310    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.644 f  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.300    27.944    L_reg/i__carry_i_34_1[1]
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.303    28.247 f  L_reg/i__carry__1_i_1/O
                         net (fo=3, routed)           0.659    28.906    L_reg/ram_reg_i_43_0[3]
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.124    29.030 f  L_reg/i__carry_i_34/O
                         net (fo=8, routed)           1.279    30.309    L_reg/i__carry_i_34_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.124    30.433 f  L_reg/i__carry_i_24/O
                         net (fo=2, routed)           0.807    31.240    L_reg/i__carry_i_24_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I2_O)        0.152    31.392 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.341    31.734    L_reg/i__carry_i_9_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.332    32.066 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.640    32.706    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.102 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.102    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.417 f  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.864    34.280    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.307    34.587 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.403    34.990    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124    35.114 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.800    35.914    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.038 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           1.360    37.398    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124    37.522 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.022    38.545    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I5_O)        0.124    38.669 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.815    42.484    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    46.031 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    46.031    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.878ns  (logic 11.312ns (27.672%)  route 29.566ns (72.328%))
  Logic Levels:           35  (CARRY4=7 LUT2=3 LUT3=3 LUT4=5 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=146, routed)         1.000     6.590    sm/D_states_q_reg[7]_0[1]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  sm/ram_reg_i_51/O
                         net (fo=10, routed)          0.759     7.473    sm/ram_reg_i_51_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  sm/out_sig0_carry_i_26/O
                         net (fo=1, routed)           0.639     8.236    sm/out_sig0_carry_i_26_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.360 r  sm/out_sig0_carry_i_17/O
                         net (fo=17, routed)          0.705     9.065    sm/out_sig0_carry_i_17_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.189 r  sm/ram_reg_i_72/O
                         net (fo=26, routed)          0.720     9.910    L_reg/M_sm_ra1[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  L_reg/ram_reg_i_31/O
                         net (fo=8, routed)           2.098    12.131    L_reg/D_registers_q_reg[1][8]_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.255 r  L_reg/L_7125905c_remainder0__0_carry__1_i_10/O
                         net (fo=6, routed)           1.130    13.385    L_reg/L_7125905c_remainder0__0_carry__1_i_10_n_0
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.509 f  L_reg/L_7125905c_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           0.700    14.209    L_reg/L_7125905c_remainder0__0_carry_i_21_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    14.333 f  L_reg/L_7125905c_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.831    15.164    L_reg/L_7125905c_remainder0__0_carry_i_15__0_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.124    15.288 r  L_reg/L_7125905c_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.996    16.283    L_reg/L_7125905c_remainder0__0_carry_i_14_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124    16.407 r  L_reg/L_7125905c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.527    16.934    sm/L_7125905c_remainder0__0_carry_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.119    17.053 r  sm/L_7125905c_remainder0__0_carry_i_3/O
                         net (fo=1, routed)           0.617    17.670    timerseg_driver/decimal_renderer/DI[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    18.398 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.398    timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.721 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry__0/O[1]
                         net (fo=1, routed)           0.584    19.305    L_reg/L_7125905c_remainder0[4]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.306    19.611 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=11, routed)          1.278    20.889    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.152    21.041 r  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           0.684    21.726    L_reg/i__carry_i_22__0_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    22.058 r  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.559    22.617    L_reg/i__carry__0_i_21_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124    22.741 r  L_reg/i__carry__0_i_16/O
                         net (fo=6, routed)           0.802    23.543    L_reg/i__carry__0_i_16_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.124    23.667 f  L_reg/i__carry_i_15/O
                         net (fo=6, routed)           1.011    24.678    L_reg/i__carry_i_15_n_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.152    24.830 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.652    25.481    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    26.196 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.196    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.310 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.310    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.644 f  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.300    27.944    L_reg/i__carry_i_34_1[1]
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.303    28.247 f  L_reg/i__carry__1_i_1/O
                         net (fo=3, routed)           0.659    28.906    L_reg/ram_reg_i_43_0[3]
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.124    29.030 f  L_reg/i__carry_i_34/O
                         net (fo=8, routed)           1.279    30.309    L_reg/i__carry_i_34_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.124    30.433 f  L_reg/i__carry_i_24/O
                         net (fo=2, routed)           0.807    31.240    L_reg/i__carry_i_24_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I2_O)        0.152    31.392 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.341    31.734    L_reg/i__carry_i_9_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.332    32.066 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.640    32.706    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.102 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.102    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.417 f  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.864    34.280    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.307    34.587 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.403    34.990    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124    35.114 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.800    35.914    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.038 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           1.360    37.398    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124    37.522 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.999    38.521    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I3_O)        0.124    38.645 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.823    42.468    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    46.012 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    46.012    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.353ns  (logic 11.294ns (27.988%)  route 29.059ns (72.012%))
  Logic Levels:           35  (CARRY4=7 LUT2=3 LUT3=3 LUT4=5 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=146, routed)         1.000     6.590    sm/D_states_q_reg[7]_0[1]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  sm/ram_reg_i_51/O
                         net (fo=10, routed)          0.759     7.473    sm/ram_reg_i_51_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  sm/out_sig0_carry_i_26/O
                         net (fo=1, routed)           0.639     8.236    sm/out_sig0_carry_i_26_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.360 r  sm/out_sig0_carry_i_17/O
                         net (fo=17, routed)          0.705     9.065    sm/out_sig0_carry_i_17_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.189 r  sm/ram_reg_i_72/O
                         net (fo=26, routed)          0.720     9.910    L_reg/M_sm_ra1[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  L_reg/ram_reg_i_31/O
                         net (fo=8, routed)           2.098    12.131    L_reg/D_registers_q_reg[1][8]_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.255 r  L_reg/L_7125905c_remainder0__0_carry__1_i_10/O
                         net (fo=6, routed)           1.130    13.385    L_reg/L_7125905c_remainder0__0_carry__1_i_10_n_0
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.509 f  L_reg/L_7125905c_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           0.700    14.209    L_reg/L_7125905c_remainder0__0_carry_i_21_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    14.333 f  L_reg/L_7125905c_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.831    15.164    L_reg/L_7125905c_remainder0__0_carry_i_15__0_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.124    15.288 r  L_reg/L_7125905c_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.996    16.283    L_reg/L_7125905c_remainder0__0_carry_i_14_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124    16.407 r  L_reg/L_7125905c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.527    16.934    sm/L_7125905c_remainder0__0_carry_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.119    17.053 r  sm/L_7125905c_remainder0__0_carry_i_3/O
                         net (fo=1, routed)           0.617    17.670    timerseg_driver/decimal_renderer/DI[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    18.398 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.398    timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.721 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry__0/O[1]
                         net (fo=1, routed)           0.584    19.305    L_reg/L_7125905c_remainder0[4]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.306    19.611 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=11, routed)          1.278    20.889    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.152    21.041 r  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           0.684    21.726    L_reg/i__carry_i_22__0_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    22.058 r  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.559    22.617    L_reg/i__carry__0_i_21_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124    22.741 r  L_reg/i__carry__0_i_16/O
                         net (fo=6, routed)           0.802    23.543    L_reg/i__carry__0_i_16_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.124    23.667 f  L_reg/i__carry_i_15/O
                         net (fo=6, routed)           1.011    24.678    L_reg/i__carry_i_15_n_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.152    24.830 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.652    25.481    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    26.196 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.196    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.310 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.310    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.644 f  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.300    27.944    L_reg/i__carry_i_34_1[1]
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.303    28.247 f  L_reg/i__carry__1_i_1/O
                         net (fo=3, routed)           0.659    28.906    L_reg/ram_reg_i_43_0[3]
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.124    29.030 f  L_reg/i__carry_i_34/O
                         net (fo=8, routed)           1.279    30.309    L_reg/i__carry_i_34_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.124    30.433 f  L_reg/i__carry_i_24/O
                         net (fo=2, routed)           0.807    31.240    L_reg/i__carry_i_24_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I2_O)        0.152    31.392 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.341    31.734    L_reg/i__carry_i_9_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.332    32.066 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.640    32.706    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.102 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.102    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.417 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.864    34.280    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.307    34.587 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.403    34.990    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124    35.114 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.800    35.914    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.038 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           1.172    37.211    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I2_O)        0.124    37.335 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.993    38.328    L_reg/timerseg[1]
    SLICE_X46Y46         LUT6 (Prop_lut6_I4_O)        0.124    38.452 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.509    41.961    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    45.487 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    45.487    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.200ns  (logic 11.342ns (28.213%)  route 28.858ns (71.787%))
  Logic Levels:           35  (CARRY4=7 LUT2=3 LUT3=3 LUT4=5 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=146, routed)         1.000     6.590    sm/D_states_q_reg[7]_0[1]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  sm/ram_reg_i_51/O
                         net (fo=10, routed)          0.759     7.473    sm/ram_reg_i_51_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  sm/out_sig0_carry_i_26/O
                         net (fo=1, routed)           0.639     8.236    sm/out_sig0_carry_i_26_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.360 r  sm/out_sig0_carry_i_17/O
                         net (fo=17, routed)          0.705     9.065    sm/out_sig0_carry_i_17_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.189 r  sm/ram_reg_i_72/O
                         net (fo=26, routed)          0.720     9.910    L_reg/M_sm_ra1[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  L_reg/ram_reg_i_31/O
                         net (fo=8, routed)           2.098    12.131    L_reg/D_registers_q_reg[1][8]_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.255 r  L_reg/L_7125905c_remainder0__0_carry__1_i_10/O
                         net (fo=6, routed)           1.130    13.385    L_reg/L_7125905c_remainder0__0_carry__1_i_10_n_0
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.509 f  L_reg/L_7125905c_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           0.700    14.209    L_reg/L_7125905c_remainder0__0_carry_i_21_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    14.333 f  L_reg/L_7125905c_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.831    15.164    L_reg/L_7125905c_remainder0__0_carry_i_15__0_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.124    15.288 r  L_reg/L_7125905c_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.996    16.283    L_reg/L_7125905c_remainder0__0_carry_i_14_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124    16.407 r  L_reg/L_7125905c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.527    16.934    sm/L_7125905c_remainder0__0_carry_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.119    17.053 r  sm/L_7125905c_remainder0__0_carry_i_3/O
                         net (fo=1, routed)           0.617    17.670    timerseg_driver/decimal_renderer/DI[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    18.398 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.398    timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.721 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry__0/O[1]
                         net (fo=1, routed)           0.584    19.305    L_reg/L_7125905c_remainder0[4]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.306    19.611 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=11, routed)          1.278    20.889    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.152    21.041 r  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           0.684    21.726    L_reg/i__carry_i_22__0_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    22.058 r  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.559    22.617    L_reg/i__carry__0_i_21_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124    22.741 r  L_reg/i__carry__0_i_16/O
                         net (fo=6, routed)           0.802    23.543    L_reg/i__carry__0_i_16_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.124    23.667 f  L_reg/i__carry_i_15/O
                         net (fo=6, routed)           1.011    24.678    L_reg/i__carry_i_15_n_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.152    24.830 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.652    25.481    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    26.196 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.196    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.310 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.310    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.644 f  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.300    27.944    L_reg/i__carry_i_34_1[1]
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.303    28.247 f  L_reg/i__carry__1_i_1/O
                         net (fo=3, routed)           0.659    28.906    L_reg/ram_reg_i_43_0[3]
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.124    29.030 f  L_reg/i__carry_i_34/O
                         net (fo=8, routed)           1.279    30.309    L_reg/i__carry_i_34_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.124    30.433 f  L_reg/i__carry_i_24/O
                         net (fo=2, routed)           0.807    31.240    L_reg/i__carry_i_24_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I2_O)        0.152    31.392 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.341    31.734    L_reg/i__carry_i_9_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.332    32.066 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.640    32.706    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.102 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.102    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.417 f  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.864    34.280    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.307    34.587 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.403    34.990    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124    35.114 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.800    35.914    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.038 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           1.360    37.398    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124    37.522 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.850    38.372    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I0_O)        0.124    38.496 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.264    41.760    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    45.334 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    45.334    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.170ns  (logic 11.347ns (28.248%)  route 28.823ns (71.752%))
  Logic Levels:           35  (CARRY4=7 LUT2=3 LUT3=3 LUT4=5 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=146, routed)         1.000     6.590    sm/D_states_q_reg[7]_0[1]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  sm/ram_reg_i_51/O
                         net (fo=10, routed)          0.759     7.473    sm/ram_reg_i_51_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  sm/out_sig0_carry_i_26/O
                         net (fo=1, routed)           0.639     8.236    sm/out_sig0_carry_i_26_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.360 r  sm/out_sig0_carry_i_17/O
                         net (fo=17, routed)          0.705     9.065    sm/out_sig0_carry_i_17_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.189 r  sm/ram_reg_i_72/O
                         net (fo=26, routed)          0.720     9.910    L_reg/M_sm_ra1[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  L_reg/ram_reg_i_31/O
                         net (fo=8, routed)           2.098    12.131    L_reg/D_registers_q_reg[1][8]_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.255 r  L_reg/L_7125905c_remainder0__0_carry__1_i_10/O
                         net (fo=6, routed)           1.130    13.385    L_reg/L_7125905c_remainder0__0_carry__1_i_10_n_0
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.509 f  L_reg/L_7125905c_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           0.700    14.209    L_reg/L_7125905c_remainder0__0_carry_i_21_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    14.333 f  L_reg/L_7125905c_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.831    15.164    L_reg/L_7125905c_remainder0__0_carry_i_15__0_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.124    15.288 r  L_reg/L_7125905c_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.996    16.283    L_reg/L_7125905c_remainder0__0_carry_i_14_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124    16.407 r  L_reg/L_7125905c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.527    16.934    sm/L_7125905c_remainder0__0_carry_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.119    17.053 r  sm/L_7125905c_remainder0__0_carry_i_3/O
                         net (fo=1, routed)           0.617    17.670    timerseg_driver/decimal_renderer/DI[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    18.398 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.398    timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.721 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry__0/O[1]
                         net (fo=1, routed)           0.584    19.305    L_reg/L_7125905c_remainder0[4]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.306    19.611 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=11, routed)          1.278    20.889    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.152    21.041 r  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           0.684    21.726    L_reg/i__carry_i_22__0_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    22.058 r  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.559    22.617    L_reg/i__carry__0_i_21_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124    22.741 r  L_reg/i__carry__0_i_16/O
                         net (fo=6, routed)           0.802    23.543    L_reg/i__carry__0_i_16_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.124    23.667 f  L_reg/i__carry_i_15/O
                         net (fo=6, routed)           1.011    24.678    L_reg/i__carry_i_15_n_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.152    24.830 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.652    25.481    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    26.196 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.196    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.310 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.310    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.644 f  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.300    27.944    L_reg/i__carry_i_34_1[1]
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.303    28.247 f  L_reg/i__carry__1_i_1/O
                         net (fo=3, routed)           0.659    28.906    L_reg/ram_reg_i_43_0[3]
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.124    29.030 f  L_reg/i__carry_i_34/O
                         net (fo=8, routed)           1.279    30.309    L_reg/i__carry_i_34_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.124    30.433 f  L_reg/i__carry_i_24/O
                         net (fo=2, routed)           0.807    31.240    L_reg/i__carry_i_24_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I2_O)        0.152    31.392 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.341    31.734    L_reg/i__carry_i_9_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.332    32.066 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.640    32.706    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.102 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.102    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.417 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.864    34.280    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.307    34.587 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.403    34.990    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124    35.114 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.800    35.914    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.038 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           1.172    37.211    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I2_O)        0.124    37.335 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.142    38.477    L_reg/timerseg[1]
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124    38.601 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.124    41.725    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    45.304 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    45.304    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.066ns  (logic 11.291ns (28.181%)  route 28.775ns (71.819%))
  Logic Levels:           35  (CARRY4=7 LUT2=3 LUT3=3 LUT4=5 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=146, routed)         1.000     6.590    sm/D_states_q_reg[7]_0[1]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  sm/ram_reg_i_51/O
                         net (fo=10, routed)          0.759     7.473    sm/ram_reg_i_51_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  sm/out_sig0_carry_i_26/O
                         net (fo=1, routed)           0.639     8.236    sm/out_sig0_carry_i_26_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.360 r  sm/out_sig0_carry_i_17/O
                         net (fo=17, routed)          0.705     9.065    sm/out_sig0_carry_i_17_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.189 r  sm/ram_reg_i_72/O
                         net (fo=26, routed)          0.720     9.910    L_reg/M_sm_ra1[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  L_reg/ram_reg_i_31/O
                         net (fo=8, routed)           2.098    12.131    L_reg/D_registers_q_reg[1][8]_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.255 r  L_reg/L_7125905c_remainder0__0_carry__1_i_10/O
                         net (fo=6, routed)           1.130    13.385    L_reg/L_7125905c_remainder0__0_carry__1_i_10_n_0
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.509 f  L_reg/L_7125905c_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           0.700    14.209    L_reg/L_7125905c_remainder0__0_carry_i_21_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    14.333 f  L_reg/L_7125905c_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.831    15.164    L_reg/L_7125905c_remainder0__0_carry_i_15__0_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.124    15.288 r  L_reg/L_7125905c_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.996    16.283    L_reg/L_7125905c_remainder0__0_carry_i_14_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124    16.407 r  L_reg/L_7125905c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.527    16.934    sm/L_7125905c_remainder0__0_carry_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.119    17.053 r  sm/L_7125905c_remainder0__0_carry_i_3/O
                         net (fo=1, routed)           0.617    17.670    timerseg_driver/decimal_renderer/DI[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    18.398 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.398    timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.721 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry__0/O[1]
                         net (fo=1, routed)           0.584    19.305    L_reg/L_7125905c_remainder0[4]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.306    19.611 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=11, routed)          1.278    20.889    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.152    21.041 r  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           0.684    21.726    L_reg/i__carry_i_22__0_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    22.058 r  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.559    22.617    L_reg/i__carry__0_i_21_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124    22.741 r  L_reg/i__carry__0_i_16/O
                         net (fo=6, routed)           0.802    23.543    L_reg/i__carry__0_i_16_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.124    23.667 f  L_reg/i__carry_i_15/O
                         net (fo=6, routed)           1.011    24.678    L_reg/i__carry_i_15_n_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.152    24.830 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.652    25.481    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    26.196 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.196    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.310 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.310    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.644 f  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.300    27.944    L_reg/i__carry_i_34_1[1]
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.303    28.247 f  L_reg/i__carry__1_i_1/O
                         net (fo=3, routed)           0.659    28.906    L_reg/ram_reg_i_43_0[3]
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.124    29.030 f  L_reg/i__carry_i_34/O
                         net (fo=8, routed)           1.279    30.309    L_reg/i__carry_i_34_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.124    30.433 f  L_reg/i__carry_i_24/O
                         net (fo=2, routed)           0.807    31.240    L_reg/i__carry_i_24_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I2_O)        0.152    31.392 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.341    31.734    L_reg/i__carry_i_9_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.332    32.066 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.640    32.706    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.102 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.102    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.417 f  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.864    34.280    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.307    34.587 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.403    34.990    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124    35.114 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.800    35.914    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.038 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           1.360    37.398    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124    37.522 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.018    38.540    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X46Y46         LUT6 (Prop_lut6_I3_O)        0.124    38.664 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.013    41.677    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    45.200 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    45.200    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.002ns  (logic 11.285ns (28.210%)  route 28.718ns (71.790%))
  Logic Levels:           35  (CARRY4=7 LUT2=3 LUT3=3 LUT4=5 LUT5=5 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X45Y63         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=146, routed)         1.000     6.590    sm/D_states_q_reg[7]_0[1]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     6.714 r  sm/ram_reg_i_51/O
                         net (fo=10, routed)          0.759     7.473    sm/ram_reg_i_51_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.597 r  sm/out_sig0_carry_i_26/O
                         net (fo=1, routed)           0.639     8.236    sm/out_sig0_carry_i_26_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.360 r  sm/out_sig0_carry_i_17/O
                         net (fo=17, routed)          0.705     9.065    sm/out_sig0_carry_i_17_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.189 r  sm/ram_reg_i_72/O
                         net (fo=26, routed)          0.720     9.910    L_reg/M_sm_ra1[0]
    SLICE_X46Y65         LUT6 (Prop_lut6_I2_O)        0.124    10.034 r  L_reg/ram_reg_i_31/O
                         net (fo=8, routed)           2.098    12.131    L_reg/D_registers_q_reg[1][8]_0
    SLICE_X39Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.255 r  L_reg/L_7125905c_remainder0__0_carry__1_i_10/O
                         net (fo=6, routed)           1.130    13.385    L_reg/L_7125905c_remainder0__0_carry__1_i_10_n_0
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.124    13.509 f  L_reg/L_7125905c_remainder0__0_carry_i_21/O
                         net (fo=2, routed)           0.700    14.209    L_reg/L_7125905c_remainder0__0_carry_i_21_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    14.333 f  L_reg/L_7125905c_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.831    15.164    L_reg/L_7125905c_remainder0__0_carry_i_15__0_n_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.124    15.288 r  L_reg/L_7125905c_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.996    16.283    L_reg/L_7125905c_remainder0__0_carry_i_14_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I3_O)        0.124    16.407 r  L_reg/L_7125905c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.527    16.934    sm/L_7125905c_remainder0__0_carry_0
    SLICE_X39Y53         LUT2 (Prop_lut2_I1_O)        0.119    17.053 r  sm/L_7125905c_remainder0__0_carry_i_3/O
                         net (fo=1, routed)           0.617    17.670    timerseg_driver/decimal_renderer/DI[0]
    SLICE_X38Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    18.398 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    18.398    timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.721 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry__0/O[1]
                         net (fo=1, routed)           0.584    19.305    L_reg/L_7125905c_remainder0[4]
    SLICE_X40Y53         LUT6 (Prop_lut6_I5_O)        0.306    19.611 f  L_reg/i__carry__0_i_9__0/O
                         net (fo=11, routed)          1.278    20.889    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.152    21.041 r  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           0.684    21.726    L_reg/i__carry_i_22__0_n_0
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332    22.058 r  L_reg/i__carry__0_i_21/O
                         net (fo=1, routed)           0.559    22.617    L_reg/i__carry__0_i_21_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I0_O)        0.124    22.741 r  L_reg/i__carry__0_i_16/O
                         net (fo=6, routed)           0.802    23.543    L_reg/i__carry__0_i_16_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.124    23.667 f  L_reg/i__carry_i_15/O
                         net (fo=6, routed)           1.011    24.678    L_reg/i__carry_i_15_n_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I1_O)        0.152    24.830 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.652    25.481    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X40Y47         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    26.196 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.196    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.310 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.310    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.644 f  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.300    27.944    L_reg/i__carry_i_34_1[1]
    SLICE_X36Y48         LUT6 (Prop_lut6_I0_O)        0.303    28.247 f  L_reg/i__carry__1_i_1/O
                         net (fo=3, routed)           0.659    28.906    L_reg/ram_reg_i_43_0[3]
    SLICE_X36Y47         LUT6 (Prop_lut6_I2_O)        0.124    29.030 f  L_reg/i__carry_i_34/O
                         net (fo=8, routed)           1.279    30.309    L_reg/i__carry_i_34_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.124    30.433 f  L_reg/i__carry_i_24/O
                         net (fo=2, routed)           0.807    31.240    L_reg/i__carry_i_24_n_0
    SLICE_X39Y45         LUT4 (Prop_lut4_I2_O)        0.152    31.392 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.341    31.734    L_reg/i__carry_i_9_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.332    32.066 r  L_reg/i__carry_i_1/O
                         net (fo=1, routed)           0.640    32.706    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15[2]
    SLICE_X38Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    33.102 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.102    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.417 r  timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.864    34.280    timerseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.307    34.587 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.403    34.990    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124    35.114 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.800    35.914    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.124    36.038 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           1.172    37.211    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I2_O)        0.124    37.335 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.152    38.487    L_reg/timerseg[1]
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.124    38.611 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.008    41.620    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    45.136 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    45.136    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.816ns  (logic 10.923ns (32.302%)  route 22.893ns (67.698%))
  Logic Levels:           30  (CARRY4=6 LUT2=2 LUT3=1 LUT4=8 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.481     8.071    L_reg/D_registers_q_reg[2][9]_0[3]
    SLICE_X41Y43         LUT3 (Prop_lut3_I1_O)        0.150     8.221 r  L_reg/L_7125905c_remainder0__0_carry__1_i_10__0/O
                         net (fo=4, routed)           0.976     9.197    L_reg/L_7125905c_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.326     9.523 f  L_reg/L_7125905c_remainder0__0_carry_i_16__0/O
                         net (fo=3, routed)           1.044    10.567    L_reg/L_7125905c_remainder0__0_carry_i_16__0_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124    10.691 r  L_reg/L_7125905c_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.054    11.745    L_reg/L_7125905c_remainder0__0_carry_i_9__0_n_0
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.124    11.869 r  L_reg/L_7125905c_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.869    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.419 r  aseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.419    aseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.732 r  aseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.855    13.587    L_reg/L_7125905c_remainder0_1[7]
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.306    13.893 r  L_reg/i__carry_i_29__0/O
                         net (fo=8, routed)           0.926    14.819    L_reg/i__carry_i_29__0_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I0_O)        0.146    14.965 f  L_reg/i__carry_i_35__0/O
                         net (fo=3, routed)           0.653    15.618    L_reg/i__carry_i_35__0_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.328    15.946 r  L_reg/i__carry_i_34__0/O
                         net (fo=3, routed)           1.012    16.958    L_reg/i__carry_i_34__0_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I3_O)        0.146    17.104 r  L_reg/i__carry_i_16__1/O
                         net (fo=5, routed)           0.690    17.794    L_reg/i__carry_i_16__1_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.328    18.122 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=2, routed)           0.414    18.536    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.118    18.654 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.841    19.495    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.326    19.821 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    19.821    aseg_driver/decimal_renderer/i__carry__0_i_10__0_0[2]
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.219 r  aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.219    aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.441 r  aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.979    21.420    L_reg/L_7125905c_remainder0_inferred__1/i__carry__2[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.299    21.719 r  L_reg/i__carry__0_i_14__1/O
                         net (fo=1, routed)           0.263    21.982    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    22.106 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=10, routed)          0.772    22.878    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X36Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.002 f  L_reg/i__carry_i_12__1/O
                         net (fo=12, routed)          1.068    24.070    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y39         LUT4 (Prop_lut4_I0_O)        0.146    24.216 f  L_reg/i__carry_i_13__1/O
                         net (fo=6, routed)           0.986    25.202    L_reg/i__carry_i_13__1_n_0
    SLICE_X36Y38         LUT2 (Prop_lut2_I1_O)        0.328    25.530 r  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.886    26.416    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X37Y38         LUT4 (Prop_lut4_I3_O)        0.124    26.540 r  L_reg/i__carry_i_17__2/O
                         net (fo=3, routed)           0.823    27.364    L_reg/i__carry_i_17__2_n_0
    SLICE_X39Y37         LUT5 (Prop_lut5_I1_O)        0.124    27.488 r  L_reg/i__carry__0_i_8__2/O
                         net (fo=1, routed)           0.000    27.488    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_1[0]
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.020 r  aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.020    aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.259 f  aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.662    28.920    aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.302    29.222 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.162    29.384    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    29.508 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=4, routed)           0.617    30.125    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X40Y38         LUT6 (Prop_lut6_I4_O)        0.124    30.249 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.872    31.121    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I0_O)        0.124    31.245 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.267    32.512    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X47Y40         LUT4 (Prop_lut4_I2_O)        0.152    32.664 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.590    35.254    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.696    38.950 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.950    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.563ns  (logic 10.525ns (31.358%)  route 23.038ns (68.642%))
  Logic Levels:           29  (CARRY4=5 LUT2=1 LUT3=3 LUT4=6 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.481     8.071    L_reg/D_registers_q_reg[2][9]_0[3]
    SLICE_X41Y43         LUT3 (Prop_lut3_I1_O)        0.150     8.221 r  L_reg/L_7125905c_remainder0__0_carry__1_i_10__0/O
                         net (fo=4, routed)           0.976     9.197    L_reg/L_7125905c_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.326     9.523 f  L_reg/L_7125905c_remainder0__0_carry_i_16__0/O
                         net (fo=3, routed)           1.044    10.567    L_reg/L_7125905c_remainder0__0_carry_i_16__0_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124    10.691 r  L_reg/L_7125905c_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.054    11.745    L_reg/L_7125905c_remainder0__0_carry_i_9__0_n_0
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.124    11.869 r  L_reg/L_7125905c_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.869    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.419 r  aseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.419    aseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.732 r  aseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.855    13.587    L_reg/L_7125905c_remainder0_1[7]
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.306    13.893 r  L_reg/i__carry_i_29__0/O
                         net (fo=8, routed)           0.926    14.819    L_reg/i__carry_i_29__0_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I0_O)        0.146    14.965 f  L_reg/i__carry_i_35__0/O
                         net (fo=3, routed)           0.653    15.618    L_reg/i__carry_i_35__0_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.328    15.946 r  L_reg/i__carry_i_34__0/O
                         net (fo=3, routed)           1.012    16.958    L_reg/i__carry_i_34__0_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I3_O)        0.146    17.104 r  L_reg/i__carry_i_16__1/O
                         net (fo=5, routed)           0.690    17.794    L_reg/i__carry_i_16__1_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.328    18.122 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=2, routed)           0.414    18.536    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.118    18.654 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.841    19.495    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.326    19.821 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    19.821    aseg_driver/decimal_renderer/i__carry__0_i_10__0_0[2]
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.219 r  aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.219    aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.441 r  aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.979    21.420    L_reg/L_7125905c_remainder0_inferred__1/i__carry__2[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.299    21.719 r  L_reg/i__carry__0_i_14__1/O
                         net (fo=1, routed)           0.263    21.982    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    22.106 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=10, routed)          0.772    22.878    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X36Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.002 f  L_reg/i__carry_i_12__1/O
                         net (fo=12, routed)          1.068    24.070    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y39         LUT4 (Prop_lut4_I0_O)        0.146    24.216 f  L_reg/i__carry_i_13__1/O
                         net (fo=6, routed)           1.137    25.353    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.328    25.681 r  L_reg/i__carry_i_16__2/O
                         net (fo=2, routed)           0.683    26.364    L_reg/i__carry_i_16__2_n_0
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.124    26.488 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.592    27.079    L_reg/D_registers_q_reg[2][3]_2[0]
    SLICE_X39Y36         LUT5 (Prop_lut5_I0_O)        0.124    27.203 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.203    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.783 f  aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.800    28.583    L_reg/aseg_OBUF[10]_inst_i_3[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I5_O)        0.302    28.885 r  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=4, routed)           0.982    29.867    L_reg/D_registers_q_reg[2][3]_1
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124    29.991 f  L_reg/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.444    30.435    L_reg/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.124    30.559 f  L_reg/aseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.669    31.228    L_reg/aseg_OBUF[10]_inst_i_16_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124    31.352 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.971    32.323    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X47Y39         LUT3 (Prop_lut3_I1_O)        0.124    32.447 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.733    35.180    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    38.697 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.697    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.494ns  (logic 10.768ns (32.149%)  route 22.726ns (67.851%))
  Logic Levels:           29  (CARRY4=5 LUT2=1 LUT3=2 LUT4=7 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X47Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.481     8.071    L_reg/D_registers_q_reg[2][9]_0[3]
    SLICE_X41Y43         LUT3 (Prop_lut3_I1_O)        0.150     8.221 r  L_reg/L_7125905c_remainder0__0_carry__1_i_10__0/O
                         net (fo=4, routed)           0.976     9.197    L_reg/L_7125905c_remainder0__0_carry__1_i_10__0_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.326     9.523 f  L_reg/L_7125905c_remainder0__0_carry_i_16__0/O
                         net (fo=3, routed)           1.044    10.567    L_reg/L_7125905c_remainder0__0_carry_i_16__0_n_0
    SLICE_X43Y40         LUT4 (Prop_lut4_I2_O)        0.124    10.691 r  L_reg/L_7125905c_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.054    11.745    L_reg/L_7125905c_remainder0__0_carry_i_9__0_n_0
    SLICE_X41Y40         LUT4 (Prop_lut4_I2_O)        0.124    11.869 r  L_reg/L_7125905c_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.869    aseg_driver/decimal_renderer/i__carry_i_6__2_0[1]
    SLICE_X41Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.419 r  aseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.419    aseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.732 r  aseg_driver/decimal_renderer/L_7125905c_remainder0__0_carry__0/O[3]
                         net (fo=4, routed)           0.855    13.587    L_reg/L_7125905c_remainder0_1[7]
    SLICE_X39Y42         LUT5 (Prop_lut5_I4_O)        0.306    13.893 r  L_reg/i__carry_i_29__0/O
                         net (fo=8, routed)           0.926    14.819    L_reg/i__carry_i_29__0_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I0_O)        0.146    14.965 f  L_reg/i__carry_i_35__0/O
                         net (fo=3, routed)           0.653    15.618    L_reg/i__carry_i_35__0_n_0
    SLICE_X39Y42         LUT6 (Prop_lut6_I0_O)        0.328    15.946 r  L_reg/i__carry_i_34__0/O
                         net (fo=3, routed)           1.012    16.958    L_reg/i__carry_i_34__0_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I3_O)        0.146    17.104 r  L_reg/i__carry_i_16__1/O
                         net (fo=5, routed)           0.690    17.794    L_reg/i__carry_i_16__1_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.328    18.122 r  L_reg/i__carry__0_i_10__2/O
                         net (fo=2, routed)           0.414    18.536    L_reg/i__carry__0_i_10__2_n_0
    SLICE_X39Y42         LUT4 (Prop_lut4_I0_O)        0.118    18.654 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.841    19.495    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I0_O)        0.326    19.821 r  L_reg/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000    19.821    aseg_driver/decimal_renderer/i__carry__0_i_10__0_0[2]
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.219 r  aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.219    aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.441 r  aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.979    21.420    L_reg/L_7125905c_remainder0_inferred__1/i__carry__2[0]
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.299    21.719 r  L_reg/i__carry__0_i_14__1/O
                         net (fo=1, routed)           0.263    21.982    L_reg/i__carry__0_i_14__1_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124    22.106 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=10, routed)          0.772    22.878    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X36Y38         LUT2 (Prop_lut2_I0_O)        0.124    23.002 f  L_reg/i__carry_i_12__1/O
                         net (fo=12, routed)          1.068    24.070    L_reg/i__carry_i_12__1_n_0
    SLICE_X38Y39         LUT4 (Prop_lut4_I0_O)        0.146    24.216 f  L_reg/i__carry_i_13__1/O
                         net (fo=6, routed)           1.137    25.353    L_reg/i__carry_i_13__1_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I5_O)        0.328    25.681 r  L_reg/i__carry_i_16__2/O
                         net (fo=2, routed)           0.683    26.364    L_reg/i__carry_i_16__2_n_0
    SLICE_X40Y36         LUT3 (Prop_lut3_I2_O)        0.124    26.488 r  L_reg/i__carry_i_3__1/O
                         net (fo=2, routed)           0.592    27.079    L_reg/D_registers_q_reg[2][3]_2[0]
    SLICE_X39Y36         LUT5 (Prop_lut5_I0_O)        0.124    27.203 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.203    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X39Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.783 r  aseg_driver/decimal_renderer/L_7125905c_remainder0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.800    28.583    L_reg/aseg_OBUF[10]_inst_i_3[2]
    SLICE_X38Y36         LUT6 (Prop_lut6_I5_O)        0.302    28.885 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=4, routed)           0.982    29.867    L_reg/D_registers_q_reg[2][3]_1
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124    29.991 r  L_reg/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.444    30.435    L_reg/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.124    30.559 r  L_reg/aseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.669    31.228    L_reg/aseg_OBUF[10]_inst_i_16_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.124    31.352 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.012    32.364    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X47Y39         LUT4 (Prop_lut4_I3_O)        0.152    32.516 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.380    34.896    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.732    38.628 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.628    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.414ns (81.180%)  route 0.328ns (18.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.593     1.537    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDPE (Prop_fdpe_C_Q)         0.128     1.665 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.328     1.993    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.279 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.279    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.812ns  (logic 1.367ns (75.417%)  route 0.445ns (24.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.445     2.122    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.348 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.348    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.416ns (74.970%)  route 0.473ns (25.030%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.594     1.538    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.065     1.744    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.789 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.408     2.197    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.426 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.426    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.369ns (67.878%)  route 0.648ns (32.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.648     2.292    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.520 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.520    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.386ns (67.460%)  route 0.668ns (32.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X49Y65         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.668     2.313    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.558 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.558    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1393822361[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.048ns  (logic 1.438ns (70.237%)  route 0.610ns (29.763%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.592     1.536    forLoop_idx_0_1393822361[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  forLoop_idx_0_1393822361[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1393822361[1].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.146     1.846    forLoop_idx_0_1393822361[1].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X61Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.891 r  forLoop_idx_0_1393822361[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.464     2.354    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.584 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.584    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.383ns (66.027%)  route 0.712ns (33.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X48Y65         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.712     2.356    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.599 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.599    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 1.628ns (39.394%)  route 2.504ns (60.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.889     3.392    reset_cond/butt_reset_IBUF
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.516 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.616     4.132    reset_cond/M_reset_cond_in
    SLICE_X65Y54         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 1.628ns (39.394%)  route 2.504ns (60.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.889     3.392    reset_cond/butt_reset_IBUF
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.516 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.616     4.132    reset_cond/M_reset_cond_in
    SLICE_X65Y54         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 1.628ns (39.394%)  route 2.504ns (60.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.889     3.392    reset_cond/butt_reset_IBUF
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.516 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.616     4.132    reset_cond/M_reset_cond_in
    SLICE_X65Y54         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 1.628ns (39.394%)  route 2.504ns (60.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.889     3.392    reset_cond/butt_reset_IBUF
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.516 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.616     4.132    reset_cond/M_reset_cond_in
    SLICE_X65Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 1.628ns (39.394%)  route 2.504ns (60.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.889     3.392    reset_cond/butt_reset_IBUF
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.516 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.616     4.132    reset_cond/M_reset_cond_in
    SLICE_X65Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.509     4.913    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_174470396[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.955ns  (logic 1.615ns (40.830%)  route 2.340ns (59.170%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.340     3.831    forLoop_idx_0_174470396[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.955 r  forLoop_idx_0_174470396[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.955    forLoop_idx_0_174470396[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_174470396[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.440     4.844    forLoop_idx_0_174470396[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_174470396[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_174470396[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.839ns  (logic 1.617ns (42.129%)  route 2.222ns (57.871%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.222     3.715    forLoop_idx_0_174470396[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.124     3.839 r  forLoop_idx_0_174470396[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.839    forLoop_idx_0_174470396[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_174470396[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.508     4.912    forLoop_idx_0_174470396[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_174470396[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_174470396[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.794ns  (logic 1.625ns (42.829%)  route 2.169ns (57.171%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.169     3.670    forLoop_idx_0_174470396[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X59Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.794 r  forLoop_idx_0_174470396[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.794    forLoop_idx_0_174470396[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X59Y58         FDRE                                         r  forLoop_idx_0_174470396[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.507     4.911    forLoop_idx_0_174470396[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  forLoop_idx_0_174470396[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_174470396[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.534ns  (logic 1.619ns (45.808%)  route 1.915ns (54.192%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.915     3.410    forLoop_idx_0_174470396[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.534 r  forLoop_idx_0_174470396[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.534    forLoop_idx_0_174470396[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_174470396[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.440     4.844    forLoop_idx_0_174470396[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_174470396[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.460ns  (logic 1.622ns (46.893%)  route 1.838ns (53.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.838     3.336    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y51         LUT1 (Prop_lut1_I0_O)        0.124     3.460 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.460    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         1.510     4.914    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1393822361[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.300ns (32.001%)  route 0.637ns (67.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.637     0.891    forLoop_idx_0_1393822361[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.936 r  forLoop_idx_0_1393822361[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.936    forLoop_idx_0_1393822361[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_1393822361[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.864     2.054    forLoop_idx_0_1393822361[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_1393822361[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1393822361[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.307ns (30.437%)  route 0.702ns (69.563%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.702     0.964    forLoop_idx_0_1393822361[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.009 r  forLoop_idx_0_1393822361[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.009    forLoop_idx_0_1393822361[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1393822361[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.861     2.051    forLoop_idx_0_1393822361[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_1393822361[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.311ns (30.575%)  route 0.707ns (69.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.707     0.973    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.018 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.018    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X65Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.864     2.054    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_174470396[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.307ns (27.460%)  route 0.812ns (72.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.812     1.074    forLoop_idx_0_174470396[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.119 r  forLoop_idx_0_174470396[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.119    forLoop_idx_0_174470396[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_174470396[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.832     2.022    forLoop_idx_0_174470396[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  forLoop_idx_0_174470396[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_174470396[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.313ns (27.364%)  route 0.832ns (72.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.832     1.100    forLoop_idx_0_174470396[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X59Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.145 r  forLoop_idx_0_174470396[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.145    forLoop_idx_0_174470396[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X59Y58         FDRE                                         r  forLoop_idx_0_174470396[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.860     2.050    forLoop_idx_0_174470396[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  forLoop_idx_0_174470396[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_174470396[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.306ns (26.143%)  route 0.865ns (73.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.865     1.126    forLoop_idx_0_174470396[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.171 r  forLoop_idx_0_174470396[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.171    forLoop_idx_0_174470396[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_174470396[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.861     2.051    forLoop_idx_0_174470396[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y54         FDRE                                         r  forLoop_idx_0_174470396[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.316ns (24.438%)  route 0.978ns (75.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.758     1.029    reset_cond/butt_reset_IBUF
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.074 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.221     1.295    reset_cond/M_reset_cond_in
    SLICE_X65Y54         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.316ns (24.438%)  route 0.978ns (75.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.758     1.029    reset_cond/butt_reset_IBUF
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.074 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.221     1.295    reset_cond/M_reset_cond_in
    SLICE_X65Y54         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.316ns (24.438%)  route 0.978ns (75.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.758     1.029    reset_cond/butt_reset_IBUF
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.074 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.221     1.295    reset_cond/M_reset_cond_in
    SLICE_X65Y54         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.316ns (24.438%)  route 0.978ns (75.562%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.758     1.029    reset_cond/butt_reset_IBUF
    SLICE_X65Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.074 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.221     1.295    reset_cond/M_reset_cond_in
    SLICE_X65Y54         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=419, routed)         0.863     2.053    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y54         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





