<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>POP (multiple registers) -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">POP (multiple registers)</h2><p id="desc">Pop Multiple Registers from Stack loads multiple general-purpose registers from the stack, loading from consecutive memory locations starting at the address in SP, and updates SP to point just above the loaded data.
          <p></p><p></p></p><p id="desc">
        This is an alias of
        <a href="ldm.html">LDM, LDMIA, LDMFD</a>.
        This means:
        <ul><li>
            The encodings in this description are named to match the encodings of 
            <a href="ldm.html">LDM, LDMIA, LDMFD</a>.
          </li><li>
            The description of 
            <a href="ldm.html">LDM, LDMIA, LDMFD</a>
            gives the operational pseudocode for this instruction.
          </li></ul></p>
    <p class="desc">
      It has encodings from the following instruction sets:
       A32 (
      <a href="#a1">A1</a>
      )
       and 
       T32 (
      <a href="#t2">T2</a>
      )
      .
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">1</td><td class="lr">1</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td colspan="16" class="lr">register_list</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="3"></td><td></td><td></td><td></td><td class="droppedname">W</td><td></td><td colspan="4" class="droppedname">Rn</td><td colspan="16"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">A1</h4><p class="asm-code"><a name="POP_LDM_A1" id="POP_LDM_A1"></a>POP{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#registers_4" title="List of two or more registers to be loaded">&lt;registers&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="ldm.html#LDM_A1">LDM</a>{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} SP!, <a href="#registers_4" title="List of two or more registers to be loaded">&lt;registers&gt;</a></p>
          <p class="equivto">
          and is the preferred disassembly when
          <span class="pseudocode">BitCount(register_list) &gt; 1</span>.
        </p>
        </div>
    <h3 class="classheading"><a name="t2" id="t2"></a>T2</h3><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="lr">0</td><td class="lr">1</td><td class="lr">1</td><td class="l">1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">P</td><td class="lr">M</td><td colspan="14" class="lr">register_list</td></tr><tr class="secondrow"><td colspan="7"></td><td colspan="2"></td><td></td><td class="droppedname">W</td><td></td><td colspan="4" class="droppedname">Rn</td><td></td><td></td><td colspan="14"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">T2</h4><p class="asm-code"><a name="POP_LDM_T2" id="POP_LDM_T2"></a>POP{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}.W <a href="#registers_3" title="List of two or more registers to be loaded (field &quot;register_list&quot;)">&lt;registers&gt;</a>
        //
      
        (All registers in R0-R7, PC)
      </p><p class="asm-code"><a name="POP_LDM_T2" id="POP_LDM_T2"></a>POP{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#registers_3" title="List of two or more registers to be loaded (field &quot;register_list&quot;)">&lt;registers&gt;</a></p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="ldm.html#LDM_T2">LDM</a>{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} SP!, <a href="#registers_3" title="List of two or more registers to be loaded (field &quot;register_list&quot;)">&lt;registers&gt;</a></p>
          <p class="equivto">
          and is the preferred disassembly when
          <span class="pseudocode">BitCount(P:M:register_list) &gt; 1</span>.
        </p>
        </div>
  <p class="encoding-notes"></p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c" id="c"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;registers&gt;</td><td><a name="registers_4" id="registers_4"></a>
        
          
        
        
          <p class="aml">For encoding A1: is a list of two or more registers to be loaded, separated by commas and surrounded by { and }. The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also <a class="armarm-xref" title="Reference to Armv8 ARM section">Encoding of lists of general-purpose registers and the PC</a>.</p>
          <p class="aml">If the SP is in the list, the value of the SP after such an instruction is <span class="arm-defined-word">unknown</span>.</p>
          <p class="aml">The PC can be in the list. If it is, the instruction branches to the address loaded to the PC. This is an interworking branch, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Pseudocode description of operations on the AArch32 general-purpose registers and the PC</a>.</p>
          <p class="aml">Arm deprecates the use of this instruction with both the LR and the PC in the list.</p>
        
      </td></tr><tr><td></td><td><a name="registers_3" id="registers_3"></a>
        
          
        
        
          <p class="aml">For encoding T2: is a list of two or more registers to be loaded, separated by commas and surrounded by { and }. The lowest-numbered register is loaded from the lowest memory address, through to the highest-numbered register from the highest memory address. See also <a class="armarm-xref" title="Reference to Armv8 ARM section">Encoding of lists of general-purpose registers and the PC</a>.</p>
          <p class="aml">The registers in the list must be in the range R0-R12, encoded in the "register_list" field, and can optionally contain one of  the LR or the PC. If the LR is in the list, the "M" field is set to 1, otherwise it defaults to 0. If the PC is in the list, the "P" field is set to 1, otherwise it defaults to 0.</p>
          <p class="aml">The PC can be in the list. If it is, the instruction branches to the address loaded to the PC. This is an interworking branch, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Pseudocode description of operations on the AArch32 general-purpose registers and the PC</a>. If the PC is in the list:</p>
          <ul>
            <li>The LR must not be in the list.</li>
            <li>The instruction must be either outside any IT block, or the last instruction in an IT block.</li>
          </ul>
        
      </td></tr></table></div><p class="syntax-notes"></p><div class="alias_ps_section"><h3 class="pseudocode">Operation</h3><p>The description of 
        <a href="ldm.html">LDM, LDMIA, LDMFD</a> 
        gives the operational pseudocode for this instruction.</p></div><hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright Â© 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
