# 7강 베릴로그 디지털로직 3

## MULTIPLEXER

![image-20200423232731685](7%EA%B0%95%20%EB%B2%A0%EB%A6%B4%EB%A1%9C%EA%B7%B8%20%EB%94%94%EC%A7%80%ED%84%B8%EB%A1%9C%EC%A7%81%203.assets/image-20200423232731685.png)

![image-20200423232814381](7%EA%B0%95%20%EB%B2%A0%EB%A6%B4%EB%A1%9C%EA%B7%B8%20%EB%94%94%EC%A7%80%ED%84%B8%EB%A1%9C%EC%A7%81%203.assets/image-20200423232814381.png)

```verilog
module Multiplexer(
    input IN_0
    input IN_1
    input IN_2
    input IN_3
    input SEL_0
    input SEL_1
    output OUT
    );
    wire NOT_0;
    wire NOT_1;
    wire AND_0, AND_1, AND_2, AND_3;
    assign NOT_0 = ~SEL_0;
    assign NOT_1 = ~SEL_1;
    assign AND_0 = A & NOT_1 & NOT_0;
    assign AND_1 = B & NOT_1 & SEL_0;
    assign AND_2 = C & SEL_1 & NOT_0;
    assign AND_3 = D & SEL_1 & SEL_0;
    assign out = AND_0 | AND_1 | AND_2 | AND_3;
endmodule

```

- MULTIPLEXER (0,0),(0,1),(1,0),(1,1) 신호가 주어질 때, 각각 A,B,C,D의 입력을 통해 출력이 나오도록 설정함.

  개념이 확실하면, 다시 확인할 필요가 없음.

## DEMULTIPLEXER

![image-20200423235151155](7%EA%B0%95%20%EB%B2%A0%EB%A6%B4%EB%A1%9C%EA%B7%B8%20%EB%94%94%EC%A7%80%ED%84%B8%EB%A1%9C%EC%A7%81%203.assets/image-20200423235151155.png)



```verilog
module DEMUX(
    input IN
    input SEL_0
    input SEL_1
    output OUT_0
    output OUT_1
    output OUT_2
    output OUT_3

);
    wire NOT_A;
    wire NOT_B;
    assign NOT_0=~SEL_0;
    assign NOT_1=~SEL_1;
    
    assign OUT_0=NOT_0 & NOT_1 & IN
    assign OUT_1=NOT_1 & SEL_0 & IN
    assign OUT_2=SEL_1 & NOT_0 & IN
    assign OUT_3=SEL_0 & SEL_1 & IN
endmodule
        
```

