Before
Startpoint: fdct_zigzag/zigzag_mod/ld_zigzag_reg
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: qnr/qnt_cnt_reg_5_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag/zigzag_mod/ld_zigzag_reg/CK (EDFFQ_X2M_A12TL)
   4.46    4.46 ^ fdct_zigzag/zigzag_mod/ld_zigzag_reg/Q (EDFFQ_X2M_A12TL)
   7.26   11.71 v fdct_zigzag/zigzag_mod/FE_DBTC3_n42/Y (INV_X4M_A12TL)
   1.10   12.81 ^ fdct_zigzag/zigzag_mod/U797/Y (INV_X7P5M_A12TL)
   0.16   12.97 v qnr/U10/Y (INV_X1P4B_A12TL)
   0.10   13.08 ^ qnr/U74/Y (NAND2_X1B_A12TL)
   0.16   13.23 v qnr/U6/Y (INV_X1B_A12TL)
   0.12   13.36 ^ qnr/U3/Y (AOI32_X1M_A12TL)
   0.10   13.46 v qnr/U17/Y (OAI31_X1M_A12TL)
   0.00   13.46 v qnr/qnt_cnt_reg_5_/D (DFFQ_X1M_A12TL)
          13.46   data arrival time

   7.00    7.00   clock clk (rise edge)
   0.00    7.00   clock network delay (ideal)
   0.00    7.00   clock reconvergence pessimism
           7.00 ^ qnr/qnt_cnt_reg_5_/CK (DFFQ_X1M_A12TL)
  -0.05    6.95   library setup time
           6.95   data required time
---------------------------------------------------------
           6.95   data required time
         -13.46   data arrival time
---------------------------------------------------------
          -6.51   slack (VIOLATED)


tns -10183.92
wns -6.51
Resized 37805 instances.
After resizing
Startpoint: fdct_zigzag/dct_mod/ddgo_reg
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/result_reg_17_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag/dct_mod/ddgo_reg/CK (EDFFQ_X3M_A12TL)
   6.43    6.43 ^ fdct_zigzag/dct_mod/ddgo_reg/Q (EDFFQ_X3M_A12TL)
   1.64    8.07 v fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U503/Y (NOR2_X0P5B_A12TL)
   0.44    8.51 ^ fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U504/Y (NOR2_X0P5A_A12TL)
   0.17    8.68 v fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U505/Y (NOR2_X0P5M_A12TL)
   0.13    8.81 ^ fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U512/Y (AOI21_X0P5M_A12TL)
   0.09    8.90 v fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U513/Y (OAI21_X0P7M_A12TL)
   0.11    9.01 ^ fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U514/Y (AOI21_X3M_A12TL)
   0.09    9.10 v fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U543/Y (OAI21_X0P5M_A12TL)
   0.10    9.20 v fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/U70/Y (XNOR2_X0P5M_A12TL)
   0.00    9.20 v fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/result_reg_17_/D (EDFFQ_X0P5M_A12TL)
           9.20   data arrival time

   7.00    7.00   clock clk (rise edge)
   0.00    7.00   clock network delay (ideal)
   0.00    7.00   clock reconvergence pessimism
           7.00 ^ fdct_zigzag/dct_mod/dct_block_3/dct_unit_2/macu/result_reg_17_/CK (EDFFQ_X0P5M_A12TL)
  -0.13    6.87   library setup time
           6.87   data required time
---------------------------------------------------------
           6.87   data required time
          -9.20   data arrival time
---------------------------------------------------------
          -2.33   slack (VIOLATED)


tns -3146.98
wns -2.33
Inserted 2950 buffers.
After buffering
Startpoint: fdct_zigzag/dct_mod/ddin_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/mult_res_reg_16_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag/dct_mod/ddin_reg_1_/CK (EDFFQ_X3M_A12TL)
   0.14    0.14 ^ fdct_zigzag/dct_mod/ddin_reg_1_/Q (EDFFQ_X3M_A12TL)
   0.14    0.28 ^ buffer1903/Y (BUF_X9M_A12TL)
   0.11    0.39 ^ buffer1922/Y (BUF_X9M_A12TL)
   0.09    0.48 ^ buffer1924/Y (BUF_X9M_A12TL)
   0.12    0.60 ^ buffer1932/Y (BUF_X9M_A12TL)
   0.13    0.73 ^ buffer1944/Y (BUF_X9M_A12TL)
   0.08    0.81 ^ buffer1953/Y (BUF_X9M_A12TL)
   0.11    0.92 ^ buffer1954/Y (BUF_X9M_A12TL)
   0.10    1.02 ^ buffer2025/Y (BUF_X9M_A12TL)
   0.10    1.11 ^ buffer2032/Y (BUF_X9M_A12TL)
   0.08    1.19 ^ buffer2043/Y (BUF_X9M_A12TL)
   0.10    1.29 ^ buffer2046/Y (BUF_X9M_A12TL)
   0.07    1.36 ^ buffer2069/Y (BUF_X9M_A12TL)
   0.05    1.42 ^ buffer2071/Y (BUF_X9M_A12TL)
   0.09    1.50 ^ buffer2074/Y (BUF_X9M_A12TL)
   0.11    1.61 ^ buffer2079/Y (BUF_X9M_A12TL)
   0.06    1.67 ^ buffer2080/Y (BUF_X9M_A12TL)
   0.08    1.75 ^ fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U426/Y (NAND2B_X0P5M_A12TL)
   0.06    1.81 v fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U289/Y (NAND2_X0P5M_A12TL)
   0.08    1.89 ^ fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U397/Y (NAND2_X0P5M_A12TL)
   0.07    1.96 v fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U417/Y (INV_X0P5B_A12TL)
   0.10    2.06 ^ fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U23/Y (AOI21_X0P7M_A12TL)
   0.16    2.22 ^ fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U379/Y (AOI2XB1_X0P7M_A12TL)
   0.09    2.31 v fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U365/Y (OAI2XB1_X0P7M_A12TL)
   0.08    2.39 ^ fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U255/Y (NAND2_X0P5M_A12TL)
   0.08    2.46 v fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U10/Y (NAND2_X0P7A_A12TL)
   0.08    2.54 ^ fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U252/Y (NAND3_X0P7A_A12TL)
   0.08    2.62 v fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U49/Y (NAND2_X1A_A12TL)
   0.10    2.72 ^ fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U48/Y (AOI21_X2M_A12TL)
   0.09    2.81 v fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U270/Y (OAI21_X3M_A12TL)
   0.12    2.93 ^ fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U56/Y (AOI21_X0P5M_A12TL)
   0.10    3.03 ^ fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/U52/Y (XOR2_X0P5M_A12TL)
   0.00    3.03 ^ fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/mult_res_reg_16_/D (EDFFQ_X0P5M_A12TL)
           3.03   data arrival time

   7.00    7.00   clock clk (rise edge)
   0.00    7.00   clock network delay (ideal)
   0.00    7.00   clock reconvergence pessimism
           7.00 ^ fdct_zigzag/dct_mod/dct_block_5/dct_unit_2/macu/mult_res_reg_16_/CK (EDFFQ_X0P5M_A12TL)
  -0.11    6.89   library setup time
           6.89   data required time
---------------------------------------------------------
           6.89   data required time
          -3.03   data arrival time
---------------------------------------------------------
           3.86   slack (MET)


tns 0.00
wns 0.00
max_transition

Pin                                    Limit   Trans   Slack
------------------------------------------------------------
fdct_zigzag/dct_mod/ddin_reg_1_/CK      0.88    3.00   -2.12 (VIOLATED)

