
threshold: 80
context: 2

verilog_original: |
  // Generated by CIRCT firtool-1.62.0
    module Foo(	// src/main/scala/Foo.scala:5:7
      input        clock,	// src/main/scala/Foo.scala:5:7
                   reset,	// src/main/scala/Foo.scala:5:7
      input  [7:0] io_in,	// src/main/scala/Foo.scala:6:14
      output [7:0] io_out	// src/main/scala/Foo.scala:6:14
    );
    
      assign io_out = io_in;	// src/main/scala/Foo.scala:5:7
    endmodule

verilog_fixed: |
  // Generated by CIRCT firtool-1.62.0
    module Foo(	// src/main/scala/Foo.scala:5:7
      input        clock,	// src/main/scala/Foo.scala:5:7
                   reset,	// src/main/scala/Foo.scala:5:7
      input  [7:0] io_in,	// src/main/scala/Foo.scala:6:14
      output [7:0] io_out	// src/main/scala/Foo.scala:6:14
    );
    
      assign io_out = ~io_in;	// src/main/scala/Foo.scala:5:7
    endmodule

chisel_original: |
  package example
  import chisel3._
  class Foo extends Module {
    val io = IO(new Bundle {
      val in  = Input(UInt(8.W))
      val out = Output(UInt(8.W))
    })
    io.out := io.in
  }

name: UpdatedFoo

