-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qrf_alt is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    A_M_real_ce0 : OUT STD_LOGIC;
    A_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    A_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    A_M_imag_ce0 : OUT STD_LOGIC;
    A_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Q_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    Q_M_real_ce0 : OUT STD_LOGIC;
    Q_M_real_we0 : OUT STD_LOGIC;
    Q_M_real_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    Q_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    Q_M_imag_ce0 : OUT STD_LOGIC;
    Q_M_imag_we0 : OUT STD_LOGIC;
    Q_M_imag_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    R_M_real_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    R_M_real_ce0 : OUT STD_LOGIC;
    R_M_real_we0 : OUT STD_LOGIC;
    R_M_real_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    R_M_imag_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    R_M_imag_ce0 : OUT STD_LOGIC;
    R_M_imag_we0 : OUT STD_LOGIC;
    R_M_imag_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of qrf_alt is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_fsm_pp2_stage1 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_fsm_pp2_stage2 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_fsm_pp2_stage3 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_fsm_state113 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_fsm_state114 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_fsm_state117 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal CONFIG_BATCH_CNTS_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal CONFIG_BATCH_CNTS_ce0 : STD_LOGIC;
    signal CONFIG_BATCH_CNTS_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal CONFIG_SEQUENCE_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal CONFIG_SEQUENCE_0_ce0 : STD_LOGIC;
    signal CONFIG_SEQUENCE_0_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal CONFIG_SEQUENCE_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal CONFIG_SEQUENCE_1_ce0 : STD_LOGIC;
    signal CONFIG_SEQUENCE_1_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal CONFIG_SEQUENCE_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal CONFIG_SEQUENCE_2_ce0 : STD_LOGIC;
    signal CONFIG_SEQUENCE_2_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_reg_1001 : STD_LOGIC_VECTOR (2 downto 0);
    signal seq_cnt_1_reg_1035 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar3_reg_1056 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar8_reg_1079 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_i_M_real_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1167 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_block_state13_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state14_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state15_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state16_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state17_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_state18_pp1_stage0_iter5 : BOOLEAN;
    signal ap_block_state19_pp1_stage0_iter6 : BOOLEAN;
    signal ap_block_state20_pp1_stage0_iter7 : BOOLEAN;
    signal ap_block_state21_pp1_stage0_iter8 : BOOLEAN;
    signal ap_block_state22_pp1_stage0_iter9 : BOOLEAN;
    signal ap_block_state23_pp1_stage0_iter10 : BOOLEAN;
    signal ap_block_state24_pp1_stage0_iter11 : BOOLEAN;
    signal ap_block_state25_pp1_stage0_iter12 : BOOLEAN;
    signal ap_block_state26_pp1_stage0_iter13 : BOOLEAN;
    signal ap_block_state27_pp1_stage0_iter14 : BOOLEAN;
    signal ap_block_state28_pp1_stage0_iter15 : BOOLEAN;
    signal ap_block_state29_pp1_stage0_iter16 : BOOLEAN;
    signal ap_block_state30_pp1_stage0_iter17 : BOOLEAN;
    signal ap_block_state31_pp1_stage0_iter18 : BOOLEAN;
    signal ap_block_state32_pp1_stage0_iter19 : BOOLEAN;
    signal ap_block_state33_pp1_stage0_iter20 : BOOLEAN;
    signal ap_block_state34_pp1_stage0_iter21 : BOOLEAN;
    signal ap_block_state35_pp1_stage0_iter22 : BOOLEAN;
    signal ap_block_state36_pp1_stage0_iter23 : BOOLEAN;
    signal ap_block_state37_pp1_stage0_iter24 : BOOLEAN;
    signal ap_block_state38_pp1_stage0_iter25 : BOOLEAN;
    signal ap_block_state39_pp1_stage0_iter26 : BOOLEAN;
    signal ap_block_state40_pp1_stage0_iter27 : BOOLEAN;
    signal ap_block_state41_pp1_stage0_iter28 : BOOLEAN;
    signal ap_block_state42_pp1_stage0_iter29 : BOOLEAN;
    signal ap_block_state43_pp1_stage0_iter30 : BOOLEAN;
    signal ap_block_state44_pp1_stage0_iter31 : BOOLEAN;
    signal ap_block_state45_pp1_stage0_iter32 : BOOLEAN;
    signal ap_block_state46_pp1_stage0_iter33 : BOOLEAN;
    signal ap_block_state47_pp1_stage0_iter34 : BOOLEAN;
    signal ap_block_state48_pp1_stage0_iter35 : BOOLEAN;
    signal ap_block_state49_pp1_stage0_iter36 : BOOLEAN;
    signal ap_block_state50_pp1_stage0_iter37 : BOOLEAN;
    signal ap_block_state51_pp1_stage0_iter38 : BOOLEAN;
    signal ap_block_state52_pp1_stage0_iter39 : BOOLEAN;
    signal ap_block_state53_pp1_stage0_iter40 : BOOLEAN;
    signal ap_block_state54_pp1_stage0_iter41 : BOOLEAN;
    signal ap_block_state55_pp1_stage0_iter42 : BOOLEAN;
    signal ap_block_state56_pp1_stage0_iter43 : BOOLEAN;
    signal ap_block_state57_pp1_stage0_iter44 : BOOLEAN;
    signal ap_block_state58_pp1_stage0_iter45 : BOOLEAN;
    signal ap_block_state59_pp1_stage0_iter46 : BOOLEAN;
    signal ap_block_state60_pp1_stage0_iter47 : BOOLEAN;
    signal ap_block_state61_pp1_stage0_iter48 : BOOLEAN;
    signal ap_block_state62_pp1_stage0_iter49 : BOOLEAN;
    signal ap_block_state63_pp1_stage0_iter50 : BOOLEAN;
    signal ap_block_state64_pp1_stage0_iter51 : BOOLEAN;
    signal ap_block_state65_pp1_stage0_iter52 : BOOLEAN;
    signal ap_block_state66_pp1_stage0_iter53 : BOOLEAN;
    signal ap_block_state67_pp1_stage0_iter54 : BOOLEAN;
    signal ap_block_state68_pp1_stage0_iter55 : BOOLEAN;
    signal ap_block_state69_pp1_stage0_iter56 : BOOLEAN;
    signal ap_block_state70_pp1_stage0_iter57 : BOOLEAN;
    signal ap_block_state71_pp1_stage0_iter58 : BOOLEAN;
    signal ap_block_state72_pp1_stage0_iter59 : BOOLEAN;
    signal ap_block_state73_pp1_stage0_iter60 : BOOLEAN;
    signal ap_block_state74_pp1_stage0_iter61 : BOOLEAN;
    signal ap_block_state75_pp1_stage0_iter62 : BOOLEAN;
    signal ap_block_state76_pp1_stage0_iter63 : BOOLEAN;
    signal ap_block_state77_pp1_stage0_iter64 : BOOLEAN;
    signal ap_block_state78_pp1_stage0_iter65 : BOOLEAN;
    signal ap_block_state79_pp1_stage0_iter66 : BOOLEAN;
    signal ap_block_state80_pp1_stage0_iter67 : BOOLEAN;
    signal ap_block_state81_pp1_stage0_iter68 : BOOLEAN;
    signal ap_block_state82_pp1_stage0_iter69 : BOOLEAN;
    signal ap_block_state83_pp1_stage0_iter70 : BOOLEAN;
    signal ap_block_state84_pp1_stage0_iter71 : BOOLEAN;
    signal ap_block_state85_pp1_stage0_iter72 : BOOLEAN;
    signal ap_block_state86_pp1_stage0_iter73 : BOOLEAN;
    signal ap_block_state87_pp1_stage0_iter74 : BOOLEAN;
    signal ap_block_state88_pp1_stage0_iter75 : BOOLEAN;
    signal ap_block_state89_pp1_stage0_iter76 : BOOLEAN;
    signal ap_block_state90_pp1_stage0_iter77 : BOOLEAN;
    signal rotations_V_M_real_s_din : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_real_s_full_n : STD_LOGIC;
    signal rotations_V_M_real_s_write : STD_LOGIC;
    signal rotations_V_M_imag_s_din : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_imag_s_full_n : STD_LOGIC;
    signal rotations_V_M_imag_s_write : STD_LOGIC;
    signal io_acc_block_signal_op421 : STD_LOGIC;
    signal icmp_ln620_reg_2015 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter77_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal rotations_V_M_real_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_real_1_full_n : STD_LOGIC;
    signal rotations_V_M_real_1_write : STD_LOGIC;
    signal rotations_V_M_imag_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_imag_1_full_n : STD_LOGIC;
    signal rotations_V_M_imag_1_write : STD_LOGIC;
    signal io_acc_block_signal_op422 : STD_LOGIC;
    signal rotations_V_M_real_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_real_2_full_n : STD_LOGIC;
    signal rotations_V_M_real_2_write : STD_LOGIC;
    signal rotations_V_M_imag_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_imag_2_full_n : STD_LOGIC;
    signal rotations_V_M_imag_2_write : STD_LOGIC;
    signal io_acc_block_signal_op423 : STD_LOGIC;
    signal rotations_V_M_real_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_real_3_full_n : STD_LOGIC;
    signal rotations_V_M_real_3_write : STD_LOGIC;
    signal rotations_V_M_imag_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_imag_3_full_n : STD_LOGIC;
    signal rotations_V_M_imag_3_write : STD_LOGIC;
    signal io_acc_block_signal_op424 : STD_LOGIC;
    signal rotations_V_M_real_4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_real_4_full_n : STD_LOGIC;
    signal rotations_V_M_real_4_write : STD_LOGIC;
    signal rotations_V_M_imag_4_full_n : STD_LOGIC;
    signal rotations_V_M_imag_4_write : STD_LOGIC;
    signal io_acc_block_signal_op425 : STD_LOGIC;
    signal to_rot_0_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal to_rot_0_V_full_n : STD_LOGIC;
    signal to_rot_0_V_write : STD_LOGIC;
    signal to_rot_1_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal to_rot_1_V_full_n : STD_LOGIC;
    signal to_rot_1_V_write : STD_LOGIC;
    signal to_rot_2_V_din : STD_LOGIC_VECTOR (31 downto 0);
    signal to_rot_2_V_full_n : STD_LOGIC;
    signal to_rot_2_V_write : STD_LOGIC;
    signal ap_block_state91_pp1_stage0_iter78 : BOOLEAN;
    signal ap_enable_reg_pp1_iter78 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal icmp_ln620_reg_2015_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_1167_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage1 : signal is "none";
    signal ap_block_state95_pp2_stage1_iter0 : BOOLEAN;
    signal ap_block_state99_pp2_stage1_iter1 : BOOLEAN;
    signal ap_block_state103_pp2_stage1_iter2 : BOOLEAN;
    signal ap_block_state107_pp2_stage1_iter3 : BOOLEAN;
    signal ap_block_state111_pp2_stage1_iter4 : BOOLEAN;
    signal ap_block_pp2_stage1_11001 : BOOLEAN;
    signal reg_1167_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1167_pp2_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal r_i_M_real_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal icmp_ln643_1_reg_2156 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_M_imag_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1175 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1175_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1175_pp2_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1175_pp2_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal r_i_M_imag_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1183 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1191 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1119_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1199 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage3 : signal is "none";
    signal ap_enable_reg_pp2_iter3 : STD_LOGIC := '0';
    signal ap_block_state97_pp2_stage3_iter0 : BOOLEAN;
    signal ap_block_state101_pp2_stage3_iter1 : BOOLEAN;
    signal ap_block_state105_pp2_stage3_iter2 : BOOLEAN;
    signal ap_block_state109_pp2_stage3_iter3 : BOOLEAN;
    signal ap_block_pp2_stage3_11001 : BOOLEAN;
    signal icmp_ln643_1_reg_2156_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp2_iter4 : STD_LOGIC := '0';
    signal icmp_ln643_1_reg_2156_pp2_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1123_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_1204 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln579_fu_1209_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln579_reg_1886 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln579_1_fu_1215_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln580_fu_1247_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln580_reg_1902 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln580_1_fu_1253_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln594_fu_1285_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_predicate_op213_write_state6 : BOOLEAN;
    signal ap_predicate_op214_write_state6 : BOOLEAN;
    signal ap_block_state6 : BOOLEAN;
    signal icmp_ln600_fu_1297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal r_fu_1303_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_reg_1930 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1067_fu_1321_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1067_reg_1935 : STD_LOGIC_VECTOR (5 downto 0);
    signal q_i_M_real_addr_1_reg_1941 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_imag_addr_1_reg_1946 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln600_1_fu_1337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln600_1_reg_1951 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state8_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln613_2_fu_1373_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln613_2_reg_1958 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln600_fu_1379_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal batch_num_fu_1391_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal batch_num_reg_1982 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln618_fu_1385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_fu_1402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln628_reg_1992 : STD_LOGIC_VECTOR (0 downto 0);
    signal CONFIG_BATCH_CNTS_lo_reg_2000 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal seq_cnt_fu_1412_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal seq_cnt_reg_2005 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln620_fu_1422_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln620_reg_2010 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln620_fu_1432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal icmp_ln620_reg_2015_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter74_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter75_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln620_reg_2015_pp1_iter76_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln626_fu_1444_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal px_row1_reg_2039 : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter11_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter12_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter13_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter14_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter15_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter16_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter17_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter18_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter19_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter23_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter24_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter25_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter26_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter27_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter28_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter29_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter30_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter31_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter32_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter33_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter34_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter35_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter36_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter37_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter38_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter39_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter40_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter41_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter42_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter43_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter44_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter45_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter46_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter47_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter48_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter49_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter50_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter51_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter52_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter53_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter54_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter55_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter56_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter57_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter58_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter59_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter60_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter61_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter62_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter63_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter64_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter65_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter66_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter67_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter68_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter69_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter70_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter71_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter72_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter73_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter74_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter75_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter76_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row1_reg_2039_pp1_iter77_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044 : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter11_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter12_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter13_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter14_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter15_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter16_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter17_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter18_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter19_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter23_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter24_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter25_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter26_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter27_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter28_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter29_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter30_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter31_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter32_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter33_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter34_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter35_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter36_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter37_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter38_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter39_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter40_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter41_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter42_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter43_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter44_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter45_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter46_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter47_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter48_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter49_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter50_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter51_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter52_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter53_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter54_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter55_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter56_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter57_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter58_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter59_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter60_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter61_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter62_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter63_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter64_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter65_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter66_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter67_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter68_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter69_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter70_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter71_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter72_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter73_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter74_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter75_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter76_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_row2_reg_2044_pp1_iter77_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049 : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter9_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter11_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter12_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter13_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter14_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter15_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter16_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter17_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter18_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter19_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter20_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter21_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter22_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter23_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter24_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter25_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter26_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter27_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter28_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter29_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter30_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter31_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter32_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter33_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter34_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter35_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter36_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter37_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter38_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter39_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter40_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter41_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter42_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter43_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter44_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter45_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter46_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter47_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter48_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter49_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter50_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter51_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter52_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter53_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter54_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter55_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter56_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter57_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter58_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter59_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter60_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter61_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter62_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter63_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter64_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter65_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter66_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter67_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter68_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter69_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter70_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter71_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter72_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter73_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter74_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter75_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter76_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal px_col_reg_2049_pp1_iter77_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln643_fu_1535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state93 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state93 : signal is "none";
    signal rotations_V_M_real_s_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_real_s_empty_n : STD_LOGIC;
    signal rotations_V_M_real_s_read : STD_LOGIC;
    signal rotations_V_M_imag_s_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_imag_s_empty_n : STD_LOGIC;
    signal rotations_V_M_imag_s_read : STD_LOGIC;
    signal io_acc_block_signal_op439 : STD_LOGIC;
    signal rotations_V_M_real_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_real_1_empty_n : STD_LOGIC;
    signal rotations_V_M_real_1_read : STD_LOGIC;
    signal rotations_V_M_imag_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_imag_1_empty_n : STD_LOGIC;
    signal rotations_V_M_imag_1_read : STD_LOGIC;
    signal io_acc_block_signal_op442 : STD_LOGIC;
    signal rotations_V_M_real_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_real_2_empty_n : STD_LOGIC;
    signal rotations_V_M_real_2_read : STD_LOGIC;
    signal rotations_V_M_imag_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_imag_2_empty_n : STD_LOGIC;
    signal rotations_V_M_imag_2_read : STD_LOGIC;
    signal io_acc_block_signal_op445 : STD_LOGIC;
    signal rotations_V_M_real_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_real_3_empty_n : STD_LOGIC;
    signal rotations_V_M_real_3_read : STD_LOGIC;
    signal rotations_V_M_imag_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_imag_3_empty_n : STD_LOGIC;
    signal rotations_V_M_imag_3_read : STD_LOGIC;
    signal io_acc_block_signal_op448 : STD_LOGIC;
    signal rotations_V_M_real_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_real_4_empty_n : STD_LOGIC;
    signal rotations_V_M_real_4_read : STD_LOGIC;
    signal rotations_V_M_imag_4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_imag_4_empty_n : STD_LOGIC;
    signal rotations_V_M_imag_4_read : STD_LOGIC;
    signal io_acc_block_signal_op451 : STD_LOGIC;
    signal to_rot_0_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal to_rot_0_V_empty_n : STD_LOGIC;
    signal to_rot_0_V_read : STD_LOGIC;
    signal to_rot_1_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal to_rot_1_V_empty_n : STD_LOGIC;
    signal to_rot_1_V_read : STD_LOGIC;
    signal to_rot_2_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal to_rot_2_V_empty_n : STD_LOGIC;
    signal to_rot_2_V_read : STD_LOGIC;
    signal ap_block_state93 : BOOLEAN;
    signal px_cnt_fu_1540_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal px_cnt_reg_2078 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_r_M_real_reg_2083 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_imag_reg_2089 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_real_1_reg_2095 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_imag_1_reg_2101 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_real_3_reg_2107 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_imag_3_reg_2113 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_real_4_reg_2119 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_imag_4_reg_2125 : STD_LOGIC_VECTOR (31 downto 0);
    signal rotations_V_M_real_1_97_reg_2131 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_reg_2136 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln674_cast_fu_1586_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln674_cast_reg_2141 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln674_1_cast_fu_1598_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln674_1_cast_reg_2146 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln132_fu_1606_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln132_reg_2151 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln643_1_fu_1613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state94_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state98_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state102_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_state106_pp2_stage0_iter3 : BOOLEAN;
    signal ap_block_state110_pp2_stage0_iter4 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal icmp_ln643_1_reg_2156_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln643_1_reg_2156_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln666_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln666_reg_2160 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln666_reg_2160_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln666_reg_2160_pp2_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln666_reg_2160_pp2_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_i_M_real_addr_5_reg_2168 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_real_addr_5_reg_2168_pp2_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_real_addr_5_reg_2168_pp2_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_real_addr_5_reg_2168_pp2_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_real_addr_6_reg_2173 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_real_addr_6_reg_2173_pp2_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_real_addr_6_reg_2173_pp2_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_real_addr_6_reg_2173_pp2_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_real_addr_6_reg_2173_pp2_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_imag_addr_5_reg_2179 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_imag_addr_5_reg_2179_pp2_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_imag_addr_5_reg_2179_pp2_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_imag_addr_5_reg_2179_pp2_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_imag_addr_6_reg_2184 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_imag_addr_6_reg_2184_pp2_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_imag_addr_6_reg_2184_pp2_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_imag_addr_6_reg_2184_pp2_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_imag_addr_6_reg_2184_pp2_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_real_addr_4_reg_2190 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_real_addr_4_reg_2190_pp2_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_real_addr_4_reg_2190_pp2_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_real_addr_4_reg_2190_pp2_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_real_addr_4_reg_2190_pp2_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_real_addr_5_reg_2196 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_real_addr_5_reg_2196_pp2_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_real_addr_5_reg_2196_pp2_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_real_addr_5_reg_2196_pp2_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_real_addr_5_reg_2196_pp2_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_imag_addr_4_reg_2201 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_imag_addr_4_reg_2201_pp2_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_imag_addr_4_reg_2201_pp2_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_imag_addr_4_reg_2201_pp2_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_imag_addr_4_reg_2201_pp2_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_imag_addr_5_reg_2207 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_imag_addr_5_reg_2207_pp2_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_imag_addr_5_reg_2207_pp2_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_imag_addr_5_reg_2207_pp2_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_imag_addr_5_reg_2207_pp2_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_real_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_t_real_2_reg_2212 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_i_M_imag_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_t_imag_2_reg_2218 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_i_M_real_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_t_real_3_reg_2224 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_i_M_imag_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_t_imag_3_reg_2230 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln643_fu_1658_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln643_reg_2236 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1127_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_i_i_reg_2241 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal grp_fu_1132_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_i_i_98_reg_2246 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1137_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_i_i_i_reg_2251 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1142_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i_i_i_i_reg_2256 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1147_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i1_i_i_reg_2261 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1152_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i2_i_i_reg_2266 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1157_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_i4_i_i_reg_2271 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1162_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i_i5_i_i_reg_2276 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_i_i1_reg_2281 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_i_i1_100_reg_2286 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_i_i_i1_reg_2291 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i_i_i_i1_reg_2296 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i1_i_i1_reg_2301 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i2_i_i1_reg_2306 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_i4_i_i1_reg_2311 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i_i5_i_i1_reg_2316 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_i1_i_reg_2321 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage2 : signal is "none";
    signal ap_block_state96_pp2_stage2_iter0 : BOOLEAN;
    signal ap_block_state100_pp2_stage2_iter1 : BOOLEAN;
    signal ap_block_state104_pp2_stage2_iter2 : BOOLEAN;
    signal ap_block_state108_pp2_stage2_iter3 : BOOLEAN;
    signal ap_block_state112_pp2_stage2_iter4 : BOOLEAN;
    signal ap_block_pp2_stage2_11001 : BOOLEAN;
    signal tmp_i_i_i2_i_reg_2326 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_i_i4_i_reg_2331 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i_i_i5_i_reg_2336 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i1_i11_i_reg_2341 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i2_i12_i_reg_2346 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_i4_i14_i_reg_2351 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i_i5_i15_i_reg_2356 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_i8_i_reg_2361 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_i9_i_reg_2366 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_i_i11_i_reg_2371 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i_i_i12_i_reg_2376 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i1_i18_i_reg_2381 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i2_i19_i_reg_2386 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_i_i4_i21_i_reg_2391 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_i_i5_i22_i_reg_2396 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1103_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_real_2_reg_2401 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal grp_fu_1107_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_imag_2_reg_2406 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1111_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal complex_M_real_writ_reg_2411 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1115_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal complex_M_imag_writ_reg_2416 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_real_6_reg_2421 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_imag_6_reg_2426 : STD_LOGIC_VECTOR (31 downto 0);
    signal complex_M_real_writ_4_reg_2431 : STD_LOGIC_VECTOR (31 downto 0);
    signal complex_M_imag_writ_5_reg_2436 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_real_5_reg_2441 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_imag_5_reg_2446 : STD_LOGIC_VECTOR (31 downto 0);
    signal complex_M_real_writ_2_reg_2451 : STD_LOGIC_VECTOR (31 downto 0);
    signal complex_M_imag_writ_3_reg_2456 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_real_7_reg_2461 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_r_M_imag_7_reg_2466 : STD_LOGIC_VECTOR (31 downto 0);
    signal complex_M_real_writ_6_reg_2471 : STD_LOGIC_VECTOR (31 downto 0);
    signal complex_M_imag_writ_7_reg_2476 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln666_fu_1677_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln666_reg_2481 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln666_1_fu_1684_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln666_1_reg_2486 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln666_2_fu_1691_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln666_2_reg_2491 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln666_3_fu_1697_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln666_3_reg_2496 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln680_fu_1704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state114 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state114 : signal is "none";
    signal r_1_fu_1710_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_1_reg_2505 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln685_fu_1716_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln685_reg_2510 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln683_fu_1728_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln683_reg_2515 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln680_1_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln680_1_reg_2520 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_block_state115_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state116_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal zext_ln685_2_fu_1747_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln685_2_reg_2524 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_28_fu_1755_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_28_reg_2540 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln680_fu_1763_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state8 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state13 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter45 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter46 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter47 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter48 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter49 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter50 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter51 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter52 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter53 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter54 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter55 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter56 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter57 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter58 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter59 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter60 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter61 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter62 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter63 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter64 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter65 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter66 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter67 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter68 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter69 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter70 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter71 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter72 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter73 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter74 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter75 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter76 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter77 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state94 : STD_LOGIC;
    signal ap_block_pp2_stage3_subdone : BOOLEAN;
    signal ap_block_pp2_stage2_subdone : BOOLEAN;
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state115 : STD_LOGIC;
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal q_i_M_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_real_ce0 : STD_LOGIC;
    signal q_i_M_real_we0 : STD_LOGIC;
    signal q_i_M_real_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal q_i_M_real_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_real_ce1 : STD_LOGIC;
    signal q_i_M_real_we1 : STD_LOGIC;
    signal q_i_M_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_imag_ce0 : STD_LOGIC;
    signal q_i_M_imag_we0 : STD_LOGIC;
    signal q_i_M_imag_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal q_i_M_imag_ce1 : STD_LOGIC;
    signal q_i_M_imag_we1 : STD_LOGIC;
    signal r_i_M_real_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_real_ce0 : STD_LOGIC;
    signal r_i_M_real_we0 : STD_LOGIC;
    signal r_i_M_real_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_i_M_real_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_real_ce1 : STD_LOGIC;
    signal r_i_M_real_we1 : STD_LOGIC;
    signal r_i_M_real_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_i_M_imag_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_imag_ce0 : STD_LOGIC;
    signal r_i_M_imag_we0 : STD_LOGIC;
    signal r_i_M_imag_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_i_M_imag_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_i_M_imag_ce1 : STD_LOGIC;
    signal r_i_M_imag_we1 : STD_LOGIC;
    signal r_i_M_imag_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_1090_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_1090_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_1090_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_1090_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_1090_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_1090_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_1090_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_1090_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_1090_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qrf_givens_float_s_fu_1090_ap_ce : STD_LOGIC;
    signal ap_block_state13_pp1_stage0_iter0_ignore_call27 : BOOLEAN;
    signal ap_block_state14_pp1_stage0_iter1_ignore_call27 : BOOLEAN;
    signal ap_block_state15_pp1_stage0_iter2_ignore_call27 : BOOLEAN;
    signal ap_block_state16_pp1_stage0_iter3_ignore_call27 : BOOLEAN;
    signal ap_block_state17_pp1_stage0_iter4_ignore_call27 : BOOLEAN;
    signal ap_block_state18_pp1_stage0_iter5_ignore_call27 : BOOLEAN;
    signal ap_block_state19_pp1_stage0_iter6_ignore_call27 : BOOLEAN;
    signal ap_block_state20_pp1_stage0_iter7_ignore_call27 : BOOLEAN;
    signal ap_block_state21_pp1_stage0_iter8_ignore_call27 : BOOLEAN;
    signal ap_block_state22_pp1_stage0_iter9_ignore_call27 : BOOLEAN;
    signal ap_block_state23_pp1_stage0_iter10_ignore_call27 : BOOLEAN;
    signal ap_block_state24_pp1_stage0_iter11_ignore_call27 : BOOLEAN;
    signal ap_block_state25_pp1_stage0_iter12_ignore_call27 : BOOLEAN;
    signal ap_block_state26_pp1_stage0_iter13_ignore_call27 : BOOLEAN;
    signal ap_block_state27_pp1_stage0_iter14_ignore_call27 : BOOLEAN;
    signal ap_block_state28_pp1_stage0_iter15_ignore_call27 : BOOLEAN;
    signal ap_block_state29_pp1_stage0_iter16_ignore_call27 : BOOLEAN;
    signal ap_block_state30_pp1_stage0_iter17_ignore_call27 : BOOLEAN;
    signal ap_block_state31_pp1_stage0_iter18_ignore_call27 : BOOLEAN;
    signal ap_block_state32_pp1_stage0_iter19_ignore_call27 : BOOLEAN;
    signal ap_block_state33_pp1_stage0_iter20_ignore_call27 : BOOLEAN;
    signal ap_block_state34_pp1_stage0_iter21_ignore_call27 : BOOLEAN;
    signal ap_block_state35_pp1_stage0_iter22_ignore_call27 : BOOLEAN;
    signal ap_block_state36_pp1_stage0_iter23_ignore_call27 : BOOLEAN;
    signal ap_block_state37_pp1_stage0_iter24_ignore_call27 : BOOLEAN;
    signal ap_block_state38_pp1_stage0_iter25_ignore_call27 : BOOLEAN;
    signal ap_block_state39_pp1_stage0_iter26_ignore_call27 : BOOLEAN;
    signal ap_block_state40_pp1_stage0_iter27_ignore_call27 : BOOLEAN;
    signal ap_block_state41_pp1_stage0_iter28_ignore_call27 : BOOLEAN;
    signal ap_block_state42_pp1_stage0_iter29_ignore_call27 : BOOLEAN;
    signal ap_block_state43_pp1_stage0_iter30_ignore_call27 : BOOLEAN;
    signal ap_block_state44_pp1_stage0_iter31_ignore_call27 : BOOLEAN;
    signal ap_block_state45_pp1_stage0_iter32_ignore_call27 : BOOLEAN;
    signal ap_block_state46_pp1_stage0_iter33_ignore_call27 : BOOLEAN;
    signal ap_block_state47_pp1_stage0_iter34_ignore_call27 : BOOLEAN;
    signal ap_block_state48_pp1_stage0_iter35_ignore_call27 : BOOLEAN;
    signal ap_block_state49_pp1_stage0_iter36_ignore_call27 : BOOLEAN;
    signal ap_block_state50_pp1_stage0_iter37_ignore_call27 : BOOLEAN;
    signal ap_block_state51_pp1_stage0_iter38_ignore_call27 : BOOLEAN;
    signal ap_block_state52_pp1_stage0_iter39_ignore_call27 : BOOLEAN;
    signal ap_block_state53_pp1_stage0_iter40_ignore_call27 : BOOLEAN;
    signal ap_block_state54_pp1_stage0_iter41_ignore_call27 : BOOLEAN;
    signal ap_block_state55_pp1_stage0_iter42_ignore_call27 : BOOLEAN;
    signal ap_block_state56_pp1_stage0_iter43_ignore_call27 : BOOLEAN;
    signal ap_block_state57_pp1_stage0_iter44_ignore_call27 : BOOLEAN;
    signal ap_block_state58_pp1_stage0_iter45_ignore_call27 : BOOLEAN;
    signal ap_block_state59_pp1_stage0_iter46_ignore_call27 : BOOLEAN;
    signal ap_block_state60_pp1_stage0_iter47_ignore_call27 : BOOLEAN;
    signal ap_block_state61_pp1_stage0_iter48_ignore_call27 : BOOLEAN;
    signal ap_block_state62_pp1_stage0_iter49_ignore_call27 : BOOLEAN;
    signal ap_block_state63_pp1_stage0_iter50_ignore_call27 : BOOLEAN;
    signal ap_block_state64_pp1_stage0_iter51_ignore_call27 : BOOLEAN;
    signal ap_block_state65_pp1_stage0_iter52_ignore_call27 : BOOLEAN;
    signal ap_block_state66_pp1_stage0_iter53_ignore_call27 : BOOLEAN;
    signal ap_block_state67_pp1_stage0_iter54_ignore_call27 : BOOLEAN;
    signal ap_block_state68_pp1_stage0_iter55_ignore_call27 : BOOLEAN;
    signal ap_block_state69_pp1_stage0_iter56_ignore_call27 : BOOLEAN;
    signal ap_block_state70_pp1_stage0_iter57_ignore_call27 : BOOLEAN;
    signal ap_block_state71_pp1_stage0_iter58_ignore_call27 : BOOLEAN;
    signal ap_block_state72_pp1_stage0_iter59_ignore_call27 : BOOLEAN;
    signal ap_block_state73_pp1_stage0_iter60_ignore_call27 : BOOLEAN;
    signal ap_block_state74_pp1_stage0_iter61_ignore_call27 : BOOLEAN;
    signal ap_block_state75_pp1_stage0_iter62_ignore_call27 : BOOLEAN;
    signal ap_block_state76_pp1_stage0_iter63_ignore_call27 : BOOLEAN;
    signal ap_block_state77_pp1_stage0_iter64_ignore_call27 : BOOLEAN;
    signal ap_block_state78_pp1_stage0_iter65_ignore_call27 : BOOLEAN;
    signal ap_block_state79_pp1_stage0_iter66_ignore_call27 : BOOLEAN;
    signal ap_block_state80_pp1_stage0_iter67_ignore_call27 : BOOLEAN;
    signal ap_block_state81_pp1_stage0_iter68_ignore_call27 : BOOLEAN;
    signal ap_block_state82_pp1_stage0_iter69_ignore_call27 : BOOLEAN;
    signal ap_block_state83_pp1_stage0_iter70_ignore_call27 : BOOLEAN;
    signal ap_block_state84_pp1_stage0_iter71_ignore_call27 : BOOLEAN;
    signal ap_block_state85_pp1_stage0_iter72_ignore_call27 : BOOLEAN;
    signal ap_block_state86_pp1_stage0_iter73_ignore_call27 : BOOLEAN;
    signal ap_block_state87_pp1_stage0_iter74_ignore_call27 : BOOLEAN;
    signal ap_block_state88_pp1_stage0_iter75_ignore_call27 : BOOLEAN;
    signal ap_block_state89_pp1_stage0_iter76_ignore_call27 : BOOLEAN;
    signal ap_block_state90_pp1_stage0_iter77_ignore_call27 : BOOLEAN;
    signal ap_block_state91_pp1_stage0_iter78_ignore_call27 : BOOLEAN;
    signal ap_block_pp1_stage0_11001_ignoreCallOp328 : BOOLEAN;
    signal phi_ln579_reg_932 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln579_fu_1235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln579_1_fu_1241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln579_1_reg_944 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln580_reg_955 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln580_fu_1273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln580_1_fu_1279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln580_1_reg_967 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln594_reg_978 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln594_fu_1291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_0_reg_989 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal seq_cnt_0_reg_1012 : STD_LOGIC_VECTOR (3 downto 0);
    signal batch_num_0_reg_1024 : STD_LOGIC_VECTOR (2 downto 0);
    signal px_cnt19_0_reg_1045 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state113 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state113 : signal is "none";
    signal ap_CS_fsm_state92 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state92 : signal is "none";
    signal ap_phi_mux_indvar3_phi_fu_1060_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal r21_0_reg_1068 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state117 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state117 : signal is "none";
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal zext_ln1027_fu_1229_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1027_1_fu_1267_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1067_1_fu_1331_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1067_3_fu_1358_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln605_fu_1343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln620_fu_1397_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln623_fu_1437_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln631_fu_1458_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln631_1_fu_1472_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln669_fu_1637_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln669_1_fu_1650_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal zext_ln692_1_fu_1777_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage0_01001 : BOOLEAN;
    signal ap_block_pp2_stage1 : BOOLEAN;
    signal ap_block_pp2_stage2 : BOOLEAN;
    signal ap_block_pp2_stage3 : BOOLEAN;
    signal grp_fu_1103_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1103_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1107_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1107_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1111_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1111_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1115_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1115_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1119_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1119_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1123_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1123_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1127_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1127_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1132_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1132_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1137_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1137_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1142_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1142_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1147_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1147_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1152_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1152_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1157_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1157_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1162_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1162_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_1221_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_1259_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_19_fu_1313_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln613_fu_1309_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1067_fu_1325_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1067_2_fu_1349_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1067_1_fu_1353_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln613_1_fu_1364_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln613_fu_1368_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal smax_cast_fu_1408_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_90_fu_1418_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln620_fu_1428_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_1450_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_fu_1464_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln674_fu_1582_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln132_fu_1594_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln662_fu_1619_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln669_fu_1628_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln669_fu_1632_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln669_1_fu_1645_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal phitmp_i_fu_1664_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal phitmp15_i_fu_1670_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_1720_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln685_1_fu_1738_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln685_fu_1742_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln692_fu_1769_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln692_fu_1772_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal bitcast_ln155_fu_1783_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln155_fu_1787_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_block_pp2_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;

    component qrf_givens_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        extra_pass : IN STD_LOGIC_VECTOR (0 downto 0);
        a_M_real : IN STD_LOGIC_VECTOR (31 downto 0);
        a_M_imag : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_real : IN STD_LOGIC_VECTOR (31 downto 0);
        b_M_imag : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component music_fsub_32ns_3rcU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component music_fadd_32ns_3ocq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component music_fmul_32ns_3jbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qrf_alt_CONFIG_BAsc4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component qrf_alt_CONFIG_SEtde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component qrf_alt_CONFIG_SEudo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component qrf_alt_CONFIG_SEvdy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component qrf_alt_q_i_M_real IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fifo_w32_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    CONFIG_BATCH_CNTS_U : component qrf_alt_CONFIG_BAsc4
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => CONFIG_BATCH_CNTS_address0,
        ce0 => CONFIG_BATCH_CNTS_ce0,
        q0 => CONFIG_BATCH_CNTS_q0);

    CONFIG_SEQUENCE_0_U : component qrf_alt_CONFIG_SEtde
    generic map (
        DataWidth => 2,
        AddressRange => 11,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => CONFIG_SEQUENCE_0_address0,
        ce0 => CONFIG_SEQUENCE_0_ce0,
        q0 => CONFIG_SEQUENCE_0_q0);

    CONFIG_SEQUENCE_1_U : component qrf_alt_CONFIG_SEudo
    generic map (
        DataWidth => 2,
        AddressRange => 11,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => CONFIG_SEQUENCE_1_address0,
        ce0 => CONFIG_SEQUENCE_1_ce0,
        q0 => CONFIG_SEQUENCE_1_q0);

    CONFIG_SEQUENCE_2_U : component qrf_alt_CONFIG_SEvdy
    generic map (
        DataWidth => 2,
        AddressRange => 11,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => CONFIG_SEQUENCE_2_address0,
        ce0 => CONFIG_SEQUENCE_2_ce0,
        q0 => CONFIG_SEQUENCE_2_q0);

    q_i_M_real_U : component qrf_alt_q_i_M_real
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_i_M_real_address0,
        ce0 => q_i_M_real_ce0,
        we0 => q_i_M_real_we0,
        d0 => q_i_M_real_d0,
        q0 => q_i_M_real_q0,
        address1 => q_i_M_real_address1,
        ce1 => q_i_M_real_ce1,
        we1 => q_i_M_real_we1,
        d1 => reg_1199,
        q1 => q_i_M_real_q1);

    q_i_M_imag_U : component qrf_alt_q_i_M_real
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_i_M_imag_address0,
        ce0 => q_i_M_imag_ce0,
        we0 => q_i_M_imag_we0,
        d0 => ap_const_lv32_0,
        q0 => q_i_M_imag_q0,
        address1 => q_i_M_imag_address1,
        ce1 => q_i_M_imag_ce1,
        we1 => q_i_M_imag_we1,
        d1 => reg_1204,
        q1 => q_i_M_imag_q1);

    r_i_M_real_U : component qrf_alt_q_i_M_real
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => r_i_M_real_address0,
        ce0 => r_i_M_real_ce0,
        we0 => r_i_M_real_we0,
        d0 => r_i_M_real_d0,
        q0 => r_i_M_real_q0,
        address1 => r_i_M_real_address1,
        ce1 => r_i_M_real_ce1,
        we1 => r_i_M_real_we1,
        d1 => r_i_M_real_d1,
        q1 => r_i_M_real_q1);

    r_i_M_imag_U : component qrf_alt_q_i_M_real
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => r_i_M_imag_address0,
        ce0 => r_i_M_imag_ce0,
        we0 => r_i_M_imag_we0,
        d0 => r_i_M_imag_d0,
        q0 => r_i_M_imag_q0,
        address1 => r_i_M_imag_address1,
        ce1 => r_i_M_imag_ce1,
        we1 => r_i_M_imag_we1,
        d1 => r_i_M_imag_d1,
        q1 => r_i_M_imag_q1);

    grp_qrf_givens_float_s_fu_1090 : component qrf_givens_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        extra_pass => icmp_ln628_reg_1992,
        a_M_real => r_i_M_real_q0,
        a_M_imag => r_i_M_imag_q0,
        b_M_real => r_i_M_real_q1,
        b_M_imag => r_i_M_imag_q1,
        ap_return_0 => grp_qrf_givens_float_s_fu_1090_ap_return_0,
        ap_return_1 => grp_qrf_givens_float_s_fu_1090_ap_return_1,
        ap_return_2 => grp_qrf_givens_float_s_fu_1090_ap_return_2,
        ap_return_3 => grp_qrf_givens_float_s_fu_1090_ap_return_3,
        ap_return_4 => grp_qrf_givens_float_s_fu_1090_ap_return_4,
        ap_return_5 => grp_qrf_givens_float_s_fu_1090_ap_return_5,
        ap_return_6 => grp_qrf_givens_float_s_fu_1090_ap_return_6,
        ap_return_7 => grp_qrf_givens_float_s_fu_1090_ap_return_7,
        ap_return_8 => grp_qrf_givens_float_s_fu_1090_ap_return_8,
        ap_ce => grp_qrf_givens_float_s_fu_1090_ap_ce);

    music_fsub_32ns_3rcU_U111 : component music_fsub_32ns_3rcU
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1103_p0,
        din1 => grp_fu_1103_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1103_p2);

    music_fadd_32ns_3ocq_U112 : component music_fadd_32ns_3ocq
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1107_p0,
        din1 => grp_fu_1107_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1107_p2);

    music_fsub_32ns_3rcU_U113 : component music_fsub_32ns_3rcU
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1111_p0,
        din1 => grp_fu_1111_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1111_p2);

    music_fadd_32ns_3ocq_U114 : component music_fadd_32ns_3ocq
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1115_p0,
        din1 => grp_fu_1115_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1115_p2);

    music_fadd_32ns_3ocq_U115 : component music_fadd_32ns_3ocq
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1119_p0,
        din1 => grp_fu_1119_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1119_p2);

    music_fadd_32ns_3ocq_U116 : component music_fadd_32ns_3ocq
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1123_p0,
        din1 => grp_fu_1123_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1123_p2);

    music_fmul_32ns_3jbC_U117 : component music_fmul_32ns_3jbC
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1127_p0,
        din1 => grp_fu_1127_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1127_p2);

    music_fmul_32ns_3jbC_U118 : component music_fmul_32ns_3jbC
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1132_p0,
        din1 => grp_fu_1132_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1132_p2);

    music_fmul_32ns_3jbC_U119 : component music_fmul_32ns_3jbC
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1137_p0,
        din1 => grp_fu_1137_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1137_p2);

    music_fmul_32ns_3jbC_U120 : component music_fmul_32ns_3jbC
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1142_p0,
        din1 => grp_fu_1142_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1142_p2);

    music_fmul_32ns_3jbC_U121 : component music_fmul_32ns_3jbC
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1147_p0,
        din1 => grp_fu_1147_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1147_p2);

    music_fmul_32ns_3jbC_U122 : component music_fmul_32ns_3jbC
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1152_p0,
        din1 => grp_fu_1152_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1152_p2);

    music_fmul_32ns_3jbC_U123 : component music_fmul_32ns_3jbC
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1157_p0,
        din1 => grp_fu_1157_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1157_p2);

    music_fmul_32ns_3jbC_U124 : component music_fmul_32ns_3jbC
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1162_p0,
        din1 => grp_fu_1162_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1162_p2);

    to_rot_0_V_fifo_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => to_rot_0_V_din,
        if_full_n => to_rot_0_V_full_n,
        if_write => to_rot_0_V_write,
        if_dout => to_rot_0_V_dout,
        if_empty_n => to_rot_0_V_empty_n,
        if_read => to_rot_0_V_read);

    to_rot_1_V_fifo_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => to_rot_1_V_din,
        if_full_n => to_rot_1_V_full_n,
        if_write => to_rot_1_V_write,
        if_dout => to_rot_1_V_dout,
        if_empty_n => to_rot_1_V_empty_n,
        if_read => to_rot_1_V_read);

    to_rot_2_V_fifo_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => to_rot_2_V_din,
        if_full_n => to_rot_2_V_full_n,
        if_write => to_rot_2_V_write,
        if_dout => to_rot_2_V_dout,
        if_empty_n => to_rot_2_V_empty_n,
        if_read => to_rot_2_V_read);

    rotations_V_M_real_s_fifo_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => rotations_V_M_real_s_din,
        if_full_n => rotations_V_M_real_s_full_n,
        if_write => rotations_V_M_real_s_write,
        if_dout => rotations_V_M_real_s_dout,
        if_empty_n => rotations_V_M_real_s_empty_n,
        if_read => rotations_V_M_real_s_read);

    rotations_V_M_real_1_fifo_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => rotations_V_M_real_1_din,
        if_full_n => rotations_V_M_real_1_full_n,
        if_write => rotations_V_M_real_1_write,
        if_dout => rotations_V_M_real_1_dout,
        if_empty_n => rotations_V_M_real_1_empty_n,
        if_read => rotations_V_M_real_1_read);

    rotations_V_M_real_2_fifo_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => rotations_V_M_real_2_din,
        if_full_n => rotations_V_M_real_2_full_n,
        if_write => rotations_V_M_real_2_write,
        if_dout => rotations_V_M_real_2_dout,
        if_empty_n => rotations_V_M_real_2_empty_n,
        if_read => rotations_V_M_real_2_read);

    rotations_V_M_real_3_fifo_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => rotations_V_M_real_3_din,
        if_full_n => rotations_V_M_real_3_full_n,
        if_write => rotations_V_M_real_3_write,
        if_dout => rotations_V_M_real_3_dout,
        if_empty_n => rotations_V_M_real_3_empty_n,
        if_read => rotations_V_M_real_3_read);

    rotations_V_M_real_4_fifo_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => rotations_V_M_real_4_din,
        if_full_n => rotations_V_M_real_4_full_n,
        if_write => rotations_V_M_real_4_write,
        if_dout => rotations_V_M_real_4_dout,
        if_empty_n => rotations_V_M_real_4_empty_n,
        if_read => rotations_V_M_real_4_read);

    rotations_V_M_imag_s_fifo_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => rotations_V_M_imag_s_din,
        if_full_n => rotations_V_M_imag_s_full_n,
        if_write => rotations_V_M_imag_s_write,
        if_dout => rotations_V_M_imag_s_dout,
        if_empty_n => rotations_V_M_imag_s_empty_n,
        if_read => rotations_V_M_imag_s_read);

    rotations_V_M_imag_1_fifo_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => rotations_V_M_imag_1_din,
        if_full_n => rotations_V_M_imag_1_full_n,
        if_write => rotations_V_M_imag_1_write,
        if_dout => rotations_V_M_imag_1_dout,
        if_empty_n => rotations_V_M_imag_1_empty_n,
        if_read => rotations_V_M_imag_1_read);

    rotations_V_M_imag_2_fifo_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => rotations_V_M_imag_2_din,
        if_full_n => rotations_V_M_imag_2_full_n,
        if_write => rotations_V_M_imag_2_write,
        if_dout => rotations_V_M_imag_2_dout,
        if_empty_n => rotations_V_M_imag_2_empty_n,
        if_read => rotations_V_M_imag_2_read);

    rotations_V_M_imag_3_fifo_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => rotations_V_M_imag_3_din,
        if_full_n => rotations_V_M_imag_3_full_n,
        if_write => rotations_V_M_imag_3_write,
        if_dout => rotations_V_M_imag_3_dout,
        if_empty_n => rotations_V_M_imag_3_empty_n,
        if_read => rotations_V_M_imag_3_read);

    rotations_V_M_imag_4_fifo_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => ap_const_lv32_0,
        if_full_n => rotations_V_M_imag_4_full_n,
        if_write => rotations_V_M_imag_4_write,
        if_dout => rotations_V_M_imag_4_dout,
        if_empty_n => rotations_V_M_imag_4_empty_n,
        if_read => rotations_V_M_imag_4_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state8) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln600_fu_1297_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state8) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state8);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((icmp_ln600_fu_1297_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state13) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state13)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state13);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter18 <= ap_enable_reg_pp1_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter19 <= ap_enable_reg_pp1_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter20 <= ap_enable_reg_pp1_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter21 <= ap_enable_reg_pp1_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter22 <= ap_enable_reg_pp1_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter23 <= ap_enable_reg_pp1_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter24 <= ap_enable_reg_pp1_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter25 <= ap_enable_reg_pp1_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter26 <= ap_enable_reg_pp1_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter27 <= ap_enable_reg_pp1_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter28 <= ap_enable_reg_pp1_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter29 <= ap_enable_reg_pp1_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter30 <= ap_enable_reg_pp1_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter31 <= ap_enable_reg_pp1_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter32 <= ap_enable_reg_pp1_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter33 <= ap_enable_reg_pp1_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter34 <= ap_enable_reg_pp1_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter35 <= ap_enable_reg_pp1_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter36 <= ap_enable_reg_pp1_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter37 <= ap_enable_reg_pp1_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter38 <= ap_enable_reg_pp1_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter39 <= ap_enable_reg_pp1_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter40 <= ap_enable_reg_pp1_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter41 <= ap_enable_reg_pp1_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter42 <= ap_enable_reg_pp1_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter43 <= ap_enable_reg_pp1_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter44 <= ap_enable_reg_pp1_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter45 <= ap_enable_reg_pp1_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter46 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter46 <= ap_enable_reg_pp1_iter45;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter47 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter47 <= ap_enable_reg_pp1_iter46;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter48 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter48 <= ap_enable_reg_pp1_iter47;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter49 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter49 <= ap_enable_reg_pp1_iter48;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter50 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter50 <= ap_enable_reg_pp1_iter49;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter51 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter51 <= ap_enable_reg_pp1_iter50;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter52 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter52 <= ap_enable_reg_pp1_iter51;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter53 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter53 <= ap_enable_reg_pp1_iter52;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter54 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter54 <= ap_enable_reg_pp1_iter53;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter55 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter55 <= ap_enable_reg_pp1_iter54;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter56 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter56 <= ap_enable_reg_pp1_iter55;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter57 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter57 <= ap_enable_reg_pp1_iter56;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter58 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter58 <= ap_enable_reg_pp1_iter57;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter59 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter59 <= ap_enable_reg_pp1_iter58;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter60 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter60 <= ap_enable_reg_pp1_iter59;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter61 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter61 <= ap_enable_reg_pp1_iter60;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter62 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter62 <= ap_enable_reg_pp1_iter61;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter63 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter63 <= ap_enable_reg_pp1_iter62;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter64_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter64 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter64 <= ap_enable_reg_pp1_iter63;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter65_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter65 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter65 <= ap_enable_reg_pp1_iter64;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter66_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter66 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter66 <= ap_enable_reg_pp1_iter65;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter67_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter67 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter67 <= ap_enable_reg_pp1_iter66;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter68_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter68 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter68 <= ap_enable_reg_pp1_iter67;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter69_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter69 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter69 <= ap_enable_reg_pp1_iter68;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter70_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter70 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter70 <= ap_enable_reg_pp1_iter69;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter71_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter71 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter71 <= ap_enable_reg_pp1_iter70;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter72_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter72 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter72 <= ap_enable_reg_pp1_iter71;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter73_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter73 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter73 <= ap_enable_reg_pp1_iter72;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter74_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter74 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter74 <= ap_enable_reg_pp1_iter73;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter75_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter75 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter75 <= ap_enable_reg_pp1_iter74;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter76_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter76 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter76 <= ap_enable_reg_pp1_iter75;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter77_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter77 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter77 <= ap_enable_reg_pp1_iter76;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter78_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter78 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter78 <= ap_enable_reg_pp1_iter77;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    ap_enable_reg_pp1_iter78 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state94) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_subdone))) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_subdone))) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_subdone))) then 
                    ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter4 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_subdone)))) then 
                    ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
                elsif ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
                    ap_enable_reg_pp2_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp3_exit_iter0_state115) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln680_fu_1704_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state114))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp3_exit_iter0_state115) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then 
                    ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state115);
                elsif ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((icmp_ln680_fu_1704_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state114))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    batch_num_0_reg_1024_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln600_fu_1297_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                batch_num_0_reg_1024 <= ap_const_lv3_0;
            elsif ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state93) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_1))) then 
                batch_num_0_reg_1024 <= batch_num_reg_1982;
            end if; 
        end if;
    end process;

    indvar3_reg_1056_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
                indvar3_reg_1056 <= ap_const_lv3_0;
            elsif (((icmp_ln643_1_reg_2156 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                indvar3_reg_1056 <= add_ln643_reg_2236;
            end if; 
        end if;
    end process;

    indvar8_reg_1079_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln680_fu_1704_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state114))) then 
                indvar8_reg_1079 <= ap_const_lv3_0;
            elsif (((icmp_ln680_1_fu_1732_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
                indvar8_reg_1079 <= add_ln680_fu_1763_p2;
            end if; 
        end if;
    end process;

    indvar_reg_1001_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln600_fu_1297_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                indvar_reg_1001 <= ap_const_lv3_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_reg_1001 <= add_ln600_fu_1379_p2;
            end if; 
        end if;
    end process;

    phi_ln579_1_reg_944_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln579_fu_1235_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_ln579_1_reg_944 <= add_ln579_1_fu_1215_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                phi_ln579_1_reg_944 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    phi_ln579_reg_932_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln579_1_fu_1241_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln579_fu_1235_p2 = ap_const_lv1_1))) then 
                phi_ln579_reg_932 <= add_ln579_reg_1886;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_ln579_reg_932 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    phi_ln580_1_reg_967_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln580_fu_1273_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                phi_ln580_1_reg_967 <= add_ln580_1_fu_1253_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                phi_ln580_1_reg_967 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    phi_ln580_reg_955_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln579_1_fu_1241_p2 = ap_const_lv1_1) and (icmp_ln579_fu_1235_p2 = ap_const_lv1_1))) then 
                phi_ln580_reg_955 <= ap_const_lv2_0;
            elsif (((icmp_ln580_1_fu_1279_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln580_fu_1273_p2 = ap_const_lv1_1))) then 
                phi_ln580_reg_955 <= add_ln580_reg_1902;
            end if; 
        end if;
    end process;

    phi_ln594_reg_978_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln580_1_fu_1279_p2 = ap_const_lv1_1) and (icmp_ln580_fu_1273_p2 = ap_const_lv1_1))) then 
                phi_ln594_reg_978 <= ap_const_lv3_0;
            elsif ((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (icmp_ln594_fu_1291_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                phi_ln594_reg_978 <= add_ln594_fu_1285_p2;
            end if; 
        end if;
    end process;

    px_cnt19_0_reg_1045_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
                px_cnt19_0_reg_1045 <= ap_const_lv2_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state113)) then 
                px_cnt19_0_reg_1045 <= px_cnt_reg_2078;
            end if; 
        end if;
    end process;

    r21_0_reg_1068_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln618_fu_1385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                r21_0_reg_1068 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state117)) then 
                r21_0_reg_1068 <= r_1_reg_2505;
            end if; 
        end if;
    end process;

    r_0_reg_989_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln594_fu_1291_p2 = ap_const_lv1_1))) then 
                r_0_reg_989 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                r_0_reg_989 <= r_reg_1930;
            end if; 
        end if;
    end process;

    reg_1167_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (icmp_ln643_1_reg_2156 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
                reg_1167 <= r_i_M_real_q1;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
                reg_1167 <= r_i_M_real_q0;
            end if; 
        end if;
    end process;

    reg_1175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (icmp_ln643_1_reg_2156 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
                reg_1175 <= r_i_M_imag_q1;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
                reg_1175 <= r_i_M_imag_q0;
            end if; 
        end if;
    end process;

    reg_1183_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (icmp_ln643_1_reg_2156 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
                reg_1183 <= r_i_M_real_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
                reg_1183 <= r_i_M_real_q1;
            end if; 
        end if;
    end process;

    reg_1191_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (icmp_ln643_1_reg_2156 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
                reg_1191 <= r_i_M_imag_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
                reg_1191 <= r_i_M_imag_q1;
            end if; 
        end if;
    end process;

    seq_cnt_0_reg_1012_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln600_fu_1297_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                seq_cnt_0_reg_1012 <= ap_const_lv4_0;
            elsif ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state93) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_1))) then 
                seq_cnt_0_reg_1012 <= seq_cnt_reg_2005;
            end if; 
        end if;
    end process;

    seq_cnt_1_reg_1035_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_fu_1432_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                seq_cnt_1_reg_1035 <= add_ln626_fu_1444_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                seq_cnt_1_reg_1035 <= seq_cnt_0_reg_1012;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                CONFIG_BATCH_CNTS_lo_reg_2000 <= CONFIG_BATCH_CNTS_q0;
                add_ln620_reg_2010 <= add_ln620_fu_1422_p2;
                seq_cnt_reg_2005 <= seq_cnt_fu_1412_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln579_reg_1886 <= add_ln579_fu_1209_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln580_reg_1902 <= add_ln580_fu_1247_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (icmp_ln643_1_reg_2156 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                add_ln643_reg_2236 <= add_ln643_fu_1658_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                batch_num_reg_1982 <= batch_num_fu_1391_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (icmp_ln666_reg_2160_pp2_iter2_reg = ap_const_lv1_0) and (icmp_ln643_1_reg_2156_pp2_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then
                complex_M_imag_writ_3_reg_2456 <= grp_fu_1115_p2;
                complex_M_real_writ_2_reg_2451 <= grp_fu_1111_p2;
                p_r_M_imag_5_reg_2446 <= grp_fu_1107_p2;
                p_r_M_real_5_reg_2441 <= grp_fu_1103_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln643_1_reg_2156_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001))) then
                complex_M_imag_writ_5_reg_2436 <= grp_fu_1115_p2;
                complex_M_real_writ_4_reg_2431 <= grp_fu_1111_p2;
                p_r_M_imag_6_reg_2426 <= grp_fu_1107_p2;
                p_r_M_real_6_reg_2421 <= grp_fu_1103_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln643_1_reg_2156_pp2_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                complex_M_imag_writ_7_reg_2476 <= grp_fu_1115_p2;
                complex_M_real_writ_6_reg_2471 <= grp_fu_1111_p2;
                p_r_M_imag_7_reg_2466 <= grp_fu_1107_p2;
                p_r_M_real_7_reg_2461 <= grp_fu_1103_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (icmp_ln666_reg_2160_pp2_iter2_reg = ap_const_lv1_0) and (icmp_ln643_1_reg_2156_pp2_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then
                complex_M_imag_writ_reg_2416 <= grp_fu_1115_p2;
                complex_M_real_writ_reg_2411 <= grp_fu_1111_p2;
                p_r_M_imag_2_reg_2406 <= grp_fu_1107_p2;
                p_r_M_real_2_reg_2401 <= grp_fu_1103_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln600_1_reg_1951 <= icmp_ln600_1_fu_1337_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln620_reg_2015 <= icmp_ln620_fu_1432_p2;
                icmp_ln620_reg_2015_pp1_iter1_reg <= icmp_ln620_reg_2015;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp1_stage0_11001)) then
                icmp_ln620_reg_2015_pp1_iter10_reg <= icmp_ln620_reg_2015_pp1_iter9_reg;
                icmp_ln620_reg_2015_pp1_iter11_reg <= icmp_ln620_reg_2015_pp1_iter10_reg;
                icmp_ln620_reg_2015_pp1_iter12_reg <= icmp_ln620_reg_2015_pp1_iter11_reg;
                icmp_ln620_reg_2015_pp1_iter13_reg <= icmp_ln620_reg_2015_pp1_iter12_reg;
                icmp_ln620_reg_2015_pp1_iter14_reg <= icmp_ln620_reg_2015_pp1_iter13_reg;
                icmp_ln620_reg_2015_pp1_iter15_reg <= icmp_ln620_reg_2015_pp1_iter14_reg;
                icmp_ln620_reg_2015_pp1_iter16_reg <= icmp_ln620_reg_2015_pp1_iter15_reg;
                icmp_ln620_reg_2015_pp1_iter17_reg <= icmp_ln620_reg_2015_pp1_iter16_reg;
                icmp_ln620_reg_2015_pp1_iter18_reg <= icmp_ln620_reg_2015_pp1_iter17_reg;
                icmp_ln620_reg_2015_pp1_iter19_reg <= icmp_ln620_reg_2015_pp1_iter18_reg;
                icmp_ln620_reg_2015_pp1_iter20_reg <= icmp_ln620_reg_2015_pp1_iter19_reg;
                icmp_ln620_reg_2015_pp1_iter21_reg <= icmp_ln620_reg_2015_pp1_iter20_reg;
                icmp_ln620_reg_2015_pp1_iter22_reg <= icmp_ln620_reg_2015_pp1_iter21_reg;
                icmp_ln620_reg_2015_pp1_iter23_reg <= icmp_ln620_reg_2015_pp1_iter22_reg;
                icmp_ln620_reg_2015_pp1_iter24_reg <= icmp_ln620_reg_2015_pp1_iter23_reg;
                icmp_ln620_reg_2015_pp1_iter25_reg <= icmp_ln620_reg_2015_pp1_iter24_reg;
                icmp_ln620_reg_2015_pp1_iter26_reg <= icmp_ln620_reg_2015_pp1_iter25_reg;
                icmp_ln620_reg_2015_pp1_iter27_reg <= icmp_ln620_reg_2015_pp1_iter26_reg;
                icmp_ln620_reg_2015_pp1_iter28_reg <= icmp_ln620_reg_2015_pp1_iter27_reg;
                icmp_ln620_reg_2015_pp1_iter29_reg <= icmp_ln620_reg_2015_pp1_iter28_reg;
                icmp_ln620_reg_2015_pp1_iter2_reg <= icmp_ln620_reg_2015_pp1_iter1_reg;
                icmp_ln620_reg_2015_pp1_iter30_reg <= icmp_ln620_reg_2015_pp1_iter29_reg;
                icmp_ln620_reg_2015_pp1_iter31_reg <= icmp_ln620_reg_2015_pp1_iter30_reg;
                icmp_ln620_reg_2015_pp1_iter32_reg <= icmp_ln620_reg_2015_pp1_iter31_reg;
                icmp_ln620_reg_2015_pp1_iter33_reg <= icmp_ln620_reg_2015_pp1_iter32_reg;
                icmp_ln620_reg_2015_pp1_iter34_reg <= icmp_ln620_reg_2015_pp1_iter33_reg;
                icmp_ln620_reg_2015_pp1_iter35_reg <= icmp_ln620_reg_2015_pp1_iter34_reg;
                icmp_ln620_reg_2015_pp1_iter36_reg <= icmp_ln620_reg_2015_pp1_iter35_reg;
                icmp_ln620_reg_2015_pp1_iter37_reg <= icmp_ln620_reg_2015_pp1_iter36_reg;
                icmp_ln620_reg_2015_pp1_iter38_reg <= icmp_ln620_reg_2015_pp1_iter37_reg;
                icmp_ln620_reg_2015_pp1_iter39_reg <= icmp_ln620_reg_2015_pp1_iter38_reg;
                icmp_ln620_reg_2015_pp1_iter3_reg <= icmp_ln620_reg_2015_pp1_iter2_reg;
                icmp_ln620_reg_2015_pp1_iter40_reg <= icmp_ln620_reg_2015_pp1_iter39_reg;
                icmp_ln620_reg_2015_pp1_iter41_reg <= icmp_ln620_reg_2015_pp1_iter40_reg;
                icmp_ln620_reg_2015_pp1_iter42_reg <= icmp_ln620_reg_2015_pp1_iter41_reg;
                icmp_ln620_reg_2015_pp1_iter43_reg <= icmp_ln620_reg_2015_pp1_iter42_reg;
                icmp_ln620_reg_2015_pp1_iter44_reg <= icmp_ln620_reg_2015_pp1_iter43_reg;
                icmp_ln620_reg_2015_pp1_iter45_reg <= icmp_ln620_reg_2015_pp1_iter44_reg;
                icmp_ln620_reg_2015_pp1_iter46_reg <= icmp_ln620_reg_2015_pp1_iter45_reg;
                icmp_ln620_reg_2015_pp1_iter47_reg <= icmp_ln620_reg_2015_pp1_iter46_reg;
                icmp_ln620_reg_2015_pp1_iter48_reg <= icmp_ln620_reg_2015_pp1_iter47_reg;
                icmp_ln620_reg_2015_pp1_iter49_reg <= icmp_ln620_reg_2015_pp1_iter48_reg;
                icmp_ln620_reg_2015_pp1_iter4_reg <= icmp_ln620_reg_2015_pp1_iter3_reg;
                icmp_ln620_reg_2015_pp1_iter50_reg <= icmp_ln620_reg_2015_pp1_iter49_reg;
                icmp_ln620_reg_2015_pp1_iter51_reg <= icmp_ln620_reg_2015_pp1_iter50_reg;
                icmp_ln620_reg_2015_pp1_iter52_reg <= icmp_ln620_reg_2015_pp1_iter51_reg;
                icmp_ln620_reg_2015_pp1_iter53_reg <= icmp_ln620_reg_2015_pp1_iter52_reg;
                icmp_ln620_reg_2015_pp1_iter54_reg <= icmp_ln620_reg_2015_pp1_iter53_reg;
                icmp_ln620_reg_2015_pp1_iter55_reg <= icmp_ln620_reg_2015_pp1_iter54_reg;
                icmp_ln620_reg_2015_pp1_iter56_reg <= icmp_ln620_reg_2015_pp1_iter55_reg;
                icmp_ln620_reg_2015_pp1_iter57_reg <= icmp_ln620_reg_2015_pp1_iter56_reg;
                icmp_ln620_reg_2015_pp1_iter58_reg <= icmp_ln620_reg_2015_pp1_iter57_reg;
                icmp_ln620_reg_2015_pp1_iter59_reg <= icmp_ln620_reg_2015_pp1_iter58_reg;
                icmp_ln620_reg_2015_pp1_iter5_reg <= icmp_ln620_reg_2015_pp1_iter4_reg;
                icmp_ln620_reg_2015_pp1_iter60_reg <= icmp_ln620_reg_2015_pp1_iter59_reg;
                icmp_ln620_reg_2015_pp1_iter61_reg <= icmp_ln620_reg_2015_pp1_iter60_reg;
                icmp_ln620_reg_2015_pp1_iter62_reg <= icmp_ln620_reg_2015_pp1_iter61_reg;
                icmp_ln620_reg_2015_pp1_iter63_reg <= icmp_ln620_reg_2015_pp1_iter62_reg;
                icmp_ln620_reg_2015_pp1_iter64_reg <= icmp_ln620_reg_2015_pp1_iter63_reg;
                icmp_ln620_reg_2015_pp1_iter65_reg <= icmp_ln620_reg_2015_pp1_iter64_reg;
                icmp_ln620_reg_2015_pp1_iter66_reg <= icmp_ln620_reg_2015_pp1_iter65_reg;
                icmp_ln620_reg_2015_pp1_iter67_reg <= icmp_ln620_reg_2015_pp1_iter66_reg;
                icmp_ln620_reg_2015_pp1_iter68_reg <= icmp_ln620_reg_2015_pp1_iter67_reg;
                icmp_ln620_reg_2015_pp1_iter69_reg <= icmp_ln620_reg_2015_pp1_iter68_reg;
                icmp_ln620_reg_2015_pp1_iter6_reg <= icmp_ln620_reg_2015_pp1_iter5_reg;
                icmp_ln620_reg_2015_pp1_iter70_reg <= icmp_ln620_reg_2015_pp1_iter69_reg;
                icmp_ln620_reg_2015_pp1_iter71_reg <= icmp_ln620_reg_2015_pp1_iter70_reg;
                icmp_ln620_reg_2015_pp1_iter72_reg <= icmp_ln620_reg_2015_pp1_iter71_reg;
                icmp_ln620_reg_2015_pp1_iter73_reg <= icmp_ln620_reg_2015_pp1_iter72_reg;
                icmp_ln620_reg_2015_pp1_iter74_reg <= icmp_ln620_reg_2015_pp1_iter73_reg;
                icmp_ln620_reg_2015_pp1_iter75_reg <= icmp_ln620_reg_2015_pp1_iter74_reg;
                icmp_ln620_reg_2015_pp1_iter76_reg <= icmp_ln620_reg_2015_pp1_iter75_reg;
                icmp_ln620_reg_2015_pp1_iter77_reg <= icmp_ln620_reg_2015_pp1_iter76_reg;
                icmp_ln620_reg_2015_pp1_iter7_reg <= icmp_ln620_reg_2015_pp1_iter6_reg;
                icmp_ln620_reg_2015_pp1_iter8_reg <= icmp_ln620_reg_2015_pp1_iter7_reg;
                icmp_ln620_reg_2015_pp1_iter9_reg <= icmp_ln620_reg_2015_pp1_iter8_reg;
                px_col_reg_2049_pp1_iter10_reg <= px_col_reg_2049_pp1_iter9_reg;
                px_col_reg_2049_pp1_iter11_reg <= px_col_reg_2049_pp1_iter10_reg;
                px_col_reg_2049_pp1_iter12_reg <= px_col_reg_2049_pp1_iter11_reg;
                px_col_reg_2049_pp1_iter13_reg <= px_col_reg_2049_pp1_iter12_reg;
                px_col_reg_2049_pp1_iter14_reg <= px_col_reg_2049_pp1_iter13_reg;
                px_col_reg_2049_pp1_iter15_reg <= px_col_reg_2049_pp1_iter14_reg;
                px_col_reg_2049_pp1_iter16_reg <= px_col_reg_2049_pp1_iter15_reg;
                px_col_reg_2049_pp1_iter17_reg <= px_col_reg_2049_pp1_iter16_reg;
                px_col_reg_2049_pp1_iter18_reg <= px_col_reg_2049_pp1_iter17_reg;
                px_col_reg_2049_pp1_iter19_reg <= px_col_reg_2049_pp1_iter18_reg;
                px_col_reg_2049_pp1_iter20_reg <= px_col_reg_2049_pp1_iter19_reg;
                px_col_reg_2049_pp1_iter21_reg <= px_col_reg_2049_pp1_iter20_reg;
                px_col_reg_2049_pp1_iter22_reg <= px_col_reg_2049_pp1_iter21_reg;
                px_col_reg_2049_pp1_iter23_reg <= px_col_reg_2049_pp1_iter22_reg;
                px_col_reg_2049_pp1_iter24_reg <= px_col_reg_2049_pp1_iter23_reg;
                px_col_reg_2049_pp1_iter25_reg <= px_col_reg_2049_pp1_iter24_reg;
                px_col_reg_2049_pp1_iter26_reg <= px_col_reg_2049_pp1_iter25_reg;
                px_col_reg_2049_pp1_iter27_reg <= px_col_reg_2049_pp1_iter26_reg;
                px_col_reg_2049_pp1_iter28_reg <= px_col_reg_2049_pp1_iter27_reg;
                px_col_reg_2049_pp1_iter29_reg <= px_col_reg_2049_pp1_iter28_reg;
                px_col_reg_2049_pp1_iter2_reg <= px_col_reg_2049;
                px_col_reg_2049_pp1_iter30_reg <= px_col_reg_2049_pp1_iter29_reg;
                px_col_reg_2049_pp1_iter31_reg <= px_col_reg_2049_pp1_iter30_reg;
                px_col_reg_2049_pp1_iter32_reg <= px_col_reg_2049_pp1_iter31_reg;
                px_col_reg_2049_pp1_iter33_reg <= px_col_reg_2049_pp1_iter32_reg;
                px_col_reg_2049_pp1_iter34_reg <= px_col_reg_2049_pp1_iter33_reg;
                px_col_reg_2049_pp1_iter35_reg <= px_col_reg_2049_pp1_iter34_reg;
                px_col_reg_2049_pp1_iter36_reg <= px_col_reg_2049_pp1_iter35_reg;
                px_col_reg_2049_pp1_iter37_reg <= px_col_reg_2049_pp1_iter36_reg;
                px_col_reg_2049_pp1_iter38_reg <= px_col_reg_2049_pp1_iter37_reg;
                px_col_reg_2049_pp1_iter39_reg <= px_col_reg_2049_pp1_iter38_reg;
                px_col_reg_2049_pp1_iter3_reg <= px_col_reg_2049_pp1_iter2_reg;
                px_col_reg_2049_pp1_iter40_reg <= px_col_reg_2049_pp1_iter39_reg;
                px_col_reg_2049_pp1_iter41_reg <= px_col_reg_2049_pp1_iter40_reg;
                px_col_reg_2049_pp1_iter42_reg <= px_col_reg_2049_pp1_iter41_reg;
                px_col_reg_2049_pp1_iter43_reg <= px_col_reg_2049_pp1_iter42_reg;
                px_col_reg_2049_pp1_iter44_reg <= px_col_reg_2049_pp1_iter43_reg;
                px_col_reg_2049_pp1_iter45_reg <= px_col_reg_2049_pp1_iter44_reg;
                px_col_reg_2049_pp1_iter46_reg <= px_col_reg_2049_pp1_iter45_reg;
                px_col_reg_2049_pp1_iter47_reg <= px_col_reg_2049_pp1_iter46_reg;
                px_col_reg_2049_pp1_iter48_reg <= px_col_reg_2049_pp1_iter47_reg;
                px_col_reg_2049_pp1_iter49_reg <= px_col_reg_2049_pp1_iter48_reg;
                px_col_reg_2049_pp1_iter4_reg <= px_col_reg_2049_pp1_iter3_reg;
                px_col_reg_2049_pp1_iter50_reg <= px_col_reg_2049_pp1_iter49_reg;
                px_col_reg_2049_pp1_iter51_reg <= px_col_reg_2049_pp1_iter50_reg;
                px_col_reg_2049_pp1_iter52_reg <= px_col_reg_2049_pp1_iter51_reg;
                px_col_reg_2049_pp1_iter53_reg <= px_col_reg_2049_pp1_iter52_reg;
                px_col_reg_2049_pp1_iter54_reg <= px_col_reg_2049_pp1_iter53_reg;
                px_col_reg_2049_pp1_iter55_reg <= px_col_reg_2049_pp1_iter54_reg;
                px_col_reg_2049_pp1_iter56_reg <= px_col_reg_2049_pp1_iter55_reg;
                px_col_reg_2049_pp1_iter57_reg <= px_col_reg_2049_pp1_iter56_reg;
                px_col_reg_2049_pp1_iter58_reg <= px_col_reg_2049_pp1_iter57_reg;
                px_col_reg_2049_pp1_iter59_reg <= px_col_reg_2049_pp1_iter58_reg;
                px_col_reg_2049_pp1_iter5_reg <= px_col_reg_2049_pp1_iter4_reg;
                px_col_reg_2049_pp1_iter60_reg <= px_col_reg_2049_pp1_iter59_reg;
                px_col_reg_2049_pp1_iter61_reg <= px_col_reg_2049_pp1_iter60_reg;
                px_col_reg_2049_pp1_iter62_reg <= px_col_reg_2049_pp1_iter61_reg;
                px_col_reg_2049_pp1_iter63_reg <= px_col_reg_2049_pp1_iter62_reg;
                px_col_reg_2049_pp1_iter64_reg <= px_col_reg_2049_pp1_iter63_reg;
                px_col_reg_2049_pp1_iter65_reg <= px_col_reg_2049_pp1_iter64_reg;
                px_col_reg_2049_pp1_iter66_reg <= px_col_reg_2049_pp1_iter65_reg;
                px_col_reg_2049_pp1_iter67_reg <= px_col_reg_2049_pp1_iter66_reg;
                px_col_reg_2049_pp1_iter68_reg <= px_col_reg_2049_pp1_iter67_reg;
                px_col_reg_2049_pp1_iter69_reg <= px_col_reg_2049_pp1_iter68_reg;
                px_col_reg_2049_pp1_iter6_reg <= px_col_reg_2049_pp1_iter5_reg;
                px_col_reg_2049_pp1_iter70_reg <= px_col_reg_2049_pp1_iter69_reg;
                px_col_reg_2049_pp1_iter71_reg <= px_col_reg_2049_pp1_iter70_reg;
                px_col_reg_2049_pp1_iter72_reg <= px_col_reg_2049_pp1_iter71_reg;
                px_col_reg_2049_pp1_iter73_reg <= px_col_reg_2049_pp1_iter72_reg;
                px_col_reg_2049_pp1_iter74_reg <= px_col_reg_2049_pp1_iter73_reg;
                px_col_reg_2049_pp1_iter75_reg <= px_col_reg_2049_pp1_iter74_reg;
                px_col_reg_2049_pp1_iter76_reg <= px_col_reg_2049_pp1_iter75_reg;
                px_col_reg_2049_pp1_iter77_reg <= px_col_reg_2049_pp1_iter76_reg;
                px_col_reg_2049_pp1_iter7_reg <= px_col_reg_2049_pp1_iter6_reg;
                px_col_reg_2049_pp1_iter8_reg <= px_col_reg_2049_pp1_iter7_reg;
                px_col_reg_2049_pp1_iter9_reg <= px_col_reg_2049_pp1_iter8_reg;
                px_row1_reg_2039_pp1_iter10_reg <= px_row1_reg_2039_pp1_iter9_reg;
                px_row1_reg_2039_pp1_iter11_reg <= px_row1_reg_2039_pp1_iter10_reg;
                px_row1_reg_2039_pp1_iter12_reg <= px_row1_reg_2039_pp1_iter11_reg;
                px_row1_reg_2039_pp1_iter13_reg <= px_row1_reg_2039_pp1_iter12_reg;
                px_row1_reg_2039_pp1_iter14_reg <= px_row1_reg_2039_pp1_iter13_reg;
                px_row1_reg_2039_pp1_iter15_reg <= px_row1_reg_2039_pp1_iter14_reg;
                px_row1_reg_2039_pp1_iter16_reg <= px_row1_reg_2039_pp1_iter15_reg;
                px_row1_reg_2039_pp1_iter17_reg <= px_row1_reg_2039_pp1_iter16_reg;
                px_row1_reg_2039_pp1_iter18_reg <= px_row1_reg_2039_pp1_iter17_reg;
                px_row1_reg_2039_pp1_iter19_reg <= px_row1_reg_2039_pp1_iter18_reg;
                px_row1_reg_2039_pp1_iter20_reg <= px_row1_reg_2039_pp1_iter19_reg;
                px_row1_reg_2039_pp1_iter21_reg <= px_row1_reg_2039_pp1_iter20_reg;
                px_row1_reg_2039_pp1_iter22_reg <= px_row1_reg_2039_pp1_iter21_reg;
                px_row1_reg_2039_pp1_iter23_reg <= px_row1_reg_2039_pp1_iter22_reg;
                px_row1_reg_2039_pp1_iter24_reg <= px_row1_reg_2039_pp1_iter23_reg;
                px_row1_reg_2039_pp1_iter25_reg <= px_row1_reg_2039_pp1_iter24_reg;
                px_row1_reg_2039_pp1_iter26_reg <= px_row1_reg_2039_pp1_iter25_reg;
                px_row1_reg_2039_pp1_iter27_reg <= px_row1_reg_2039_pp1_iter26_reg;
                px_row1_reg_2039_pp1_iter28_reg <= px_row1_reg_2039_pp1_iter27_reg;
                px_row1_reg_2039_pp1_iter29_reg <= px_row1_reg_2039_pp1_iter28_reg;
                px_row1_reg_2039_pp1_iter2_reg <= px_row1_reg_2039;
                px_row1_reg_2039_pp1_iter30_reg <= px_row1_reg_2039_pp1_iter29_reg;
                px_row1_reg_2039_pp1_iter31_reg <= px_row1_reg_2039_pp1_iter30_reg;
                px_row1_reg_2039_pp1_iter32_reg <= px_row1_reg_2039_pp1_iter31_reg;
                px_row1_reg_2039_pp1_iter33_reg <= px_row1_reg_2039_pp1_iter32_reg;
                px_row1_reg_2039_pp1_iter34_reg <= px_row1_reg_2039_pp1_iter33_reg;
                px_row1_reg_2039_pp1_iter35_reg <= px_row1_reg_2039_pp1_iter34_reg;
                px_row1_reg_2039_pp1_iter36_reg <= px_row1_reg_2039_pp1_iter35_reg;
                px_row1_reg_2039_pp1_iter37_reg <= px_row1_reg_2039_pp1_iter36_reg;
                px_row1_reg_2039_pp1_iter38_reg <= px_row1_reg_2039_pp1_iter37_reg;
                px_row1_reg_2039_pp1_iter39_reg <= px_row1_reg_2039_pp1_iter38_reg;
                px_row1_reg_2039_pp1_iter3_reg <= px_row1_reg_2039_pp1_iter2_reg;
                px_row1_reg_2039_pp1_iter40_reg <= px_row1_reg_2039_pp1_iter39_reg;
                px_row1_reg_2039_pp1_iter41_reg <= px_row1_reg_2039_pp1_iter40_reg;
                px_row1_reg_2039_pp1_iter42_reg <= px_row1_reg_2039_pp1_iter41_reg;
                px_row1_reg_2039_pp1_iter43_reg <= px_row1_reg_2039_pp1_iter42_reg;
                px_row1_reg_2039_pp1_iter44_reg <= px_row1_reg_2039_pp1_iter43_reg;
                px_row1_reg_2039_pp1_iter45_reg <= px_row1_reg_2039_pp1_iter44_reg;
                px_row1_reg_2039_pp1_iter46_reg <= px_row1_reg_2039_pp1_iter45_reg;
                px_row1_reg_2039_pp1_iter47_reg <= px_row1_reg_2039_pp1_iter46_reg;
                px_row1_reg_2039_pp1_iter48_reg <= px_row1_reg_2039_pp1_iter47_reg;
                px_row1_reg_2039_pp1_iter49_reg <= px_row1_reg_2039_pp1_iter48_reg;
                px_row1_reg_2039_pp1_iter4_reg <= px_row1_reg_2039_pp1_iter3_reg;
                px_row1_reg_2039_pp1_iter50_reg <= px_row1_reg_2039_pp1_iter49_reg;
                px_row1_reg_2039_pp1_iter51_reg <= px_row1_reg_2039_pp1_iter50_reg;
                px_row1_reg_2039_pp1_iter52_reg <= px_row1_reg_2039_pp1_iter51_reg;
                px_row1_reg_2039_pp1_iter53_reg <= px_row1_reg_2039_pp1_iter52_reg;
                px_row1_reg_2039_pp1_iter54_reg <= px_row1_reg_2039_pp1_iter53_reg;
                px_row1_reg_2039_pp1_iter55_reg <= px_row1_reg_2039_pp1_iter54_reg;
                px_row1_reg_2039_pp1_iter56_reg <= px_row1_reg_2039_pp1_iter55_reg;
                px_row1_reg_2039_pp1_iter57_reg <= px_row1_reg_2039_pp1_iter56_reg;
                px_row1_reg_2039_pp1_iter58_reg <= px_row1_reg_2039_pp1_iter57_reg;
                px_row1_reg_2039_pp1_iter59_reg <= px_row1_reg_2039_pp1_iter58_reg;
                px_row1_reg_2039_pp1_iter5_reg <= px_row1_reg_2039_pp1_iter4_reg;
                px_row1_reg_2039_pp1_iter60_reg <= px_row1_reg_2039_pp1_iter59_reg;
                px_row1_reg_2039_pp1_iter61_reg <= px_row1_reg_2039_pp1_iter60_reg;
                px_row1_reg_2039_pp1_iter62_reg <= px_row1_reg_2039_pp1_iter61_reg;
                px_row1_reg_2039_pp1_iter63_reg <= px_row1_reg_2039_pp1_iter62_reg;
                px_row1_reg_2039_pp1_iter64_reg <= px_row1_reg_2039_pp1_iter63_reg;
                px_row1_reg_2039_pp1_iter65_reg <= px_row1_reg_2039_pp1_iter64_reg;
                px_row1_reg_2039_pp1_iter66_reg <= px_row1_reg_2039_pp1_iter65_reg;
                px_row1_reg_2039_pp1_iter67_reg <= px_row1_reg_2039_pp1_iter66_reg;
                px_row1_reg_2039_pp1_iter68_reg <= px_row1_reg_2039_pp1_iter67_reg;
                px_row1_reg_2039_pp1_iter69_reg <= px_row1_reg_2039_pp1_iter68_reg;
                px_row1_reg_2039_pp1_iter6_reg <= px_row1_reg_2039_pp1_iter5_reg;
                px_row1_reg_2039_pp1_iter70_reg <= px_row1_reg_2039_pp1_iter69_reg;
                px_row1_reg_2039_pp1_iter71_reg <= px_row1_reg_2039_pp1_iter70_reg;
                px_row1_reg_2039_pp1_iter72_reg <= px_row1_reg_2039_pp1_iter71_reg;
                px_row1_reg_2039_pp1_iter73_reg <= px_row1_reg_2039_pp1_iter72_reg;
                px_row1_reg_2039_pp1_iter74_reg <= px_row1_reg_2039_pp1_iter73_reg;
                px_row1_reg_2039_pp1_iter75_reg <= px_row1_reg_2039_pp1_iter74_reg;
                px_row1_reg_2039_pp1_iter76_reg <= px_row1_reg_2039_pp1_iter75_reg;
                px_row1_reg_2039_pp1_iter77_reg <= px_row1_reg_2039_pp1_iter76_reg;
                px_row1_reg_2039_pp1_iter7_reg <= px_row1_reg_2039_pp1_iter6_reg;
                px_row1_reg_2039_pp1_iter8_reg <= px_row1_reg_2039_pp1_iter7_reg;
                px_row1_reg_2039_pp1_iter9_reg <= px_row1_reg_2039_pp1_iter8_reg;
                px_row2_reg_2044_pp1_iter10_reg <= px_row2_reg_2044_pp1_iter9_reg;
                px_row2_reg_2044_pp1_iter11_reg <= px_row2_reg_2044_pp1_iter10_reg;
                px_row2_reg_2044_pp1_iter12_reg <= px_row2_reg_2044_pp1_iter11_reg;
                px_row2_reg_2044_pp1_iter13_reg <= px_row2_reg_2044_pp1_iter12_reg;
                px_row2_reg_2044_pp1_iter14_reg <= px_row2_reg_2044_pp1_iter13_reg;
                px_row2_reg_2044_pp1_iter15_reg <= px_row2_reg_2044_pp1_iter14_reg;
                px_row2_reg_2044_pp1_iter16_reg <= px_row2_reg_2044_pp1_iter15_reg;
                px_row2_reg_2044_pp1_iter17_reg <= px_row2_reg_2044_pp1_iter16_reg;
                px_row2_reg_2044_pp1_iter18_reg <= px_row2_reg_2044_pp1_iter17_reg;
                px_row2_reg_2044_pp1_iter19_reg <= px_row2_reg_2044_pp1_iter18_reg;
                px_row2_reg_2044_pp1_iter20_reg <= px_row2_reg_2044_pp1_iter19_reg;
                px_row2_reg_2044_pp1_iter21_reg <= px_row2_reg_2044_pp1_iter20_reg;
                px_row2_reg_2044_pp1_iter22_reg <= px_row2_reg_2044_pp1_iter21_reg;
                px_row2_reg_2044_pp1_iter23_reg <= px_row2_reg_2044_pp1_iter22_reg;
                px_row2_reg_2044_pp1_iter24_reg <= px_row2_reg_2044_pp1_iter23_reg;
                px_row2_reg_2044_pp1_iter25_reg <= px_row2_reg_2044_pp1_iter24_reg;
                px_row2_reg_2044_pp1_iter26_reg <= px_row2_reg_2044_pp1_iter25_reg;
                px_row2_reg_2044_pp1_iter27_reg <= px_row2_reg_2044_pp1_iter26_reg;
                px_row2_reg_2044_pp1_iter28_reg <= px_row2_reg_2044_pp1_iter27_reg;
                px_row2_reg_2044_pp1_iter29_reg <= px_row2_reg_2044_pp1_iter28_reg;
                px_row2_reg_2044_pp1_iter2_reg <= px_row2_reg_2044;
                px_row2_reg_2044_pp1_iter30_reg <= px_row2_reg_2044_pp1_iter29_reg;
                px_row2_reg_2044_pp1_iter31_reg <= px_row2_reg_2044_pp1_iter30_reg;
                px_row2_reg_2044_pp1_iter32_reg <= px_row2_reg_2044_pp1_iter31_reg;
                px_row2_reg_2044_pp1_iter33_reg <= px_row2_reg_2044_pp1_iter32_reg;
                px_row2_reg_2044_pp1_iter34_reg <= px_row2_reg_2044_pp1_iter33_reg;
                px_row2_reg_2044_pp1_iter35_reg <= px_row2_reg_2044_pp1_iter34_reg;
                px_row2_reg_2044_pp1_iter36_reg <= px_row2_reg_2044_pp1_iter35_reg;
                px_row2_reg_2044_pp1_iter37_reg <= px_row2_reg_2044_pp1_iter36_reg;
                px_row2_reg_2044_pp1_iter38_reg <= px_row2_reg_2044_pp1_iter37_reg;
                px_row2_reg_2044_pp1_iter39_reg <= px_row2_reg_2044_pp1_iter38_reg;
                px_row2_reg_2044_pp1_iter3_reg <= px_row2_reg_2044_pp1_iter2_reg;
                px_row2_reg_2044_pp1_iter40_reg <= px_row2_reg_2044_pp1_iter39_reg;
                px_row2_reg_2044_pp1_iter41_reg <= px_row2_reg_2044_pp1_iter40_reg;
                px_row2_reg_2044_pp1_iter42_reg <= px_row2_reg_2044_pp1_iter41_reg;
                px_row2_reg_2044_pp1_iter43_reg <= px_row2_reg_2044_pp1_iter42_reg;
                px_row2_reg_2044_pp1_iter44_reg <= px_row2_reg_2044_pp1_iter43_reg;
                px_row2_reg_2044_pp1_iter45_reg <= px_row2_reg_2044_pp1_iter44_reg;
                px_row2_reg_2044_pp1_iter46_reg <= px_row2_reg_2044_pp1_iter45_reg;
                px_row2_reg_2044_pp1_iter47_reg <= px_row2_reg_2044_pp1_iter46_reg;
                px_row2_reg_2044_pp1_iter48_reg <= px_row2_reg_2044_pp1_iter47_reg;
                px_row2_reg_2044_pp1_iter49_reg <= px_row2_reg_2044_pp1_iter48_reg;
                px_row2_reg_2044_pp1_iter4_reg <= px_row2_reg_2044_pp1_iter3_reg;
                px_row2_reg_2044_pp1_iter50_reg <= px_row2_reg_2044_pp1_iter49_reg;
                px_row2_reg_2044_pp1_iter51_reg <= px_row2_reg_2044_pp1_iter50_reg;
                px_row2_reg_2044_pp1_iter52_reg <= px_row2_reg_2044_pp1_iter51_reg;
                px_row2_reg_2044_pp1_iter53_reg <= px_row2_reg_2044_pp1_iter52_reg;
                px_row2_reg_2044_pp1_iter54_reg <= px_row2_reg_2044_pp1_iter53_reg;
                px_row2_reg_2044_pp1_iter55_reg <= px_row2_reg_2044_pp1_iter54_reg;
                px_row2_reg_2044_pp1_iter56_reg <= px_row2_reg_2044_pp1_iter55_reg;
                px_row2_reg_2044_pp1_iter57_reg <= px_row2_reg_2044_pp1_iter56_reg;
                px_row2_reg_2044_pp1_iter58_reg <= px_row2_reg_2044_pp1_iter57_reg;
                px_row2_reg_2044_pp1_iter59_reg <= px_row2_reg_2044_pp1_iter58_reg;
                px_row2_reg_2044_pp1_iter5_reg <= px_row2_reg_2044_pp1_iter4_reg;
                px_row2_reg_2044_pp1_iter60_reg <= px_row2_reg_2044_pp1_iter59_reg;
                px_row2_reg_2044_pp1_iter61_reg <= px_row2_reg_2044_pp1_iter60_reg;
                px_row2_reg_2044_pp1_iter62_reg <= px_row2_reg_2044_pp1_iter61_reg;
                px_row2_reg_2044_pp1_iter63_reg <= px_row2_reg_2044_pp1_iter62_reg;
                px_row2_reg_2044_pp1_iter64_reg <= px_row2_reg_2044_pp1_iter63_reg;
                px_row2_reg_2044_pp1_iter65_reg <= px_row2_reg_2044_pp1_iter64_reg;
                px_row2_reg_2044_pp1_iter66_reg <= px_row2_reg_2044_pp1_iter65_reg;
                px_row2_reg_2044_pp1_iter67_reg <= px_row2_reg_2044_pp1_iter66_reg;
                px_row2_reg_2044_pp1_iter68_reg <= px_row2_reg_2044_pp1_iter67_reg;
                px_row2_reg_2044_pp1_iter69_reg <= px_row2_reg_2044_pp1_iter68_reg;
                px_row2_reg_2044_pp1_iter6_reg <= px_row2_reg_2044_pp1_iter5_reg;
                px_row2_reg_2044_pp1_iter70_reg <= px_row2_reg_2044_pp1_iter69_reg;
                px_row2_reg_2044_pp1_iter71_reg <= px_row2_reg_2044_pp1_iter70_reg;
                px_row2_reg_2044_pp1_iter72_reg <= px_row2_reg_2044_pp1_iter71_reg;
                px_row2_reg_2044_pp1_iter73_reg <= px_row2_reg_2044_pp1_iter72_reg;
                px_row2_reg_2044_pp1_iter74_reg <= px_row2_reg_2044_pp1_iter73_reg;
                px_row2_reg_2044_pp1_iter75_reg <= px_row2_reg_2044_pp1_iter74_reg;
                px_row2_reg_2044_pp1_iter76_reg <= px_row2_reg_2044_pp1_iter75_reg;
                px_row2_reg_2044_pp1_iter77_reg <= px_row2_reg_2044_pp1_iter76_reg;
                px_row2_reg_2044_pp1_iter7_reg <= px_row2_reg_2044_pp1_iter6_reg;
                px_row2_reg_2044_pp1_iter8_reg <= px_row2_reg_2044_pp1_iter7_reg;
                px_row2_reg_2044_pp1_iter9_reg <= px_row2_reg_2044_pp1_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln618_fu_1385_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                icmp_ln628_reg_1992 <= icmp_ln628_fu_1402_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                icmp_ln643_1_reg_2156 <= icmp_ln643_1_fu_1613_p2;
                icmp_ln643_1_reg_2156_pp2_iter1_reg <= icmp_ln643_1_reg_2156;
                icmp_ln643_1_reg_2156_pp2_iter2_reg <= icmp_ln643_1_reg_2156_pp2_iter1_reg;
                icmp_ln643_1_reg_2156_pp2_iter3_reg <= icmp_ln643_1_reg_2156_pp2_iter2_reg;
                icmp_ln643_1_reg_2156_pp2_iter4_reg <= icmp_ln643_1_reg_2156_pp2_iter3_reg;
                icmp_ln666_reg_2160_pp2_iter1_reg <= icmp_ln666_reg_2160;
                icmp_ln666_reg_2160_pp2_iter2_reg <= icmp_ln666_reg_2160_pp2_iter1_reg;
                icmp_ln666_reg_2160_pp2_iter3_reg <= icmp_ln666_reg_2160_pp2_iter2_reg;
                q_i_M_imag_addr_4_reg_2201_pp2_iter1_reg <= q_i_M_imag_addr_4_reg_2201;
                q_i_M_imag_addr_4_reg_2201_pp2_iter2_reg <= q_i_M_imag_addr_4_reg_2201_pp2_iter1_reg;
                q_i_M_imag_addr_4_reg_2201_pp2_iter3_reg <= q_i_M_imag_addr_4_reg_2201_pp2_iter2_reg;
                q_i_M_imag_addr_4_reg_2201_pp2_iter4_reg <= q_i_M_imag_addr_4_reg_2201_pp2_iter3_reg;
                q_i_M_imag_addr_5_reg_2207_pp2_iter1_reg <= q_i_M_imag_addr_5_reg_2207;
                q_i_M_imag_addr_5_reg_2207_pp2_iter2_reg <= q_i_M_imag_addr_5_reg_2207_pp2_iter1_reg;
                q_i_M_imag_addr_5_reg_2207_pp2_iter3_reg <= q_i_M_imag_addr_5_reg_2207_pp2_iter2_reg;
                q_i_M_imag_addr_5_reg_2207_pp2_iter4_reg <= q_i_M_imag_addr_5_reg_2207_pp2_iter3_reg;
                q_i_M_real_addr_4_reg_2190_pp2_iter1_reg <= q_i_M_real_addr_4_reg_2190;
                q_i_M_real_addr_4_reg_2190_pp2_iter2_reg <= q_i_M_real_addr_4_reg_2190_pp2_iter1_reg;
                q_i_M_real_addr_4_reg_2190_pp2_iter3_reg <= q_i_M_real_addr_4_reg_2190_pp2_iter2_reg;
                q_i_M_real_addr_4_reg_2190_pp2_iter4_reg <= q_i_M_real_addr_4_reg_2190_pp2_iter3_reg;
                q_i_M_real_addr_5_reg_2196_pp2_iter1_reg <= q_i_M_real_addr_5_reg_2196;
                q_i_M_real_addr_5_reg_2196_pp2_iter2_reg <= q_i_M_real_addr_5_reg_2196_pp2_iter1_reg;
                q_i_M_real_addr_5_reg_2196_pp2_iter3_reg <= q_i_M_real_addr_5_reg_2196_pp2_iter2_reg;
                q_i_M_real_addr_5_reg_2196_pp2_iter4_reg <= q_i_M_real_addr_5_reg_2196_pp2_iter3_reg;
                r_i_M_imag_addr_5_reg_2179_pp2_iter1_reg <= r_i_M_imag_addr_5_reg_2179;
                r_i_M_imag_addr_5_reg_2179_pp2_iter2_reg <= r_i_M_imag_addr_5_reg_2179_pp2_iter1_reg;
                r_i_M_imag_addr_5_reg_2179_pp2_iter3_reg <= r_i_M_imag_addr_5_reg_2179_pp2_iter2_reg;
                r_i_M_imag_addr_6_reg_2184_pp2_iter1_reg <= r_i_M_imag_addr_6_reg_2184;
                r_i_M_imag_addr_6_reg_2184_pp2_iter2_reg <= r_i_M_imag_addr_6_reg_2184_pp2_iter1_reg;
                r_i_M_imag_addr_6_reg_2184_pp2_iter3_reg <= r_i_M_imag_addr_6_reg_2184_pp2_iter2_reg;
                r_i_M_imag_addr_6_reg_2184_pp2_iter4_reg <= r_i_M_imag_addr_6_reg_2184_pp2_iter3_reg;
                r_i_M_real_addr_5_reg_2168_pp2_iter1_reg <= r_i_M_real_addr_5_reg_2168;
                r_i_M_real_addr_5_reg_2168_pp2_iter2_reg <= r_i_M_real_addr_5_reg_2168_pp2_iter1_reg;
                r_i_M_real_addr_5_reg_2168_pp2_iter3_reg <= r_i_M_real_addr_5_reg_2168_pp2_iter2_reg;
                r_i_M_real_addr_6_reg_2173_pp2_iter1_reg <= r_i_M_real_addr_6_reg_2173;
                r_i_M_real_addr_6_reg_2173_pp2_iter2_reg <= r_i_M_real_addr_6_reg_2173_pp2_iter1_reg;
                r_i_M_real_addr_6_reg_2173_pp2_iter3_reg <= r_i_M_real_addr_6_reg_2173_pp2_iter2_reg;
                r_i_M_real_addr_6_reg_2173_pp2_iter4_reg <= r_i_M_real_addr_6_reg_2173_pp2_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln643_1_fu_1613_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                icmp_ln666_reg_2160 <= icmp_ln666_fu_1623_p2;
                q_i_M_imag_addr_4_reg_2201 <= sext_ln669_fu_1637_p1(4 - 1 downto 0);
                q_i_M_imag_addr_5_reg_2207 <= sext_ln669_1_fu_1650_p1(4 - 1 downto 0);
                q_i_M_real_addr_4_reg_2190 <= sext_ln669_fu_1637_p1(4 - 1 downto 0);
                q_i_M_real_addr_5_reg_2196 <= sext_ln669_1_fu_1650_p1(4 - 1 downto 0);
                r_i_M_imag_addr_5_reg_2179 <= sext_ln669_fu_1637_p1(4 - 1 downto 0);
                r_i_M_imag_addr_6_reg_2184 <= sext_ln669_1_fu_1650_p1(4 - 1 downto 0);
                r_i_M_real_addr_5_reg_2168 <= sext_ln669_fu_1637_p1(4 - 1 downto 0);
                r_i_M_real_addr_6_reg_2173 <= sext_ln669_1_fu_1650_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then
                icmp_ln680_1_reg_2520 <= icmp_ln680_1_fu_1732_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then
                p_r_M_imag_1_reg_2101 <= rotations_V_M_imag_1_dout;
                p_r_M_imag_3_reg_2113 <= rotations_V_M_imag_2_dout;
                p_r_M_imag_4_reg_2125 <= rotations_V_M_imag_3_dout;
                p_r_M_imag_reg_2089 <= rotations_V_M_imag_s_dout;
                p_r_M_real_1_reg_2095 <= rotations_V_M_real_1_dout;
                p_r_M_real_3_reg_2107 <= rotations_V_M_real_2_dout;
                p_r_M_real_4_reg_2119 <= rotations_V_M_real_3_dout;
                p_r_M_real_reg_2083 <= rotations_V_M_real_s_dout;
                rotations_V_M_real_1_97_reg_2131 <= rotations_V_M_real_4_dout;
                select_ln132_reg_2151 <= select_ln132_fu_1606_p3;
                    sext_ln674_1_cast_reg_2146(5 downto 2) <= sext_ln674_1_cast_fu_1598_p3(5 downto 2);
                    sext_ln674_cast_reg_2141(5 downto 2) <= sext_ln674_cast_fu_1586_p3(5 downto 2);
                tmp_34_reg_2136 <= to_rot_2_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (icmp_ln643_1_reg_2156 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then
                p_t_imag_2_reg_2218 <= q_i_M_imag_q0;
                p_t_imag_3_reg_2230 <= q_i_M_imag_q1;
                p_t_real_2_reg_2212 <= q_i_M_real_q0;
                p_t_real_3_reg_2224 <= q_i_M_real_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state93))) then
                px_cnt_reg_2078 <= px_cnt_fu_1540_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                px_col_reg_2049 <= CONFIG_SEQUENCE_2_q0;
                px_row1_reg_2039 <= CONFIG_SEQUENCE_0_q0;
                px_row2_reg_2044 <= CONFIG_SEQUENCE_1_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln600_fu_1297_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                q_i_M_imag_addr_1_reg_1946 <= zext_ln1067_1_fu_1331_p1(4 - 1 downto 0);
                q_i_M_real_addr_1_reg_1941 <= zext_ln1067_1_fu_1331_p1(4 - 1 downto 0);
                    zext_ln1067_reg_1935(4 downto 2) <= zext_ln1067_fu_1321_p1(4 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state114)) then
                r_1_reg_2505 <= r_1_fu_1710_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                r_reg_1930 <= r_fu_1303_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then
                reg_1167_pp2_iter1_reg <= reg_1167;
                reg_1167_pp2_iter2_reg <= reg_1167_pp2_iter1_reg;
                reg_1167_pp2_iter3_reg <= reg_1167_pp2_iter2_reg;
                reg_1175_pp2_iter1_reg <= reg_1175;
                reg_1175_pp2_iter2_reg <= reg_1175_pp2_iter1_reg;
                reg_1175_pp2_iter3_reg <= reg_1175_pp2_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (icmp_ln643_1_reg_2156_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (icmp_ln643_1_reg_2156_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then
                reg_1199 <= grp_fu_1119_p2;
                reg_1204 <= grp_fu_1123_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln643_1_reg_2156_pp2_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001))) then
                select_ln666_1_reg_2486 <= select_ln666_1_fu_1684_p3;
                select_ln666_reg_2481 <= select_ln666_fu_1677_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln643_1_reg_2156_pp2_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                select_ln666_2_reg_2491 <= select_ln666_2_fu_1691_p3;
                select_ln666_3_reg_2496 <= select_ln666_3_fu_1697_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln666_reg_2160_pp2_iter1_reg = ap_const_lv1_0) and (icmp_ln643_1_reg_2156_pp2_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001))) then
                tmp_1_i_i4_i14_i_reg_2351 <= grp_fu_1157_p2;
                tmp_1_i_i_i4_i_reg_2331 <= grp_fu_1137_p2;
                tmp_2_i_i5_i15_i_reg_2356 <= grp_fu_1162_p2;
                tmp_2_i_i_i5_i_reg_2336 <= grp_fu_1142_p2;
                tmp_i_i1_i11_i_reg_2341 <= grp_fu_1147_p2;
                tmp_i_i2_i12_i_reg_2346 <= grp_fu_1152_p2;
                tmp_i_i_i1_i_reg_2321 <= grp_fu_1127_p2;
                tmp_i_i_i2_i_reg_2326 <= grp_fu_1132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (icmp_ln643_1_reg_2156_pp2_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then
                tmp_1_i_i4_i21_i_reg_2391 <= grp_fu_1157_p2;
                tmp_1_i_i_i11_i_reg_2371 <= grp_fu_1137_p2;
                tmp_2_i_i5_i22_i_reg_2396 <= grp_fu_1162_p2;
                tmp_2_i_i_i12_i_reg_2376 <= grp_fu_1142_p2;
                tmp_i_i1_i18_i_reg_2381 <= grp_fu_1147_p2;
                tmp_i_i2_i19_i_reg_2386 <= grp_fu_1152_p2;
                tmp_i_i_i8_i_reg_2361 <= grp_fu_1127_p2;
                tmp_i_i_i9_i_reg_2366 <= grp_fu_1132_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (icmp_ln643_1_reg_2156_pp2_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then
                tmp_1_i_i4_i_i1_reg_2311 <= grp_fu_1157_p2;
                tmp_1_i_i_i_i1_reg_2291 <= grp_fu_1137_p2;
                tmp_2_i_i5_i_i1_reg_2316 <= grp_fu_1162_p2;
                tmp_2_i_i_i_i1_reg_2296 <= grp_fu_1142_p2;
                tmp_i_i1_i_i1_reg_2301 <= grp_fu_1147_p2;
                tmp_i_i2_i_i1_reg_2306 <= grp_fu_1152_p2;
                tmp_i_i_i_i1_100_reg_2286 <= grp_fu_1132_p2;
                tmp_i_i_i_i1_reg_2281 <= grp_fu_1127_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln643_1_reg_2156 = ap_const_lv1_0) and (icmp_ln666_reg_2160 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                tmp_1_i_i4_i_i_reg_2271 <= grp_fu_1157_p2;
                tmp_1_i_i_i_i_reg_2251 <= grp_fu_1137_p2;
                tmp_2_i_i5_i_i_reg_2276 <= grp_fu_1162_p2;
                tmp_2_i_i_i_i_reg_2256 <= grp_fu_1142_p2;
                tmp_i_i1_i_i_reg_2261 <= grp_fu_1147_p2;
                tmp_i_i2_i_i_reg_2266 <= grp_fu_1152_p2;
                tmp_i_i_i_i_98_reg_2246 <= grp_fu_1132_p2;
                tmp_i_i_i_i_reg_2241 <= grp_fu_1127_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln680_1_fu_1732_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then
                    tmp_28_reg_2540(4 downto 2) <= tmp_28_fu_1755_p3(4 downto 2);
                    zext_ln685_2_reg_2524(5 downto 0) <= zext_ln685_2_fu_1747_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln613_2_reg_1958(5 downto 0) <= zext_ln613_2_fu_1373_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln680_fu_1704_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state114))) then
                    zext_ln683_reg_2515(4 downto 2) <= zext_ln683_fu_1728_p1(4 downto 2);
                    zext_ln685_reg_2510(2 downto 0) <= zext_ln685_fu_1716_p1(2 downto 0);
            end if;
        end if;
    end process;
    zext_ln1067_reg_1935(1 downto 0) <= "00";
    zext_ln1067_reg_1935(5) <= '0';
    zext_ln613_2_reg_1958(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    sext_ln674_cast_reg_2141(1 downto 0) <= "00";
    sext_ln674_1_cast_reg_2146(1 downto 0) <= "00";
    zext_ln685_reg_2510(5 downto 3) <= "000";
    zext_ln683_reg_2515(1 downto 0) <= "00";
    zext_ln683_reg_2515(5) <= '0';
    zext_ln685_2_reg_2524(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_28_reg_2540(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter4, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, icmp_ln600_fu_1297_p2, ap_CS_fsm_state7, icmp_ln600_1_fu_1337_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state11, icmp_ln618_fu_1385_p2, icmp_ln620_fu_1432_p2, ap_enable_reg_pp1_iter0, icmp_ln643_fu_1535_p2, ap_CS_fsm_state93, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n, icmp_ln643_1_fu_1613_p2, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, icmp_ln680_fu_1704_p2, ap_CS_fsm_state114, icmp_ln680_1_fu_1732_p2, ap_enable_reg_pp3_iter0, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter77, ap_block_pp2_stage0_subdone, ap_block_pp2_stage3_subdone, ap_block_pp2_stage2_subdone, ap_block_pp3_stage0_subdone, icmp_ln579_fu_1235_p2, icmp_ln579_1_fu_1241_p2, icmp_ln580_fu_1273_p2, icmp_ln580_1_fu_1279_p2, phi_ln594_reg_978, icmp_ln594_fu_1291_p2, ap_block_pp2_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln579_1_fu_1241_p2 = ap_const_lv1_1) and (icmp_ln579_fu_1235_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((icmp_ln579_1_fu_1241_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln579_fu_1235_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln580_1_fu_1279_p2 = ap_const_lv1_1) and (icmp_ln580_fu_1273_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                elsif (((icmp_ln580_1_fu_1279_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln580_fu_1273_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln594_fu_1291_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif ((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (icmp_ln594_fu_1291_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln600_fu_1297_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((icmp_ln600_1_fu_1337_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((icmp_ln600_1_fu_1337_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state11 => 
                if (((icmp_ln618_fu_1385_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state114;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((icmp_ln620_fu_1432_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) and not(((ap_enable_reg_pp1_iter78 = ap_const_logic_1) and (ap_enable_reg_pp1_iter77 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((icmp_ln620_fu_1432_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) or ((ap_enable_reg_pp1_iter78 = ap_const_logic_1) and (ap_enable_reg_pp1_iter77 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state92;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (ap_const_logic_1 = ap_CS_fsm_state93) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state93;
                end if;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (icmp_ln643_1_fu_1613_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                elsif (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (icmp_ln643_1_fu_1613_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state113;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_pp2_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                end if;
            when ap_ST_fsm_pp2_stage2 => 
                if ((not(((ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_subdone))) and (ap_const_boolean_0 = ap_block_pp2_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage3;
                elsif (((ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state113;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                end if;
            when ap_ST_fsm_pp2_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage3;
                end if;
            when ap_ST_fsm_state113 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state114 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state114) and (icmp_ln680_fu_1704_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (icmp_ln680_1_fu_1732_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (icmp_ln680_1_fu_1732_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state117;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state117 => 
                ap_NS_fsm <= ap_ST_fsm_state114;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    A_M_imag_address0 <= zext_ln613_2_fu_1373_p1(4 - 1 downto 0);

    A_M_imag_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_M_imag_ce0 <= ap_const_logic_1;
        else 
            A_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    A_M_real_address0 <= zext_ln613_2_fu_1373_p1(4 - 1 downto 0);

    A_M_real_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_M_real_ce0 <= ap_const_logic_1;
        else 
            A_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    CONFIG_BATCH_CNTS_address0 <= zext_ln620_fu_1397_p1(3 - 1 downto 0);

    CONFIG_BATCH_CNTS_ce0_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            CONFIG_BATCH_CNTS_ce0 <= ap_const_logic_1;
        else 
            CONFIG_BATCH_CNTS_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    CONFIG_SEQUENCE_0_address0 <= zext_ln623_fu_1437_p1(4 - 1 downto 0);

    CONFIG_SEQUENCE_0_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            CONFIG_SEQUENCE_0_ce0 <= ap_const_logic_1;
        else 
            CONFIG_SEQUENCE_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    CONFIG_SEQUENCE_1_address0 <= zext_ln623_fu_1437_p1(4 - 1 downto 0);

    CONFIG_SEQUENCE_1_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            CONFIG_SEQUENCE_1_ce0 <= ap_const_logic_1;
        else 
            CONFIG_SEQUENCE_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    CONFIG_SEQUENCE_2_address0 <= zext_ln623_fu_1437_p1(4 - 1 downto 0);

    CONFIG_SEQUENCE_2_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            CONFIG_SEQUENCE_2_ce0 <= ap_const_logic_1;
        else 
            CONFIG_SEQUENCE_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Q_M_imag_address0 <= zext_ln692_1_fu_1777_p1(4 - 1 downto 0);

    Q_M_imag_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            Q_M_imag_ce0 <= ap_const_logic_1;
        else 
            Q_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Q_M_imag_d0 <= xor_ln155_fu_1787_p2;

    Q_M_imag_we0_assign_proc : process(icmp_ln680_1_reg_2520, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1)
    begin
        if (((icmp_ln680_1_reg_2520 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            Q_M_imag_we0 <= ap_const_logic_1;
        else 
            Q_M_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;

    Q_M_real_address0 <= zext_ln692_1_fu_1777_p1(4 - 1 downto 0);

    Q_M_real_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            Q_M_real_ce0 <= ap_const_logic_1;
        else 
            Q_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Q_M_real_d0 <= q_i_M_real_q1;

    Q_M_real_we0_assign_proc : process(icmp_ln680_1_reg_2520, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1)
    begin
        if (((icmp_ln680_1_reg_2520 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            Q_M_real_we0 <= ap_const_logic_1;
        else 
            Q_M_real_we0 <= ap_const_logic_0;
        end if; 
    end process;

    R_M_imag_address0 <= zext_ln685_2_reg_2524(4 - 1 downto 0);

    R_M_imag_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            R_M_imag_ce0 <= ap_const_logic_1;
        else 
            R_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    R_M_imag_d0 <= r_i_M_imag_q0;

    R_M_imag_we0_assign_proc : process(icmp_ln680_1_reg_2520, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1)
    begin
        if (((icmp_ln680_1_reg_2520 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            R_M_imag_we0 <= ap_const_logic_1;
        else 
            R_M_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;

    R_M_real_address0 <= zext_ln685_2_reg_2524(4 - 1 downto 0);

    R_M_real_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            R_M_real_ce0 <= ap_const_logic_1;
        else 
            R_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    R_M_real_d0 <= r_i_M_real_q0;

    R_M_real_we0_assign_proc : process(icmp_ln680_1_reg_2520, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1)
    begin
        if (((icmp_ln680_1_reg_2520 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            R_M_real_we0 <= ap_const_logic_1;
        else 
            R_M_real_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1067_1_fu_1353_p2 <= std_logic_vector(unsigned(zext_ln1067_reg_1935) + unsigned(zext_ln1067_2_fu_1349_p1));
    add_ln1067_fu_1325_p2 <= std_logic_vector(unsigned(zext_ln613_fu_1309_p1) + unsigned(zext_ln1067_fu_1321_p1));
    add_ln579_1_fu_1215_p2 <= std_logic_vector(unsigned(phi_ln579_1_reg_944) + unsigned(ap_const_lv2_1));
    add_ln579_fu_1209_p2 <= std_logic_vector(unsigned(phi_ln579_reg_932) + unsigned(ap_const_lv2_1));
    add_ln580_1_fu_1253_p2 <= std_logic_vector(unsigned(phi_ln580_1_reg_967) + unsigned(ap_const_lv2_1));
    add_ln580_fu_1247_p2 <= std_logic_vector(unsigned(phi_ln580_reg_955) + unsigned(ap_const_lv2_1));
    add_ln594_fu_1285_p2 <= std_logic_vector(unsigned(phi_ln594_reg_978) + unsigned(ap_const_lv3_1));
    add_ln600_fu_1379_p2 <= std_logic_vector(unsigned(indvar_reg_1001) + unsigned(ap_const_lv3_1));
    add_ln613_fu_1368_p2 <= std_logic_vector(unsigned(zext_ln1067_reg_1935) + unsigned(zext_ln613_1_fu_1364_p1));
    add_ln620_fu_1422_p2 <= std_logic_vector(unsigned(empty_90_fu_1418_p1) + unsigned(CONFIG_BATCH_CNTS_q0));
    add_ln626_fu_1444_p2 <= std_logic_vector(unsigned(seq_cnt_1_reg_1035) + unsigned(ap_const_lv4_1));
    add_ln643_fu_1658_p2 <= std_logic_vector(unsigned(indvar3_reg_1056) + unsigned(ap_const_lv3_1));
    add_ln669_1_fu_1645_p2 <= std_logic_vector(unsigned(sext_ln674_1_cast_reg_2146) + unsigned(zext_ln669_fu_1628_p1));
    add_ln669_fu_1632_p2 <= std_logic_vector(unsigned(sext_ln674_cast_reg_2141) + unsigned(zext_ln669_fu_1628_p1));
    add_ln680_fu_1763_p2 <= std_logic_vector(unsigned(indvar8_reg_1079) + unsigned(ap_const_lv3_1));
    add_ln685_fu_1742_p2 <= std_logic_vector(unsigned(zext_ln683_reg_2515) + unsigned(zext_ln685_1_fu_1738_p1));
    add_ln692_fu_1772_p2 <= std_logic_vector(unsigned(zext_ln685_reg_2510) + unsigned(zext_ln692_fu_1769_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(11);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(14);
    ap_CS_fsm_pp2_stage1 <= ap_CS_fsm(15);
    ap_CS_fsm_pp2_stage2 <= ap_CS_fsm(16);
    ap_CS_fsm_pp2_stage3 <= ap_CS_fsm(17);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(20);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(8);
    ap_CS_fsm_state11 <= ap_CS_fsm(9);
    ap_CS_fsm_state113 <= ap_CS_fsm(18);
    ap_CS_fsm_state114 <= ap_CS_fsm(19);
    ap_CS_fsm_state117 <= ap_CS_fsm(21);
    ap_CS_fsm_state12 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state92 <= ap_CS_fsm(12);
    ap_CS_fsm_state93 <= ap_CS_fsm(13);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_01001_assign_proc : process(io_acc_block_signal_op421, icmp_ln620_reg_2015_pp1_iter77_reg, io_acc_block_signal_op422, io_acc_block_signal_op423, io_acc_block_signal_op424, io_acc_block_signal_op425, to_rot_0_V_full_n, to_rot_1_V_full_n, to_rot_2_V_full_n, ap_enable_reg_pp1_iter78)
    begin
                ap_block_pp1_stage0_01001 <= ((ap_enable_reg_pp1_iter78 = ap_const_logic_1) and (((to_rot_2_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((to_rot_1_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((to_rot_0_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op425 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op424 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op423 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op422 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op421 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0))));
    end process;


    ap_block_pp1_stage0_11001_assign_proc : process(io_acc_block_signal_op421, icmp_ln620_reg_2015_pp1_iter77_reg, io_acc_block_signal_op422, io_acc_block_signal_op423, io_acc_block_signal_op424, io_acc_block_signal_op425, to_rot_0_V_full_n, to_rot_1_V_full_n, to_rot_2_V_full_n, ap_enable_reg_pp1_iter78)
    begin
                ap_block_pp1_stage0_11001 <= ((ap_enable_reg_pp1_iter78 = ap_const_logic_1) and (((to_rot_2_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((to_rot_1_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((to_rot_0_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op425 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op424 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op423 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op422 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op421 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0))));
    end process;


    ap_block_pp1_stage0_11001_ignoreCallOp328_assign_proc : process(io_acc_block_signal_op421, icmp_ln620_reg_2015_pp1_iter77_reg, io_acc_block_signal_op422, io_acc_block_signal_op423, io_acc_block_signal_op424, io_acc_block_signal_op425, to_rot_0_V_full_n, to_rot_1_V_full_n, to_rot_2_V_full_n, ap_enable_reg_pp1_iter78)
    begin
                ap_block_pp1_stage0_11001_ignoreCallOp328 <= ((ap_enable_reg_pp1_iter78 = ap_const_logic_1) and (((to_rot_2_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((to_rot_1_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((to_rot_0_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op425 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op424 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op423 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op422 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op421 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0))));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(io_acc_block_signal_op421, icmp_ln620_reg_2015_pp1_iter77_reg, io_acc_block_signal_op422, io_acc_block_signal_op423, io_acc_block_signal_op424, io_acc_block_signal_op425, to_rot_0_V_full_n, to_rot_1_V_full_n, to_rot_2_V_full_n, ap_enable_reg_pp1_iter78)
    begin
                ap_block_pp1_stage0_subdone <= ((ap_enable_reg_pp1_iter78 = ap_const_logic_1) and (((to_rot_2_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((to_rot_1_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((to_rot_0_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op425 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op424 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op423 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op422 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op421 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0))));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state100_pp2_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state101_pp2_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state102_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state103_pp2_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state104_pp2_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state105_pp2_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state106_pp2_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state107_pp2_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state108_pp2_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state109_pp2_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state110_pp2_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state111_pp2_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state112_pp2_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state115_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state116_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp1_stage0_iter0_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter1_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp1_stage0_iter2_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp1_stage0_iter3_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp1_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp1_stage0_iter4_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp1_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp1_stage0_iter5_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp1_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp1_stage0_iter6_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp1_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp1_stage0_iter7_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp1_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp1_stage0_iter8_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp1_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp1_stage0_iter9_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp1_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp1_stage0_iter10_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp1_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp1_stage0_iter11_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp1_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp1_stage0_iter12_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp1_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp1_stage0_iter13_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp1_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp1_stage0_iter14_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp1_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp1_stage0_iter15_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp1_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp1_stage0_iter16_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp1_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp1_stage0_iter17_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp1_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp1_stage0_iter18_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp1_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp1_stage0_iter19_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp1_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp1_stage0_iter20_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp1_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp1_stage0_iter21_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp1_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp1_stage0_iter22_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp1_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp1_stage0_iter23_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp1_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp1_stage0_iter24_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp1_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp1_stage0_iter25_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp1_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp1_stage0_iter26_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp1_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp1_stage0_iter27_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp1_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp1_stage0_iter28_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp1_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp1_stage0_iter29_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp1_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp1_stage0_iter30_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp1_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp1_stage0_iter31_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp1_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp1_stage0_iter32_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp1_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp1_stage0_iter33_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp1_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp1_stage0_iter34_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp1_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp1_stage0_iter35_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp1_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp1_stage0_iter36_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp1_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp1_stage0_iter37_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp1_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp1_stage0_iter38_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp1_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp1_stage0_iter39_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp1_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp1_stage0_iter40_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp1_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp1_stage0_iter41_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp1_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp1_stage0_iter42_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp1_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp1_stage0_iter43_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp1_stage0_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp1_stage0_iter44_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp1_stage0_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp1_stage0_iter45_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp1_stage0_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp1_stage0_iter46_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, phi_ln594_reg_978)
    begin
                ap_block_state6 <= (((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)));
    end process;

        ap_block_state60_pp1_stage0_iter47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp1_stage0_iter47_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp1_stage0_iter48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp1_stage0_iter48_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp1_stage0_iter49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp1_stage0_iter49_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp1_stage0_iter50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp1_stage0_iter50_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp1_stage0_iter51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp1_stage0_iter51_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp1_stage0_iter52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp1_stage0_iter52_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp1_stage0_iter53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp1_stage0_iter53_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp1_stage0_iter54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp1_stage0_iter54_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp1_stage0_iter55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp1_stage0_iter55_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp1_stage0_iter56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp1_stage0_iter56_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp1_stage0_iter57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp1_stage0_iter57_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp1_stage0_iter58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp1_stage0_iter58_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp1_stage0_iter59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp1_stage0_iter59_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp1_stage0_iter60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp1_stage0_iter60_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp1_stage0_iter61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp1_stage0_iter61_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp1_stage0_iter62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp1_stage0_iter62_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp1_stage0_iter63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp1_stage0_iter63_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp1_stage0_iter64 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp1_stage0_iter64_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state78_pp1_stage0_iter65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state78_pp1_stage0_iter65_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state79_pp1_stage0_iter66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state79_pp1_stage0_iter66_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp1_stage0_iter67 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp1_stage0_iter67_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp1_stage0_iter68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp1_stage0_iter68_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp1_stage0_iter69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp1_stage0_iter69_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state83_pp1_stage0_iter70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state83_pp1_stage0_iter70_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state84_pp1_stage0_iter71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state84_pp1_stage0_iter71_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state85_pp1_stage0_iter72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state85_pp1_stage0_iter72_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state86_pp1_stage0_iter73 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state86_pp1_stage0_iter73_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state87_pp1_stage0_iter74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state87_pp1_stage0_iter74_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state88_pp1_stage0_iter75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state88_pp1_stage0_iter75_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state89_pp1_stage0_iter76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state89_pp1_stage0_iter76_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state90_pp1_stage0_iter77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state90_pp1_stage0_iter77_ignore_call27 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state91_pp1_stage0_iter78_assign_proc : process(io_acc_block_signal_op421, icmp_ln620_reg_2015_pp1_iter77_reg, io_acc_block_signal_op422, io_acc_block_signal_op423, io_acc_block_signal_op424, io_acc_block_signal_op425, to_rot_0_V_full_n, to_rot_1_V_full_n, to_rot_2_V_full_n)
    begin
                ap_block_state91_pp1_stage0_iter78 <= (((to_rot_2_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((to_rot_1_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((to_rot_0_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op425 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op424 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op423 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op422 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op421 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)));
    end process;


    ap_block_state91_pp1_stage0_iter78_ignore_call27_assign_proc : process(io_acc_block_signal_op421, icmp_ln620_reg_2015_pp1_iter77_reg, io_acc_block_signal_op422, io_acc_block_signal_op423, io_acc_block_signal_op424, io_acc_block_signal_op425, to_rot_0_V_full_n, to_rot_1_V_full_n, to_rot_2_V_full_n)
    begin
                ap_block_state91_pp1_stage0_iter78_ignore_call27 <= (((to_rot_2_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((to_rot_1_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((to_rot_0_V_full_n = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op425 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op424 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op423 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op422 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)) or ((io_acc_block_signal_op421 = ap_const_logic_0) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0)));
    end process;


    ap_block_state93_assign_proc : process(icmp_ln643_fu_1535_p2, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n)
    begin
                ap_block_state93 <= (((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)));
    end process;

        ap_block_state94_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state95_pp2_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state96_pp2_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state97_pp2_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state98_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state99_pp2_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state8_assign_proc : process(icmp_ln600_1_fu_1337_p2)
    begin
        if ((icmp_ln600_1_fu_1337_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state13_assign_proc : process(icmp_ln620_fu_1432_p2)
    begin
        if ((icmp_ln620_fu_1432_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state13 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state94_assign_proc : process(icmp_ln643_1_fu_1613_p2)
    begin
        if ((icmp_ln643_1_fu_1613_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state94 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state94 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state115_assign_proc : process(icmp_ln680_1_fu_1732_p2)
    begin
        if ((icmp_ln680_1_fu_1732_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state115 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state115 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, icmp_ln680_fu_1704_p2, ap_CS_fsm_state114)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state114) and (icmp_ln680_fu_1704_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter78, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter5, ap_enable_reg_pp1_iter6, ap_enable_reg_pp1_iter7, ap_enable_reg_pp1_iter8, ap_enable_reg_pp1_iter9, ap_enable_reg_pp1_iter10, ap_enable_reg_pp1_iter11, ap_enable_reg_pp1_iter12, ap_enable_reg_pp1_iter13, ap_enable_reg_pp1_iter14, ap_enable_reg_pp1_iter15, ap_enable_reg_pp1_iter16, ap_enable_reg_pp1_iter17, ap_enable_reg_pp1_iter18, ap_enable_reg_pp1_iter19, ap_enable_reg_pp1_iter20, ap_enable_reg_pp1_iter21, ap_enable_reg_pp1_iter22, ap_enable_reg_pp1_iter23, ap_enable_reg_pp1_iter24, ap_enable_reg_pp1_iter25, ap_enable_reg_pp1_iter26, ap_enable_reg_pp1_iter27, ap_enable_reg_pp1_iter28, ap_enable_reg_pp1_iter29, ap_enable_reg_pp1_iter30, ap_enable_reg_pp1_iter31, ap_enable_reg_pp1_iter32, ap_enable_reg_pp1_iter33, ap_enable_reg_pp1_iter34, ap_enable_reg_pp1_iter35, ap_enable_reg_pp1_iter36, ap_enable_reg_pp1_iter37, ap_enable_reg_pp1_iter38, ap_enable_reg_pp1_iter39, ap_enable_reg_pp1_iter40, ap_enable_reg_pp1_iter41, ap_enable_reg_pp1_iter42, ap_enable_reg_pp1_iter43, ap_enable_reg_pp1_iter44, ap_enable_reg_pp1_iter45, ap_enable_reg_pp1_iter46, ap_enable_reg_pp1_iter47, ap_enable_reg_pp1_iter48, ap_enable_reg_pp1_iter49, ap_enable_reg_pp1_iter50, ap_enable_reg_pp1_iter51, ap_enable_reg_pp1_iter52, ap_enable_reg_pp1_iter53, ap_enable_reg_pp1_iter54, ap_enable_reg_pp1_iter55, ap_enable_reg_pp1_iter56, ap_enable_reg_pp1_iter57, ap_enable_reg_pp1_iter58, ap_enable_reg_pp1_iter59, ap_enable_reg_pp1_iter60, ap_enable_reg_pp1_iter61, ap_enable_reg_pp1_iter62, ap_enable_reg_pp1_iter63, ap_enable_reg_pp1_iter64, ap_enable_reg_pp1_iter65, ap_enable_reg_pp1_iter66, ap_enable_reg_pp1_iter67, ap_enable_reg_pp1_iter68, ap_enable_reg_pp1_iter69, ap_enable_reg_pp1_iter70, ap_enable_reg_pp1_iter71, ap_enable_reg_pp1_iter72, ap_enable_reg_pp1_iter73, ap_enable_reg_pp1_iter74, ap_enable_reg_pp1_iter75, ap_enable_reg_pp1_iter76, ap_enable_reg_pp1_iter77)
    begin
        if (((ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_0) and (ap_enable_reg_pp1_iter77 = ap_const_logic_0) and (ap_enable_reg_pp1_iter76 = ap_const_logic_0) and (ap_enable_reg_pp1_iter75 = ap_const_logic_0) and (ap_enable_reg_pp1_iter74 = ap_const_logic_0) and (ap_enable_reg_pp1_iter73 = ap_const_logic_0) and (ap_enable_reg_pp1_iter72 = ap_const_logic_0) and (ap_enable_reg_pp1_iter71 = ap_const_logic_0) and (ap_enable_reg_pp1_iter70 = ap_const_logic_0) and (ap_enable_reg_pp1_iter69 = ap_const_logic_0) and (ap_enable_reg_pp1_iter68 = ap_const_logic_0) and (ap_enable_reg_pp1_iter67 = ap_const_logic_0) and (ap_enable_reg_pp1_iter66 = ap_const_logic_0) and (ap_enable_reg_pp1_iter65 = ap_const_logic_0) and (ap_enable_reg_pp1_iter64 = ap_const_logic_0) and (ap_enable_reg_pp1_iter63 = ap_const_logic_0) and (ap_enable_reg_pp1_iter62 = ap_const_logic_0) and (ap_enable_reg_pp1_iter61 = ap_const_logic_0) and (ap_enable_reg_pp1_iter60 = ap_const_logic_0) and (ap_enable_reg_pp1_iter59 = ap_const_logic_0) and (ap_enable_reg_pp1_iter58 = ap_const_logic_0) and (ap_enable_reg_pp1_iter57 = ap_const_logic_0) and (ap_enable_reg_pp1_iter56 = ap_const_logic_0) and (ap_enable_reg_pp1_iter55 = ap_const_logic_0) and (ap_enable_reg_pp1_iter54 = ap_const_logic_0) and (ap_enable_reg_pp1_iter53 = ap_const_logic_0) and (ap_enable_reg_pp1_iter52 = ap_const_logic_0) and (ap_enable_reg_pp1_iter51 = ap_const_logic_0) and (ap_enable_reg_pp1_iter50 = ap_const_logic_0) and (ap_enable_reg_pp1_iter49 = ap_const_logic_0) and (ap_enable_reg_pp1_iter48 = ap_const_logic_0) and (ap_enable_reg_pp1_iter47 = ap_const_logic_0) and (ap_enable_reg_pp1_iter46 = ap_const_logic_0) and (ap_enable_reg_pp1_iter45 = ap_const_logic_0) and (ap_enable_reg_pp1_iter44 = ap_const_logic_0) and (ap_enable_reg_pp1_iter43 = ap_const_logic_0) and (ap_enable_reg_pp1_iter42 = ap_const_logic_0) and (ap_enable_reg_pp1_iter41 = ap_const_logic_0) and (ap_enable_reg_pp1_iter40 = ap_const_logic_0) and (ap_enable_reg_pp1_iter39 = ap_const_logic_0) and (ap_enable_reg_pp1_iter38 = ap_const_logic_0) and (ap_enable_reg_pp1_iter37 = ap_const_logic_0) and (ap_enable_reg_pp1_iter36 = ap_const_logic_0) and (ap_enable_reg_pp1_iter35 = ap_const_logic_0) and (ap_enable_reg_pp1_iter34 = ap_const_logic_0) and (ap_enable_reg_pp1_iter33 = ap_const_logic_0) and (ap_enable_reg_pp1_iter32 = ap_const_logic_0) and (ap_enable_reg_pp1_iter31 = ap_const_logic_0) and (ap_enable_reg_pp1_iter30 = ap_const_logic_0) and (ap_enable_reg_pp1_iter29 = ap_const_logic_0) and (ap_enable_reg_pp1_iter28 = ap_const_logic_0) and (ap_enable_reg_pp1_iter27 = ap_const_logic_0) and (ap_enable_reg_pp1_iter26 = ap_const_logic_0) and (ap_enable_reg_pp1_iter25 = ap_const_logic_0) and (ap_enable_reg_pp1_iter24 = ap_const_logic_0) and (ap_enable_reg_pp1_iter23 = ap_const_logic_0) and (ap_enable_reg_pp1_iter22 = ap_const_logic_0) and (ap_enable_reg_pp1_iter21 = ap_const_logic_0) and (ap_enable_reg_pp1_iter20 = ap_const_logic_0) and (ap_enable_reg_pp1_iter19 = ap_const_logic_0) and (ap_enable_reg_pp1_iter18 = ap_const_logic_0) and (ap_enable_reg_pp1_iter17 = ap_const_logic_0) and (ap_enable_reg_pp1_iter16 = ap_const_logic_0) and (ap_enable_reg_pp1_iter15 = ap_const_logic_0) and (ap_enable_reg_pp1_iter14 = ap_const_logic_0) and (ap_enable_reg_pp1_iter13 = ap_const_logic_0) and (ap_enable_reg_pp1_iter12 = ap_const_logic_0) and (ap_enable_reg_pp1_iter11 = ap_const_logic_0) and (ap_enable_reg_pp1_iter10 = ap_const_logic_0) and (ap_enable_reg_pp1_iter9 = ap_const_logic_0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter4, ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_enable_reg_pp2_iter4 = ap_const_logic_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_indvar3_phi_fu_1060_p4_assign_proc : process(indvar3_reg_1056, icmp_ln643_1_reg_2156, ap_CS_fsm_pp2_stage0, add_ln643_reg_2236, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (icmp_ln643_1_reg_2156 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_indvar3_phi_fu_1060_p4 <= add_ln643_reg_2236;
        else 
            ap_phi_mux_indvar3_phi_fu_1060_p4 <= indvar3_reg_1056;
        end if; 
    end process;


    ap_predicate_op213_write_state6_assign_proc : process(phi_ln594_reg_978)
    begin
                ap_predicate_op213_write_state6 <= (not((phi_ln594_reg_978 = ap_const_lv3_0)) and not((phi_ln594_reg_978 = ap_const_lv3_1)) and not((phi_ln594_reg_978 = ap_const_lv3_2)) and not((phi_ln594_reg_978 = ap_const_lv3_3)));
    end process;


    ap_predicate_op214_write_state6_assign_proc : process(phi_ln594_reg_978)
    begin
                ap_predicate_op214_write_state6 <= (not((phi_ln594_reg_978 = ap_const_lv3_0)) and not((phi_ln594_reg_978 = ap_const_lv3_1)) and not((phi_ln594_reg_978 = ap_const_lv3_2)) and not((phi_ln594_reg_978 = ap_const_lv3_3)));
    end process;


    ap_ready_assign_proc : process(icmp_ln680_fu_1704_p2, ap_CS_fsm_state114)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state114) and (icmp_ln680_fu_1704_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    batch_num_fu_1391_p2 <= std_logic_vector(unsigned(batch_num_0_reg_1024) + unsigned(ap_const_lv3_1));
    bitcast_ln155_fu_1783_p1 <= q_i_M_imag_q1;
    empty_90_fu_1418_p1 <= seq_cnt_0_reg_1012(2 - 1 downto 0);

    grp_fu_1103_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, tmp_i_i_i_i_reg_2241, ap_enable_reg_pp2_iter1, tmp_i_i_i_i1_reg_2281, tmp_i_i_i1_i_reg_2321, ap_CS_fsm_pp2_stage2, tmp_i_i_i8_i_reg_2361, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_1103_p0 <= tmp_i_i_i8_i_reg_2361;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1103_p0 <= tmp_i_i_i1_i_reg_2321;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1103_p0 <= tmp_i_i_i_i1_reg_2281;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1103_p0 <= tmp_i_i_i_i_reg_2241;
        else 
            grp_fu_1103_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1103_p1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, tmp_i_i_i_i_98_reg_2246, tmp_i_i_i_i1_100_reg_2286, ap_CS_fsm_pp2_stage2, tmp_i_i_i2_i_reg_2326, tmp_i_i_i9_i_reg_2366, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_1103_p1 <= tmp_i_i_i9_i_reg_2366;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1103_p1 <= tmp_i_i_i2_i_reg_2326;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1103_p1 <= tmp_i_i_i_i1_100_reg_2286;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1103_p1 <= tmp_i_i_i_i_98_reg_2246;
        else 
            grp_fu_1103_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1107_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, tmp_1_i_i_i_i_reg_2251, tmp_1_i_i_i_i1_reg_2291, ap_CS_fsm_pp2_stage2, tmp_1_i_i_i4_i_reg_2331, tmp_1_i_i_i11_i_reg_2371, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_1107_p0 <= tmp_1_i_i_i11_i_reg_2371;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1107_p0 <= tmp_1_i_i_i4_i_reg_2331;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1107_p0 <= tmp_1_i_i_i_i1_reg_2291;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1107_p0 <= tmp_1_i_i_i_i_reg_2251;
        else 
            grp_fu_1107_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1107_p1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, tmp_2_i_i_i_i_reg_2256, tmp_2_i_i_i_i1_reg_2296, ap_CS_fsm_pp2_stage2, tmp_2_i_i_i5_i_reg_2336, tmp_2_i_i_i12_i_reg_2376, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_1107_p1 <= tmp_2_i_i_i12_i_reg_2376;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1107_p1 <= tmp_2_i_i_i5_i_reg_2336;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1107_p1 <= tmp_2_i_i_i_i1_reg_2296;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1107_p1 <= tmp_2_i_i_i_i_reg_2256;
        else 
            grp_fu_1107_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1111_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, tmp_i_i1_i_i_reg_2261, tmp_i_i1_i_i1_reg_2301, ap_CS_fsm_pp2_stage2, tmp_i_i1_i11_i_reg_2341, tmp_i_i1_i18_i_reg_2381, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_1111_p0 <= tmp_i_i1_i18_i_reg_2381;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1111_p0 <= tmp_i_i1_i11_i_reg_2341;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1111_p0 <= tmp_i_i1_i_i1_reg_2301;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1111_p0 <= tmp_i_i1_i_i_reg_2261;
        else 
            grp_fu_1111_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1111_p1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, tmp_i_i2_i_i_reg_2266, tmp_i_i2_i_i1_reg_2306, ap_CS_fsm_pp2_stage2, tmp_i_i2_i12_i_reg_2346, tmp_i_i2_i19_i_reg_2386, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_1111_p1 <= tmp_i_i2_i19_i_reg_2386;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1111_p1 <= tmp_i_i2_i12_i_reg_2346;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1111_p1 <= tmp_i_i2_i_i1_reg_2306;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1111_p1 <= tmp_i_i2_i_i_reg_2266;
        else 
            grp_fu_1111_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1115_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, tmp_1_i_i4_i_i_reg_2271, tmp_1_i_i4_i_i1_reg_2311, ap_CS_fsm_pp2_stage2, tmp_1_i_i4_i14_i_reg_2351, tmp_1_i_i4_i21_i_reg_2391, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_1115_p0 <= tmp_1_i_i4_i21_i_reg_2391;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1115_p0 <= tmp_1_i_i4_i14_i_reg_2351;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1115_p0 <= tmp_1_i_i4_i_i1_reg_2311;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1115_p0 <= tmp_1_i_i4_i_i_reg_2271;
        else 
            grp_fu_1115_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1115_p1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, tmp_2_i_i5_i_i_reg_2276, tmp_2_i_i5_i_i1_reg_2316, ap_CS_fsm_pp2_stage2, tmp_2_i_i5_i15_i_reg_2356, tmp_2_i_i5_i22_i_reg_2396, ap_enable_reg_pp2_iter2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_1115_p1 <= tmp_2_i_i5_i22_i_reg_2396;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1115_p1 <= tmp_2_i_i5_i15_i_reg_2356;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1115_p1 <= tmp_2_i_i5_i_i1_reg_2316;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            grp_fu_1115_p1 <= tmp_2_i_i5_i_i_reg_2276;
        else 
            grp_fu_1115_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1119_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp2_iter3, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, p_r_M_real_2_reg_2401, ap_enable_reg_pp2_iter2, p_r_M_real_6_reg_2421, p_r_M_real_5_reg_2441, p_r_M_real_7_reg_2461, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_1119_p0 <= p_r_M_real_7_reg_2461;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_1119_p0 <= p_r_M_real_5_reg_2441;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            grp_fu_1119_p0 <= p_r_M_real_6_reg_2421;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            grp_fu_1119_p0 <= p_r_M_real_2_reg_2401;
        else 
            grp_fu_1119_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1119_p1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp2_iter3, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, complex_M_real_writ_reg_2411, complex_M_real_writ_4_reg_2431, complex_M_real_writ_2_reg_2451, complex_M_real_writ_6_reg_2471, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_1119_p1 <= complex_M_real_writ_6_reg_2471;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_1119_p1 <= complex_M_real_writ_2_reg_2451;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            grp_fu_1119_p1 <= complex_M_real_writ_4_reg_2431;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            grp_fu_1119_p1 <= complex_M_real_writ_reg_2411;
        else 
            grp_fu_1119_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1123_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp2_iter3, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, p_r_M_imag_2_reg_2406, p_r_M_imag_6_reg_2426, p_r_M_imag_5_reg_2446, p_r_M_imag_7_reg_2466, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_1123_p0 <= p_r_M_imag_7_reg_2466;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_1123_p0 <= p_r_M_imag_5_reg_2446;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            grp_fu_1123_p0 <= p_r_M_imag_6_reg_2426;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            grp_fu_1123_p0 <= p_r_M_imag_2_reg_2406;
        else 
            grp_fu_1123_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1123_p1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp2_iter3, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, ap_enable_reg_pp2_iter2, complex_M_imag_writ_reg_2416, complex_M_imag_writ_5_reg_2436, complex_M_imag_writ_3_reg_2456, complex_M_imag_writ_7_reg_2476, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_1123_p1 <= complex_M_imag_writ_7_reg_2476;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            grp_fu_1123_p1 <= complex_M_imag_writ_3_reg_2456;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1))) then 
            grp_fu_1123_p1 <= complex_M_imag_writ_5_reg_2436;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            grp_fu_1123_p1 <= complex_M_imag_writ_reg_2416;
        else 
            grp_fu_1123_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1127_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, p_r_M_real_reg_2083, p_r_M_real_3_reg_2107, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1127_p0 <= p_r_M_real_3_reg_2107;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
            grp_fu_1127_p0 <= p_r_M_real_reg_2083;
        else 
            grp_fu_1127_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1127_p1_assign_proc : process(reg_1167, ap_CS_fsm_pp2_stage1, r_i_M_real_q1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, p_t_real_2_reg_2212, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            grp_fu_1127_p1 <= reg_1167;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1127_p1 <= p_t_real_2_reg_2212;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_1127_p1 <= r_i_M_real_q1;
        else 
            grp_fu_1127_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1132_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, p_r_M_imag_reg_2089, p_r_M_imag_3_reg_2113, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1132_p0 <= p_r_M_imag_3_reg_2113;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
            grp_fu_1132_p0 <= p_r_M_imag_reg_2089;
        else 
            grp_fu_1132_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1132_p1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, reg_1175, r_i_M_imag_q1, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, p_t_imag_2_reg_2218, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            grp_fu_1132_p1 <= reg_1175;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1132_p1 <= p_t_imag_2_reg_2218;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_1132_p1 <= r_i_M_imag_q1;
        else 
            grp_fu_1132_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1137_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, p_r_M_imag_reg_2089, p_r_M_imag_3_reg_2113, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1137_p0 <= p_r_M_imag_3_reg_2113;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
            grp_fu_1137_p0 <= p_r_M_imag_reg_2089;
        else 
            grp_fu_1137_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1137_p1_assign_proc : process(reg_1167, ap_CS_fsm_pp2_stage1, r_i_M_real_q1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, p_t_real_2_reg_2212, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            grp_fu_1137_p1 <= reg_1167;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1137_p1 <= p_t_real_2_reg_2212;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_1137_p1 <= r_i_M_real_q1;
        else 
            grp_fu_1137_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1142_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, p_r_M_real_reg_2083, p_r_M_real_3_reg_2107, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1142_p0 <= p_r_M_real_3_reg_2107;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
            grp_fu_1142_p0 <= p_r_M_real_reg_2083;
        else 
            grp_fu_1142_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1142_p1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, reg_1175, r_i_M_imag_q1, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, p_t_imag_2_reg_2218, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            grp_fu_1142_p1 <= reg_1175;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1142_p1 <= p_t_imag_2_reg_2218;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_1142_p1 <= r_i_M_imag_q1;
        else 
            grp_fu_1142_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1147_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, p_r_M_real_1_reg_2095, p_r_M_real_4_reg_2119, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1147_p0 <= p_r_M_real_4_reg_2119;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
            grp_fu_1147_p0 <= p_r_M_real_1_reg_2095;
        else 
            grp_fu_1147_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1147_p1_assign_proc : process(r_i_M_real_q0, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, reg_1183, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, p_t_real_3_reg_2224, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            grp_fu_1147_p1 <= reg_1183;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1147_p1 <= p_t_real_3_reg_2224;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_1147_p1 <= r_i_M_real_q0;
        else 
            grp_fu_1147_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1152_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, p_r_M_imag_1_reg_2101, p_r_M_imag_4_reg_2125, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1152_p0 <= p_r_M_imag_4_reg_2125;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
            grp_fu_1152_p0 <= p_r_M_imag_1_reg_2101;
        else 
            grp_fu_1152_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1152_p1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, r_i_M_imag_q0, reg_1191, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, p_t_imag_3_reg_2230, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            grp_fu_1152_p1 <= reg_1191;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1152_p1 <= p_t_imag_3_reg_2230;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_1152_p1 <= r_i_M_imag_q0;
        else 
            grp_fu_1152_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1157_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, p_r_M_imag_1_reg_2101, p_r_M_imag_4_reg_2125, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1157_p0 <= p_r_M_imag_4_reg_2125;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
            grp_fu_1157_p0 <= p_r_M_imag_1_reg_2101;
        else 
            grp_fu_1157_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1157_p1_assign_proc : process(r_i_M_real_q0, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, reg_1183, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, p_t_real_3_reg_2224, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            grp_fu_1157_p1 <= reg_1183;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1157_p1 <= p_t_real_3_reg_2224;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_1157_p1 <= r_i_M_real_q0;
        else 
            grp_fu_1157_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1162_p0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, p_r_M_real_1_reg_2095, p_r_M_real_4_reg_2119, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1162_p0 <= p_r_M_real_4_reg_2119;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
            grp_fu_1162_p0 <= p_r_M_real_1_reg_2095;
        else 
            grp_fu_1162_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1162_p1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, r_i_M_imag_q0, reg_1191, ap_CS_fsm_pp2_stage3, ap_CS_fsm_pp2_stage0, p_t_imag_3_reg_2230, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            grp_fu_1162_p1 <= reg_1191;
        elsif ((((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2)) or ((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)))) then 
            grp_fu_1162_p1 <= p_t_imag_3_reg_2230;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            grp_fu_1162_p1 <= r_i_M_imag_q0;
        else 
            grp_fu_1162_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_qrf_givens_float_s_fu_1090_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001_ignoreCallOp328)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001_ignoreCallOp328) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_qrf_givens_float_s_fu_1090_ap_ce <= ap_const_logic_1;
        else 
            grp_qrf_givens_float_s_fu_1090_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln579_1_fu_1241_p2 <= "1" when (phi_ln579_reg_932 = ap_const_lv2_3) else "0";
    icmp_ln579_fu_1235_p2 <= "1" when (phi_ln579_1_reg_944 = ap_const_lv2_3) else "0";
    icmp_ln580_1_fu_1279_p2 <= "1" when (phi_ln580_reg_955 = ap_const_lv2_3) else "0";
    icmp_ln580_fu_1273_p2 <= "1" when (phi_ln580_1_reg_967 = ap_const_lv2_3) else "0";
    icmp_ln594_fu_1291_p2 <= "1" when (phi_ln594_reg_978 = ap_const_lv3_4) else "0";
    icmp_ln600_1_fu_1337_p2 <= "1" when (indvar_reg_1001 = ap_const_lv3_4) else "0";
    icmp_ln600_fu_1297_p2 <= "1" when (r_0_reg_989 = ap_const_lv3_4) else "0";
    icmp_ln605_fu_1343_p2 <= "1" when (r_0_reg_989 = indvar_reg_1001) else "0";
    icmp_ln618_fu_1385_p2 <= "1" when (batch_num_0_reg_1024 = ap_const_lv3_5) else "0";
    icmp_ln620_fu_1432_p2 <= "1" when (trunc_ln620_fu_1428_p1 = add_ln620_reg_2010) else "0";
    icmp_ln628_fu_1402_p2 <= "1" when (batch_num_0_reg_1024 = ap_const_lv3_4) else "0";
    icmp_ln643_1_fu_1613_p2 <= "1" when (ap_phi_mux_indvar3_phi_fu_1060_p4 = ap_const_lv3_4) else "0";
    icmp_ln643_fu_1535_p2 <= "1" when (px_cnt19_0_reg_1045 = CONFIG_BATCH_CNTS_lo_reg_2000) else "0";
    icmp_ln666_fu_1623_p2 <= "1" when (zext_ln662_fu_1619_p1 = tmp_34_reg_2136) else "0";
    icmp_ln680_1_fu_1732_p2 <= "1" when (indvar8_reg_1079 = ap_const_lv3_4) else "0";
    icmp_ln680_fu_1704_p2 <= "1" when (r21_0_reg_1068 = ap_const_lv3_4) else "0";
    io_acc_block_signal_op421 <= (rotations_V_M_real_s_full_n and rotations_V_M_imag_s_full_n);
    io_acc_block_signal_op422 <= (rotations_V_M_real_1_full_n and rotations_V_M_imag_1_full_n);
    io_acc_block_signal_op423 <= (rotations_V_M_real_2_full_n and rotations_V_M_imag_2_full_n);
    io_acc_block_signal_op424 <= (rotations_V_M_real_3_full_n and rotations_V_M_imag_3_full_n);
    io_acc_block_signal_op425 <= (rotations_V_M_real_4_full_n and rotations_V_M_imag_4_full_n);
    io_acc_block_signal_op439 <= (rotations_V_M_real_s_empty_n and rotations_V_M_imag_s_empty_n);
    io_acc_block_signal_op442 <= (rotations_V_M_real_1_empty_n and rotations_V_M_imag_1_empty_n);
    io_acc_block_signal_op445 <= (rotations_V_M_real_2_empty_n and rotations_V_M_imag_2_empty_n);
    io_acc_block_signal_op448 <= (rotations_V_M_real_3_empty_n and rotations_V_M_imag_3_empty_n);
    io_acc_block_signal_op451 <= (rotations_V_M_real_4_empty_n and rotations_V_M_imag_4_empty_n);
    phitmp15_i_fu_1670_p3 <= 
        reg_1175_pp2_iter3_reg when (icmp_ln628_reg_1992(0) = '1') else 
        ap_const_lv32_0;
    phitmp_i_fu_1664_p3 <= 
        reg_1167_pp2_iter3_reg when (icmp_ln628_reg_1992(0) = '1') else 
        rotations_V_M_real_1_97_reg_2131;
    px_cnt_fu_1540_p2 <= std_logic_vector(unsigned(px_cnt19_0_reg_1045) + unsigned(ap_const_lv2_1));

    q_i_M_imag_address0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_state3, q_i_M_imag_addr_1_reg_1946, icmp_ln600_1_fu_1337_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, zext_ln1027_fu_1229_p1, zext_ln1067_3_fu_1358_p1, ap_block_pp0_stage0, icmp_ln605_fu_1343_p2, sext_ln669_fu_1637_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            q_i_M_imag_address0 <= sext_ln669_fu_1637_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln605_fu_1343_p2 = ap_const_lv1_1))) then 
            q_i_M_imag_address0 <= q_i_M_imag_addr_1_reg_1946;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (icmp_ln605_fu_1343_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            q_i_M_imag_address0 <= zext_ln1067_3_fu_1358_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            q_i_M_imag_address0 <= zext_ln1027_fu_1229_p1(4 - 1 downto 0);
        else 
            q_i_M_imag_address0 <= "XXXX";
        end if; 
    end process;


    q_i_M_imag_address1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter4, ap_CS_fsm_pp2_stage0, q_i_M_imag_addr_4_reg_2201_pp2_iter4_reg, q_i_M_imag_addr_5_reg_2207_pp2_iter4_reg, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp3_stage0, zext_ln685_2_fu_1747_p1, ap_enable_reg_pp3_iter0, ap_block_pp2_stage0, sext_ln669_1_fu_1650_p1, ap_block_pp3_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            q_i_M_imag_address1 <= zext_ln685_2_fu_1747_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            q_i_M_imag_address1 <= q_i_M_imag_addr_5_reg_2207_pp2_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            q_i_M_imag_address1 <= q_i_M_imag_addr_4_reg_2201_pp2_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            q_i_M_imag_address1 <= sext_ln669_1_fu_1650_p1(4 - 1 downto 0);
        else 
            q_i_M_imag_address1 <= "XXXX";
        end if; 
    end process;


    q_i_M_imag_ce0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_state3, icmp_ln600_1_fu_1337_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, icmp_ln605_fu_1343_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln605_fu_1343_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (icmp_ln605_fu_1343_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            q_i_M_imag_ce0 <= ap_const_logic_1;
        else 
            q_i_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_i_M_imag_ce1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter4, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0)
    begin
        if ((((ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001)))) then 
            q_i_M_imag_ce1 <= ap_const_logic_1;
        else 
            q_i_M_imag_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    q_i_M_imag_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln600_1_fu_1337_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, icmp_ln605_fu_1343_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln605_fu_1343_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (icmp_ln605_fu_1343_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            q_i_M_imag_we0 <= ap_const_logic_1;
        else 
            q_i_M_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;


    q_i_M_imag_we1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter4, icmp_ln643_1_reg_2156_pp2_iter4_reg, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001)
    begin
        if ((((icmp_ln643_1_reg_2156_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (icmp_ln643_1_reg_2156_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
            q_i_M_imag_we1 <= ap_const_logic_1;
        else 
            q_i_M_imag_we1 <= ap_const_logic_0;
        end if; 
    end process;


    q_i_M_real_address0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_state3, q_i_M_real_addr_1_reg_1941, icmp_ln600_1_fu_1337_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0, zext_ln1027_fu_1229_p1, zext_ln1067_3_fu_1358_p1, ap_block_pp0_stage0, icmp_ln605_fu_1343_p2, sext_ln669_fu_1637_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            q_i_M_real_address0 <= sext_ln669_fu_1637_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln605_fu_1343_p2 = ap_const_lv1_1))) then 
            q_i_M_real_address0 <= q_i_M_real_addr_1_reg_1941;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (icmp_ln605_fu_1343_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            q_i_M_real_address0 <= zext_ln1067_3_fu_1358_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            q_i_M_real_address0 <= zext_ln1027_fu_1229_p1(4 - 1 downto 0);
        else 
            q_i_M_real_address0 <= "XXXX";
        end if; 
    end process;


    q_i_M_real_address1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter4, ap_CS_fsm_pp2_stage0, q_i_M_real_addr_4_reg_2190_pp2_iter4_reg, q_i_M_real_addr_5_reg_2196_pp2_iter4_reg, ap_CS_fsm_pp2_stage2, ap_CS_fsm_pp3_stage0, zext_ln685_2_fu_1747_p1, ap_enable_reg_pp3_iter0, ap_block_pp2_stage0, sext_ln669_1_fu_1650_p1, ap_block_pp3_stage0, ap_block_pp2_stage1, ap_block_pp2_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            q_i_M_real_address1 <= zext_ln685_2_fu_1747_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2))) then 
            q_i_M_real_address1 <= q_i_M_real_addr_5_reg_2196_pp2_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            q_i_M_real_address1 <= q_i_M_real_addr_4_reg_2190_pp2_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            q_i_M_real_address1 <= sext_ln669_1_fu_1650_p1(4 - 1 downto 0);
        else 
            q_i_M_real_address1 <= "XXXX";
        end if; 
    end process;


    q_i_M_real_ce0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_state3, icmp_ln600_1_fu_1337_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, icmp_ln605_fu_1343_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln605_fu_1343_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (icmp_ln605_fu_1343_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            q_i_M_real_ce0 <= ap_const_logic_1;
        else 
            q_i_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_i_M_real_ce1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter4, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0)
    begin
        if ((((ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001)))) then 
            q_i_M_real_ce1 <= ap_const_logic_1;
        else 
            q_i_M_real_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    q_i_M_real_d0_assign_proc : process(ap_CS_fsm_state3, icmp_ln600_1_fu_1337_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln605_fu_1343_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln605_fu_1343_p2 = ap_const_lv1_1))) then 
            q_i_M_real_d0 <= ap_const_lv32_3F800000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (icmp_ln605_fu_1343_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            q_i_M_real_d0 <= ap_const_lv32_0;
        else 
            q_i_M_real_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    q_i_M_real_we0_assign_proc : process(ap_CS_fsm_state3, icmp_ln600_1_fu_1337_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, icmp_ln605_fu_1343_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln605_fu_1343_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln600_1_fu_1337_p2 = ap_const_lv1_0) and (icmp_ln605_fu_1343_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            q_i_M_real_we0 <= ap_const_logic_1;
        else 
            q_i_M_real_we0 <= ap_const_logic_0;
        end if; 
    end process;


    q_i_M_real_we1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter4, icmp_ln643_1_reg_2156_pp2_iter4_reg, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001)
    begin
        if ((((icmp_ln643_1_reg_2156_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (icmp_ln643_1_reg_2156_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
            q_i_M_real_we1 <= ap_const_logic_1;
        else 
            q_i_M_real_we1 <= ap_const_logic_0;
        end if; 
    end process;

    r_1_fu_1710_p2 <= std_logic_vector(unsigned(r21_0_reg_1068) + unsigned(ap_const_lv3_1));
    r_fu_1303_p2 <= std_logic_vector(unsigned(r_0_reg_989) + unsigned(ap_const_lv3_1));

    r_i_M_imag_address0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_state5, ap_CS_fsm_pp0_stage0, zext_ln613_2_reg_1958, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp3_stage0, zext_ln685_2_fu_1747_p1, ap_enable_reg_pp3_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp1_iter1, ap_block_pp2_stage0, ap_block_pp1_stage0, zext_ln1027_1_fu_1267_p1, ap_block_pp0_stage0, zext_ln631_fu_1458_p1, sext_ln669_1_fu_1650_p1, ap_block_pp3_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            r_i_M_imag_address0 <= zext_ln685_2_fu_1747_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            r_i_M_imag_address0 <= sext_ln669_1_fu_1650_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            r_i_M_imag_address0 <= zext_ln631_fu_1458_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            r_i_M_imag_address0 <= zext_ln613_2_reg_1958(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            r_i_M_imag_address0 <= zext_ln1027_1_fu_1267_p1(4 - 1 downto 0);
        else 
            r_i_M_imag_address0 <= "XXXX";
        end if; 
    end process;


    r_i_M_imag_address1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter4, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp2_stage0, r_i_M_imag_addr_5_reg_2179_pp2_iter3_reg, r_i_M_imag_addr_6_reg_2184_pp2_iter4_reg, ap_enable_reg_pp1_iter1, ap_block_pp2_stage0, ap_block_pp1_stage0, zext_ln631_1_fu_1472_p1, sext_ln669_fu_1637_p1, ap_block_pp2_stage1, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            r_i_M_imag_address1 <= r_i_M_imag_addr_6_reg_2184_pp2_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            r_i_M_imag_address1 <= r_i_M_imag_addr_5_reg_2179_pp2_iter3_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            r_i_M_imag_address1 <= sext_ln669_fu_1637_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            r_i_M_imag_address1 <= zext_ln631_1_fu_1472_p1(4 - 1 downto 0);
        else 
            r_i_M_imag_address1 <= "XXXX";
        end if; 
    end process;


    r_i_M_imag_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp2_iter0, ap_CS_fsm_state5, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001)))) then 
            r_i_M_imag_ce0 <= ap_const_logic_1;
        else 
            r_i_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    r_i_M_imag_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp2_iter3, ap_block_pp2_stage3_11001, ap_enable_reg_pp2_iter4, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            r_i_M_imag_ce1 <= ap_const_logic_1;
        else 
            r_i_M_imag_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    r_i_M_imag_d0_assign_proc : process(A_M_imag_q0, ap_CS_fsm_state5, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            r_i_M_imag_d0 <= A_M_imag_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            r_i_M_imag_d0 <= ap_const_lv32_0;
        else 
            r_i_M_imag_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    r_i_M_imag_d1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter4, select_ln666_1_reg_2486, select_ln666_3_reg_2496, ap_block_pp2_stage1, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            r_i_M_imag_d1 <= select_ln666_3_reg_2496;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            r_i_M_imag_d1 <= select_ln666_1_reg_2486;
        else 
            r_i_M_imag_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    r_i_M_imag_we0_assign_proc : process(ap_CS_fsm_state5, icmp_ln600_1_reg_1951, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln600_1_reg_1951 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            r_i_M_imag_we0 <= ap_const_logic_1;
        else 
            r_i_M_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;


    r_i_M_imag_we1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp2_iter3, ap_block_pp2_stage3_11001, icmp_ln643_1_reg_2156_pp2_iter3_reg, ap_enable_reg_pp2_iter4, icmp_ln643_1_reg_2156_pp2_iter4_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (icmp_ln643_1_reg_2156_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (icmp_ln643_1_reg_2156_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
            r_i_M_imag_we1 <= ap_const_logic_1;
        else 
            r_i_M_imag_we1 <= ap_const_logic_0;
        end if; 
    end process;


    r_i_M_real_address0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_state5, ap_CS_fsm_pp0_stage0, zext_ln613_2_reg_1958, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp3_stage0, zext_ln685_2_fu_1747_p1, ap_enable_reg_pp3_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp1_iter1, ap_block_pp2_stage0, ap_block_pp1_stage0, zext_ln1027_1_fu_1267_p1, ap_block_pp0_stage0, zext_ln631_fu_1458_p1, sext_ln669_1_fu_1650_p1, ap_block_pp3_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            r_i_M_real_address0 <= zext_ln685_2_fu_1747_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            r_i_M_real_address0 <= sext_ln669_1_fu_1650_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            r_i_M_real_address0 <= zext_ln631_fu_1458_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            r_i_M_real_address0 <= zext_ln613_2_reg_1958(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            r_i_M_real_address0 <= zext_ln1027_1_fu_1267_p1(4 - 1 downto 0);
        else 
            r_i_M_real_address0 <= "XXXX";
        end if; 
    end process;


    r_i_M_real_address1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter4, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp2_stage0, r_i_M_real_addr_5_reg_2168_pp2_iter3_reg, r_i_M_real_addr_6_reg_2173_pp2_iter4_reg, ap_enable_reg_pp1_iter1, ap_block_pp2_stage0, ap_block_pp1_stage0, zext_ln631_1_fu_1472_p1, sext_ln669_fu_1637_p1, ap_block_pp2_stage1, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            r_i_M_real_address1 <= r_i_M_real_addr_6_reg_2173_pp2_iter4_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            r_i_M_real_address1 <= r_i_M_real_addr_5_reg_2168_pp2_iter3_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            r_i_M_real_address1 <= sext_ln669_fu_1637_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1))) then 
            r_i_M_real_address1 <= zext_ln631_1_fu_1472_p1(4 - 1 downto 0);
        else 
            r_i_M_real_address1 <= "XXXX";
        end if; 
    end process;


    r_i_M_real_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp2_iter0, ap_CS_fsm_state5, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001)))) then 
            r_i_M_real_ce0 <= ap_const_logic_1;
        else 
            r_i_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    r_i_M_real_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp2_iter3, ap_block_pp2_stage3_11001, ap_enable_reg_pp2_iter4, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1)))) then 
            r_i_M_real_ce1 <= ap_const_logic_1;
        else 
            r_i_M_real_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    r_i_M_real_d0_assign_proc : process(A_M_real_q0, ap_CS_fsm_state5, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            r_i_M_real_d0 <= A_M_real_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            r_i_M_real_d0 <= ap_const_lv32_0;
        else 
            r_i_M_real_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    r_i_M_real_d1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp2_iter3, ap_enable_reg_pp2_iter4, select_ln666_reg_2481, select_ln666_2_reg_2491, ap_block_pp2_stage1, ap_block_pp2_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1))) then 
            r_i_M_real_d1 <= select_ln666_2_reg_2491;
        elsif (((ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3))) then 
            r_i_M_real_d1 <= select_ln666_reg_2481;
        else 
            r_i_M_real_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    r_i_M_real_we0_assign_proc : process(ap_CS_fsm_state5, icmp_ln600_1_reg_1951, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln600_1_reg_1951 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
            r_i_M_real_we0 <= ap_const_logic_1;
        else 
            r_i_M_real_we0 <= ap_const_logic_0;
        end if; 
    end process;


    r_i_M_real_we1_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage3, ap_enable_reg_pp2_iter3, ap_block_pp2_stage3_11001, icmp_ln643_1_reg_2156_pp2_iter3_reg, ap_enable_reg_pp2_iter4, icmp_ln643_1_reg_2156_pp2_iter4_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (icmp_ln643_1_reg_2156_pp2_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage3)) or ((ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (icmp_ln643_1_reg_2156_pp2_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp2_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1)))) then 
            r_i_M_real_we1 <= ap_const_logic_1;
        else 
            r_i_M_real_we1 <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_imag_1_din_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, grp_qrf_givens_float_s_fu_1090_ap_return_3, phi_ln594_reg_978, ap_block_pp1_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1))) then 
            rotations_V_M_imag_1_din <= grp_qrf_givens_float_s_fu_1090_ap_return_3;
        elsif ((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rotations_V_M_imag_1_din <= ap_const_lv32_0;
        else 
            rotations_V_M_imag_1_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rotations_V_M_imag_1_read_assign_proc : process(icmp_ln643_fu_1535_p2, ap_CS_fsm_state93, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n)
    begin
        if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            rotations_V_M_imag_1_read <= ap_const_logic_1;
        else 
            rotations_V_M_imag_1_read <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_imag_1_write_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_block_pp1_stage0_11001, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, phi_ln594_reg_978)
    begin
        if (((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1)))) then 
            rotations_V_M_imag_1_write <= ap_const_logic_1;
        else 
            rotations_V_M_imag_1_write <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_imag_2_din_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, grp_qrf_givens_float_s_fu_1090_ap_return_5, phi_ln594_reg_978, ap_block_pp1_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1))) then 
            rotations_V_M_imag_2_din <= grp_qrf_givens_float_s_fu_1090_ap_return_5;
        elsif ((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rotations_V_M_imag_2_din <= ap_const_lv32_0;
        else 
            rotations_V_M_imag_2_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rotations_V_M_imag_2_read_assign_proc : process(icmp_ln643_fu_1535_p2, ap_CS_fsm_state93, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n)
    begin
        if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            rotations_V_M_imag_2_read <= ap_const_logic_1;
        else 
            rotations_V_M_imag_2_read <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_imag_2_write_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_block_pp1_stage0_11001, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, phi_ln594_reg_978)
    begin
        if (((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1)))) then 
            rotations_V_M_imag_2_write <= ap_const_logic_1;
        else 
            rotations_V_M_imag_2_write <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_imag_3_din_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, grp_qrf_givens_float_s_fu_1090_ap_return_7, phi_ln594_reg_978, ap_block_pp1_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1))) then 
            rotations_V_M_imag_3_din <= grp_qrf_givens_float_s_fu_1090_ap_return_7;
        elsif ((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rotations_V_M_imag_3_din <= ap_const_lv32_0;
        else 
            rotations_V_M_imag_3_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rotations_V_M_imag_3_read_assign_proc : process(icmp_ln643_fu_1535_p2, ap_CS_fsm_state93, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n)
    begin
        if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            rotations_V_M_imag_3_read <= ap_const_logic_1;
        else 
            rotations_V_M_imag_3_read <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_imag_3_write_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_block_pp1_stage0_11001, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, phi_ln594_reg_978)
    begin
        if (((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1)))) then 
            rotations_V_M_imag_3_write <= ap_const_logic_1;
        else 
            rotations_V_M_imag_3_write <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_imag_4_read_assign_proc : process(icmp_ln643_fu_1535_p2, ap_CS_fsm_state93, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n)
    begin
        if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            rotations_V_M_imag_4_read <= ap_const_logic_1;
        else 
            rotations_V_M_imag_4_read <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_imag_4_write_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_block_pp1_stage0_11001, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, phi_ln594_reg_978)
    begin
        if (((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (ap_predicate_op214_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1)))) then 
            rotations_V_M_imag_4_write <= ap_const_logic_1;
        else 
            rotations_V_M_imag_4_write <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_imag_s_din_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, grp_qrf_givens_float_s_fu_1090_ap_return_1, phi_ln594_reg_978, ap_block_pp1_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1))) then 
            rotations_V_M_imag_s_din <= grp_qrf_givens_float_s_fu_1090_ap_return_1;
        elsif ((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rotations_V_M_imag_s_din <= ap_const_lv32_0;
        else 
            rotations_V_M_imag_s_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rotations_V_M_imag_s_read_assign_proc : process(icmp_ln643_fu_1535_p2, ap_CS_fsm_state93, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n)
    begin
        if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            rotations_V_M_imag_s_read <= ap_const_logic_1;
        else 
            rotations_V_M_imag_s_read <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_imag_s_write_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_block_pp1_stage0_11001, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, phi_ln594_reg_978)
    begin
        if (((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1)))) then 
            rotations_V_M_imag_s_write <= ap_const_logic_1;
        else 
            rotations_V_M_imag_s_write <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_real_1_din_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, grp_qrf_givens_float_s_fu_1090_ap_return_2, phi_ln594_reg_978, ap_block_pp1_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1))) then 
            rotations_V_M_real_1_din <= grp_qrf_givens_float_s_fu_1090_ap_return_2;
        elsif ((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rotations_V_M_real_1_din <= ap_const_lv32_0;
        else 
            rotations_V_M_real_1_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rotations_V_M_real_1_read_assign_proc : process(icmp_ln643_fu_1535_p2, ap_CS_fsm_state93, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n)
    begin
        if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            rotations_V_M_real_1_read <= ap_const_logic_1;
        else 
            rotations_V_M_real_1_read <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_real_1_write_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_block_pp1_stage0_11001, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, phi_ln594_reg_978)
    begin
        if (((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1)))) then 
            rotations_V_M_real_1_write <= ap_const_logic_1;
        else 
            rotations_V_M_real_1_write <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_real_2_din_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, grp_qrf_givens_float_s_fu_1090_ap_return_4, phi_ln594_reg_978, ap_block_pp1_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1))) then 
            rotations_V_M_real_2_din <= grp_qrf_givens_float_s_fu_1090_ap_return_4;
        elsif ((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rotations_V_M_real_2_din <= ap_const_lv32_0;
        else 
            rotations_V_M_real_2_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rotations_V_M_real_2_read_assign_proc : process(icmp_ln643_fu_1535_p2, ap_CS_fsm_state93, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n)
    begin
        if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            rotations_V_M_real_2_read <= ap_const_logic_1;
        else 
            rotations_V_M_real_2_read <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_real_2_write_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_block_pp1_stage0_11001, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, phi_ln594_reg_978)
    begin
        if (((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1)))) then 
            rotations_V_M_real_2_write <= ap_const_logic_1;
        else 
            rotations_V_M_real_2_write <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_real_3_din_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, grp_qrf_givens_float_s_fu_1090_ap_return_6, phi_ln594_reg_978, ap_block_pp1_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1))) then 
            rotations_V_M_real_3_din <= grp_qrf_givens_float_s_fu_1090_ap_return_6;
        elsif ((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rotations_V_M_real_3_din <= ap_const_lv32_0;
        else 
            rotations_V_M_real_3_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rotations_V_M_real_3_read_assign_proc : process(icmp_ln643_fu_1535_p2, ap_CS_fsm_state93, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n)
    begin
        if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            rotations_V_M_real_3_read <= ap_const_logic_1;
        else 
            rotations_V_M_real_3_read <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_real_3_write_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_block_pp1_stage0_11001, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, phi_ln594_reg_978)
    begin
        if (((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1)))) then 
            rotations_V_M_real_3_write <= ap_const_logic_1;
        else 
            rotations_V_M_real_3_write <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_real_4_din_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, grp_qrf_givens_float_s_fu_1090_ap_return_8, phi_ln594_reg_978, ap_block_pp1_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1))) then 
            rotations_V_M_real_4_din <= grp_qrf_givens_float_s_fu_1090_ap_return_8;
        elsif ((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (ap_predicate_op213_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rotations_V_M_real_4_din <= ap_const_lv32_0;
        else 
            rotations_V_M_real_4_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rotations_V_M_real_4_read_assign_proc : process(icmp_ln643_fu_1535_p2, ap_CS_fsm_state93, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n)
    begin
        if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            rotations_V_M_real_4_read <= ap_const_logic_1;
        else 
            rotations_V_M_real_4_read <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_real_4_write_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_block_pp1_stage0_11001, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, phi_ln594_reg_978)
    begin
        if (((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (ap_predicate_op213_write_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1)))) then 
            rotations_V_M_real_4_write <= ap_const_logic_1;
        else 
            rotations_V_M_real_4_write <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_real_s_din_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, grp_qrf_givens_float_s_fu_1090_ap_return_0, phi_ln594_reg_978, ap_block_pp1_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_01001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1))) then 
            rotations_V_M_real_s_din <= grp_qrf_givens_float_s_fu_1090_ap_return_0;
        elsif ((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            rotations_V_M_real_s_din <= ap_const_lv32_0;
        else 
            rotations_V_M_real_s_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rotations_V_M_real_s_read_assign_proc : process(icmp_ln643_fu_1535_p2, ap_CS_fsm_state93, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n)
    begin
        if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            rotations_V_M_real_s_read <= ap_const_logic_1;
        else 
            rotations_V_M_real_s_read <= ap_const_logic_0;
        end if; 
    end process;


    rotations_V_M_real_s_write_assign_proc : process(rotations_V_M_real_s_full_n, rotations_V_M_imag_s_full_n, icmp_ln620_reg_2015_pp1_iter77_reg, rotations_V_M_real_1_full_n, rotations_V_M_imag_1_full_n, rotations_V_M_real_2_full_n, rotations_V_M_imag_2_full_n, rotations_V_M_real_3_full_n, rotations_V_M_imag_3_full_n, rotations_V_M_real_4_full_n, rotations_V_M_imag_4_full_n, ap_enable_reg_pp1_iter78, ap_block_pp1_stage0_11001, ap_CS_fsm_state6, ap_predicate_op213_write_state6, ap_predicate_op214_write_state6, phi_ln594_reg_978)
    begin
        if (((not((((ap_predicate_op214_write_state6 = ap_const_boolean_1) and (rotations_V_M_imag_4_full_n = ap_const_logic_0)) or ((ap_predicate_op213_write_state6 = ap_const_boolean_1) and (rotations_V_M_real_4_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_imag_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_0) and (rotations_V_M_real_s_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_imag_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_1) and (rotations_V_M_real_1_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_imag_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_2) and (rotations_V_M_real_2_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_imag_3_full_n = ap_const_logic_0)) or ((phi_ln594_reg_978 = ap_const_lv3_3) and (rotations_V_M_real_3_full_n = ap_const_logic_0)))) and (phi_ln594_reg_978 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1)))) then 
            rotations_V_M_real_s_write <= ap_const_logic_1;
        else 
            rotations_V_M_real_s_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln132_fu_1606_p3 <= 
        rotations_V_M_real_4_dout when (icmp_ln628_reg_1992(0) = '1') else 
        ap_const_lv32_0;
    select_ln666_1_fu_1684_p3 <= 
        phitmp15_i_fu_1670_p3 when (icmp_ln666_reg_2160_pp2_iter3_reg(0) = '1') else 
        grp_fu_1123_p2;
    select_ln666_2_fu_1691_p3 <= 
        select_ln132_reg_2151 when (icmp_ln666_reg_2160_pp2_iter3_reg(0) = '1') else 
        grp_fu_1119_p2;
    select_ln666_3_fu_1697_p3 <= 
        ap_const_lv32_0 when (icmp_ln666_reg_2160_pp2_iter3_reg(0) = '1') else 
        grp_fu_1123_p2;
    select_ln666_fu_1677_p3 <= 
        phitmp_i_fu_1664_p3 when (icmp_ln666_reg_2160_pp2_iter3_reg(0) = '1') else 
        grp_fu_1119_p2;
    seq_cnt_fu_1412_p2 <= std_logic_vector(unsigned(smax_cast_fu_1408_p1) + unsigned(seq_cnt_0_reg_1012));
        sext_ln669_1_fu_1650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln669_1_fu_1645_p2),64));

        sext_ln669_fu_1637_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln669_fu_1632_p2),64));

    sext_ln674_1_cast_fu_1598_p3 <= (trunc_ln132_fu_1594_p1 & ap_const_lv2_0);
    sext_ln674_cast_fu_1586_p3 <= (trunc_ln674_fu_1582_p1 & ap_const_lv2_0);
    smax_cast_fu_1408_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(CONFIG_BATCH_CNTS_q0),4));
    tmp_17_fu_1221_p3 <= (phi_ln579_reg_932 & phi_ln579_1_reg_944);
    tmp_19_fu_1313_p3 <= (r_0_reg_989 & ap_const_lv2_0);
    tmp_21_fu_1720_p3 <= (r21_0_reg_1068 & ap_const_lv2_0);
    tmp_22_fu_1450_p3 <= (CONFIG_SEQUENCE_0_q0 & CONFIG_SEQUENCE_2_q0);
    tmp_23_fu_1464_p3 <= (CONFIG_SEQUENCE_1_q0 & CONFIG_SEQUENCE_2_q0);
    tmp_28_fu_1755_p3 <= (indvar8_reg_1079 & ap_const_lv2_0);
    tmp_fu_1259_p3 <= (phi_ln580_reg_955 & phi_ln580_1_reg_967);
    to_rot_0_V_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(px_row1_reg_2039_pp1_iter77_reg),32));

    to_rot_0_V_read_assign_proc : process(icmp_ln643_fu_1535_p2, ap_CS_fsm_state93, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n)
    begin
        if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            to_rot_0_V_read <= ap_const_logic_1;
        else 
            to_rot_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    to_rot_0_V_write_assign_proc : process(icmp_ln620_reg_2015_pp1_iter77_reg, ap_enable_reg_pp1_iter78, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1))) then 
            to_rot_0_V_write <= ap_const_logic_1;
        else 
            to_rot_0_V_write <= ap_const_logic_0;
        end if; 
    end process;

    to_rot_1_V_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(px_row2_reg_2044_pp1_iter77_reg),32));

    to_rot_1_V_read_assign_proc : process(icmp_ln643_fu_1535_p2, ap_CS_fsm_state93, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n)
    begin
        if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            to_rot_1_V_read <= ap_const_logic_1;
        else 
            to_rot_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    to_rot_1_V_write_assign_proc : process(icmp_ln620_reg_2015_pp1_iter77_reg, ap_enable_reg_pp1_iter78, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1))) then 
            to_rot_1_V_write <= ap_const_logic_1;
        else 
            to_rot_1_V_write <= ap_const_logic_0;
        end if; 
    end process;

    to_rot_2_V_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(px_col_reg_2049_pp1_iter77_reg),32));

    to_rot_2_V_read_assign_proc : process(icmp_ln643_fu_1535_p2, ap_CS_fsm_state93, io_acc_block_signal_op439, io_acc_block_signal_op442, io_acc_block_signal_op445, io_acc_block_signal_op448, io_acc_block_signal_op451, to_rot_0_V_empty_n, to_rot_1_V_empty_n, to_rot_2_V_empty_n)
    begin
        if ((not((((to_rot_2_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_1_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((to_rot_0_V_empty_n = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op451 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op448 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op445 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op442 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)) or ((io_acc_block_signal_op439 = ap_const_logic_0) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0)))) and (icmp_ln643_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state93))) then 
            to_rot_2_V_read <= ap_const_logic_1;
        else 
            to_rot_2_V_read <= ap_const_logic_0;
        end if; 
    end process;


    to_rot_2_V_write_assign_proc : process(icmp_ln620_reg_2015_pp1_iter77_reg, ap_enable_reg_pp1_iter78, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln620_reg_2015_pp1_iter77_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter78 = ap_const_logic_1))) then 
            to_rot_2_V_write <= ap_const_logic_1;
        else 
            to_rot_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln132_fu_1594_p1 <= to_rot_1_V_dout(4 - 1 downto 0);
    trunc_ln620_fu_1428_p1 <= seq_cnt_1_reg_1035(2 - 1 downto 0);
    trunc_ln674_fu_1582_p1 <= to_rot_0_V_dout(4 - 1 downto 0);
    xor_ln155_fu_1787_p2 <= (bitcast_ln155_fu_1783_p1 xor ap_const_lv32_80000000);
    zext_ln1027_1_fu_1267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1259_p3),64));
    zext_ln1027_fu_1229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_1221_p3),64));
    zext_ln1067_1_fu_1331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1067_fu_1325_p2),64));
    zext_ln1067_2_fu_1349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvar_reg_1001),6));
    zext_ln1067_3_fu_1358_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1067_1_fu_1353_p2),64));
    zext_ln1067_fu_1321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_1313_p3),6));
    zext_ln613_1_fu_1364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvar_reg_1001),6));
    zext_ln613_2_fu_1373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln613_fu_1368_p2),64));
    zext_ln613_fu_1309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_0_reg_989),6));
    zext_ln620_fu_1397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(batch_num_0_reg_1024),64));
    zext_ln623_fu_1437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(seq_cnt_1_reg_1035),64));
    zext_ln631_1_fu_1472_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_1464_p3),64));
    zext_ln631_fu_1458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_1450_p3),64));
    zext_ln662_fu_1619_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_indvar3_phi_fu_1060_p4),32));
    zext_ln669_fu_1628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_indvar3_phi_fu_1060_p4),6));
    zext_ln683_fu_1728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_21_fu_1720_p3),6));
    zext_ln685_1_fu_1738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvar8_reg_1079),6));
    zext_ln685_2_fu_1747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln685_fu_1742_p2),64));
    zext_ln685_fu_1716_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r21_0_reg_1068),6));
    zext_ln692_1_fu_1777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln692_fu_1772_p2),64));
    zext_ln692_fu_1769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_reg_2540),6));
end behav;
