/*
* Configuration of module: OsekOs (vector.c)
*
* Created by:              
* Copyright:               
*
* Configured for (MCU):    HCS12_XE
*
* Module vendor:           iSoft
* Generator version:       2.0.11
*
* Generated by iSoft Shanghai Software Lab 
*           on Mon May 13 17:21:55 CST 2013
*/

#ifdef _MC9S12XEP100_H
#include <mc9s12xep100.h>   
#elif   _MC9S12XET256_H
#include <mc9s12xet256.h>
#endif   
#include "Os.h"

extern void near EnterISR2(void);
extern void near ExitISR2(void);


#pragma CODE_SEG __NEAR_SEG NON_BANKED

__interrupt void isr_default(void)
{
  /* Write your interrupt code here ... */
  while (1) {};
}
/* end of isr_default */
#pragma CODE_SEG DEFAULT

 #pragma CODE_SEG __NEAR_SEG NON_BANKED
__interrupt void RTI(void)
{
  EnterISR2();
  IncrementCounter(0);
  CRGFLG_RTIF=1;//Write 1 to clear RTIF bit 
  ExitISR2(); 
}

#pragma CODE_SEG DEFAULT

extern interrupt void OSDispacther(void);
extern interrupt void Sci_Rx_ISR(void);
typedef void (*near tIsrFunc)(void);

/* Interrupt vector table */
#ifndef UNASSIGNED_ISR
  #define UNASSIGNED_ISR isr_default   /* unassigned interrupt service routine */
#endif


const tIsrFunc _InterruptVectorTable[] @0xFF10 = 
{ /* Interrupt vector table */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 0 - 4 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 5 - 9 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 10 - 14 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 15 - 19 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 20 - 24 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 25 - 29 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 30 - 34 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 35 - 39 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 40 - 44 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 45 - 49 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 50 - 54 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 55 - 59 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 60 - 64 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 65 - 69 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 70 - 74 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 75 - 79 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 80 - 84 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 85 - 89 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 90 - 94 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, Sci_Rx_ISR, /* ISRs 95 - 99 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 100 - 104 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 105 - 109 */
	 UNASSIGNED_ISR, UNASSIGNED_ISR, RTI, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 110 - 114 */
	 OSDispacther, UNASSIGNED_ISR, UNASSIGNED_ISR, UNASSIGNED_ISR, /* ISRs 114 - 118 */
	
};


void initIntPrio(void)
{
	INT_CFADDR=0xD0; 
	INT_CFDATA3= 1;         /* Sci_Rx_ISR: SCI0 interrupt has priority 1 */  
}

