
Test_PUF_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002118  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08002224  08002224  00003224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800228c  0800228c  0000415c  2**0
                  CONTENTS
  4 .ARM          00000000  0800228c  0800228c  0000415c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800228c  0800228c  0000415c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800228c  0800228c  0000328c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002290  08002290  00003290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000100  08002294  00004100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  2000015c  080022f0  0000415c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  080022f0  00004310  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000415c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000066e4  00000000  00000000  00004185  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000136b  00000000  00000000  0000a869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000618  00000000  00000000  0000bbd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004a1  00000000  00000000  0000c1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016bce  00000000  00000000  0000c691  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007a70  00000000  00000000  0002325f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008203b  00000000  00000000  0002accf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000acd0a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c88  00000000  00000000  000acd50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  000ae9d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000015c 	.word	0x2000015c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800220c 	.word	0x0800220c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000160 	.word	0x20000160
 8000148:	0800220c 	.word	0x0800220c

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fa25 	bl	80005a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f83d 	bl	80001d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f8a7 	bl	80002ac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800015e:	f000 f87b 	bl	8000258 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t * Byte_ptr=(uint8_t *) 0x20000000;
 8000162:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000166:	60bb      	str	r3, [r7, #8]
  /* USER CODE END 2 */
  char end_line='\n';
 8000168:	230a      	movs	r3, #10
 800016a:	71bb      	strb	r3, [r7, #6]
  char end_line_2='\r';
 800016c:	230d      	movs	r3, #13
 800016e:	717b      	strb	r3, [r7, #5]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  for(int i=0;i<32;i++){
 8000170:	2300      	movs	r3, #0
 8000172:	60fb      	str	r3, [r7, #12]
 8000174:	e014      	b.n	80001a0 <main+0x54>
		  val=*(Byte_ptr+i);
 8000176:	68fb      	ldr	r3, [r7, #12]
 8000178:	68ba      	ldr	r2, [r7, #8]
 800017a:	4413      	add	r3, r2
 800017c:	781b      	ldrb	r3, [r3, #0]
 800017e:	71fb      	strb	r3, [r7, #7]
		  sprintf(buf,"%02x",val);
 8000180:	79fa      	ldrb	r2, [r7, #7]
 8000182:	463b      	mov	r3, r7
 8000184:	4911      	ldr	r1, [pc, #68]	@ (80001cc <main+0x80>)
 8000186:	4618      	mov	r0, r3
 8000188:	f001 fb90 	bl	80018ac <siprintf>
		  HAL_UART_Transmit(&huart2,buf,sizeof(buf),1000);
 800018c:	4639      	mov	r1, r7
 800018e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000192:	2203      	movs	r2, #3
 8000194:	480e      	ldr	r0, [pc, #56]	@ (80001d0 <main+0x84>)
 8000196:	f001 f9b5 	bl	8001504 <HAL_UART_Transmit>
	  for(int i=0;i<32;i++){
 800019a:	68fb      	ldr	r3, [r7, #12]
 800019c:	3301      	adds	r3, #1
 800019e:	60fb      	str	r3, [r7, #12]
 80001a0:	68fb      	ldr	r3, [r7, #12]
 80001a2:	2b1f      	cmp	r3, #31
 80001a4:	dde7      	ble.n	8000176 <main+0x2a>
	  }
	  HAL_UART_Transmit(&huart2,(uint8_t *)&end_line,sizeof(uint8_t),1000);
 80001a6:	1db9      	adds	r1, r7, #6
 80001a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80001ac:	2201      	movs	r2, #1
 80001ae:	4808      	ldr	r0, [pc, #32]	@ (80001d0 <main+0x84>)
 80001b0:	f001 f9a8 	bl	8001504 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2,(uint8_t *)&end_line_2,sizeof(uint8_t),1000);
 80001b4:	1d79      	adds	r1, r7, #5
 80001b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80001ba:	2201      	movs	r2, #1
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <main+0x84>)
 80001be:	f001 f9a1 	bl	8001504 <HAL_UART_Transmit>
	  HAL_Delay(5000);
 80001c2:	f241 3088 	movw	r0, #5000	@ 0x1388
 80001c6:	f000 fa4d 	bl	8000664 <HAL_Delay>
	  for(int i=0;i<32;i++){
 80001ca:	e7d1      	b.n	8000170 <main+0x24>
 80001cc:	08002224 	.word	0x08002224
 80001d0:	20000178 	.word	0x20000178

080001d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b090      	sub	sp, #64	@ 0x40
 80001d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001da:	f107 0318 	add.w	r3, r7, #24
 80001de:	2228      	movs	r2, #40	@ 0x28
 80001e0:	2100      	movs	r1, #0
 80001e2:	4618      	mov	r0, r3
 80001e4:	f001 fb82 	bl	80018ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001e8:	1d3b      	adds	r3, r7, #4
 80001ea:	2200      	movs	r2, #0
 80001ec:	601a      	str	r2, [r3, #0]
 80001ee:	605a      	str	r2, [r3, #4]
 80001f0:	609a      	str	r2, [r3, #8]
 80001f2:	60da      	str	r2, [r3, #12]
 80001f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001f6:	2302      	movs	r3, #2
 80001f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001fa:	2301      	movs	r3, #1
 80001fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001fe:	2310      	movs	r3, #16
 8000200:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000202:	2302      	movs	r3, #2
 8000204:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000206:	2300      	movs	r3, #0
 8000208:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800020a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800020e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000210:	f107 0318 	add.w	r3, r7, #24
 8000214:	4618      	mov	r0, r3
 8000216:	f000 fd15 	bl	8000c44 <HAL_RCC_OscConfig>
 800021a:	4603      	mov	r3, r0
 800021c:	2b00      	cmp	r3, #0
 800021e:	d001      	beq.n	8000224 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000220:	f000 f8b2 	bl	8000388 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000224:	230f      	movs	r3, #15
 8000226:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000228:	2302      	movs	r3, #2
 800022a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800022c:	2300      	movs	r3, #0
 800022e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000230:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000234:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000236:	2300      	movs	r3, #0
 8000238:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	2102      	movs	r1, #2
 800023e:	4618      	mov	r0, r3
 8000240:	f000 ff82 	bl	8001148 <HAL_RCC_ClockConfig>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d001      	beq.n	800024e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800024a:	f000 f89d 	bl	8000388 <Error_Handler>
  }
}
 800024e:	bf00      	nop
 8000250:	3740      	adds	r7, #64	@ 0x40
 8000252:	46bd      	mov	sp, r7
 8000254:	bd80      	pop	{r7, pc}
	...

08000258 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800025c:	4b11      	ldr	r3, [pc, #68]	@ (80002a4 <MX_USART2_UART_Init+0x4c>)
 800025e:	4a12      	ldr	r2, [pc, #72]	@ (80002a8 <MX_USART2_UART_Init+0x50>)
 8000260:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000262:	4b10      	ldr	r3, [pc, #64]	@ (80002a4 <MX_USART2_UART_Init+0x4c>)
 8000264:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000268:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800026a:	4b0e      	ldr	r3, [pc, #56]	@ (80002a4 <MX_USART2_UART_Init+0x4c>)
 800026c:	2200      	movs	r2, #0
 800026e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000270:	4b0c      	ldr	r3, [pc, #48]	@ (80002a4 <MX_USART2_UART_Init+0x4c>)
 8000272:	2200      	movs	r2, #0
 8000274:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000276:	4b0b      	ldr	r3, [pc, #44]	@ (80002a4 <MX_USART2_UART_Init+0x4c>)
 8000278:	2200      	movs	r2, #0
 800027a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800027c:	4b09      	ldr	r3, [pc, #36]	@ (80002a4 <MX_USART2_UART_Init+0x4c>)
 800027e:	220c      	movs	r2, #12
 8000280:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000282:	4b08      	ldr	r3, [pc, #32]	@ (80002a4 <MX_USART2_UART_Init+0x4c>)
 8000284:	2200      	movs	r2, #0
 8000286:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000288:	4b06      	ldr	r3, [pc, #24]	@ (80002a4 <MX_USART2_UART_Init+0x4c>)
 800028a:	2200      	movs	r2, #0
 800028c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800028e:	4805      	ldr	r0, [pc, #20]	@ (80002a4 <MX_USART2_UART_Init+0x4c>)
 8000290:	f001 f8e8 	bl	8001464 <HAL_UART_Init>
 8000294:	4603      	mov	r3, r0
 8000296:	2b00      	cmp	r3, #0
 8000298:	d001      	beq.n	800029e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800029a:	f000 f875 	bl	8000388 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800029e:	bf00      	nop
 80002a0:	bd80      	pop	{r7, pc}
 80002a2:	bf00      	nop
 80002a4:	20000178 	.word	0x20000178
 80002a8:	40004400 	.word	0x40004400

080002ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b088      	sub	sp, #32
 80002b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002b2:	f107 0310 	add.w	r3, r7, #16
 80002b6:	2200      	movs	r2, #0
 80002b8:	601a      	str	r2, [r3, #0]
 80002ba:	605a      	str	r2, [r3, #4]
 80002bc:	609a      	str	r2, [r3, #8]
 80002be:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002c0:	4b2d      	ldr	r3, [pc, #180]	@ (8000378 <MX_GPIO_Init+0xcc>)
 80002c2:	699b      	ldr	r3, [r3, #24]
 80002c4:	4a2c      	ldr	r2, [pc, #176]	@ (8000378 <MX_GPIO_Init+0xcc>)
 80002c6:	f043 0310 	orr.w	r3, r3, #16
 80002ca:	6193      	str	r3, [r2, #24]
 80002cc:	4b2a      	ldr	r3, [pc, #168]	@ (8000378 <MX_GPIO_Init+0xcc>)
 80002ce:	699b      	ldr	r3, [r3, #24]
 80002d0:	f003 0310 	and.w	r3, r3, #16
 80002d4:	60fb      	str	r3, [r7, #12]
 80002d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002d8:	4b27      	ldr	r3, [pc, #156]	@ (8000378 <MX_GPIO_Init+0xcc>)
 80002da:	699b      	ldr	r3, [r3, #24]
 80002dc:	4a26      	ldr	r2, [pc, #152]	@ (8000378 <MX_GPIO_Init+0xcc>)
 80002de:	f043 0320 	orr.w	r3, r3, #32
 80002e2:	6193      	str	r3, [r2, #24]
 80002e4:	4b24      	ldr	r3, [pc, #144]	@ (8000378 <MX_GPIO_Init+0xcc>)
 80002e6:	699b      	ldr	r3, [r3, #24]
 80002e8:	f003 0320 	and.w	r3, r3, #32
 80002ec:	60bb      	str	r3, [r7, #8]
 80002ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002f0:	4b21      	ldr	r3, [pc, #132]	@ (8000378 <MX_GPIO_Init+0xcc>)
 80002f2:	699b      	ldr	r3, [r3, #24]
 80002f4:	4a20      	ldr	r2, [pc, #128]	@ (8000378 <MX_GPIO_Init+0xcc>)
 80002f6:	f043 0304 	orr.w	r3, r3, #4
 80002fa:	6193      	str	r3, [r2, #24]
 80002fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000378 <MX_GPIO_Init+0xcc>)
 80002fe:	699b      	ldr	r3, [r3, #24]
 8000300:	f003 0304 	and.w	r3, r3, #4
 8000304:	607b      	str	r3, [r7, #4]
 8000306:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000308:	4b1b      	ldr	r3, [pc, #108]	@ (8000378 <MX_GPIO_Init+0xcc>)
 800030a:	699b      	ldr	r3, [r3, #24]
 800030c:	4a1a      	ldr	r2, [pc, #104]	@ (8000378 <MX_GPIO_Init+0xcc>)
 800030e:	f043 0308 	orr.w	r3, r3, #8
 8000312:	6193      	str	r3, [r2, #24]
 8000314:	4b18      	ldr	r3, [pc, #96]	@ (8000378 <MX_GPIO_Init+0xcc>)
 8000316:	699b      	ldr	r3, [r3, #24]
 8000318:	f003 0308 	and.w	r3, r3, #8
 800031c:	603b      	str	r3, [r7, #0]
 800031e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000320:	2200      	movs	r2, #0
 8000322:	2120      	movs	r1, #32
 8000324:	4815      	ldr	r0, [pc, #84]	@ (800037c <MX_GPIO_Init+0xd0>)
 8000326:	f000 fc53 	bl	8000bd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800032a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800032e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000330:	4b13      	ldr	r3, [pc, #76]	@ (8000380 <MX_GPIO_Init+0xd4>)
 8000332:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000334:	2300      	movs	r3, #0
 8000336:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000338:	f107 0310 	add.w	r3, r7, #16
 800033c:	4619      	mov	r1, r3
 800033e:	4811      	ldr	r0, [pc, #68]	@ (8000384 <MX_GPIO_Init+0xd8>)
 8000340:	f000 fac2 	bl	80008c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000344:	2320      	movs	r3, #32
 8000346:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000348:	2301      	movs	r3, #1
 800034a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800034c:	2300      	movs	r3, #0
 800034e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000350:	2302      	movs	r3, #2
 8000352:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000354:	f107 0310 	add.w	r3, r7, #16
 8000358:	4619      	mov	r1, r3
 800035a:	4808      	ldr	r0, [pc, #32]	@ (800037c <MX_GPIO_Init+0xd0>)
 800035c:	f000 fab4 	bl	80008c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000360:	2200      	movs	r2, #0
 8000362:	2100      	movs	r1, #0
 8000364:	2028      	movs	r0, #40	@ 0x28
 8000366:	f000 fa78 	bl	800085a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800036a:	2028      	movs	r0, #40	@ 0x28
 800036c:	f000 fa91 	bl	8000892 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000370:	bf00      	nop
 8000372:	3720      	adds	r7, #32
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}
 8000378:	40021000 	.word	0x40021000
 800037c:	40010800 	.word	0x40010800
 8000380:	10110000 	.word	0x10110000
 8000384:	40011000 	.word	0x40011000

08000388 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800038c:	b672      	cpsid	i
}
 800038e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000390:	bf00      	nop
 8000392:	e7fd      	b.n	8000390 <Error_Handler+0x8>

08000394 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000394:	b480      	push	{r7}
 8000396:	b085      	sub	sp, #20
 8000398:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800039a:	4b15      	ldr	r3, [pc, #84]	@ (80003f0 <HAL_MspInit+0x5c>)
 800039c:	699b      	ldr	r3, [r3, #24]
 800039e:	4a14      	ldr	r2, [pc, #80]	@ (80003f0 <HAL_MspInit+0x5c>)
 80003a0:	f043 0301 	orr.w	r3, r3, #1
 80003a4:	6193      	str	r3, [r2, #24]
 80003a6:	4b12      	ldr	r3, [pc, #72]	@ (80003f0 <HAL_MspInit+0x5c>)
 80003a8:	699b      	ldr	r3, [r3, #24]
 80003aa:	f003 0301 	and.w	r3, r3, #1
 80003ae:	60bb      	str	r3, [r7, #8]
 80003b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003b2:	4b0f      	ldr	r3, [pc, #60]	@ (80003f0 <HAL_MspInit+0x5c>)
 80003b4:	69db      	ldr	r3, [r3, #28]
 80003b6:	4a0e      	ldr	r2, [pc, #56]	@ (80003f0 <HAL_MspInit+0x5c>)
 80003b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003bc:	61d3      	str	r3, [r2, #28]
 80003be:	4b0c      	ldr	r3, [pc, #48]	@ (80003f0 <HAL_MspInit+0x5c>)
 80003c0:	69db      	ldr	r3, [r3, #28]
 80003c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003c6:	607b      	str	r3, [r7, #4]
 80003c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003ca:	4b0a      	ldr	r3, [pc, #40]	@ (80003f4 <HAL_MspInit+0x60>)
 80003cc:	685b      	ldr	r3, [r3, #4]
 80003ce:	60fb      	str	r3, [r7, #12]
 80003d0:	68fb      	ldr	r3, [r7, #12]
 80003d2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80003d6:	60fb      	str	r3, [r7, #12]
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80003de:	60fb      	str	r3, [r7, #12]
 80003e0:	4a04      	ldr	r2, [pc, #16]	@ (80003f4 <HAL_MspInit+0x60>)
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003e6:	bf00      	nop
 80003e8:	3714      	adds	r7, #20
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bc80      	pop	{r7}
 80003ee:	4770      	bx	lr
 80003f0:	40021000 	.word	0x40021000
 80003f4:	40010000 	.word	0x40010000

080003f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b088      	sub	sp, #32
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000400:	f107 0310 	add.w	r3, r7, #16
 8000404:	2200      	movs	r2, #0
 8000406:	601a      	str	r2, [r3, #0]
 8000408:	605a      	str	r2, [r3, #4]
 800040a:	609a      	str	r2, [r3, #8]
 800040c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	4a15      	ldr	r2, [pc, #84]	@ (8000468 <HAL_UART_MspInit+0x70>)
 8000414:	4293      	cmp	r3, r2
 8000416:	d123      	bne.n	8000460 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000418:	4b14      	ldr	r3, [pc, #80]	@ (800046c <HAL_UART_MspInit+0x74>)
 800041a:	69db      	ldr	r3, [r3, #28]
 800041c:	4a13      	ldr	r2, [pc, #76]	@ (800046c <HAL_UART_MspInit+0x74>)
 800041e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000422:	61d3      	str	r3, [r2, #28]
 8000424:	4b11      	ldr	r3, [pc, #68]	@ (800046c <HAL_UART_MspInit+0x74>)
 8000426:	69db      	ldr	r3, [r3, #28]
 8000428:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800042c:	60fb      	str	r3, [r7, #12]
 800042e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000430:	4b0e      	ldr	r3, [pc, #56]	@ (800046c <HAL_UART_MspInit+0x74>)
 8000432:	699b      	ldr	r3, [r3, #24]
 8000434:	4a0d      	ldr	r2, [pc, #52]	@ (800046c <HAL_UART_MspInit+0x74>)
 8000436:	f043 0304 	orr.w	r3, r3, #4
 800043a:	6193      	str	r3, [r2, #24]
 800043c:	4b0b      	ldr	r3, [pc, #44]	@ (800046c <HAL_UART_MspInit+0x74>)
 800043e:	699b      	ldr	r3, [r3, #24]
 8000440:	f003 0304 	and.w	r3, r3, #4
 8000444:	60bb      	str	r3, [r7, #8]
 8000446:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000448:	230c      	movs	r3, #12
 800044a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800044c:	2302      	movs	r3, #2
 800044e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000450:	2302      	movs	r3, #2
 8000452:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000454:	f107 0310 	add.w	r3, r7, #16
 8000458:	4619      	mov	r1, r3
 800045a:	4805      	ldr	r0, [pc, #20]	@ (8000470 <HAL_UART_MspInit+0x78>)
 800045c:	f000 fa34 	bl	80008c8 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000460:	bf00      	nop
 8000462:	3720      	adds	r7, #32
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	40004400 	.word	0x40004400
 800046c:	40021000 	.word	0x40021000
 8000470:	40010800 	.word	0x40010800

08000474 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000478:	bf00      	nop
 800047a:	e7fd      	b.n	8000478 <NMI_Handler+0x4>

0800047c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000480:	bf00      	nop
 8000482:	e7fd      	b.n	8000480 <HardFault_Handler+0x4>

08000484 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000488:	bf00      	nop
 800048a:	e7fd      	b.n	8000488 <MemManage_Handler+0x4>

0800048c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800048c:	b480      	push	{r7}
 800048e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000490:	bf00      	nop
 8000492:	e7fd      	b.n	8000490 <BusFault_Handler+0x4>

08000494 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000494:	b480      	push	{r7}
 8000496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000498:	bf00      	nop
 800049a:	e7fd      	b.n	8000498 <UsageFault_Handler+0x4>

0800049c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80004a0:	bf00      	nop
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bc80      	pop	{r7}
 80004a6:	4770      	bx	lr

080004a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80004ac:	bf00      	nop
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bc80      	pop	{r7}
 80004b2:	4770      	bx	lr

080004b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004b4:	b480      	push	{r7}
 80004b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004b8:	bf00      	nop
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bc80      	pop	{r7}
 80004be:	4770      	bx	lr

080004c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004c4:	f000 f8b2 	bl	800062c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004c8:	bf00      	nop
 80004ca:	bd80      	pop	{r7, pc}

080004cc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80004d0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80004d4:	f000 fb94 	bl	8000c00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80004d8:	bf00      	nop
 80004da:	bd80      	pop	{r7, pc}

080004dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b086      	sub	sp, #24
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80004e4:	4a14      	ldr	r2, [pc, #80]	@ (8000538 <_sbrk+0x5c>)
 80004e6:	4b15      	ldr	r3, [pc, #84]	@ (800053c <_sbrk+0x60>)
 80004e8:	1ad3      	subs	r3, r2, r3
 80004ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80004ec:	697b      	ldr	r3, [r7, #20]
 80004ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80004f0:	4b13      	ldr	r3, [pc, #76]	@ (8000540 <_sbrk+0x64>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d102      	bne.n	80004fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80004f8:	4b11      	ldr	r3, [pc, #68]	@ (8000540 <_sbrk+0x64>)
 80004fa:	4a12      	ldr	r2, [pc, #72]	@ (8000544 <_sbrk+0x68>)
 80004fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80004fe:	4b10      	ldr	r3, [pc, #64]	@ (8000540 <_sbrk+0x64>)
 8000500:	681a      	ldr	r2, [r3, #0]
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	4413      	add	r3, r2
 8000506:	693a      	ldr	r2, [r7, #16]
 8000508:	429a      	cmp	r2, r3
 800050a:	d207      	bcs.n	800051c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800050c:	f001 f9f6 	bl	80018fc <__errno>
 8000510:	4603      	mov	r3, r0
 8000512:	220c      	movs	r2, #12
 8000514:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000516:	f04f 33ff 	mov.w	r3, #4294967295
 800051a:	e009      	b.n	8000530 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800051c:	4b08      	ldr	r3, [pc, #32]	@ (8000540 <_sbrk+0x64>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000522:	4b07      	ldr	r3, [pc, #28]	@ (8000540 <_sbrk+0x64>)
 8000524:	681a      	ldr	r2, [r3, #0]
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	4413      	add	r3, r2
 800052a:	4a05      	ldr	r2, [pc, #20]	@ (8000540 <_sbrk+0x64>)
 800052c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800052e:	68fb      	ldr	r3, [r7, #12]
}
 8000530:	4618      	mov	r0, r3
 8000532:	3718      	adds	r7, #24
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}
 8000538:	20005001 	.word	0x20005001
 800053c:	00000400 	.word	0x00000400
 8000540:	200001c0 	.word	0x200001c0
 8000544:	20000310 	.word	0x20000310

08000548 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800054c:	bf00      	nop
 800054e:	46bd      	mov	sp, r7
 8000550:	bc80      	pop	{r7}
 8000552:	4770      	bx	lr

08000554 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000554:	f7ff fff8 	bl	8000548 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000558:	480b      	ldr	r0, [pc, #44]	@ (8000588 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800055a:	490c      	ldr	r1, [pc, #48]	@ (800058c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800055c:	4a0c      	ldr	r2, [pc, #48]	@ (8000590 <LoopFillZerobss+0x16>)
  movs r3, #0
 800055e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000560:	e002      	b.n	8000568 <LoopCopyDataInit>

08000562 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000562:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000564:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000566:	3304      	adds	r3, #4

08000568 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000568:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800056a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800056c:	d3f9      	bcc.n	8000562 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800056e:	4a09      	ldr	r2, [pc, #36]	@ (8000594 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000570:	4c09      	ldr	r4, [pc, #36]	@ (8000598 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000572:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000574:	e001      	b.n	800057a <LoopFillZerobss>

08000576 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000576:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000578:	3204      	adds	r2, #4

0800057a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800057a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800057c:	d3fb      	bcc.n	8000576 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800057e:	f001 f9c3 	bl	8001908 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000582:	f7ff fde3 	bl	800014c <main>
  bx lr
 8000586:	4770      	bx	lr
  ldr r0, =_sdata
 8000588:	20000100 	.word	0x20000100
  ldr r1, =_edata
 800058c:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8000590:	08002294 	.word	0x08002294
  ldr r2, =_sbss
 8000594:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8000598:	20000310 	.word	0x20000310

0800059c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800059c:	e7fe      	b.n	800059c <ADC1_2_IRQHandler>
	...

080005a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005a4:	4b08      	ldr	r3, [pc, #32]	@ (80005c8 <HAL_Init+0x28>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <HAL_Init+0x28>)
 80005aa:	f043 0310 	orr.w	r3, r3, #16
 80005ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005b0:	2003      	movs	r0, #3
 80005b2:	f000 f947 	bl	8000844 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005b6:	2000      	movs	r0, #0
 80005b8:	f000 f808 	bl	80005cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005bc:	f7ff feea 	bl	8000394 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005c0:	2300      	movs	r3, #0
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	40022000 	.word	0x40022000

080005cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005d4:	4b12      	ldr	r3, [pc, #72]	@ (8000620 <HAL_InitTick+0x54>)
 80005d6:	681a      	ldr	r2, [r3, #0]
 80005d8:	4b12      	ldr	r3, [pc, #72]	@ (8000624 <HAL_InitTick+0x58>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	4619      	mov	r1, r3
 80005de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80005e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 f95f 	bl	80008ae <HAL_SYSTICK_Config>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005f6:	2301      	movs	r3, #1
 80005f8:	e00e      	b.n	8000618 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	2b0f      	cmp	r3, #15
 80005fe:	d80a      	bhi.n	8000616 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000600:	2200      	movs	r2, #0
 8000602:	6879      	ldr	r1, [r7, #4]
 8000604:	f04f 30ff 	mov.w	r0, #4294967295
 8000608:	f000 f927 	bl	800085a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800060c:	4a06      	ldr	r2, [pc, #24]	@ (8000628 <HAL_InitTick+0x5c>)
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000612:	2300      	movs	r3, #0
 8000614:	e000      	b.n	8000618 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000616:	2301      	movs	r3, #1
}
 8000618:	4618      	mov	r0, r3
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	20000100 	.word	0x20000100
 8000624:	20000108 	.word	0x20000108
 8000628:	20000104 	.word	0x20000104

0800062c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000630:	4b05      	ldr	r3, [pc, #20]	@ (8000648 <HAL_IncTick+0x1c>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	461a      	mov	r2, r3
 8000636:	4b05      	ldr	r3, [pc, #20]	@ (800064c <HAL_IncTick+0x20>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	4413      	add	r3, r2
 800063c:	4a03      	ldr	r2, [pc, #12]	@ (800064c <HAL_IncTick+0x20>)
 800063e:	6013      	str	r3, [r2, #0]
}
 8000640:	bf00      	nop
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr
 8000648:	20000108 	.word	0x20000108
 800064c:	200001c4 	.word	0x200001c4

08000650 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  return uwTick;
 8000654:	4b02      	ldr	r3, [pc, #8]	@ (8000660 <HAL_GetTick+0x10>)
 8000656:	681b      	ldr	r3, [r3, #0]
}
 8000658:	4618      	mov	r0, r3
 800065a:	46bd      	mov	sp, r7
 800065c:	bc80      	pop	{r7}
 800065e:	4770      	bx	lr
 8000660:	200001c4 	.word	0x200001c4

08000664 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800066c:	f7ff fff0 	bl	8000650 <HAL_GetTick>
 8000670:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800067c:	d005      	beq.n	800068a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800067e:	4b0a      	ldr	r3, [pc, #40]	@ (80006a8 <HAL_Delay+0x44>)
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	461a      	mov	r2, r3
 8000684:	68fb      	ldr	r3, [r7, #12]
 8000686:	4413      	add	r3, r2
 8000688:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800068a:	bf00      	nop
 800068c:	f7ff ffe0 	bl	8000650 <HAL_GetTick>
 8000690:	4602      	mov	r2, r0
 8000692:	68bb      	ldr	r3, [r7, #8]
 8000694:	1ad3      	subs	r3, r2, r3
 8000696:	68fa      	ldr	r2, [r7, #12]
 8000698:	429a      	cmp	r2, r3
 800069a:	d8f7      	bhi.n	800068c <HAL_Delay+0x28>
  {
  }
}
 800069c:	bf00      	nop
 800069e:	bf00      	nop
 80006a0:	3710      	adds	r7, #16
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	20000108 	.word	0x20000108

080006ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b085      	sub	sp, #20
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	f003 0307 	and.w	r3, r3, #7
 80006ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006bc:	4b0c      	ldr	r3, [pc, #48]	@ (80006f0 <__NVIC_SetPriorityGrouping+0x44>)
 80006be:	68db      	ldr	r3, [r3, #12]
 80006c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006c2:	68ba      	ldr	r2, [r7, #8]
 80006c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80006c8:	4013      	ands	r3, r2
 80006ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80006d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006de:	4a04      	ldr	r2, [pc, #16]	@ (80006f0 <__NVIC_SetPriorityGrouping+0x44>)
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	60d3      	str	r3, [r2, #12]
}
 80006e4:	bf00      	nop
 80006e6:	3714      	adds	r7, #20
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bc80      	pop	{r7}
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	e000ed00 	.word	0xe000ed00

080006f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006f8:	4b04      	ldr	r3, [pc, #16]	@ (800070c <__NVIC_GetPriorityGrouping+0x18>)
 80006fa:	68db      	ldr	r3, [r3, #12]
 80006fc:	0a1b      	lsrs	r3, r3, #8
 80006fe:	f003 0307 	and.w	r3, r3, #7
}
 8000702:	4618      	mov	r0, r3
 8000704:	46bd      	mov	sp, r7
 8000706:	bc80      	pop	{r7}
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	e000ed00 	.word	0xe000ed00

08000710 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800071a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071e:	2b00      	cmp	r3, #0
 8000720:	db0b      	blt.n	800073a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000722:	79fb      	ldrb	r3, [r7, #7]
 8000724:	f003 021f 	and.w	r2, r3, #31
 8000728:	4906      	ldr	r1, [pc, #24]	@ (8000744 <__NVIC_EnableIRQ+0x34>)
 800072a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072e:	095b      	lsrs	r3, r3, #5
 8000730:	2001      	movs	r0, #1
 8000732:	fa00 f202 	lsl.w	r2, r0, r2
 8000736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800073a:	bf00      	nop
 800073c:	370c      	adds	r7, #12
 800073e:	46bd      	mov	sp, r7
 8000740:	bc80      	pop	{r7}
 8000742:	4770      	bx	lr
 8000744:	e000e100 	.word	0xe000e100

08000748 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	6039      	str	r1, [r7, #0]
 8000752:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000758:	2b00      	cmp	r3, #0
 800075a:	db0a      	blt.n	8000772 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	b2da      	uxtb	r2, r3
 8000760:	490c      	ldr	r1, [pc, #48]	@ (8000794 <__NVIC_SetPriority+0x4c>)
 8000762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000766:	0112      	lsls	r2, r2, #4
 8000768:	b2d2      	uxtb	r2, r2
 800076a:	440b      	add	r3, r1
 800076c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000770:	e00a      	b.n	8000788 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	b2da      	uxtb	r2, r3
 8000776:	4908      	ldr	r1, [pc, #32]	@ (8000798 <__NVIC_SetPriority+0x50>)
 8000778:	79fb      	ldrb	r3, [r7, #7]
 800077a:	f003 030f 	and.w	r3, r3, #15
 800077e:	3b04      	subs	r3, #4
 8000780:	0112      	lsls	r2, r2, #4
 8000782:	b2d2      	uxtb	r2, r2
 8000784:	440b      	add	r3, r1
 8000786:	761a      	strb	r2, [r3, #24]
}
 8000788:	bf00      	nop
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	bc80      	pop	{r7}
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	e000e100 	.word	0xe000e100
 8000798:	e000ed00 	.word	0xe000ed00

0800079c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800079c:	b480      	push	{r7}
 800079e:	b089      	sub	sp, #36	@ 0x24
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	60b9      	str	r1, [r7, #8]
 80007a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	f003 0307 	and.w	r3, r3, #7
 80007ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007b0:	69fb      	ldr	r3, [r7, #28]
 80007b2:	f1c3 0307 	rsb	r3, r3, #7
 80007b6:	2b04      	cmp	r3, #4
 80007b8:	bf28      	it	cs
 80007ba:	2304      	movcs	r3, #4
 80007bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007be:	69fb      	ldr	r3, [r7, #28]
 80007c0:	3304      	adds	r3, #4
 80007c2:	2b06      	cmp	r3, #6
 80007c4:	d902      	bls.n	80007cc <NVIC_EncodePriority+0x30>
 80007c6:	69fb      	ldr	r3, [r7, #28]
 80007c8:	3b03      	subs	r3, #3
 80007ca:	e000      	b.n	80007ce <NVIC_EncodePriority+0x32>
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007d0:	f04f 32ff 	mov.w	r2, #4294967295
 80007d4:	69bb      	ldr	r3, [r7, #24]
 80007d6:	fa02 f303 	lsl.w	r3, r2, r3
 80007da:	43da      	mvns	r2, r3
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	401a      	ands	r2, r3
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007e4:	f04f 31ff 	mov.w	r1, #4294967295
 80007e8:	697b      	ldr	r3, [r7, #20]
 80007ea:	fa01 f303 	lsl.w	r3, r1, r3
 80007ee:	43d9      	mvns	r1, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f4:	4313      	orrs	r3, r2
         );
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3724      	adds	r7, #36	@ 0x24
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bc80      	pop	{r7}
 80007fe:	4770      	bx	lr

08000800 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	3b01      	subs	r3, #1
 800080c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000810:	d301      	bcc.n	8000816 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000812:	2301      	movs	r3, #1
 8000814:	e00f      	b.n	8000836 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000816:	4a0a      	ldr	r2, [pc, #40]	@ (8000840 <SysTick_Config+0x40>)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	3b01      	subs	r3, #1
 800081c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800081e:	210f      	movs	r1, #15
 8000820:	f04f 30ff 	mov.w	r0, #4294967295
 8000824:	f7ff ff90 	bl	8000748 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000828:	4b05      	ldr	r3, [pc, #20]	@ (8000840 <SysTick_Config+0x40>)
 800082a:	2200      	movs	r2, #0
 800082c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800082e:	4b04      	ldr	r3, [pc, #16]	@ (8000840 <SysTick_Config+0x40>)
 8000830:	2207      	movs	r2, #7
 8000832:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000834:	2300      	movs	r3, #0
}
 8000836:	4618      	mov	r0, r3
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	e000e010 	.word	0xe000e010

08000844 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800084c:	6878      	ldr	r0, [r7, #4]
 800084e:	f7ff ff2d 	bl	80006ac <__NVIC_SetPriorityGrouping>
}
 8000852:	bf00      	nop
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}

0800085a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800085a:	b580      	push	{r7, lr}
 800085c:	b086      	sub	sp, #24
 800085e:	af00      	add	r7, sp, #0
 8000860:	4603      	mov	r3, r0
 8000862:	60b9      	str	r1, [r7, #8]
 8000864:	607a      	str	r2, [r7, #4]
 8000866:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000868:	2300      	movs	r3, #0
 800086a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800086c:	f7ff ff42 	bl	80006f4 <__NVIC_GetPriorityGrouping>
 8000870:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000872:	687a      	ldr	r2, [r7, #4]
 8000874:	68b9      	ldr	r1, [r7, #8]
 8000876:	6978      	ldr	r0, [r7, #20]
 8000878:	f7ff ff90 	bl	800079c <NVIC_EncodePriority>
 800087c:	4602      	mov	r2, r0
 800087e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000882:	4611      	mov	r1, r2
 8000884:	4618      	mov	r0, r3
 8000886:	f7ff ff5f 	bl	8000748 <__NVIC_SetPriority>
}
 800088a:	bf00      	nop
 800088c:	3718      	adds	r7, #24
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}

08000892 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000892:	b580      	push	{r7, lr}
 8000894:	b082      	sub	sp, #8
 8000896:	af00      	add	r7, sp, #0
 8000898:	4603      	mov	r3, r0
 800089a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800089c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a0:	4618      	mov	r0, r3
 80008a2:	f7ff ff35 	bl	8000710 <__NVIC_EnableIRQ>
}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}

080008ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008ae:	b580      	push	{r7, lr}
 80008b0:	b082      	sub	sp, #8
 80008b2:	af00      	add	r7, sp, #0
 80008b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f7ff ffa2 	bl	8000800 <SysTick_Config>
 80008bc:	4603      	mov	r3, r0
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b08b      	sub	sp, #44	@ 0x2c
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
 80008d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008d2:	2300      	movs	r3, #0
 80008d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80008d6:	2300      	movs	r3, #0
 80008d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008da:	e169      	b.n	8000bb0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80008dc:	2201      	movs	r2, #1
 80008de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008e0:	fa02 f303 	lsl.w	r3, r2, r3
 80008e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008e6:	683b      	ldr	r3, [r7, #0]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	69fa      	ldr	r2, [r7, #28]
 80008ec:	4013      	ands	r3, r2
 80008ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008f0:	69ba      	ldr	r2, [r7, #24]
 80008f2:	69fb      	ldr	r3, [r7, #28]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	f040 8158 	bne.w	8000baa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	685b      	ldr	r3, [r3, #4]
 80008fe:	4a9a      	ldr	r2, [pc, #616]	@ (8000b68 <HAL_GPIO_Init+0x2a0>)
 8000900:	4293      	cmp	r3, r2
 8000902:	d05e      	beq.n	80009c2 <HAL_GPIO_Init+0xfa>
 8000904:	4a98      	ldr	r2, [pc, #608]	@ (8000b68 <HAL_GPIO_Init+0x2a0>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d875      	bhi.n	80009f6 <HAL_GPIO_Init+0x12e>
 800090a:	4a98      	ldr	r2, [pc, #608]	@ (8000b6c <HAL_GPIO_Init+0x2a4>)
 800090c:	4293      	cmp	r3, r2
 800090e:	d058      	beq.n	80009c2 <HAL_GPIO_Init+0xfa>
 8000910:	4a96      	ldr	r2, [pc, #600]	@ (8000b6c <HAL_GPIO_Init+0x2a4>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d86f      	bhi.n	80009f6 <HAL_GPIO_Init+0x12e>
 8000916:	4a96      	ldr	r2, [pc, #600]	@ (8000b70 <HAL_GPIO_Init+0x2a8>)
 8000918:	4293      	cmp	r3, r2
 800091a:	d052      	beq.n	80009c2 <HAL_GPIO_Init+0xfa>
 800091c:	4a94      	ldr	r2, [pc, #592]	@ (8000b70 <HAL_GPIO_Init+0x2a8>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d869      	bhi.n	80009f6 <HAL_GPIO_Init+0x12e>
 8000922:	4a94      	ldr	r2, [pc, #592]	@ (8000b74 <HAL_GPIO_Init+0x2ac>)
 8000924:	4293      	cmp	r3, r2
 8000926:	d04c      	beq.n	80009c2 <HAL_GPIO_Init+0xfa>
 8000928:	4a92      	ldr	r2, [pc, #584]	@ (8000b74 <HAL_GPIO_Init+0x2ac>)
 800092a:	4293      	cmp	r3, r2
 800092c:	d863      	bhi.n	80009f6 <HAL_GPIO_Init+0x12e>
 800092e:	4a92      	ldr	r2, [pc, #584]	@ (8000b78 <HAL_GPIO_Init+0x2b0>)
 8000930:	4293      	cmp	r3, r2
 8000932:	d046      	beq.n	80009c2 <HAL_GPIO_Init+0xfa>
 8000934:	4a90      	ldr	r2, [pc, #576]	@ (8000b78 <HAL_GPIO_Init+0x2b0>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d85d      	bhi.n	80009f6 <HAL_GPIO_Init+0x12e>
 800093a:	2b12      	cmp	r3, #18
 800093c:	d82a      	bhi.n	8000994 <HAL_GPIO_Init+0xcc>
 800093e:	2b12      	cmp	r3, #18
 8000940:	d859      	bhi.n	80009f6 <HAL_GPIO_Init+0x12e>
 8000942:	a201      	add	r2, pc, #4	@ (adr r2, 8000948 <HAL_GPIO_Init+0x80>)
 8000944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000948:	080009c3 	.word	0x080009c3
 800094c:	0800099d 	.word	0x0800099d
 8000950:	080009af 	.word	0x080009af
 8000954:	080009f1 	.word	0x080009f1
 8000958:	080009f7 	.word	0x080009f7
 800095c:	080009f7 	.word	0x080009f7
 8000960:	080009f7 	.word	0x080009f7
 8000964:	080009f7 	.word	0x080009f7
 8000968:	080009f7 	.word	0x080009f7
 800096c:	080009f7 	.word	0x080009f7
 8000970:	080009f7 	.word	0x080009f7
 8000974:	080009f7 	.word	0x080009f7
 8000978:	080009f7 	.word	0x080009f7
 800097c:	080009f7 	.word	0x080009f7
 8000980:	080009f7 	.word	0x080009f7
 8000984:	080009f7 	.word	0x080009f7
 8000988:	080009f7 	.word	0x080009f7
 800098c:	080009a5 	.word	0x080009a5
 8000990:	080009b9 	.word	0x080009b9
 8000994:	4a79      	ldr	r2, [pc, #484]	@ (8000b7c <HAL_GPIO_Init+0x2b4>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d013      	beq.n	80009c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800099a:	e02c      	b.n	80009f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	68db      	ldr	r3, [r3, #12]
 80009a0:	623b      	str	r3, [r7, #32]
          break;
 80009a2:	e029      	b.n	80009f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	68db      	ldr	r3, [r3, #12]
 80009a8:	3304      	adds	r3, #4
 80009aa:	623b      	str	r3, [r7, #32]
          break;
 80009ac:	e024      	b.n	80009f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	68db      	ldr	r3, [r3, #12]
 80009b2:	3308      	adds	r3, #8
 80009b4:	623b      	str	r3, [r7, #32]
          break;
 80009b6:	e01f      	b.n	80009f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	68db      	ldr	r3, [r3, #12]
 80009bc:	330c      	adds	r3, #12
 80009be:	623b      	str	r3, [r7, #32]
          break;
 80009c0:	e01a      	b.n	80009f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	689b      	ldr	r3, [r3, #8]
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d102      	bne.n	80009d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80009ca:	2304      	movs	r3, #4
 80009cc:	623b      	str	r3, [r7, #32]
          break;
 80009ce:	e013      	b.n	80009f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	689b      	ldr	r3, [r3, #8]
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d105      	bne.n	80009e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009d8:	2308      	movs	r3, #8
 80009da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	69fa      	ldr	r2, [r7, #28]
 80009e0:	611a      	str	r2, [r3, #16]
          break;
 80009e2:	e009      	b.n	80009f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009e4:	2308      	movs	r3, #8
 80009e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	69fa      	ldr	r2, [r7, #28]
 80009ec:	615a      	str	r2, [r3, #20]
          break;
 80009ee:	e003      	b.n	80009f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80009f0:	2300      	movs	r3, #0
 80009f2:	623b      	str	r3, [r7, #32]
          break;
 80009f4:	e000      	b.n	80009f8 <HAL_GPIO_Init+0x130>
          break;
 80009f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009f8:	69bb      	ldr	r3, [r7, #24]
 80009fa:	2bff      	cmp	r3, #255	@ 0xff
 80009fc:	d801      	bhi.n	8000a02 <HAL_GPIO_Init+0x13a>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	e001      	b.n	8000a06 <HAL_GPIO_Init+0x13e>
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	3304      	adds	r3, #4
 8000a06:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a08:	69bb      	ldr	r3, [r7, #24]
 8000a0a:	2bff      	cmp	r3, #255	@ 0xff
 8000a0c:	d802      	bhi.n	8000a14 <HAL_GPIO_Init+0x14c>
 8000a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a10:	009b      	lsls	r3, r3, #2
 8000a12:	e002      	b.n	8000a1a <HAL_GPIO_Init+0x152>
 8000a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a16:	3b08      	subs	r3, #8
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	210f      	movs	r1, #15
 8000a22:	693b      	ldr	r3, [r7, #16]
 8000a24:	fa01 f303 	lsl.w	r3, r1, r3
 8000a28:	43db      	mvns	r3, r3
 8000a2a:	401a      	ands	r2, r3
 8000a2c:	6a39      	ldr	r1, [r7, #32]
 8000a2e:	693b      	ldr	r3, [r7, #16]
 8000a30:	fa01 f303 	lsl.w	r3, r1, r3
 8000a34:	431a      	orrs	r2, r3
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	f000 80b1 	beq.w	8000baa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a48:	4b4d      	ldr	r3, [pc, #308]	@ (8000b80 <HAL_GPIO_Init+0x2b8>)
 8000a4a:	699b      	ldr	r3, [r3, #24]
 8000a4c:	4a4c      	ldr	r2, [pc, #304]	@ (8000b80 <HAL_GPIO_Init+0x2b8>)
 8000a4e:	f043 0301 	orr.w	r3, r3, #1
 8000a52:	6193      	str	r3, [r2, #24]
 8000a54:	4b4a      	ldr	r3, [pc, #296]	@ (8000b80 <HAL_GPIO_Init+0x2b8>)
 8000a56:	699b      	ldr	r3, [r3, #24]
 8000a58:	f003 0301 	and.w	r3, r3, #1
 8000a5c:	60bb      	str	r3, [r7, #8]
 8000a5e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a60:	4a48      	ldr	r2, [pc, #288]	@ (8000b84 <HAL_GPIO_Init+0x2bc>)
 8000a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a64:	089b      	lsrs	r3, r3, #2
 8000a66:	3302      	adds	r3, #2
 8000a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a6c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a70:	f003 0303 	and.w	r3, r3, #3
 8000a74:	009b      	lsls	r3, r3, #2
 8000a76:	220f      	movs	r2, #15
 8000a78:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7c:	43db      	mvns	r3, r3
 8000a7e:	68fa      	ldr	r2, [r7, #12]
 8000a80:	4013      	ands	r3, r2
 8000a82:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	4a40      	ldr	r2, [pc, #256]	@ (8000b88 <HAL_GPIO_Init+0x2c0>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d013      	beq.n	8000ab4 <HAL_GPIO_Init+0x1ec>
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	4a3f      	ldr	r2, [pc, #252]	@ (8000b8c <HAL_GPIO_Init+0x2c4>)
 8000a90:	4293      	cmp	r3, r2
 8000a92:	d00d      	beq.n	8000ab0 <HAL_GPIO_Init+0x1e8>
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	4a3e      	ldr	r2, [pc, #248]	@ (8000b90 <HAL_GPIO_Init+0x2c8>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d007      	beq.n	8000aac <HAL_GPIO_Init+0x1e4>
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	4a3d      	ldr	r2, [pc, #244]	@ (8000b94 <HAL_GPIO_Init+0x2cc>)
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	d101      	bne.n	8000aa8 <HAL_GPIO_Init+0x1e0>
 8000aa4:	2303      	movs	r3, #3
 8000aa6:	e006      	b.n	8000ab6 <HAL_GPIO_Init+0x1ee>
 8000aa8:	2304      	movs	r3, #4
 8000aaa:	e004      	b.n	8000ab6 <HAL_GPIO_Init+0x1ee>
 8000aac:	2302      	movs	r3, #2
 8000aae:	e002      	b.n	8000ab6 <HAL_GPIO_Init+0x1ee>
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	e000      	b.n	8000ab6 <HAL_GPIO_Init+0x1ee>
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ab8:	f002 0203 	and.w	r2, r2, #3
 8000abc:	0092      	lsls	r2, r2, #2
 8000abe:	4093      	lsls	r3, r2
 8000ac0:	68fa      	ldr	r2, [r7, #12]
 8000ac2:	4313      	orrs	r3, r2
 8000ac4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000ac6:	492f      	ldr	r1, [pc, #188]	@ (8000b84 <HAL_GPIO_Init+0x2bc>)
 8000ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aca:	089b      	lsrs	r3, r3, #2
 8000acc:	3302      	adds	r3, #2
 8000ace:	68fa      	ldr	r2, [r7, #12]
 8000ad0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d006      	beq.n	8000aee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ae0:	4b2d      	ldr	r3, [pc, #180]	@ (8000b98 <HAL_GPIO_Init+0x2d0>)
 8000ae2:	689a      	ldr	r2, [r3, #8]
 8000ae4:	492c      	ldr	r1, [pc, #176]	@ (8000b98 <HAL_GPIO_Init+0x2d0>)
 8000ae6:	69bb      	ldr	r3, [r7, #24]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	608b      	str	r3, [r1, #8]
 8000aec:	e006      	b.n	8000afc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000aee:	4b2a      	ldr	r3, [pc, #168]	@ (8000b98 <HAL_GPIO_Init+0x2d0>)
 8000af0:	689a      	ldr	r2, [r3, #8]
 8000af2:	69bb      	ldr	r3, [r7, #24]
 8000af4:	43db      	mvns	r3, r3
 8000af6:	4928      	ldr	r1, [pc, #160]	@ (8000b98 <HAL_GPIO_Init+0x2d0>)
 8000af8:	4013      	ands	r3, r2
 8000afa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d006      	beq.n	8000b16 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b08:	4b23      	ldr	r3, [pc, #140]	@ (8000b98 <HAL_GPIO_Init+0x2d0>)
 8000b0a:	68da      	ldr	r2, [r3, #12]
 8000b0c:	4922      	ldr	r1, [pc, #136]	@ (8000b98 <HAL_GPIO_Init+0x2d0>)
 8000b0e:	69bb      	ldr	r3, [r7, #24]
 8000b10:	4313      	orrs	r3, r2
 8000b12:	60cb      	str	r3, [r1, #12]
 8000b14:	e006      	b.n	8000b24 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b16:	4b20      	ldr	r3, [pc, #128]	@ (8000b98 <HAL_GPIO_Init+0x2d0>)
 8000b18:	68da      	ldr	r2, [r3, #12]
 8000b1a:	69bb      	ldr	r3, [r7, #24]
 8000b1c:	43db      	mvns	r3, r3
 8000b1e:	491e      	ldr	r1, [pc, #120]	@ (8000b98 <HAL_GPIO_Init+0x2d0>)
 8000b20:	4013      	ands	r3, r2
 8000b22:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d006      	beq.n	8000b3e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b30:	4b19      	ldr	r3, [pc, #100]	@ (8000b98 <HAL_GPIO_Init+0x2d0>)
 8000b32:	685a      	ldr	r2, [r3, #4]
 8000b34:	4918      	ldr	r1, [pc, #96]	@ (8000b98 <HAL_GPIO_Init+0x2d0>)
 8000b36:	69bb      	ldr	r3, [r7, #24]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	604b      	str	r3, [r1, #4]
 8000b3c:	e006      	b.n	8000b4c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b3e:	4b16      	ldr	r3, [pc, #88]	@ (8000b98 <HAL_GPIO_Init+0x2d0>)
 8000b40:	685a      	ldr	r2, [r3, #4]
 8000b42:	69bb      	ldr	r3, [r7, #24]
 8000b44:	43db      	mvns	r3, r3
 8000b46:	4914      	ldr	r1, [pc, #80]	@ (8000b98 <HAL_GPIO_Init+0x2d0>)
 8000b48:	4013      	ands	r3, r2
 8000b4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d021      	beq.n	8000b9c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000b58:	4b0f      	ldr	r3, [pc, #60]	@ (8000b98 <HAL_GPIO_Init+0x2d0>)
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	490e      	ldr	r1, [pc, #56]	@ (8000b98 <HAL_GPIO_Init+0x2d0>)
 8000b5e:	69bb      	ldr	r3, [r7, #24]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	600b      	str	r3, [r1, #0]
 8000b64:	e021      	b.n	8000baa <HAL_GPIO_Init+0x2e2>
 8000b66:	bf00      	nop
 8000b68:	10320000 	.word	0x10320000
 8000b6c:	10310000 	.word	0x10310000
 8000b70:	10220000 	.word	0x10220000
 8000b74:	10210000 	.word	0x10210000
 8000b78:	10120000 	.word	0x10120000
 8000b7c:	10110000 	.word	0x10110000
 8000b80:	40021000 	.word	0x40021000
 8000b84:	40010000 	.word	0x40010000
 8000b88:	40010800 	.word	0x40010800
 8000b8c:	40010c00 	.word	0x40010c00
 8000b90:	40011000 	.word	0x40011000
 8000b94:	40011400 	.word	0x40011400
 8000b98:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <HAL_GPIO_Init+0x304>)
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	69bb      	ldr	r3, [r7, #24]
 8000ba2:	43db      	mvns	r3, r3
 8000ba4:	4909      	ldr	r1, [pc, #36]	@ (8000bcc <HAL_GPIO_Init+0x304>)
 8000ba6:	4013      	ands	r3, r2
 8000ba8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bac:	3301      	adds	r3, #1
 8000bae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bb6:	fa22 f303 	lsr.w	r3, r2, r3
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	f47f ae8e 	bne.w	80008dc <HAL_GPIO_Init+0x14>
  }
}
 8000bc0:	bf00      	nop
 8000bc2:	bf00      	nop
 8000bc4:	372c      	adds	r7, #44	@ 0x2c
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr
 8000bcc:	40010400 	.word	0x40010400

08000bd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
 8000bd8:	460b      	mov	r3, r1
 8000bda:	807b      	strh	r3, [r7, #2]
 8000bdc:	4613      	mov	r3, r2
 8000bde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000be0:	787b      	ldrb	r3, [r7, #1]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d003      	beq.n	8000bee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000be6:	887a      	ldrh	r2, [r7, #2]
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000bec:	e003      	b.n	8000bf6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000bee:	887b      	ldrh	r3, [r7, #2]
 8000bf0:	041a      	lsls	r2, r3, #16
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	611a      	str	r2, [r3, #16]
}
 8000bf6:	bf00      	nop
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bc80      	pop	{r7}
 8000bfe:	4770      	bx	lr

08000c00 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	4603      	mov	r3, r0
 8000c08:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000c0a:	4b08      	ldr	r3, [pc, #32]	@ (8000c2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000c0c:	695a      	ldr	r2, [r3, #20]
 8000c0e:	88fb      	ldrh	r3, [r7, #6]
 8000c10:	4013      	ands	r3, r2
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d006      	beq.n	8000c24 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000c16:	4a05      	ldr	r2, [pc, #20]	@ (8000c2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000c18:	88fb      	ldrh	r3, [r7, #6]
 8000c1a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000c1c:	88fb      	ldrh	r3, [r7, #6]
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f000 f806 	bl	8000c30 <HAL_GPIO_EXTI_Callback>
  }
}
 8000c24:	bf00      	nop
 8000c26:	3708      	adds	r7, #8
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	40010400 	.word	0x40010400

08000c30 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000c3a:	bf00      	nop
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bc80      	pop	{r7}
 8000c42:	4770      	bx	lr

08000c44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b086      	sub	sp, #24
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d101      	bne.n	8000c56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	e272      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	f000 8087 	beq.w	8000d72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c64:	4b92      	ldr	r3, [pc, #584]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	f003 030c 	and.w	r3, r3, #12
 8000c6c:	2b04      	cmp	r3, #4
 8000c6e:	d00c      	beq.n	8000c8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c70:	4b8f      	ldr	r3, [pc, #572]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f003 030c 	and.w	r3, r3, #12
 8000c78:	2b08      	cmp	r3, #8
 8000c7a:	d112      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x5e>
 8000c7c:	4b8c      	ldr	r3, [pc, #560]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c88:	d10b      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c8a:	4b89      	ldr	r3, [pc, #548]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d06c      	beq.n	8000d70 <HAL_RCC_OscConfig+0x12c>
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d168      	bne.n	8000d70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e24c      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000caa:	d106      	bne.n	8000cba <HAL_RCC_OscConfig+0x76>
 8000cac:	4b80      	ldr	r3, [pc, #512]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a7f      	ldr	r2, [pc, #508]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000cb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cb6:	6013      	str	r3, [r2, #0]
 8000cb8:	e02e      	b.n	8000d18 <HAL_RCC_OscConfig+0xd4>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d10c      	bne.n	8000cdc <HAL_RCC_OscConfig+0x98>
 8000cc2:	4b7b      	ldr	r3, [pc, #492]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4a7a      	ldr	r2, [pc, #488]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000cc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ccc:	6013      	str	r3, [r2, #0]
 8000cce:	4b78      	ldr	r3, [pc, #480]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a77      	ldr	r2, [pc, #476]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000cd4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cd8:	6013      	str	r3, [r2, #0]
 8000cda:	e01d      	b.n	8000d18 <HAL_RCC_OscConfig+0xd4>
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000ce4:	d10c      	bne.n	8000d00 <HAL_RCC_OscConfig+0xbc>
 8000ce6:	4b72      	ldr	r3, [pc, #456]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4a71      	ldr	r2, [pc, #452]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000cec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cf0:	6013      	str	r3, [r2, #0]
 8000cf2:	4b6f      	ldr	r3, [pc, #444]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	4a6e      	ldr	r2, [pc, #440]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000cf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cfc:	6013      	str	r3, [r2, #0]
 8000cfe:	e00b      	b.n	8000d18 <HAL_RCC_OscConfig+0xd4>
 8000d00:	4b6b      	ldr	r3, [pc, #428]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	4a6a      	ldr	r2, [pc, #424]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000d06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d0a:	6013      	str	r3, [r2, #0]
 8000d0c:	4b68      	ldr	r3, [pc, #416]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a67      	ldr	r2, [pc, #412]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000d12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d16:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d013      	beq.n	8000d48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d20:	f7ff fc96 	bl	8000650 <HAL_GetTick>
 8000d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d26:	e008      	b.n	8000d3a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d28:	f7ff fc92 	bl	8000650 <HAL_GetTick>
 8000d2c:	4602      	mov	r2, r0
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	1ad3      	subs	r3, r2, r3
 8000d32:	2b64      	cmp	r3, #100	@ 0x64
 8000d34:	d901      	bls.n	8000d3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000d36:	2303      	movs	r3, #3
 8000d38:	e200      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d3a:	4b5d      	ldr	r3, [pc, #372]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d0f0      	beq.n	8000d28 <HAL_RCC_OscConfig+0xe4>
 8000d46:	e014      	b.n	8000d72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d48:	f7ff fc82 	bl	8000650 <HAL_GetTick>
 8000d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d4e:	e008      	b.n	8000d62 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d50:	f7ff fc7e 	bl	8000650 <HAL_GetTick>
 8000d54:	4602      	mov	r2, r0
 8000d56:	693b      	ldr	r3, [r7, #16]
 8000d58:	1ad3      	subs	r3, r2, r3
 8000d5a:	2b64      	cmp	r3, #100	@ 0x64
 8000d5c:	d901      	bls.n	8000d62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	e1ec      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d62:	4b53      	ldr	r3, [pc, #332]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d1f0      	bne.n	8000d50 <HAL_RCC_OscConfig+0x10c>
 8000d6e:	e000      	b.n	8000d72 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f003 0302 	and.w	r3, r3, #2
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d063      	beq.n	8000e46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d7e:	4b4c      	ldr	r3, [pc, #304]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	f003 030c 	and.w	r3, r3, #12
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d00b      	beq.n	8000da2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d8a:	4b49      	ldr	r3, [pc, #292]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	f003 030c 	and.w	r3, r3, #12
 8000d92:	2b08      	cmp	r3, #8
 8000d94:	d11c      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x18c>
 8000d96:	4b46      	ldr	r3, [pc, #280]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d116      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000da2:	4b43      	ldr	r3, [pc, #268]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f003 0302 	and.w	r3, r3, #2
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d005      	beq.n	8000dba <HAL_RCC_OscConfig+0x176>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	691b      	ldr	r3, [r3, #16]
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d001      	beq.n	8000dba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
 8000db8:	e1c0      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dba:	4b3d      	ldr	r3, [pc, #244]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	695b      	ldr	r3, [r3, #20]
 8000dc6:	00db      	lsls	r3, r3, #3
 8000dc8:	4939      	ldr	r1, [pc, #228]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dce:	e03a      	b.n	8000e46 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	691b      	ldr	r3, [r3, #16]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d020      	beq.n	8000e1a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000dd8:	4b36      	ldr	r3, [pc, #216]	@ (8000eb4 <HAL_RCC_OscConfig+0x270>)
 8000dda:	2201      	movs	r2, #1
 8000ddc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dde:	f7ff fc37 	bl	8000650 <HAL_GetTick>
 8000de2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000de4:	e008      	b.n	8000df8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000de6:	f7ff fc33 	bl	8000650 <HAL_GetTick>
 8000dea:	4602      	mov	r2, r0
 8000dec:	693b      	ldr	r3, [r7, #16]
 8000dee:	1ad3      	subs	r3, r2, r3
 8000df0:	2b02      	cmp	r3, #2
 8000df2:	d901      	bls.n	8000df8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000df4:	2303      	movs	r3, #3
 8000df6:	e1a1      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000df8:	4b2d      	ldr	r3, [pc, #180]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f003 0302 	and.w	r3, r3, #2
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d0f0      	beq.n	8000de6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e04:	4b2a      	ldr	r3, [pc, #168]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	695b      	ldr	r3, [r3, #20]
 8000e10:	00db      	lsls	r3, r3, #3
 8000e12:	4927      	ldr	r1, [pc, #156]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000e14:	4313      	orrs	r3, r2
 8000e16:	600b      	str	r3, [r1, #0]
 8000e18:	e015      	b.n	8000e46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e1a:	4b26      	ldr	r3, [pc, #152]	@ (8000eb4 <HAL_RCC_OscConfig+0x270>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e20:	f7ff fc16 	bl	8000650 <HAL_GetTick>
 8000e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e26:	e008      	b.n	8000e3a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e28:	f7ff fc12 	bl	8000650 <HAL_GetTick>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	2b02      	cmp	r3, #2
 8000e34:	d901      	bls.n	8000e3a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000e36:	2303      	movs	r3, #3
 8000e38:	e180      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e3a:	4b1d      	ldr	r3, [pc, #116]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d1f0      	bne.n	8000e28 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f003 0308 	and.w	r3, r3, #8
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d03a      	beq.n	8000ec8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	699b      	ldr	r3, [r3, #24]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d019      	beq.n	8000e8e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e5a:	4b17      	ldr	r3, [pc, #92]	@ (8000eb8 <HAL_RCC_OscConfig+0x274>)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e60:	f7ff fbf6 	bl	8000650 <HAL_GetTick>
 8000e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e66:	e008      	b.n	8000e7a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e68:	f7ff fbf2 	bl	8000650 <HAL_GetTick>
 8000e6c:	4602      	mov	r2, r0
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	1ad3      	subs	r3, r2, r3
 8000e72:	2b02      	cmp	r3, #2
 8000e74:	d901      	bls.n	8000e7a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e76:	2303      	movs	r3, #3
 8000e78:	e160      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb0 <HAL_RCC_OscConfig+0x26c>)
 8000e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e7e:	f003 0302 	and.w	r3, r3, #2
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d0f0      	beq.n	8000e68 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e86:	2001      	movs	r0, #1
 8000e88:	f000 face 	bl	8001428 <RCC_Delay>
 8000e8c:	e01c      	b.n	8000ec8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000eb8 <HAL_RCC_OscConfig+0x274>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e94:	f7ff fbdc 	bl	8000650 <HAL_GetTick>
 8000e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e9a:	e00f      	b.n	8000ebc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e9c:	f7ff fbd8 	bl	8000650 <HAL_GetTick>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	693b      	ldr	r3, [r7, #16]
 8000ea4:	1ad3      	subs	r3, r2, r3
 8000ea6:	2b02      	cmp	r3, #2
 8000ea8:	d908      	bls.n	8000ebc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000eaa:	2303      	movs	r3, #3
 8000eac:	e146      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
 8000eae:	bf00      	nop
 8000eb0:	40021000 	.word	0x40021000
 8000eb4:	42420000 	.word	0x42420000
 8000eb8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ebc:	4b92      	ldr	r3, [pc, #584]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ec0:	f003 0302 	and.w	r3, r3, #2
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d1e9      	bne.n	8000e9c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f003 0304 	and.w	r3, r3, #4
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	f000 80a6 	beq.w	8001022 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000eda:	4b8b      	ldr	r3, [pc, #556]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000edc:	69db      	ldr	r3, [r3, #28]
 8000ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d10d      	bne.n	8000f02 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ee6:	4b88      	ldr	r3, [pc, #544]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000ee8:	69db      	ldr	r3, [r3, #28]
 8000eea:	4a87      	ldr	r2, [pc, #540]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000eec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ef0:	61d3      	str	r3, [r2, #28]
 8000ef2:	4b85      	ldr	r3, [pc, #532]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000ef4:	69db      	ldr	r3, [r3, #28]
 8000ef6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000efa:	60bb      	str	r3, [r7, #8]
 8000efc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000efe:	2301      	movs	r3, #1
 8000f00:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f02:	4b82      	ldr	r3, [pc, #520]	@ (800110c <HAL_RCC_OscConfig+0x4c8>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d118      	bne.n	8000f40 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f0e:	4b7f      	ldr	r3, [pc, #508]	@ (800110c <HAL_RCC_OscConfig+0x4c8>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a7e      	ldr	r2, [pc, #504]	@ (800110c <HAL_RCC_OscConfig+0x4c8>)
 8000f14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f1a:	f7ff fb99 	bl	8000650 <HAL_GetTick>
 8000f1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f20:	e008      	b.n	8000f34 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f22:	f7ff fb95 	bl	8000650 <HAL_GetTick>
 8000f26:	4602      	mov	r2, r0
 8000f28:	693b      	ldr	r3, [r7, #16]
 8000f2a:	1ad3      	subs	r3, r2, r3
 8000f2c:	2b64      	cmp	r3, #100	@ 0x64
 8000f2e:	d901      	bls.n	8000f34 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000f30:	2303      	movs	r3, #3
 8000f32:	e103      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f34:	4b75      	ldr	r3, [pc, #468]	@ (800110c <HAL_RCC_OscConfig+0x4c8>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d0f0      	beq.n	8000f22 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	68db      	ldr	r3, [r3, #12]
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d106      	bne.n	8000f56 <HAL_RCC_OscConfig+0x312>
 8000f48:	4b6f      	ldr	r3, [pc, #444]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000f4a:	6a1b      	ldr	r3, [r3, #32]
 8000f4c:	4a6e      	ldr	r2, [pc, #440]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000f4e:	f043 0301 	orr.w	r3, r3, #1
 8000f52:	6213      	str	r3, [r2, #32]
 8000f54:	e02d      	b.n	8000fb2 <HAL_RCC_OscConfig+0x36e>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	68db      	ldr	r3, [r3, #12]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d10c      	bne.n	8000f78 <HAL_RCC_OscConfig+0x334>
 8000f5e:	4b6a      	ldr	r3, [pc, #424]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000f60:	6a1b      	ldr	r3, [r3, #32]
 8000f62:	4a69      	ldr	r2, [pc, #420]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000f64:	f023 0301 	bic.w	r3, r3, #1
 8000f68:	6213      	str	r3, [r2, #32]
 8000f6a:	4b67      	ldr	r3, [pc, #412]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000f6c:	6a1b      	ldr	r3, [r3, #32]
 8000f6e:	4a66      	ldr	r2, [pc, #408]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000f70:	f023 0304 	bic.w	r3, r3, #4
 8000f74:	6213      	str	r3, [r2, #32]
 8000f76:	e01c      	b.n	8000fb2 <HAL_RCC_OscConfig+0x36e>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	2b05      	cmp	r3, #5
 8000f7e:	d10c      	bne.n	8000f9a <HAL_RCC_OscConfig+0x356>
 8000f80:	4b61      	ldr	r3, [pc, #388]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000f82:	6a1b      	ldr	r3, [r3, #32]
 8000f84:	4a60      	ldr	r2, [pc, #384]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000f86:	f043 0304 	orr.w	r3, r3, #4
 8000f8a:	6213      	str	r3, [r2, #32]
 8000f8c:	4b5e      	ldr	r3, [pc, #376]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000f8e:	6a1b      	ldr	r3, [r3, #32]
 8000f90:	4a5d      	ldr	r2, [pc, #372]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000f92:	f043 0301 	orr.w	r3, r3, #1
 8000f96:	6213      	str	r3, [r2, #32]
 8000f98:	e00b      	b.n	8000fb2 <HAL_RCC_OscConfig+0x36e>
 8000f9a:	4b5b      	ldr	r3, [pc, #364]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000f9c:	6a1b      	ldr	r3, [r3, #32]
 8000f9e:	4a5a      	ldr	r2, [pc, #360]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000fa0:	f023 0301 	bic.w	r3, r3, #1
 8000fa4:	6213      	str	r3, [r2, #32]
 8000fa6:	4b58      	ldr	r3, [pc, #352]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000fa8:	6a1b      	ldr	r3, [r3, #32]
 8000faa:	4a57      	ldr	r2, [pc, #348]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000fac:	f023 0304 	bic.w	r3, r3, #4
 8000fb0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	68db      	ldr	r3, [r3, #12]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d015      	beq.n	8000fe6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fba:	f7ff fb49 	bl	8000650 <HAL_GetTick>
 8000fbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fc0:	e00a      	b.n	8000fd8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fc2:	f7ff fb45 	bl	8000650 <HAL_GetTick>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	d901      	bls.n	8000fd8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	e0b1      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000fd8:	4b4b      	ldr	r3, [pc, #300]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8000fda:	6a1b      	ldr	r3, [r3, #32]
 8000fdc:	f003 0302 	and.w	r3, r3, #2
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d0ee      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x37e>
 8000fe4:	e014      	b.n	8001010 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fe6:	f7ff fb33 	bl	8000650 <HAL_GetTick>
 8000fea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fec:	e00a      	b.n	8001004 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fee:	f7ff fb2f 	bl	8000650 <HAL_GetTick>
 8000ff2:	4602      	mov	r2, r0
 8000ff4:	693b      	ldr	r3, [r7, #16]
 8000ff6:	1ad3      	subs	r3, r2, r3
 8000ff8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d901      	bls.n	8001004 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001000:	2303      	movs	r3, #3
 8001002:	e09b      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001004:	4b40      	ldr	r3, [pc, #256]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8001006:	6a1b      	ldr	r3, [r3, #32]
 8001008:	f003 0302 	and.w	r3, r3, #2
 800100c:	2b00      	cmp	r3, #0
 800100e:	d1ee      	bne.n	8000fee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001010:	7dfb      	ldrb	r3, [r7, #23]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d105      	bne.n	8001022 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001016:	4b3c      	ldr	r3, [pc, #240]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8001018:	69db      	ldr	r3, [r3, #28]
 800101a:	4a3b      	ldr	r2, [pc, #236]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 800101c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001020:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	69db      	ldr	r3, [r3, #28]
 8001026:	2b00      	cmp	r3, #0
 8001028:	f000 8087 	beq.w	800113a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800102c:	4b36      	ldr	r3, [pc, #216]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f003 030c 	and.w	r3, r3, #12
 8001034:	2b08      	cmp	r3, #8
 8001036:	d061      	beq.n	80010fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	69db      	ldr	r3, [r3, #28]
 800103c:	2b02      	cmp	r3, #2
 800103e:	d146      	bne.n	80010ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001040:	4b33      	ldr	r3, [pc, #204]	@ (8001110 <HAL_RCC_OscConfig+0x4cc>)
 8001042:	2200      	movs	r2, #0
 8001044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001046:	f7ff fb03 	bl	8000650 <HAL_GetTick>
 800104a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800104c:	e008      	b.n	8001060 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800104e:	f7ff faff 	bl	8000650 <HAL_GetTick>
 8001052:	4602      	mov	r2, r0
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	2b02      	cmp	r3, #2
 800105a:	d901      	bls.n	8001060 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800105c:	2303      	movs	r3, #3
 800105e:	e06d      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001060:	4b29      	ldr	r3, [pc, #164]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1f0      	bne.n	800104e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6a1b      	ldr	r3, [r3, #32]
 8001070:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001074:	d108      	bne.n	8001088 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001076:	4b24      	ldr	r3, [pc, #144]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	689b      	ldr	r3, [r3, #8]
 8001082:	4921      	ldr	r1, [pc, #132]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 8001084:	4313      	orrs	r3, r2
 8001086:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001088:	4b1f      	ldr	r3, [pc, #124]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6a19      	ldr	r1, [r3, #32]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001098:	430b      	orrs	r3, r1
 800109a:	491b      	ldr	r1, [pc, #108]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 800109c:	4313      	orrs	r3, r2
 800109e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001110 <HAL_RCC_OscConfig+0x4cc>)
 80010a2:	2201      	movs	r2, #1
 80010a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a6:	f7ff fad3 	bl	8000650 <HAL_GetTick>
 80010aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010ac:	e008      	b.n	80010c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010ae:	f7ff facf 	bl	8000650 <HAL_GetTick>
 80010b2:	4602      	mov	r2, r0
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d901      	bls.n	80010c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80010bc:	2303      	movs	r3, #3
 80010be:	e03d      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80010c0:	4b11      	ldr	r3, [pc, #68]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d0f0      	beq.n	80010ae <HAL_RCC_OscConfig+0x46a>
 80010cc:	e035      	b.n	800113a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010ce:	4b10      	ldr	r3, [pc, #64]	@ (8001110 <HAL_RCC_OscConfig+0x4cc>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d4:	f7ff fabc 	bl	8000650 <HAL_GetTick>
 80010d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010da:	e008      	b.n	80010ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010dc:	f7ff fab8 	bl	8000650 <HAL_GetTick>
 80010e0:	4602      	mov	r2, r0
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	1ad3      	subs	r3, r2, r3
 80010e6:	2b02      	cmp	r3, #2
 80010e8:	d901      	bls.n	80010ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80010ea:	2303      	movs	r3, #3
 80010ec:	e026      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010ee:	4b06      	ldr	r3, [pc, #24]	@ (8001108 <HAL_RCC_OscConfig+0x4c4>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d1f0      	bne.n	80010dc <HAL_RCC_OscConfig+0x498>
 80010fa:	e01e      	b.n	800113a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	69db      	ldr	r3, [r3, #28]
 8001100:	2b01      	cmp	r3, #1
 8001102:	d107      	bne.n	8001114 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001104:	2301      	movs	r3, #1
 8001106:	e019      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
 8001108:	40021000 	.word	0x40021000
 800110c:	40007000 	.word	0x40007000
 8001110:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001114:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <HAL_RCC_OscConfig+0x500>)
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6a1b      	ldr	r3, [r3, #32]
 8001124:	429a      	cmp	r2, r3
 8001126:	d106      	bne.n	8001136 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001132:	429a      	cmp	r2, r3
 8001134:	d001      	beq.n	800113a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001136:	2301      	movs	r3, #1
 8001138:	e000      	b.n	800113c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800113a:	2300      	movs	r3, #0
}
 800113c:	4618      	mov	r0, r3
 800113e:	3718      	adds	r7, #24
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	40021000 	.word	0x40021000

08001148 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d101      	bne.n	800115c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001158:	2301      	movs	r3, #1
 800115a:	e0d0      	b.n	80012fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800115c:	4b6a      	ldr	r3, [pc, #424]	@ (8001308 <HAL_RCC_ClockConfig+0x1c0>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f003 0307 	and.w	r3, r3, #7
 8001164:	683a      	ldr	r2, [r7, #0]
 8001166:	429a      	cmp	r2, r3
 8001168:	d910      	bls.n	800118c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800116a:	4b67      	ldr	r3, [pc, #412]	@ (8001308 <HAL_RCC_ClockConfig+0x1c0>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f023 0207 	bic.w	r2, r3, #7
 8001172:	4965      	ldr	r1, [pc, #404]	@ (8001308 <HAL_RCC_ClockConfig+0x1c0>)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	4313      	orrs	r3, r2
 8001178:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800117a:	4b63      	ldr	r3, [pc, #396]	@ (8001308 <HAL_RCC_ClockConfig+0x1c0>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0307 	and.w	r3, r3, #7
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	429a      	cmp	r2, r3
 8001186:	d001      	beq.n	800118c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	e0b8      	b.n	80012fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 0302 	and.w	r3, r3, #2
 8001194:	2b00      	cmp	r3, #0
 8001196:	d020      	beq.n	80011da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f003 0304 	and.w	r3, r3, #4
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d005      	beq.n	80011b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011a4:	4b59      	ldr	r3, [pc, #356]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	4a58      	ldr	r2, [pc, #352]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 80011aa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80011ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f003 0308 	and.w	r3, r3, #8
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d005      	beq.n	80011c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011bc:	4b53      	ldr	r3, [pc, #332]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	4a52      	ldr	r2, [pc, #328]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 80011c2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80011c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011c8:	4b50      	ldr	r3, [pc, #320]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	494d      	ldr	r1, [pc, #308]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 80011d6:	4313      	orrs	r3, r2
 80011d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d040      	beq.n	8001268 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2b01      	cmp	r3, #1
 80011ec:	d107      	bne.n	80011fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011ee:	4b47      	ldr	r3, [pc, #284]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d115      	bne.n	8001226 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e07f      	b.n	80012fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	2b02      	cmp	r3, #2
 8001204:	d107      	bne.n	8001216 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001206:	4b41      	ldr	r3, [pc, #260]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800120e:	2b00      	cmp	r3, #0
 8001210:	d109      	bne.n	8001226 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	e073      	b.n	80012fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001216:	4b3d      	ldr	r3, [pc, #244]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f003 0302 	and.w	r3, r3, #2
 800121e:	2b00      	cmp	r3, #0
 8001220:	d101      	bne.n	8001226 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e06b      	b.n	80012fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001226:	4b39      	ldr	r3, [pc, #228]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	f023 0203 	bic.w	r2, r3, #3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	4936      	ldr	r1, [pc, #216]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 8001234:	4313      	orrs	r3, r2
 8001236:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001238:	f7ff fa0a 	bl	8000650 <HAL_GetTick>
 800123c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800123e:	e00a      	b.n	8001256 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001240:	f7ff fa06 	bl	8000650 <HAL_GetTick>
 8001244:	4602      	mov	r2, r0
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800124e:	4293      	cmp	r3, r2
 8001250:	d901      	bls.n	8001256 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	e053      	b.n	80012fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001256:	4b2d      	ldr	r3, [pc, #180]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	f003 020c 	and.w	r2, r3, #12
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	009b      	lsls	r3, r3, #2
 8001264:	429a      	cmp	r2, r3
 8001266:	d1eb      	bne.n	8001240 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001268:	4b27      	ldr	r3, [pc, #156]	@ (8001308 <HAL_RCC_ClockConfig+0x1c0>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f003 0307 	and.w	r3, r3, #7
 8001270:	683a      	ldr	r2, [r7, #0]
 8001272:	429a      	cmp	r2, r3
 8001274:	d210      	bcs.n	8001298 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001276:	4b24      	ldr	r3, [pc, #144]	@ (8001308 <HAL_RCC_ClockConfig+0x1c0>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f023 0207 	bic.w	r2, r3, #7
 800127e:	4922      	ldr	r1, [pc, #136]	@ (8001308 <HAL_RCC_ClockConfig+0x1c0>)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	4313      	orrs	r3, r2
 8001284:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001286:	4b20      	ldr	r3, [pc, #128]	@ (8001308 <HAL_RCC_ClockConfig+0x1c0>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0307 	and.w	r3, r3, #7
 800128e:	683a      	ldr	r2, [r7, #0]
 8001290:	429a      	cmp	r2, r3
 8001292:	d001      	beq.n	8001298 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001294:	2301      	movs	r3, #1
 8001296:	e032      	b.n	80012fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 0304 	and.w	r3, r3, #4
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d008      	beq.n	80012b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012a4:	4b19      	ldr	r3, [pc, #100]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	4916      	ldr	r1, [pc, #88]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 80012b2:	4313      	orrs	r3, r2
 80012b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0308 	and.w	r3, r3, #8
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d009      	beq.n	80012d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80012c2:	4b12      	ldr	r3, [pc, #72]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	691b      	ldr	r3, [r3, #16]
 80012ce:	00db      	lsls	r3, r3, #3
 80012d0:	490e      	ldr	r1, [pc, #56]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 80012d2:	4313      	orrs	r3, r2
 80012d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80012d6:	f000 f821 	bl	800131c <HAL_RCC_GetSysClockFreq>
 80012da:	4602      	mov	r2, r0
 80012dc:	4b0b      	ldr	r3, [pc, #44]	@ (800130c <HAL_RCC_ClockConfig+0x1c4>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	091b      	lsrs	r3, r3, #4
 80012e2:	f003 030f 	and.w	r3, r3, #15
 80012e6:	490a      	ldr	r1, [pc, #40]	@ (8001310 <HAL_RCC_ClockConfig+0x1c8>)
 80012e8:	5ccb      	ldrb	r3, [r1, r3]
 80012ea:	fa22 f303 	lsr.w	r3, r2, r3
 80012ee:	4a09      	ldr	r2, [pc, #36]	@ (8001314 <HAL_RCC_ClockConfig+0x1cc>)
 80012f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80012f2:	4b09      	ldr	r3, [pc, #36]	@ (8001318 <HAL_RCC_ClockConfig+0x1d0>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff f968 	bl	80005cc <HAL_InitTick>

  return HAL_OK;
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40022000 	.word	0x40022000
 800130c:	40021000 	.word	0x40021000
 8001310:	0800222c 	.word	0x0800222c
 8001314:	20000100 	.word	0x20000100
 8001318:	20000104 	.word	0x20000104

0800131c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800131c:	b480      	push	{r7}
 800131e:	b087      	sub	sp, #28
 8001320:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001322:	2300      	movs	r3, #0
 8001324:	60fb      	str	r3, [r7, #12]
 8001326:	2300      	movs	r3, #0
 8001328:	60bb      	str	r3, [r7, #8]
 800132a:	2300      	movs	r3, #0
 800132c:	617b      	str	r3, [r7, #20]
 800132e:	2300      	movs	r3, #0
 8001330:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001332:	2300      	movs	r3, #0
 8001334:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001336:	4b1e      	ldr	r3, [pc, #120]	@ (80013b0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f003 030c 	and.w	r3, r3, #12
 8001342:	2b04      	cmp	r3, #4
 8001344:	d002      	beq.n	800134c <HAL_RCC_GetSysClockFreq+0x30>
 8001346:	2b08      	cmp	r3, #8
 8001348:	d003      	beq.n	8001352 <HAL_RCC_GetSysClockFreq+0x36>
 800134a:	e027      	b.n	800139c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800134c:	4b19      	ldr	r3, [pc, #100]	@ (80013b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800134e:	613b      	str	r3, [r7, #16]
      break;
 8001350:	e027      	b.n	80013a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	0c9b      	lsrs	r3, r3, #18
 8001356:	f003 030f 	and.w	r3, r3, #15
 800135a:	4a17      	ldr	r2, [pc, #92]	@ (80013b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800135c:	5cd3      	ldrb	r3, [r2, r3]
 800135e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d010      	beq.n	800138c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800136a:	4b11      	ldr	r3, [pc, #68]	@ (80013b0 <HAL_RCC_GetSysClockFreq+0x94>)
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	0c5b      	lsrs	r3, r3, #17
 8001370:	f003 0301 	and.w	r3, r3, #1
 8001374:	4a11      	ldr	r2, [pc, #68]	@ (80013bc <HAL_RCC_GetSysClockFreq+0xa0>)
 8001376:	5cd3      	ldrb	r3, [r2, r3]
 8001378:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a0d      	ldr	r2, [pc, #52]	@ (80013b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800137e:	fb03 f202 	mul.w	r2, r3, r2
 8001382:	68bb      	ldr	r3, [r7, #8]
 8001384:	fbb2 f3f3 	udiv	r3, r2, r3
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	e004      	b.n	8001396 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	4a0c      	ldr	r2, [pc, #48]	@ (80013c0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001390:	fb02 f303 	mul.w	r3, r2, r3
 8001394:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	613b      	str	r3, [r7, #16]
      break;
 800139a:	e002      	b.n	80013a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800139c:	4b05      	ldr	r3, [pc, #20]	@ (80013b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800139e:	613b      	str	r3, [r7, #16]
      break;
 80013a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80013a2:	693b      	ldr	r3, [r7, #16]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	371c      	adds	r7, #28
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bc80      	pop	{r7}
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	40021000 	.word	0x40021000
 80013b4:	007a1200 	.word	0x007a1200
 80013b8:	08002244 	.word	0x08002244
 80013bc:	08002254 	.word	0x08002254
 80013c0:	003d0900 	.word	0x003d0900

080013c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013c8:	4b02      	ldr	r3, [pc, #8]	@ (80013d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80013ca:	681b      	ldr	r3, [r3, #0]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bc80      	pop	{r7}
 80013d2:	4770      	bx	lr
 80013d4:	20000100 	.word	0x20000100

080013d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80013dc:	f7ff fff2 	bl	80013c4 <HAL_RCC_GetHCLKFreq>
 80013e0:	4602      	mov	r2, r0
 80013e2:	4b05      	ldr	r3, [pc, #20]	@ (80013f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	0a1b      	lsrs	r3, r3, #8
 80013e8:	f003 0307 	and.w	r3, r3, #7
 80013ec:	4903      	ldr	r1, [pc, #12]	@ (80013fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80013ee:	5ccb      	ldrb	r3, [r1, r3]
 80013f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	40021000 	.word	0x40021000
 80013fc:	0800223c 	.word	0x0800223c

08001400 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001404:	f7ff ffde 	bl	80013c4 <HAL_RCC_GetHCLKFreq>
 8001408:	4602      	mov	r2, r0
 800140a:	4b05      	ldr	r3, [pc, #20]	@ (8001420 <HAL_RCC_GetPCLK2Freq+0x20>)
 800140c:	685b      	ldr	r3, [r3, #4]
 800140e:	0adb      	lsrs	r3, r3, #11
 8001410:	f003 0307 	and.w	r3, r3, #7
 8001414:	4903      	ldr	r1, [pc, #12]	@ (8001424 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001416:	5ccb      	ldrb	r3, [r1, r3]
 8001418:	fa22 f303 	lsr.w	r3, r2, r3
}
 800141c:	4618      	mov	r0, r3
 800141e:	bd80      	pop	{r7, pc}
 8001420:	40021000 	.word	0x40021000
 8001424:	0800223c 	.word	0x0800223c

08001428 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001428:	b480      	push	{r7}
 800142a:	b085      	sub	sp, #20
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001430:	4b0a      	ldr	r3, [pc, #40]	@ (800145c <RCC_Delay+0x34>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a0a      	ldr	r2, [pc, #40]	@ (8001460 <RCC_Delay+0x38>)
 8001436:	fba2 2303 	umull	r2, r3, r2, r3
 800143a:	0a5b      	lsrs	r3, r3, #9
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	fb02 f303 	mul.w	r3, r2, r3
 8001442:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001444:	bf00      	nop
  }
  while (Delay --);
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	1e5a      	subs	r2, r3, #1
 800144a:	60fa      	str	r2, [r7, #12]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d1f9      	bne.n	8001444 <RCC_Delay+0x1c>
}
 8001450:	bf00      	nop
 8001452:	bf00      	nop
 8001454:	3714      	adds	r7, #20
 8001456:	46bd      	mov	sp, r7
 8001458:	bc80      	pop	{r7}
 800145a:	4770      	bx	lr
 800145c:	20000100 	.word	0x20000100
 8001460:	10624dd3 	.word	0x10624dd3

08001464 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d101      	bne.n	8001476 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e042      	b.n	80014fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800147c:	b2db      	uxtb	r3, r3
 800147e:	2b00      	cmp	r3, #0
 8001480:	d106      	bne.n	8001490 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2200      	movs	r2, #0
 8001486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f7fe ffb4 	bl	80003f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2224      	movs	r2, #36	@ 0x24
 8001494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	68da      	ldr	r2, [r3, #12]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80014a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f000 f971 	bl	8001790 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	691a      	ldr	r2, [r3, #16]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80014bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	695a      	ldr	r2, [r3, #20]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80014cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	68da      	ldr	r2, [r3, #12]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80014dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2200      	movs	r2, #0
 80014e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	2220      	movs	r2, #32
 80014e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2220      	movs	r2, #32
 80014f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2200      	movs	r2, #0
 80014f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80014fa:	2300      	movs	r3, #0
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}

08001504 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b08a      	sub	sp, #40	@ 0x28
 8001508:	af02      	add	r7, sp, #8
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	603b      	str	r3, [r7, #0]
 8001510:	4613      	mov	r3, r2
 8001512:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800151e:	b2db      	uxtb	r3, r3
 8001520:	2b20      	cmp	r3, #32
 8001522:	d175      	bne.n	8001610 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d002      	beq.n	8001530 <HAL_UART_Transmit+0x2c>
 800152a:	88fb      	ldrh	r3, [r7, #6]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d101      	bne.n	8001534 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001530:	2301      	movs	r3, #1
 8001532:	e06e      	b.n	8001612 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	2200      	movs	r2, #0
 8001538:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2221      	movs	r2, #33	@ 0x21
 800153e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001542:	f7ff f885 	bl	8000650 <HAL_GetTick>
 8001546:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	88fa      	ldrh	r2, [r7, #6]
 800154c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	88fa      	ldrh	r2, [r7, #6]
 8001552:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800155c:	d108      	bne.n	8001570 <HAL_UART_Transmit+0x6c>
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	691b      	ldr	r3, [r3, #16]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d104      	bne.n	8001570 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001566:	2300      	movs	r3, #0
 8001568:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	61bb      	str	r3, [r7, #24]
 800156e:	e003      	b.n	8001578 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001574:	2300      	movs	r3, #0
 8001576:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001578:	e02e      	b.n	80015d8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	697b      	ldr	r3, [r7, #20]
 8001580:	2200      	movs	r2, #0
 8001582:	2180      	movs	r1, #128	@ 0x80
 8001584:	68f8      	ldr	r0, [r7, #12]
 8001586:	f000 f848 	bl	800161a <UART_WaitOnFlagUntilTimeout>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d005      	beq.n	800159c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	2220      	movs	r2, #32
 8001594:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e03a      	b.n	8001612 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d10b      	bne.n	80015ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80015a2:	69bb      	ldr	r3, [r7, #24]
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	461a      	mov	r2, r3
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80015b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	3302      	adds	r3, #2
 80015b6:	61bb      	str	r3, [r7, #24]
 80015b8:	e007      	b.n	80015ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	781a      	ldrb	r2, [r3, #0]
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80015c4:	69fb      	ldr	r3, [r7, #28]
 80015c6:	3301      	adds	r3, #1
 80015c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80015ce:	b29b      	uxth	r3, r3
 80015d0:	3b01      	subs	r3, #1
 80015d2:	b29a      	uxth	r2, r3
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80015dc:	b29b      	uxth	r3, r3
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d1cb      	bne.n	800157a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	9300      	str	r3, [sp, #0]
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	2200      	movs	r2, #0
 80015ea:	2140      	movs	r1, #64	@ 0x40
 80015ec:	68f8      	ldr	r0, [r7, #12]
 80015ee:	f000 f814 	bl	800161a <UART_WaitOnFlagUntilTimeout>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d005      	beq.n	8001604 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2220      	movs	r2, #32
 80015fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e006      	b.n	8001612 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	2220      	movs	r2, #32
 8001608:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800160c:	2300      	movs	r3, #0
 800160e:	e000      	b.n	8001612 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001610:	2302      	movs	r3, #2
  }
}
 8001612:	4618      	mov	r0, r3
 8001614:	3720      	adds	r7, #32
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	b086      	sub	sp, #24
 800161e:	af00      	add	r7, sp, #0
 8001620:	60f8      	str	r0, [r7, #12]
 8001622:	60b9      	str	r1, [r7, #8]
 8001624:	603b      	str	r3, [r7, #0]
 8001626:	4613      	mov	r3, r2
 8001628:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800162a:	e03b      	b.n	80016a4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800162c:	6a3b      	ldr	r3, [r7, #32]
 800162e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001632:	d037      	beq.n	80016a4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001634:	f7ff f80c 	bl	8000650 <HAL_GetTick>
 8001638:	4602      	mov	r2, r0
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	6a3a      	ldr	r2, [r7, #32]
 8001640:	429a      	cmp	r2, r3
 8001642:	d302      	bcc.n	800164a <UART_WaitOnFlagUntilTimeout+0x30>
 8001644:	6a3b      	ldr	r3, [r7, #32]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d101      	bne.n	800164e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e03a      	b.n	80016c4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	68db      	ldr	r3, [r3, #12]
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	2b00      	cmp	r3, #0
 800165a:	d023      	beq.n	80016a4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	2b80      	cmp	r3, #128	@ 0x80
 8001660:	d020      	beq.n	80016a4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	2b40      	cmp	r3, #64	@ 0x40
 8001666:	d01d      	beq.n	80016a4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0308 	and.w	r3, r3, #8
 8001672:	2b08      	cmp	r3, #8
 8001674:	d116      	bne.n	80016a4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001676:	2300      	movs	r3, #0
 8001678:	617b      	str	r3, [r7, #20]
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	617b      	str	r3, [r7, #20]
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	617b      	str	r3, [r7, #20]
 800168a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800168c:	68f8      	ldr	r0, [r7, #12]
 800168e:	f000 f81d 	bl	80016cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	2208      	movs	r2, #8
 8001696:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2200      	movs	r2, #0
 800169c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e00f      	b.n	80016c4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	4013      	ands	r3, r2
 80016ae:	68ba      	ldr	r2, [r7, #8]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	bf0c      	ite	eq
 80016b4:	2301      	moveq	r3, #1
 80016b6:	2300      	movne	r3, #0
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	461a      	mov	r2, r3
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	429a      	cmp	r2, r3
 80016c0:	d0b4      	beq.n	800162c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3718      	adds	r7, #24
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b095      	sub	sp, #84	@ 0x54
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	330c      	adds	r3, #12
 80016da:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80016dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016de:	e853 3f00 	ldrex	r3, [r3]
 80016e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80016e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80016ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	330c      	adds	r3, #12
 80016f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80016f4:	643a      	str	r2, [r7, #64]	@ 0x40
 80016f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80016f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80016fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80016fc:	e841 2300 	strex	r3, r2, [r1]
 8001700:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8001702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001704:	2b00      	cmp	r3, #0
 8001706:	d1e5      	bne.n	80016d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	3314      	adds	r3, #20
 800170e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001710:	6a3b      	ldr	r3, [r7, #32]
 8001712:	e853 3f00 	ldrex	r3, [r3]
 8001716:	61fb      	str	r3, [r7, #28]
   return(result);
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	f023 0301 	bic.w	r3, r3, #1
 800171e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	3314      	adds	r3, #20
 8001726:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001728:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800172a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800172c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800172e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001730:	e841 2300 	strex	r3, r2, [r1]
 8001734:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8001736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001738:	2b00      	cmp	r3, #0
 800173a:	d1e5      	bne.n	8001708 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001740:	2b01      	cmp	r3, #1
 8001742:	d119      	bne.n	8001778 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	330c      	adds	r3, #12
 800174a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	e853 3f00 	ldrex	r3, [r3]
 8001752:	60bb      	str	r3, [r7, #8]
   return(result);
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	f023 0310 	bic.w	r3, r3, #16
 800175a:	647b      	str	r3, [r7, #68]	@ 0x44
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	330c      	adds	r3, #12
 8001762:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001764:	61ba      	str	r2, [r7, #24]
 8001766:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001768:	6979      	ldr	r1, [r7, #20]
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	e841 2300 	strex	r3, r2, [r1]
 8001770:	613b      	str	r3, [r7, #16]
   return(result);
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d1e5      	bne.n	8001744 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2220      	movs	r2, #32
 800177c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2200      	movs	r2, #0
 8001784:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8001786:	bf00      	nop
 8001788:	3754      	adds	r7, #84	@ 0x54
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr

08001790 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	691b      	ldr	r3, [r3, #16]
 800179e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	68da      	ldr	r2, [r3, #12]
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	430a      	orrs	r2, r1
 80017ac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	689a      	ldr	r2, [r3, #8]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	691b      	ldr	r3, [r3, #16]
 80017b6:	431a      	orrs	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	695b      	ldr	r3, [r3, #20]
 80017bc:	4313      	orrs	r3, r2
 80017be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80017ca:	f023 030c 	bic.w	r3, r3, #12
 80017ce:	687a      	ldr	r2, [r7, #4]
 80017d0:	6812      	ldr	r2, [r2, #0]
 80017d2:	68b9      	ldr	r1, [r7, #8]
 80017d4:	430b      	orrs	r3, r1
 80017d6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	695b      	ldr	r3, [r3, #20]
 80017de:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	699a      	ldr	r2, [r3, #24]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	430a      	orrs	r2, r1
 80017ec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a2c      	ldr	r2, [pc, #176]	@ (80018a4 <UART_SetConfig+0x114>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d103      	bne.n	8001800 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80017f8:	f7ff fe02 	bl	8001400 <HAL_RCC_GetPCLK2Freq>
 80017fc:	60f8      	str	r0, [r7, #12]
 80017fe:	e002      	b.n	8001806 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001800:	f7ff fdea 	bl	80013d8 <HAL_RCC_GetPCLK1Freq>
 8001804:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	4613      	mov	r3, r2
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	4413      	add	r3, r2
 800180e:	009a      	lsls	r2, r3, #2
 8001810:	441a      	add	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	fbb2 f3f3 	udiv	r3, r2, r3
 800181c:	4a22      	ldr	r2, [pc, #136]	@ (80018a8 <UART_SetConfig+0x118>)
 800181e:	fba2 2303 	umull	r2, r3, r2, r3
 8001822:	095b      	lsrs	r3, r3, #5
 8001824:	0119      	lsls	r1, r3, #4
 8001826:	68fa      	ldr	r2, [r7, #12]
 8001828:	4613      	mov	r3, r2
 800182a:	009b      	lsls	r3, r3, #2
 800182c:	4413      	add	r3, r2
 800182e:	009a      	lsls	r2, r3, #2
 8001830:	441a      	add	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	fbb2 f2f3 	udiv	r2, r2, r3
 800183c:	4b1a      	ldr	r3, [pc, #104]	@ (80018a8 <UART_SetConfig+0x118>)
 800183e:	fba3 0302 	umull	r0, r3, r3, r2
 8001842:	095b      	lsrs	r3, r3, #5
 8001844:	2064      	movs	r0, #100	@ 0x64
 8001846:	fb00 f303 	mul.w	r3, r0, r3
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	011b      	lsls	r3, r3, #4
 800184e:	3332      	adds	r3, #50	@ 0x32
 8001850:	4a15      	ldr	r2, [pc, #84]	@ (80018a8 <UART_SetConfig+0x118>)
 8001852:	fba2 2303 	umull	r2, r3, r2, r3
 8001856:	095b      	lsrs	r3, r3, #5
 8001858:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800185c:	4419      	add	r1, r3
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	4613      	mov	r3, r2
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	4413      	add	r3, r2
 8001866:	009a      	lsls	r2, r3, #2
 8001868:	441a      	add	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	fbb2 f2f3 	udiv	r2, r2, r3
 8001874:	4b0c      	ldr	r3, [pc, #48]	@ (80018a8 <UART_SetConfig+0x118>)
 8001876:	fba3 0302 	umull	r0, r3, r3, r2
 800187a:	095b      	lsrs	r3, r3, #5
 800187c:	2064      	movs	r0, #100	@ 0x64
 800187e:	fb00 f303 	mul.w	r3, r0, r3
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	011b      	lsls	r3, r3, #4
 8001886:	3332      	adds	r3, #50	@ 0x32
 8001888:	4a07      	ldr	r2, [pc, #28]	@ (80018a8 <UART_SetConfig+0x118>)
 800188a:	fba2 2303 	umull	r2, r3, r2, r3
 800188e:	095b      	lsrs	r3, r3, #5
 8001890:	f003 020f 	and.w	r2, r3, #15
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	440a      	add	r2, r1
 800189a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800189c:	bf00      	nop
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	40013800 	.word	0x40013800
 80018a8:	51eb851f 	.word	0x51eb851f

080018ac <siprintf>:
 80018ac:	b40e      	push	{r1, r2, r3}
 80018ae:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80018b2:	b500      	push	{lr}
 80018b4:	b09c      	sub	sp, #112	@ 0x70
 80018b6:	ab1d      	add	r3, sp, #116	@ 0x74
 80018b8:	9002      	str	r0, [sp, #8]
 80018ba:	9006      	str	r0, [sp, #24]
 80018bc:	9107      	str	r1, [sp, #28]
 80018be:	9104      	str	r1, [sp, #16]
 80018c0:	4808      	ldr	r0, [pc, #32]	@ (80018e4 <siprintf+0x38>)
 80018c2:	4909      	ldr	r1, [pc, #36]	@ (80018e8 <siprintf+0x3c>)
 80018c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80018c8:	9105      	str	r1, [sp, #20]
 80018ca:	6800      	ldr	r0, [r0, #0]
 80018cc:	a902      	add	r1, sp, #8
 80018ce:	9301      	str	r3, [sp, #4]
 80018d0:	f000 f992 	bl	8001bf8 <_svfiprintf_r>
 80018d4:	2200      	movs	r2, #0
 80018d6:	9b02      	ldr	r3, [sp, #8]
 80018d8:	701a      	strb	r2, [r3, #0]
 80018da:	b01c      	add	sp, #112	@ 0x70
 80018dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80018e0:	b003      	add	sp, #12
 80018e2:	4770      	bx	lr
 80018e4:	2000010c 	.word	0x2000010c
 80018e8:	ffff0208 	.word	0xffff0208

080018ec <memset>:
 80018ec:	4603      	mov	r3, r0
 80018ee:	4402      	add	r2, r0
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d100      	bne.n	80018f6 <memset+0xa>
 80018f4:	4770      	bx	lr
 80018f6:	f803 1b01 	strb.w	r1, [r3], #1
 80018fa:	e7f9      	b.n	80018f0 <memset+0x4>

080018fc <__errno>:
 80018fc:	4b01      	ldr	r3, [pc, #4]	@ (8001904 <__errno+0x8>)
 80018fe:	6818      	ldr	r0, [r3, #0]
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	2000010c 	.word	0x2000010c

08001908 <__libc_init_array>:
 8001908:	b570      	push	{r4, r5, r6, lr}
 800190a:	2600      	movs	r6, #0
 800190c:	4d0c      	ldr	r5, [pc, #48]	@ (8001940 <__libc_init_array+0x38>)
 800190e:	4c0d      	ldr	r4, [pc, #52]	@ (8001944 <__libc_init_array+0x3c>)
 8001910:	1b64      	subs	r4, r4, r5
 8001912:	10a4      	asrs	r4, r4, #2
 8001914:	42a6      	cmp	r6, r4
 8001916:	d109      	bne.n	800192c <__libc_init_array+0x24>
 8001918:	f000 fc78 	bl	800220c <_init>
 800191c:	2600      	movs	r6, #0
 800191e:	4d0a      	ldr	r5, [pc, #40]	@ (8001948 <__libc_init_array+0x40>)
 8001920:	4c0a      	ldr	r4, [pc, #40]	@ (800194c <__libc_init_array+0x44>)
 8001922:	1b64      	subs	r4, r4, r5
 8001924:	10a4      	asrs	r4, r4, #2
 8001926:	42a6      	cmp	r6, r4
 8001928:	d105      	bne.n	8001936 <__libc_init_array+0x2e>
 800192a:	bd70      	pop	{r4, r5, r6, pc}
 800192c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001930:	4798      	blx	r3
 8001932:	3601      	adds	r6, #1
 8001934:	e7ee      	b.n	8001914 <__libc_init_array+0xc>
 8001936:	f855 3b04 	ldr.w	r3, [r5], #4
 800193a:	4798      	blx	r3
 800193c:	3601      	adds	r6, #1
 800193e:	e7f2      	b.n	8001926 <__libc_init_array+0x1e>
 8001940:	0800228c 	.word	0x0800228c
 8001944:	0800228c 	.word	0x0800228c
 8001948:	0800228c 	.word	0x0800228c
 800194c:	08002290 	.word	0x08002290

08001950 <__retarget_lock_acquire_recursive>:
 8001950:	4770      	bx	lr

08001952 <__retarget_lock_release_recursive>:
 8001952:	4770      	bx	lr

08001954 <_free_r>:
 8001954:	b538      	push	{r3, r4, r5, lr}
 8001956:	4605      	mov	r5, r0
 8001958:	2900      	cmp	r1, #0
 800195a:	d040      	beq.n	80019de <_free_r+0x8a>
 800195c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001960:	1f0c      	subs	r4, r1, #4
 8001962:	2b00      	cmp	r3, #0
 8001964:	bfb8      	it	lt
 8001966:	18e4      	addlt	r4, r4, r3
 8001968:	f000 f8de 	bl	8001b28 <__malloc_lock>
 800196c:	4a1c      	ldr	r2, [pc, #112]	@ (80019e0 <_free_r+0x8c>)
 800196e:	6813      	ldr	r3, [r2, #0]
 8001970:	b933      	cbnz	r3, 8001980 <_free_r+0x2c>
 8001972:	6063      	str	r3, [r4, #4]
 8001974:	6014      	str	r4, [r2, #0]
 8001976:	4628      	mov	r0, r5
 8001978:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800197c:	f000 b8da 	b.w	8001b34 <__malloc_unlock>
 8001980:	42a3      	cmp	r3, r4
 8001982:	d908      	bls.n	8001996 <_free_r+0x42>
 8001984:	6820      	ldr	r0, [r4, #0]
 8001986:	1821      	adds	r1, r4, r0
 8001988:	428b      	cmp	r3, r1
 800198a:	bf01      	itttt	eq
 800198c:	6819      	ldreq	r1, [r3, #0]
 800198e:	685b      	ldreq	r3, [r3, #4]
 8001990:	1809      	addeq	r1, r1, r0
 8001992:	6021      	streq	r1, [r4, #0]
 8001994:	e7ed      	b.n	8001972 <_free_r+0x1e>
 8001996:	461a      	mov	r2, r3
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	b10b      	cbz	r3, 80019a0 <_free_r+0x4c>
 800199c:	42a3      	cmp	r3, r4
 800199e:	d9fa      	bls.n	8001996 <_free_r+0x42>
 80019a0:	6811      	ldr	r1, [r2, #0]
 80019a2:	1850      	adds	r0, r2, r1
 80019a4:	42a0      	cmp	r0, r4
 80019a6:	d10b      	bne.n	80019c0 <_free_r+0x6c>
 80019a8:	6820      	ldr	r0, [r4, #0]
 80019aa:	4401      	add	r1, r0
 80019ac:	1850      	adds	r0, r2, r1
 80019ae:	4283      	cmp	r3, r0
 80019b0:	6011      	str	r1, [r2, #0]
 80019b2:	d1e0      	bne.n	8001976 <_free_r+0x22>
 80019b4:	6818      	ldr	r0, [r3, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	4408      	add	r0, r1
 80019ba:	6010      	str	r0, [r2, #0]
 80019bc:	6053      	str	r3, [r2, #4]
 80019be:	e7da      	b.n	8001976 <_free_r+0x22>
 80019c0:	d902      	bls.n	80019c8 <_free_r+0x74>
 80019c2:	230c      	movs	r3, #12
 80019c4:	602b      	str	r3, [r5, #0]
 80019c6:	e7d6      	b.n	8001976 <_free_r+0x22>
 80019c8:	6820      	ldr	r0, [r4, #0]
 80019ca:	1821      	adds	r1, r4, r0
 80019cc:	428b      	cmp	r3, r1
 80019ce:	bf01      	itttt	eq
 80019d0:	6819      	ldreq	r1, [r3, #0]
 80019d2:	685b      	ldreq	r3, [r3, #4]
 80019d4:	1809      	addeq	r1, r1, r0
 80019d6:	6021      	streq	r1, [r4, #0]
 80019d8:	6063      	str	r3, [r4, #4]
 80019da:	6054      	str	r4, [r2, #4]
 80019dc:	e7cb      	b.n	8001976 <_free_r+0x22>
 80019de:	bd38      	pop	{r3, r4, r5, pc}
 80019e0:	2000030c 	.word	0x2000030c

080019e4 <sbrk_aligned>:
 80019e4:	b570      	push	{r4, r5, r6, lr}
 80019e6:	4e0f      	ldr	r6, [pc, #60]	@ (8001a24 <sbrk_aligned+0x40>)
 80019e8:	460c      	mov	r4, r1
 80019ea:	6831      	ldr	r1, [r6, #0]
 80019ec:	4605      	mov	r5, r0
 80019ee:	b911      	cbnz	r1, 80019f6 <sbrk_aligned+0x12>
 80019f0:	f000 fbaa 	bl	8002148 <_sbrk_r>
 80019f4:	6030      	str	r0, [r6, #0]
 80019f6:	4621      	mov	r1, r4
 80019f8:	4628      	mov	r0, r5
 80019fa:	f000 fba5 	bl	8002148 <_sbrk_r>
 80019fe:	1c43      	adds	r3, r0, #1
 8001a00:	d103      	bne.n	8001a0a <sbrk_aligned+0x26>
 8001a02:	f04f 34ff 	mov.w	r4, #4294967295
 8001a06:	4620      	mov	r0, r4
 8001a08:	bd70      	pop	{r4, r5, r6, pc}
 8001a0a:	1cc4      	adds	r4, r0, #3
 8001a0c:	f024 0403 	bic.w	r4, r4, #3
 8001a10:	42a0      	cmp	r0, r4
 8001a12:	d0f8      	beq.n	8001a06 <sbrk_aligned+0x22>
 8001a14:	1a21      	subs	r1, r4, r0
 8001a16:	4628      	mov	r0, r5
 8001a18:	f000 fb96 	bl	8002148 <_sbrk_r>
 8001a1c:	3001      	adds	r0, #1
 8001a1e:	d1f2      	bne.n	8001a06 <sbrk_aligned+0x22>
 8001a20:	e7ef      	b.n	8001a02 <sbrk_aligned+0x1e>
 8001a22:	bf00      	nop
 8001a24:	20000308 	.word	0x20000308

08001a28 <_malloc_r>:
 8001a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001a2c:	1ccd      	adds	r5, r1, #3
 8001a2e:	f025 0503 	bic.w	r5, r5, #3
 8001a32:	3508      	adds	r5, #8
 8001a34:	2d0c      	cmp	r5, #12
 8001a36:	bf38      	it	cc
 8001a38:	250c      	movcc	r5, #12
 8001a3a:	2d00      	cmp	r5, #0
 8001a3c:	4606      	mov	r6, r0
 8001a3e:	db01      	blt.n	8001a44 <_malloc_r+0x1c>
 8001a40:	42a9      	cmp	r1, r5
 8001a42:	d904      	bls.n	8001a4e <_malloc_r+0x26>
 8001a44:	230c      	movs	r3, #12
 8001a46:	6033      	str	r3, [r6, #0]
 8001a48:	2000      	movs	r0, #0
 8001a4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001a4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001b24 <_malloc_r+0xfc>
 8001a52:	f000 f869 	bl	8001b28 <__malloc_lock>
 8001a56:	f8d8 3000 	ldr.w	r3, [r8]
 8001a5a:	461c      	mov	r4, r3
 8001a5c:	bb44      	cbnz	r4, 8001ab0 <_malloc_r+0x88>
 8001a5e:	4629      	mov	r1, r5
 8001a60:	4630      	mov	r0, r6
 8001a62:	f7ff ffbf 	bl	80019e4 <sbrk_aligned>
 8001a66:	1c43      	adds	r3, r0, #1
 8001a68:	4604      	mov	r4, r0
 8001a6a:	d158      	bne.n	8001b1e <_malloc_r+0xf6>
 8001a6c:	f8d8 4000 	ldr.w	r4, [r8]
 8001a70:	4627      	mov	r7, r4
 8001a72:	2f00      	cmp	r7, #0
 8001a74:	d143      	bne.n	8001afe <_malloc_r+0xd6>
 8001a76:	2c00      	cmp	r4, #0
 8001a78:	d04b      	beq.n	8001b12 <_malloc_r+0xea>
 8001a7a:	6823      	ldr	r3, [r4, #0]
 8001a7c:	4639      	mov	r1, r7
 8001a7e:	4630      	mov	r0, r6
 8001a80:	eb04 0903 	add.w	r9, r4, r3
 8001a84:	f000 fb60 	bl	8002148 <_sbrk_r>
 8001a88:	4581      	cmp	r9, r0
 8001a8a:	d142      	bne.n	8001b12 <_malloc_r+0xea>
 8001a8c:	6821      	ldr	r1, [r4, #0]
 8001a8e:	4630      	mov	r0, r6
 8001a90:	1a6d      	subs	r5, r5, r1
 8001a92:	4629      	mov	r1, r5
 8001a94:	f7ff ffa6 	bl	80019e4 <sbrk_aligned>
 8001a98:	3001      	adds	r0, #1
 8001a9a:	d03a      	beq.n	8001b12 <_malloc_r+0xea>
 8001a9c:	6823      	ldr	r3, [r4, #0]
 8001a9e:	442b      	add	r3, r5
 8001aa0:	6023      	str	r3, [r4, #0]
 8001aa2:	f8d8 3000 	ldr.w	r3, [r8]
 8001aa6:	685a      	ldr	r2, [r3, #4]
 8001aa8:	bb62      	cbnz	r2, 8001b04 <_malloc_r+0xdc>
 8001aaa:	f8c8 7000 	str.w	r7, [r8]
 8001aae:	e00f      	b.n	8001ad0 <_malloc_r+0xa8>
 8001ab0:	6822      	ldr	r2, [r4, #0]
 8001ab2:	1b52      	subs	r2, r2, r5
 8001ab4:	d420      	bmi.n	8001af8 <_malloc_r+0xd0>
 8001ab6:	2a0b      	cmp	r2, #11
 8001ab8:	d917      	bls.n	8001aea <_malloc_r+0xc2>
 8001aba:	1961      	adds	r1, r4, r5
 8001abc:	42a3      	cmp	r3, r4
 8001abe:	6025      	str	r5, [r4, #0]
 8001ac0:	bf18      	it	ne
 8001ac2:	6059      	strne	r1, [r3, #4]
 8001ac4:	6863      	ldr	r3, [r4, #4]
 8001ac6:	bf08      	it	eq
 8001ac8:	f8c8 1000 	streq.w	r1, [r8]
 8001acc:	5162      	str	r2, [r4, r5]
 8001ace:	604b      	str	r3, [r1, #4]
 8001ad0:	4630      	mov	r0, r6
 8001ad2:	f000 f82f 	bl	8001b34 <__malloc_unlock>
 8001ad6:	f104 000b 	add.w	r0, r4, #11
 8001ada:	1d23      	adds	r3, r4, #4
 8001adc:	f020 0007 	bic.w	r0, r0, #7
 8001ae0:	1ac2      	subs	r2, r0, r3
 8001ae2:	bf1c      	itt	ne
 8001ae4:	1a1b      	subne	r3, r3, r0
 8001ae6:	50a3      	strne	r3, [r4, r2]
 8001ae8:	e7af      	b.n	8001a4a <_malloc_r+0x22>
 8001aea:	6862      	ldr	r2, [r4, #4]
 8001aec:	42a3      	cmp	r3, r4
 8001aee:	bf0c      	ite	eq
 8001af0:	f8c8 2000 	streq.w	r2, [r8]
 8001af4:	605a      	strne	r2, [r3, #4]
 8001af6:	e7eb      	b.n	8001ad0 <_malloc_r+0xa8>
 8001af8:	4623      	mov	r3, r4
 8001afa:	6864      	ldr	r4, [r4, #4]
 8001afc:	e7ae      	b.n	8001a5c <_malloc_r+0x34>
 8001afe:	463c      	mov	r4, r7
 8001b00:	687f      	ldr	r7, [r7, #4]
 8001b02:	e7b6      	b.n	8001a72 <_malloc_r+0x4a>
 8001b04:	461a      	mov	r2, r3
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	42a3      	cmp	r3, r4
 8001b0a:	d1fb      	bne.n	8001b04 <_malloc_r+0xdc>
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	6053      	str	r3, [r2, #4]
 8001b10:	e7de      	b.n	8001ad0 <_malloc_r+0xa8>
 8001b12:	230c      	movs	r3, #12
 8001b14:	4630      	mov	r0, r6
 8001b16:	6033      	str	r3, [r6, #0]
 8001b18:	f000 f80c 	bl	8001b34 <__malloc_unlock>
 8001b1c:	e794      	b.n	8001a48 <_malloc_r+0x20>
 8001b1e:	6005      	str	r5, [r0, #0]
 8001b20:	e7d6      	b.n	8001ad0 <_malloc_r+0xa8>
 8001b22:	bf00      	nop
 8001b24:	2000030c 	.word	0x2000030c

08001b28 <__malloc_lock>:
 8001b28:	4801      	ldr	r0, [pc, #4]	@ (8001b30 <__malloc_lock+0x8>)
 8001b2a:	f7ff bf11 	b.w	8001950 <__retarget_lock_acquire_recursive>
 8001b2e:	bf00      	nop
 8001b30:	20000304 	.word	0x20000304

08001b34 <__malloc_unlock>:
 8001b34:	4801      	ldr	r0, [pc, #4]	@ (8001b3c <__malloc_unlock+0x8>)
 8001b36:	f7ff bf0c 	b.w	8001952 <__retarget_lock_release_recursive>
 8001b3a:	bf00      	nop
 8001b3c:	20000304 	.word	0x20000304

08001b40 <__ssputs_r>:
 8001b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b44:	461f      	mov	r7, r3
 8001b46:	688e      	ldr	r6, [r1, #8]
 8001b48:	4682      	mov	sl, r0
 8001b4a:	42be      	cmp	r6, r7
 8001b4c:	460c      	mov	r4, r1
 8001b4e:	4690      	mov	r8, r2
 8001b50:	680b      	ldr	r3, [r1, #0]
 8001b52:	d82d      	bhi.n	8001bb0 <__ssputs_r+0x70>
 8001b54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001b58:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8001b5c:	d026      	beq.n	8001bac <__ssputs_r+0x6c>
 8001b5e:	6965      	ldr	r5, [r4, #20]
 8001b60:	6909      	ldr	r1, [r1, #16]
 8001b62:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001b66:	eba3 0901 	sub.w	r9, r3, r1
 8001b6a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001b6e:	1c7b      	adds	r3, r7, #1
 8001b70:	444b      	add	r3, r9
 8001b72:	106d      	asrs	r5, r5, #1
 8001b74:	429d      	cmp	r5, r3
 8001b76:	bf38      	it	cc
 8001b78:	461d      	movcc	r5, r3
 8001b7a:	0553      	lsls	r3, r2, #21
 8001b7c:	d527      	bpl.n	8001bce <__ssputs_r+0x8e>
 8001b7e:	4629      	mov	r1, r5
 8001b80:	f7ff ff52 	bl	8001a28 <_malloc_r>
 8001b84:	4606      	mov	r6, r0
 8001b86:	b360      	cbz	r0, 8001be2 <__ssputs_r+0xa2>
 8001b88:	464a      	mov	r2, r9
 8001b8a:	6921      	ldr	r1, [r4, #16]
 8001b8c:	f000 fafa 	bl	8002184 <memcpy>
 8001b90:	89a3      	ldrh	r3, [r4, #12]
 8001b92:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001b96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b9a:	81a3      	strh	r3, [r4, #12]
 8001b9c:	6126      	str	r6, [r4, #16]
 8001b9e:	444e      	add	r6, r9
 8001ba0:	6026      	str	r6, [r4, #0]
 8001ba2:	463e      	mov	r6, r7
 8001ba4:	6165      	str	r5, [r4, #20]
 8001ba6:	eba5 0509 	sub.w	r5, r5, r9
 8001baa:	60a5      	str	r5, [r4, #8]
 8001bac:	42be      	cmp	r6, r7
 8001bae:	d900      	bls.n	8001bb2 <__ssputs_r+0x72>
 8001bb0:	463e      	mov	r6, r7
 8001bb2:	4632      	mov	r2, r6
 8001bb4:	4641      	mov	r1, r8
 8001bb6:	6820      	ldr	r0, [r4, #0]
 8001bb8:	f000 faac 	bl	8002114 <memmove>
 8001bbc:	2000      	movs	r0, #0
 8001bbe:	68a3      	ldr	r3, [r4, #8]
 8001bc0:	1b9b      	subs	r3, r3, r6
 8001bc2:	60a3      	str	r3, [r4, #8]
 8001bc4:	6823      	ldr	r3, [r4, #0]
 8001bc6:	4433      	add	r3, r6
 8001bc8:	6023      	str	r3, [r4, #0]
 8001bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001bce:	462a      	mov	r2, r5
 8001bd0:	f000 fae6 	bl	80021a0 <_realloc_r>
 8001bd4:	4606      	mov	r6, r0
 8001bd6:	2800      	cmp	r0, #0
 8001bd8:	d1e0      	bne.n	8001b9c <__ssputs_r+0x5c>
 8001bda:	4650      	mov	r0, sl
 8001bdc:	6921      	ldr	r1, [r4, #16]
 8001bde:	f7ff feb9 	bl	8001954 <_free_r>
 8001be2:	230c      	movs	r3, #12
 8001be4:	f8ca 3000 	str.w	r3, [sl]
 8001be8:	89a3      	ldrh	r3, [r4, #12]
 8001bea:	f04f 30ff 	mov.w	r0, #4294967295
 8001bee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001bf2:	81a3      	strh	r3, [r4, #12]
 8001bf4:	e7e9      	b.n	8001bca <__ssputs_r+0x8a>
	...

08001bf8 <_svfiprintf_r>:
 8001bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bfc:	4698      	mov	r8, r3
 8001bfe:	898b      	ldrh	r3, [r1, #12]
 8001c00:	4607      	mov	r7, r0
 8001c02:	061b      	lsls	r3, r3, #24
 8001c04:	460d      	mov	r5, r1
 8001c06:	4614      	mov	r4, r2
 8001c08:	b09d      	sub	sp, #116	@ 0x74
 8001c0a:	d510      	bpl.n	8001c2e <_svfiprintf_r+0x36>
 8001c0c:	690b      	ldr	r3, [r1, #16]
 8001c0e:	b973      	cbnz	r3, 8001c2e <_svfiprintf_r+0x36>
 8001c10:	2140      	movs	r1, #64	@ 0x40
 8001c12:	f7ff ff09 	bl	8001a28 <_malloc_r>
 8001c16:	6028      	str	r0, [r5, #0]
 8001c18:	6128      	str	r0, [r5, #16]
 8001c1a:	b930      	cbnz	r0, 8001c2a <_svfiprintf_r+0x32>
 8001c1c:	230c      	movs	r3, #12
 8001c1e:	603b      	str	r3, [r7, #0]
 8001c20:	f04f 30ff 	mov.w	r0, #4294967295
 8001c24:	b01d      	add	sp, #116	@ 0x74
 8001c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c2a:	2340      	movs	r3, #64	@ 0x40
 8001c2c:	616b      	str	r3, [r5, #20]
 8001c2e:	2300      	movs	r3, #0
 8001c30:	9309      	str	r3, [sp, #36]	@ 0x24
 8001c32:	2320      	movs	r3, #32
 8001c34:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001c38:	2330      	movs	r3, #48	@ 0x30
 8001c3a:	f04f 0901 	mov.w	r9, #1
 8001c3e:	f8cd 800c 	str.w	r8, [sp, #12]
 8001c42:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8001ddc <_svfiprintf_r+0x1e4>
 8001c46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001c4a:	4623      	mov	r3, r4
 8001c4c:	469a      	mov	sl, r3
 8001c4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001c52:	b10a      	cbz	r2, 8001c58 <_svfiprintf_r+0x60>
 8001c54:	2a25      	cmp	r2, #37	@ 0x25
 8001c56:	d1f9      	bne.n	8001c4c <_svfiprintf_r+0x54>
 8001c58:	ebba 0b04 	subs.w	fp, sl, r4
 8001c5c:	d00b      	beq.n	8001c76 <_svfiprintf_r+0x7e>
 8001c5e:	465b      	mov	r3, fp
 8001c60:	4622      	mov	r2, r4
 8001c62:	4629      	mov	r1, r5
 8001c64:	4638      	mov	r0, r7
 8001c66:	f7ff ff6b 	bl	8001b40 <__ssputs_r>
 8001c6a:	3001      	adds	r0, #1
 8001c6c:	f000 80a7 	beq.w	8001dbe <_svfiprintf_r+0x1c6>
 8001c70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001c72:	445a      	add	r2, fp
 8001c74:	9209      	str	r2, [sp, #36]	@ 0x24
 8001c76:	f89a 3000 	ldrb.w	r3, [sl]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	f000 809f 	beq.w	8001dbe <_svfiprintf_r+0x1c6>
 8001c80:	2300      	movs	r3, #0
 8001c82:	f04f 32ff 	mov.w	r2, #4294967295
 8001c86:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001c8a:	f10a 0a01 	add.w	sl, sl, #1
 8001c8e:	9304      	str	r3, [sp, #16]
 8001c90:	9307      	str	r3, [sp, #28]
 8001c92:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001c96:	931a      	str	r3, [sp, #104]	@ 0x68
 8001c98:	4654      	mov	r4, sl
 8001c9a:	2205      	movs	r2, #5
 8001c9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001ca0:	484e      	ldr	r0, [pc, #312]	@ (8001ddc <_svfiprintf_r+0x1e4>)
 8001ca2:	f000 fa61 	bl	8002168 <memchr>
 8001ca6:	9a04      	ldr	r2, [sp, #16]
 8001ca8:	b9d8      	cbnz	r0, 8001ce2 <_svfiprintf_r+0xea>
 8001caa:	06d0      	lsls	r0, r2, #27
 8001cac:	bf44      	itt	mi
 8001cae:	2320      	movmi	r3, #32
 8001cb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001cb4:	0711      	lsls	r1, r2, #28
 8001cb6:	bf44      	itt	mi
 8001cb8:	232b      	movmi	r3, #43	@ 0x2b
 8001cba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001cbe:	f89a 3000 	ldrb.w	r3, [sl]
 8001cc2:	2b2a      	cmp	r3, #42	@ 0x2a
 8001cc4:	d015      	beq.n	8001cf2 <_svfiprintf_r+0xfa>
 8001cc6:	4654      	mov	r4, sl
 8001cc8:	2000      	movs	r0, #0
 8001cca:	f04f 0c0a 	mov.w	ip, #10
 8001cce:	9a07      	ldr	r2, [sp, #28]
 8001cd0:	4621      	mov	r1, r4
 8001cd2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001cd6:	3b30      	subs	r3, #48	@ 0x30
 8001cd8:	2b09      	cmp	r3, #9
 8001cda:	d94b      	bls.n	8001d74 <_svfiprintf_r+0x17c>
 8001cdc:	b1b0      	cbz	r0, 8001d0c <_svfiprintf_r+0x114>
 8001cde:	9207      	str	r2, [sp, #28]
 8001ce0:	e014      	b.n	8001d0c <_svfiprintf_r+0x114>
 8001ce2:	eba0 0308 	sub.w	r3, r0, r8
 8001ce6:	fa09 f303 	lsl.w	r3, r9, r3
 8001cea:	4313      	orrs	r3, r2
 8001cec:	46a2      	mov	sl, r4
 8001cee:	9304      	str	r3, [sp, #16]
 8001cf0:	e7d2      	b.n	8001c98 <_svfiprintf_r+0xa0>
 8001cf2:	9b03      	ldr	r3, [sp, #12]
 8001cf4:	1d19      	adds	r1, r3, #4
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	9103      	str	r1, [sp, #12]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	bfbb      	ittet	lt
 8001cfe:	425b      	neglt	r3, r3
 8001d00:	f042 0202 	orrlt.w	r2, r2, #2
 8001d04:	9307      	strge	r3, [sp, #28]
 8001d06:	9307      	strlt	r3, [sp, #28]
 8001d08:	bfb8      	it	lt
 8001d0a:	9204      	strlt	r2, [sp, #16]
 8001d0c:	7823      	ldrb	r3, [r4, #0]
 8001d0e:	2b2e      	cmp	r3, #46	@ 0x2e
 8001d10:	d10a      	bne.n	8001d28 <_svfiprintf_r+0x130>
 8001d12:	7863      	ldrb	r3, [r4, #1]
 8001d14:	2b2a      	cmp	r3, #42	@ 0x2a
 8001d16:	d132      	bne.n	8001d7e <_svfiprintf_r+0x186>
 8001d18:	9b03      	ldr	r3, [sp, #12]
 8001d1a:	3402      	adds	r4, #2
 8001d1c:	1d1a      	adds	r2, r3, #4
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	9203      	str	r2, [sp, #12]
 8001d22:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001d26:	9305      	str	r3, [sp, #20]
 8001d28:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8001de0 <_svfiprintf_r+0x1e8>
 8001d2c:	2203      	movs	r2, #3
 8001d2e:	4650      	mov	r0, sl
 8001d30:	7821      	ldrb	r1, [r4, #0]
 8001d32:	f000 fa19 	bl	8002168 <memchr>
 8001d36:	b138      	cbz	r0, 8001d48 <_svfiprintf_r+0x150>
 8001d38:	2240      	movs	r2, #64	@ 0x40
 8001d3a:	9b04      	ldr	r3, [sp, #16]
 8001d3c:	eba0 000a 	sub.w	r0, r0, sl
 8001d40:	4082      	lsls	r2, r0
 8001d42:	4313      	orrs	r3, r2
 8001d44:	3401      	adds	r4, #1
 8001d46:	9304      	str	r3, [sp, #16]
 8001d48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001d4c:	2206      	movs	r2, #6
 8001d4e:	4825      	ldr	r0, [pc, #148]	@ (8001de4 <_svfiprintf_r+0x1ec>)
 8001d50:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001d54:	f000 fa08 	bl	8002168 <memchr>
 8001d58:	2800      	cmp	r0, #0
 8001d5a:	d036      	beq.n	8001dca <_svfiprintf_r+0x1d2>
 8001d5c:	4b22      	ldr	r3, [pc, #136]	@ (8001de8 <_svfiprintf_r+0x1f0>)
 8001d5e:	bb1b      	cbnz	r3, 8001da8 <_svfiprintf_r+0x1b0>
 8001d60:	9b03      	ldr	r3, [sp, #12]
 8001d62:	3307      	adds	r3, #7
 8001d64:	f023 0307 	bic.w	r3, r3, #7
 8001d68:	3308      	adds	r3, #8
 8001d6a:	9303      	str	r3, [sp, #12]
 8001d6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001d6e:	4433      	add	r3, r6
 8001d70:	9309      	str	r3, [sp, #36]	@ 0x24
 8001d72:	e76a      	b.n	8001c4a <_svfiprintf_r+0x52>
 8001d74:	460c      	mov	r4, r1
 8001d76:	2001      	movs	r0, #1
 8001d78:	fb0c 3202 	mla	r2, ip, r2, r3
 8001d7c:	e7a8      	b.n	8001cd0 <_svfiprintf_r+0xd8>
 8001d7e:	2300      	movs	r3, #0
 8001d80:	f04f 0c0a 	mov.w	ip, #10
 8001d84:	4619      	mov	r1, r3
 8001d86:	3401      	adds	r4, #1
 8001d88:	9305      	str	r3, [sp, #20]
 8001d8a:	4620      	mov	r0, r4
 8001d8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001d90:	3a30      	subs	r2, #48	@ 0x30
 8001d92:	2a09      	cmp	r2, #9
 8001d94:	d903      	bls.n	8001d9e <_svfiprintf_r+0x1a6>
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d0c6      	beq.n	8001d28 <_svfiprintf_r+0x130>
 8001d9a:	9105      	str	r1, [sp, #20]
 8001d9c:	e7c4      	b.n	8001d28 <_svfiprintf_r+0x130>
 8001d9e:	4604      	mov	r4, r0
 8001da0:	2301      	movs	r3, #1
 8001da2:	fb0c 2101 	mla	r1, ip, r1, r2
 8001da6:	e7f0      	b.n	8001d8a <_svfiprintf_r+0x192>
 8001da8:	ab03      	add	r3, sp, #12
 8001daa:	9300      	str	r3, [sp, #0]
 8001dac:	462a      	mov	r2, r5
 8001dae:	4638      	mov	r0, r7
 8001db0:	4b0e      	ldr	r3, [pc, #56]	@ (8001dec <_svfiprintf_r+0x1f4>)
 8001db2:	a904      	add	r1, sp, #16
 8001db4:	f3af 8000 	nop.w
 8001db8:	1c42      	adds	r2, r0, #1
 8001dba:	4606      	mov	r6, r0
 8001dbc:	d1d6      	bne.n	8001d6c <_svfiprintf_r+0x174>
 8001dbe:	89ab      	ldrh	r3, [r5, #12]
 8001dc0:	065b      	lsls	r3, r3, #25
 8001dc2:	f53f af2d 	bmi.w	8001c20 <_svfiprintf_r+0x28>
 8001dc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001dc8:	e72c      	b.n	8001c24 <_svfiprintf_r+0x2c>
 8001dca:	ab03      	add	r3, sp, #12
 8001dcc:	9300      	str	r3, [sp, #0]
 8001dce:	462a      	mov	r2, r5
 8001dd0:	4638      	mov	r0, r7
 8001dd2:	4b06      	ldr	r3, [pc, #24]	@ (8001dec <_svfiprintf_r+0x1f4>)
 8001dd4:	a904      	add	r1, sp, #16
 8001dd6:	f000 f87d 	bl	8001ed4 <_printf_i>
 8001dda:	e7ed      	b.n	8001db8 <_svfiprintf_r+0x1c0>
 8001ddc:	08002256 	.word	0x08002256
 8001de0:	0800225c 	.word	0x0800225c
 8001de4:	08002260 	.word	0x08002260
 8001de8:	00000000 	.word	0x00000000
 8001dec:	08001b41 	.word	0x08001b41

08001df0 <_printf_common>:
 8001df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001df4:	4616      	mov	r6, r2
 8001df6:	4698      	mov	r8, r3
 8001df8:	688a      	ldr	r2, [r1, #8]
 8001dfa:	690b      	ldr	r3, [r1, #16]
 8001dfc:	4607      	mov	r7, r0
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	bfb8      	it	lt
 8001e02:	4613      	movlt	r3, r2
 8001e04:	6033      	str	r3, [r6, #0]
 8001e06:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001e0a:	460c      	mov	r4, r1
 8001e0c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001e10:	b10a      	cbz	r2, 8001e16 <_printf_common+0x26>
 8001e12:	3301      	adds	r3, #1
 8001e14:	6033      	str	r3, [r6, #0]
 8001e16:	6823      	ldr	r3, [r4, #0]
 8001e18:	0699      	lsls	r1, r3, #26
 8001e1a:	bf42      	ittt	mi
 8001e1c:	6833      	ldrmi	r3, [r6, #0]
 8001e1e:	3302      	addmi	r3, #2
 8001e20:	6033      	strmi	r3, [r6, #0]
 8001e22:	6825      	ldr	r5, [r4, #0]
 8001e24:	f015 0506 	ands.w	r5, r5, #6
 8001e28:	d106      	bne.n	8001e38 <_printf_common+0x48>
 8001e2a:	f104 0a19 	add.w	sl, r4, #25
 8001e2e:	68e3      	ldr	r3, [r4, #12]
 8001e30:	6832      	ldr	r2, [r6, #0]
 8001e32:	1a9b      	subs	r3, r3, r2
 8001e34:	42ab      	cmp	r3, r5
 8001e36:	dc2b      	bgt.n	8001e90 <_printf_common+0xa0>
 8001e38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001e3c:	6822      	ldr	r2, [r4, #0]
 8001e3e:	3b00      	subs	r3, #0
 8001e40:	bf18      	it	ne
 8001e42:	2301      	movne	r3, #1
 8001e44:	0692      	lsls	r2, r2, #26
 8001e46:	d430      	bmi.n	8001eaa <_printf_common+0xba>
 8001e48:	4641      	mov	r1, r8
 8001e4a:	4638      	mov	r0, r7
 8001e4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001e50:	47c8      	blx	r9
 8001e52:	3001      	adds	r0, #1
 8001e54:	d023      	beq.n	8001e9e <_printf_common+0xae>
 8001e56:	6823      	ldr	r3, [r4, #0]
 8001e58:	6922      	ldr	r2, [r4, #16]
 8001e5a:	f003 0306 	and.w	r3, r3, #6
 8001e5e:	2b04      	cmp	r3, #4
 8001e60:	bf14      	ite	ne
 8001e62:	2500      	movne	r5, #0
 8001e64:	6833      	ldreq	r3, [r6, #0]
 8001e66:	f04f 0600 	mov.w	r6, #0
 8001e6a:	bf08      	it	eq
 8001e6c:	68e5      	ldreq	r5, [r4, #12]
 8001e6e:	f104 041a 	add.w	r4, r4, #26
 8001e72:	bf08      	it	eq
 8001e74:	1aed      	subeq	r5, r5, r3
 8001e76:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8001e7a:	bf08      	it	eq
 8001e7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001e80:	4293      	cmp	r3, r2
 8001e82:	bfc4      	itt	gt
 8001e84:	1a9b      	subgt	r3, r3, r2
 8001e86:	18ed      	addgt	r5, r5, r3
 8001e88:	42b5      	cmp	r5, r6
 8001e8a:	d11a      	bne.n	8001ec2 <_printf_common+0xd2>
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	e008      	b.n	8001ea2 <_printf_common+0xb2>
 8001e90:	2301      	movs	r3, #1
 8001e92:	4652      	mov	r2, sl
 8001e94:	4641      	mov	r1, r8
 8001e96:	4638      	mov	r0, r7
 8001e98:	47c8      	blx	r9
 8001e9a:	3001      	adds	r0, #1
 8001e9c:	d103      	bne.n	8001ea6 <_printf_common+0xb6>
 8001e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ea6:	3501      	adds	r5, #1
 8001ea8:	e7c1      	b.n	8001e2e <_printf_common+0x3e>
 8001eaa:	2030      	movs	r0, #48	@ 0x30
 8001eac:	18e1      	adds	r1, r4, r3
 8001eae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001eb2:	1c5a      	adds	r2, r3, #1
 8001eb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001eb8:	4422      	add	r2, r4
 8001eba:	3302      	adds	r3, #2
 8001ebc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001ec0:	e7c2      	b.n	8001e48 <_printf_common+0x58>
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	4622      	mov	r2, r4
 8001ec6:	4641      	mov	r1, r8
 8001ec8:	4638      	mov	r0, r7
 8001eca:	47c8      	blx	r9
 8001ecc:	3001      	adds	r0, #1
 8001ece:	d0e6      	beq.n	8001e9e <_printf_common+0xae>
 8001ed0:	3601      	adds	r6, #1
 8001ed2:	e7d9      	b.n	8001e88 <_printf_common+0x98>

08001ed4 <_printf_i>:
 8001ed4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001ed8:	7e0f      	ldrb	r7, [r1, #24]
 8001eda:	4691      	mov	r9, r2
 8001edc:	2f78      	cmp	r7, #120	@ 0x78
 8001ede:	4680      	mov	r8, r0
 8001ee0:	460c      	mov	r4, r1
 8001ee2:	469a      	mov	sl, r3
 8001ee4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001ee6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001eea:	d807      	bhi.n	8001efc <_printf_i+0x28>
 8001eec:	2f62      	cmp	r7, #98	@ 0x62
 8001eee:	d80a      	bhi.n	8001f06 <_printf_i+0x32>
 8001ef0:	2f00      	cmp	r7, #0
 8001ef2:	f000 80d3 	beq.w	800209c <_printf_i+0x1c8>
 8001ef6:	2f58      	cmp	r7, #88	@ 0x58
 8001ef8:	f000 80ba 	beq.w	8002070 <_printf_i+0x19c>
 8001efc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001f00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001f04:	e03a      	b.n	8001f7c <_printf_i+0xa8>
 8001f06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001f0a:	2b15      	cmp	r3, #21
 8001f0c:	d8f6      	bhi.n	8001efc <_printf_i+0x28>
 8001f0e:	a101      	add	r1, pc, #4	@ (adr r1, 8001f14 <_printf_i+0x40>)
 8001f10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001f14:	08001f6d 	.word	0x08001f6d
 8001f18:	08001f81 	.word	0x08001f81
 8001f1c:	08001efd 	.word	0x08001efd
 8001f20:	08001efd 	.word	0x08001efd
 8001f24:	08001efd 	.word	0x08001efd
 8001f28:	08001efd 	.word	0x08001efd
 8001f2c:	08001f81 	.word	0x08001f81
 8001f30:	08001efd 	.word	0x08001efd
 8001f34:	08001efd 	.word	0x08001efd
 8001f38:	08001efd 	.word	0x08001efd
 8001f3c:	08001efd 	.word	0x08001efd
 8001f40:	08002083 	.word	0x08002083
 8001f44:	08001fab 	.word	0x08001fab
 8001f48:	0800203d 	.word	0x0800203d
 8001f4c:	08001efd 	.word	0x08001efd
 8001f50:	08001efd 	.word	0x08001efd
 8001f54:	080020a5 	.word	0x080020a5
 8001f58:	08001efd 	.word	0x08001efd
 8001f5c:	08001fab 	.word	0x08001fab
 8001f60:	08001efd 	.word	0x08001efd
 8001f64:	08001efd 	.word	0x08001efd
 8001f68:	08002045 	.word	0x08002045
 8001f6c:	6833      	ldr	r3, [r6, #0]
 8001f6e:	1d1a      	adds	r2, r3, #4
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	6032      	str	r2, [r6, #0]
 8001f74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001f78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e09e      	b.n	80020be <_printf_i+0x1ea>
 8001f80:	6833      	ldr	r3, [r6, #0]
 8001f82:	6820      	ldr	r0, [r4, #0]
 8001f84:	1d19      	adds	r1, r3, #4
 8001f86:	6031      	str	r1, [r6, #0]
 8001f88:	0606      	lsls	r6, r0, #24
 8001f8a:	d501      	bpl.n	8001f90 <_printf_i+0xbc>
 8001f8c:	681d      	ldr	r5, [r3, #0]
 8001f8e:	e003      	b.n	8001f98 <_printf_i+0xc4>
 8001f90:	0645      	lsls	r5, r0, #25
 8001f92:	d5fb      	bpl.n	8001f8c <_printf_i+0xb8>
 8001f94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001f98:	2d00      	cmp	r5, #0
 8001f9a:	da03      	bge.n	8001fa4 <_printf_i+0xd0>
 8001f9c:	232d      	movs	r3, #45	@ 0x2d
 8001f9e:	426d      	negs	r5, r5
 8001fa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001fa4:	230a      	movs	r3, #10
 8001fa6:	4859      	ldr	r0, [pc, #356]	@ (800210c <_printf_i+0x238>)
 8001fa8:	e011      	b.n	8001fce <_printf_i+0xfa>
 8001faa:	6821      	ldr	r1, [r4, #0]
 8001fac:	6833      	ldr	r3, [r6, #0]
 8001fae:	0608      	lsls	r0, r1, #24
 8001fb0:	f853 5b04 	ldr.w	r5, [r3], #4
 8001fb4:	d402      	bmi.n	8001fbc <_printf_i+0xe8>
 8001fb6:	0649      	lsls	r1, r1, #25
 8001fb8:	bf48      	it	mi
 8001fba:	b2ad      	uxthmi	r5, r5
 8001fbc:	2f6f      	cmp	r7, #111	@ 0x6f
 8001fbe:	6033      	str	r3, [r6, #0]
 8001fc0:	bf14      	ite	ne
 8001fc2:	230a      	movne	r3, #10
 8001fc4:	2308      	moveq	r3, #8
 8001fc6:	4851      	ldr	r0, [pc, #324]	@ (800210c <_printf_i+0x238>)
 8001fc8:	2100      	movs	r1, #0
 8001fca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001fce:	6866      	ldr	r6, [r4, #4]
 8001fd0:	2e00      	cmp	r6, #0
 8001fd2:	bfa8      	it	ge
 8001fd4:	6821      	ldrge	r1, [r4, #0]
 8001fd6:	60a6      	str	r6, [r4, #8]
 8001fd8:	bfa4      	itt	ge
 8001fda:	f021 0104 	bicge.w	r1, r1, #4
 8001fde:	6021      	strge	r1, [r4, #0]
 8001fe0:	b90d      	cbnz	r5, 8001fe6 <_printf_i+0x112>
 8001fe2:	2e00      	cmp	r6, #0
 8001fe4:	d04b      	beq.n	800207e <_printf_i+0x1aa>
 8001fe6:	4616      	mov	r6, r2
 8001fe8:	fbb5 f1f3 	udiv	r1, r5, r3
 8001fec:	fb03 5711 	mls	r7, r3, r1, r5
 8001ff0:	5dc7      	ldrb	r7, [r0, r7]
 8001ff2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001ff6:	462f      	mov	r7, r5
 8001ff8:	42bb      	cmp	r3, r7
 8001ffa:	460d      	mov	r5, r1
 8001ffc:	d9f4      	bls.n	8001fe8 <_printf_i+0x114>
 8001ffe:	2b08      	cmp	r3, #8
 8002000:	d10b      	bne.n	800201a <_printf_i+0x146>
 8002002:	6823      	ldr	r3, [r4, #0]
 8002004:	07df      	lsls	r7, r3, #31
 8002006:	d508      	bpl.n	800201a <_printf_i+0x146>
 8002008:	6923      	ldr	r3, [r4, #16]
 800200a:	6861      	ldr	r1, [r4, #4]
 800200c:	4299      	cmp	r1, r3
 800200e:	bfde      	ittt	le
 8002010:	2330      	movle	r3, #48	@ 0x30
 8002012:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002016:	f106 36ff 	addle.w	r6, r6, #4294967295
 800201a:	1b92      	subs	r2, r2, r6
 800201c:	6122      	str	r2, [r4, #16]
 800201e:	464b      	mov	r3, r9
 8002020:	4621      	mov	r1, r4
 8002022:	4640      	mov	r0, r8
 8002024:	f8cd a000 	str.w	sl, [sp]
 8002028:	aa03      	add	r2, sp, #12
 800202a:	f7ff fee1 	bl	8001df0 <_printf_common>
 800202e:	3001      	adds	r0, #1
 8002030:	d14a      	bne.n	80020c8 <_printf_i+0x1f4>
 8002032:	f04f 30ff 	mov.w	r0, #4294967295
 8002036:	b004      	add	sp, #16
 8002038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800203c:	6823      	ldr	r3, [r4, #0]
 800203e:	f043 0320 	orr.w	r3, r3, #32
 8002042:	6023      	str	r3, [r4, #0]
 8002044:	2778      	movs	r7, #120	@ 0x78
 8002046:	4832      	ldr	r0, [pc, #200]	@ (8002110 <_printf_i+0x23c>)
 8002048:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800204c:	6823      	ldr	r3, [r4, #0]
 800204e:	6831      	ldr	r1, [r6, #0]
 8002050:	061f      	lsls	r7, r3, #24
 8002052:	f851 5b04 	ldr.w	r5, [r1], #4
 8002056:	d402      	bmi.n	800205e <_printf_i+0x18a>
 8002058:	065f      	lsls	r7, r3, #25
 800205a:	bf48      	it	mi
 800205c:	b2ad      	uxthmi	r5, r5
 800205e:	6031      	str	r1, [r6, #0]
 8002060:	07d9      	lsls	r1, r3, #31
 8002062:	bf44      	itt	mi
 8002064:	f043 0320 	orrmi.w	r3, r3, #32
 8002068:	6023      	strmi	r3, [r4, #0]
 800206a:	b11d      	cbz	r5, 8002074 <_printf_i+0x1a0>
 800206c:	2310      	movs	r3, #16
 800206e:	e7ab      	b.n	8001fc8 <_printf_i+0xf4>
 8002070:	4826      	ldr	r0, [pc, #152]	@ (800210c <_printf_i+0x238>)
 8002072:	e7e9      	b.n	8002048 <_printf_i+0x174>
 8002074:	6823      	ldr	r3, [r4, #0]
 8002076:	f023 0320 	bic.w	r3, r3, #32
 800207a:	6023      	str	r3, [r4, #0]
 800207c:	e7f6      	b.n	800206c <_printf_i+0x198>
 800207e:	4616      	mov	r6, r2
 8002080:	e7bd      	b.n	8001ffe <_printf_i+0x12a>
 8002082:	6833      	ldr	r3, [r6, #0]
 8002084:	6825      	ldr	r5, [r4, #0]
 8002086:	1d18      	adds	r0, r3, #4
 8002088:	6961      	ldr	r1, [r4, #20]
 800208a:	6030      	str	r0, [r6, #0]
 800208c:	062e      	lsls	r6, r5, #24
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	d501      	bpl.n	8002096 <_printf_i+0x1c2>
 8002092:	6019      	str	r1, [r3, #0]
 8002094:	e002      	b.n	800209c <_printf_i+0x1c8>
 8002096:	0668      	lsls	r0, r5, #25
 8002098:	d5fb      	bpl.n	8002092 <_printf_i+0x1be>
 800209a:	8019      	strh	r1, [r3, #0]
 800209c:	2300      	movs	r3, #0
 800209e:	4616      	mov	r6, r2
 80020a0:	6123      	str	r3, [r4, #16]
 80020a2:	e7bc      	b.n	800201e <_printf_i+0x14a>
 80020a4:	6833      	ldr	r3, [r6, #0]
 80020a6:	2100      	movs	r1, #0
 80020a8:	1d1a      	adds	r2, r3, #4
 80020aa:	6032      	str	r2, [r6, #0]
 80020ac:	681e      	ldr	r6, [r3, #0]
 80020ae:	6862      	ldr	r2, [r4, #4]
 80020b0:	4630      	mov	r0, r6
 80020b2:	f000 f859 	bl	8002168 <memchr>
 80020b6:	b108      	cbz	r0, 80020bc <_printf_i+0x1e8>
 80020b8:	1b80      	subs	r0, r0, r6
 80020ba:	6060      	str	r0, [r4, #4]
 80020bc:	6863      	ldr	r3, [r4, #4]
 80020be:	6123      	str	r3, [r4, #16]
 80020c0:	2300      	movs	r3, #0
 80020c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80020c6:	e7aa      	b.n	800201e <_printf_i+0x14a>
 80020c8:	4632      	mov	r2, r6
 80020ca:	4649      	mov	r1, r9
 80020cc:	4640      	mov	r0, r8
 80020ce:	6923      	ldr	r3, [r4, #16]
 80020d0:	47d0      	blx	sl
 80020d2:	3001      	adds	r0, #1
 80020d4:	d0ad      	beq.n	8002032 <_printf_i+0x15e>
 80020d6:	6823      	ldr	r3, [r4, #0]
 80020d8:	079b      	lsls	r3, r3, #30
 80020da:	d413      	bmi.n	8002104 <_printf_i+0x230>
 80020dc:	68e0      	ldr	r0, [r4, #12]
 80020de:	9b03      	ldr	r3, [sp, #12]
 80020e0:	4298      	cmp	r0, r3
 80020e2:	bfb8      	it	lt
 80020e4:	4618      	movlt	r0, r3
 80020e6:	e7a6      	b.n	8002036 <_printf_i+0x162>
 80020e8:	2301      	movs	r3, #1
 80020ea:	4632      	mov	r2, r6
 80020ec:	4649      	mov	r1, r9
 80020ee:	4640      	mov	r0, r8
 80020f0:	47d0      	blx	sl
 80020f2:	3001      	adds	r0, #1
 80020f4:	d09d      	beq.n	8002032 <_printf_i+0x15e>
 80020f6:	3501      	adds	r5, #1
 80020f8:	68e3      	ldr	r3, [r4, #12]
 80020fa:	9903      	ldr	r1, [sp, #12]
 80020fc:	1a5b      	subs	r3, r3, r1
 80020fe:	42ab      	cmp	r3, r5
 8002100:	dcf2      	bgt.n	80020e8 <_printf_i+0x214>
 8002102:	e7eb      	b.n	80020dc <_printf_i+0x208>
 8002104:	2500      	movs	r5, #0
 8002106:	f104 0619 	add.w	r6, r4, #25
 800210a:	e7f5      	b.n	80020f8 <_printf_i+0x224>
 800210c:	08002267 	.word	0x08002267
 8002110:	08002278 	.word	0x08002278

08002114 <memmove>:
 8002114:	4288      	cmp	r0, r1
 8002116:	b510      	push	{r4, lr}
 8002118:	eb01 0402 	add.w	r4, r1, r2
 800211c:	d902      	bls.n	8002124 <memmove+0x10>
 800211e:	4284      	cmp	r4, r0
 8002120:	4623      	mov	r3, r4
 8002122:	d807      	bhi.n	8002134 <memmove+0x20>
 8002124:	1e43      	subs	r3, r0, #1
 8002126:	42a1      	cmp	r1, r4
 8002128:	d008      	beq.n	800213c <memmove+0x28>
 800212a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800212e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002132:	e7f8      	b.n	8002126 <memmove+0x12>
 8002134:	4601      	mov	r1, r0
 8002136:	4402      	add	r2, r0
 8002138:	428a      	cmp	r2, r1
 800213a:	d100      	bne.n	800213e <memmove+0x2a>
 800213c:	bd10      	pop	{r4, pc}
 800213e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002142:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002146:	e7f7      	b.n	8002138 <memmove+0x24>

08002148 <_sbrk_r>:
 8002148:	b538      	push	{r3, r4, r5, lr}
 800214a:	2300      	movs	r3, #0
 800214c:	4d05      	ldr	r5, [pc, #20]	@ (8002164 <_sbrk_r+0x1c>)
 800214e:	4604      	mov	r4, r0
 8002150:	4608      	mov	r0, r1
 8002152:	602b      	str	r3, [r5, #0]
 8002154:	f7fe f9c2 	bl	80004dc <_sbrk>
 8002158:	1c43      	adds	r3, r0, #1
 800215a:	d102      	bne.n	8002162 <_sbrk_r+0x1a>
 800215c:	682b      	ldr	r3, [r5, #0]
 800215e:	b103      	cbz	r3, 8002162 <_sbrk_r+0x1a>
 8002160:	6023      	str	r3, [r4, #0]
 8002162:	bd38      	pop	{r3, r4, r5, pc}
 8002164:	20000300 	.word	0x20000300

08002168 <memchr>:
 8002168:	4603      	mov	r3, r0
 800216a:	b510      	push	{r4, lr}
 800216c:	b2c9      	uxtb	r1, r1
 800216e:	4402      	add	r2, r0
 8002170:	4293      	cmp	r3, r2
 8002172:	4618      	mov	r0, r3
 8002174:	d101      	bne.n	800217a <memchr+0x12>
 8002176:	2000      	movs	r0, #0
 8002178:	e003      	b.n	8002182 <memchr+0x1a>
 800217a:	7804      	ldrb	r4, [r0, #0]
 800217c:	3301      	adds	r3, #1
 800217e:	428c      	cmp	r4, r1
 8002180:	d1f6      	bne.n	8002170 <memchr+0x8>
 8002182:	bd10      	pop	{r4, pc}

08002184 <memcpy>:
 8002184:	440a      	add	r2, r1
 8002186:	4291      	cmp	r1, r2
 8002188:	f100 33ff 	add.w	r3, r0, #4294967295
 800218c:	d100      	bne.n	8002190 <memcpy+0xc>
 800218e:	4770      	bx	lr
 8002190:	b510      	push	{r4, lr}
 8002192:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002196:	4291      	cmp	r1, r2
 8002198:	f803 4f01 	strb.w	r4, [r3, #1]!
 800219c:	d1f9      	bne.n	8002192 <memcpy+0xe>
 800219e:	bd10      	pop	{r4, pc}

080021a0 <_realloc_r>:
 80021a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021a4:	4680      	mov	r8, r0
 80021a6:	4615      	mov	r5, r2
 80021a8:	460c      	mov	r4, r1
 80021aa:	b921      	cbnz	r1, 80021b6 <_realloc_r+0x16>
 80021ac:	4611      	mov	r1, r2
 80021ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80021b2:	f7ff bc39 	b.w	8001a28 <_malloc_r>
 80021b6:	b92a      	cbnz	r2, 80021c4 <_realloc_r+0x24>
 80021b8:	f7ff fbcc 	bl	8001954 <_free_r>
 80021bc:	2400      	movs	r4, #0
 80021be:	4620      	mov	r0, r4
 80021c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021c4:	f000 f81a 	bl	80021fc <_malloc_usable_size_r>
 80021c8:	4285      	cmp	r5, r0
 80021ca:	4606      	mov	r6, r0
 80021cc:	d802      	bhi.n	80021d4 <_realloc_r+0x34>
 80021ce:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80021d2:	d8f4      	bhi.n	80021be <_realloc_r+0x1e>
 80021d4:	4629      	mov	r1, r5
 80021d6:	4640      	mov	r0, r8
 80021d8:	f7ff fc26 	bl	8001a28 <_malloc_r>
 80021dc:	4607      	mov	r7, r0
 80021de:	2800      	cmp	r0, #0
 80021e0:	d0ec      	beq.n	80021bc <_realloc_r+0x1c>
 80021e2:	42b5      	cmp	r5, r6
 80021e4:	462a      	mov	r2, r5
 80021e6:	4621      	mov	r1, r4
 80021e8:	bf28      	it	cs
 80021ea:	4632      	movcs	r2, r6
 80021ec:	f7ff ffca 	bl	8002184 <memcpy>
 80021f0:	4621      	mov	r1, r4
 80021f2:	4640      	mov	r0, r8
 80021f4:	f7ff fbae 	bl	8001954 <_free_r>
 80021f8:	463c      	mov	r4, r7
 80021fa:	e7e0      	b.n	80021be <_realloc_r+0x1e>

080021fc <_malloc_usable_size_r>:
 80021fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002200:	1f18      	subs	r0, r3, #4
 8002202:	2b00      	cmp	r3, #0
 8002204:	bfbc      	itt	lt
 8002206:	580b      	ldrlt	r3, [r1, r0]
 8002208:	18c0      	addlt	r0, r0, r3
 800220a:	4770      	bx	lr

0800220c <_init>:
 800220c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800220e:	bf00      	nop
 8002210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002212:	bc08      	pop	{r3}
 8002214:	469e      	mov	lr, r3
 8002216:	4770      	bx	lr

08002218 <_fini>:
 8002218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800221a:	bf00      	nop
 800221c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800221e:	bc08      	pop	{r3}
 8002220:	469e      	mov	lr, r3
 8002222:	4770      	bx	lr
