/*
  9600bps
*/

#define RX_CLK 650
#define STBIT_DELAY  1950 //650 * 3
#define DATBIT_DELAY 5200 //650 * 8
declare serial_r {
  input RDX;
  output DATA[8];

  func_in launch();
  func_out complete(DATA);
}

module serial_r {
  //reg counter_reset = 1'b0;
  reg data[8] = 8'd0;
  reg received_bit[4] = 0;
  reg cnt[16] = 16'd0;
  proc_name start();      //SEND A START BIT
  proc_name receive();    //RECEIVE DATA

  func launch{
    if(!start && !receive){
      start();
    }
  }

  proc start{
    if(RDX == 0){
      any{
        cnt == STBIT_DELAY : {
          cnt := 0;
          receive();
        }
        cnt != STBIT_DELAY : cnt++;
      }
    }
    if(RDX == 1){
      cnt := 0;
    }
  }

  proc receive{
    any{
      cnt == DATBIT_DELAY : {
        cnt := 0;
        received_bit++;
        data := {data[6:0], RDX};
        if(received_bit == 8){
          complete(data);
          finish;
        }
      }
      cnt != DATBIT_DELAY : {
        cnt++;
      }
    }
  }
}
