standar_cell
AND_gate
schematic
