<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>FPRInfo.h source code [webkit/WebKitBuild/Debug/JavaScriptCore.framework/Versions/A/PrivateHeaders/FPRInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="JSC::FPRInfo "/>
<link rel="stylesheet" href="../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'webkit/WebKitBuild/Debug/JavaScriptCore.framework/Versions/A/PrivateHeaders/FPRInfo.h'; var root_path = '../../../../../../..'; var data_path = '../../../../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>webkit</a>/<a href='../../../../..'>WebKitBuild</a>/<a href='../../../..'>Debug</a>/<a href='../../..'>JavaScriptCore.framework</a>/<a href='../..'>Versions</a>/<a href='..'>A</a>/<a href='./'>PrivateHeaders</a>/<a href='FPRInfo.h.html'>FPRInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (C) 2011-2019 Apple Inc. All rights reserved.</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="5">5</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="6">6</th><td><i> * are met:</i></td></tr>
<tr><th id="7">7</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="8">8</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="9">9</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="11">11</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * THIS SOFTWARE IS PROVIDED BY APPLE INC. ``AS IS'' AND ANY</i></td></tr>
<tr><th id="14">14</th><td><i> * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="15">15</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="16">16</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL APPLE INC. OR</i></td></tr>
<tr><th id="17">17</th><td><i> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</i></td></tr>
<tr><th id="18">18</th><td><i> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</i></td></tr>
<tr><th id="19">19</th><td><i> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR</i></td></tr>
<tr><th id="20">20</th><td><i> * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY</i></td></tr>
<tr><th id="21">21</th><td><i> * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="22">22</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</i></td></tr>
<tr><th id="23">23</th><td><i> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#pragma once</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="MacroAssembler.h.html">"MacroAssembler.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../usr/local/include/wtf/PrintStream.h.html">&lt;wtf/PrintStream.h&gt;</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>namespace</b> <span class="namespace">JSC</span> {</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>typedef</b> <a class="type" href="MacroAssembler.h.html#JSC::MacroAssembler" title='JSC::MacroAssembler' data-ref="JSC::MacroAssembler" data-ref-filename="JSC..MacroAssembler">MacroAssembler</a>::<a class="typedef" href="AbstractMacroAssembler.h.html#JSC::AbstractMacroAssembler{JSC::ARM64Assembler}::FPRegisterID" title='JSC::AbstractMacroAssembler&lt;JSC::ARM64Assembler&gt;::FPRegisterID' data-type='typename ARM64Assembler::FPRegisterID' data-ref="JSC::AbstractMacroAssembler{JSC::ARM64Assembler}::FPRegisterID" data-ref-filename="JSC..AbstractMacroAssembler{JSC..ARM64Assembler}..FPRegisterID">FPRegisterID</a> <dfn class="typedef" id="JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</dfn>;</td></tr>
<tr><th id="34">34</th><td><em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::InvalidFPRReg" title='JSC::InvalidFPRReg' data-ref="JSC::InvalidFPRReg" data-ref-filename="JSC..InvalidFPRReg">InvalidFPRReg</dfn> { <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a>::<a class="enum" href="ARM64Assembler.h.html#JSC::ARM64Registers::InvalidFPRReg" title='JSC::ARM64Registers::InvalidFPRReg' data-ref="JSC::ARM64Registers::InvalidFPRReg" data-ref-filename="JSC..ARM64Registers..InvalidFPRReg">InvalidFPRReg</a> };</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#<span data-ppcond="36">if</span> <a class="macro" href="../../../../usr/local/include/wtf/PlatformEnable.h.html#36" title="(defined 1 &amp;&amp; 1)" data-ref="_M/ENABLE">ENABLE</a>(ASSEMBLER)</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">if</span> <a class="macro" href="../../../../usr/local/include/wtf/PlatformCPU.h.html#33" title="(defined WTF_CPU_X86 &amp;&amp; WTF_CPU_X86)" data-ref="_M/CPU">CPU</a>(X86) || <a class="macro" href="../../../../usr/local/include/wtf/PlatformCPU.h.html#33" title="(defined WTF_CPU_X86_64 &amp;&amp; WTF_CPU_X86_64)" data-ref="_M/CPU">CPU</a>(X86_64)</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>class</b> FPRInfo {</td></tr>
<tr><th id="41">41</th><td><b>public</b>:</td></tr>
<tr><th id="42">42</th><td>    <b>typedef</b> FPRReg RegisterType;</td></tr>
<tr><th id="43">43</th><td>    <em>static</em> <b>constexpr</b> <em>unsigned</em> numberOfRegisters = <var>6</var>;</td></tr>
<tr><th id="44">44</th><td>    <em>static</em> <b>constexpr</b> <em>unsigned</em> numberOfArgumentRegisters = is64Bit() ? <var>8</var> : <var>0</var>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>    <i>// Temporary registers.</i></td></tr>
<tr><th id="47">47</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT0 = X86Registers::xmm0;</td></tr>
<tr><th id="48">48</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT1 = X86Registers::xmm1;</td></tr>
<tr><th id="49">49</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT2 = X86Registers::xmm2;</td></tr>
<tr><th id="50">50</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT3 = X86Registers::xmm3;</td></tr>
<tr><th id="51">51</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT4 = X86Registers::xmm4;</td></tr>
<tr><th id="52">52</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT5 = X86Registers::xmm5;</td></tr>
<tr><th id="53">53</th><td><u>#if CPU(X86_64)</u></td></tr>
<tr><th id="54">54</th><td>    <i>// Only X86_64 passes aguments in xmm registers</i></td></tr>
<tr><th id="55">55</th><td>    <em>static</em> <b>constexpr</b> FPRReg argumentFPR0 = X86Registers::xmm0; <i>// fpRegT0</i></td></tr>
<tr><th id="56">56</th><td>    <em>static</em> <b>constexpr</b> FPRReg argumentFPR1 = X86Registers::xmm1; <i>// fpRegT1</i></td></tr>
<tr><th id="57">57</th><td>    <em>static</em> <b>constexpr</b> FPRReg argumentFPR2 = X86Registers::xmm2; <i>// fpRegT2</i></td></tr>
<tr><th id="58">58</th><td>    <em>static</em> <b>constexpr</b> FPRReg argumentFPR3 = X86Registers::xmm3; <i>// fpRegT3</i></td></tr>
<tr><th id="59">59</th><td>    <em>static</em> <b>constexpr</b> FPRReg argumentFPR4 = X86Registers::xmm4; <i>// fpRegT4</i></td></tr>
<tr><th id="60">60</th><td>    <em>static</em> <b>constexpr</b> FPRReg argumentFPR5 = X86Registers::xmm5; <i>// fpRegT5</i></td></tr>
<tr><th id="61">61</th><td>    <em>static</em> <b>constexpr</b> FPRReg argumentFPR6 = X86Registers::xmm6;</td></tr>
<tr><th id="62">62</th><td>    <em>static</em> <b>constexpr</b> FPRReg argumentFPR7 = X86Registers::xmm7;</td></tr>
<tr><th id="63">63</th><td><u>#endif</u></td></tr>
<tr><th id="64">64</th><td>    <i>// On X86 the return will actually be on the x87 stack,</i></td></tr>
<tr><th id="65">65</th><td><i>    // so we'll copy to xmm0 for sanity!</i></td></tr>
<tr><th id="66">66</th><td>    <em>static</em> <b>constexpr</b> FPRReg returnValueFPR = X86Registers::xmm0; <i>// fpRegT0</i></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>    <i>// FPRReg mapping is direct, the machine regsiter numbers can</i></td></tr>
<tr><th id="69">69</th><td><i>    // be used directly as indices into the FPR RegisterBank.</i></td></tr>
<tr><th id="70">70</th><td>    COMPILE_ASSERT(X86Registers::xmm0 == <var>0</var>, xmm0_is_0);</td></tr>
<tr><th id="71">71</th><td>    COMPILE_ASSERT(X86Registers::xmm1 == <var>1</var>, xmm1_is_1);</td></tr>
<tr><th id="72">72</th><td>    COMPILE_ASSERT(X86Registers::xmm2 == <var>2</var>, xmm2_is_2);</td></tr>
<tr><th id="73">73</th><td>    COMPILE_ASSERT(X86Registers::xmm3 == <var>3</var>, xmm3_is_3);</td></tr>
<tr><th id="74">74</th><td>    COMPILE_ASSERT(X86Registers::xmm4 == <var>4</var>, xmm4_is_4);</td></tr>
<tr><th id="75">75</th><td>    COMPILE_ASSERT(X86Registers::xmm5 == <var>5</var>, xmm5_is_5);</td></tr>
<tr><th id="76">76</th><td>    <em>static</em> FPRReg toRegister(<em>unsigned</em> index)</td></tr>
<tr><th id="77">77</th><td>    {</td></tr>
<tr><th id="78">78</th><td>        <b>return</b> (FPRReg)index;</td></tr>
<tr><th id="79">79</th><td>    }</td></tr>
<tr><th id="80">80</th><td>    <em>static</em> <em>unsigned</em> toIndex(FPRReg reg)</td></tr>
<tr><th id="81">81</th><td>    {</td></tr>
<tr><th id="82">82</th><td>        <em>unsigned</em> result = (<em>unsigned</em>)reg;</td></tr>
<tr><th id="83">83</th><td>        <b>if</b> (result &gt;= numberOfRegisters)</td></tr>
<tr><th id="84">84</th><td>            <b>return</b> InvalidIndex;</td></tr>
<tr><th id="85">85</th><td>        <b>return</b> result;</td></tr>
<tr><th id="86">86</th><td>    }</td></tr>
<tr><th id="87">87</th><td>    </td></tr>
<tr><th id="88">88</th><td>    <em>static</em> FPRReg toArgumentRegister(<em>unsigned</em> index)</td></tr>
<tr><th id="89">89</th><td>    {</td></tr>
<tr><th id="90">90</th><td>        <b>return</b> (FPRReg)index;</td></tr>
<tr><th id="91">91</th><td>    }</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>    <em>static</em> <em>const</em> <em>char</em>* debugName(FPRReg reg)</td></tr>
<tr><th id="94">94</th><td>    {</td></tr>
<tr><th id="95">95</th><td>        ASSERT(reg != InvalidFPRReg);</td></tr>
<tr><th id="96">96</th><td>        <b>return</b> MacroAssembler::fprName(reg);</td></tr>
<tr><th id="97">97</th><td>    }</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>    <em>static</em> <b>constexpr</b> <em>unsigned</em> InvalidIndex = <var>0xffffffff</var>;</td></tr>
<tr><th id="100">100</th><td>};</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#<span data-ppcond="38">endif</span> // CPU(X86) || CPU(X86_64)</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#<span data-ppcond="104">if</span> <a class="macro" href="../../../../usr/local/include/wtf/PlatformCPU.h.html#33" title="(defined WTF_CPU_ARM &amp;&amp; WTF_CPU_ARM)" data-ref="_M/CPU">CPU</a>(ARM)</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><b>class</b> FPRInfo {</td></tr>
<tr><th id="107">107</th><td><b>public</b>:</td></tr>
<tr><th id="108">108</th><td>    <b>typedef</b> FPRReg RegisterType;</td></tr>
<tr><th id="109">109</th><td>    <em>static</em> <b>constexpr</b> <em>unsigned</em> numberOfRegisters = <var>6</var>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><u>#if CPU(ARM_HARDFP)</u></td></tr>
<tr><th id="112">112</th><td>    <em>static</em> <b>constexpr</b> <em>unsigned</em> numberOfArgumentRegisters = <var>8</var>;</td></tr>
<tr><th id="113">113</th><td><u>#else</u></td></tr>
<tr><th id="114">114</th><td>    <em>static</em> <b>constexpr</b> <em>unsigned</em> numberOfArgumentRegisters = <var>0</var>;</td></tr>
<tr><th id="115">115</th><td><u>#endif</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>    <i>// Temporary registers.</i></td></tr>
<tr><th id="118">118</th><td><i>    // d7 is use by the MacroAssembler as fpTempRegister.</i></td></tr>
<tr><th id="119">119</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT0 = ARMRegisters::d0;</td></tr>
<tr><th id="120">120</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT1 = ARMRegisters::d1;</td></tr>
<tr><th id="121">121</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT2 = ARMRegisters::d2;</td></tr>
<tr><th id="122">122</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT3 = ARMRegisters::d3;</td></tr>
<tr><th id="123">123</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT4 = ARMRegisters::d4;</td></tr>
<tr><th id="124">124</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT5 = ARMRegisters::d5;</td></tr>
<tr><th id="125">125</th><td>    <i>// ARMv7 doesn't pass arguments in fp registers. The return</i></td></tr>
<tr><th id="126">126</th><td><i>    // value is also actually in integer registers, for now</i></td></tr>
<tr><th id="127">127</th><td><i>    // we'll return in d0 for simplicity.</i></td></tr>
<tr><th id="128">128</th><td>    <em>static</em> <b>constexpr</b> FPRReg returnValueFPR = ARMRegisters::d0; <i>// fpRegT0</i></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#if CPU(ARM_HARDFP)</u></td></tr>
<tr><th id="131">131</th><td>    <em>static</em> <b>constexpr</b> FPRReg argumentFPR0 = ARMRegisters::d0; <i>// fpRegT0</i></td></tr>
<tr><th id="132">132</th><td>    <em>static</em> <b>constexpr</b> FPRReg argumentFPR1 = ARMRegisters::d1; <i>// fpRegT1</i></td></tr>
<tr><th id="133">133</th><td><u>#endif</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>    <i>// FPRReg mapping is direct, the machine regsiter numbers can</i></td></tr>
<tr><th id="136">136</th><td><i>    // be used directly as indices into the FPR RegisterBank.</i></td></tr>
<tr><th id="137">137</th><td>    COMPILE_ASSERT(ARMRegisters::d0 == <var>0</var>, d0_is_0);</td></tr>
<tr><th id="138">138</th><td>    COMPILE_ASSERT(ARMRegisters::d1 == <var>1</var>, d1_is_1);</td></tr>
<tr><th id="139">139</th><td>    COMPILE_ASSERT(ARMRegisters::d2 == <var>2</var>, d2_is_2);</td></tr>
<tr><th id="140">140</th><td>    COMPILE_ASSERT(ARMRegisters::d3 == <var>3</var>, d3_is_3);</td></tr>
<tr><th id="141">141</th><td>    COMPILE_ASSERT(ARMRegisters::d4 == <var>4</var>, d4_is_4);</td></tr>
<tr><th id="142">142</th><td>    COMPILE_ASSERT(ARMRegisters::d5 == <var>5</var>, d5_is_5);</td></tr>
<tr><th id="143">143</th><td>    <em>static</em> FPRReg toRegister(<em>unsigned</em> index)</td></tr>
<tr><th id="144">144</th><td>    {</td></tr>
<tr><th id="145">145</th><td>        <b>return</b> (FPRReg)index;</td></tr>
<tr><th id="146">146</th><td>    }</td></tr>
<tr><th id="147">147</th><td>    <em>static</em> <em>unsigned</em> toIndex(FPRReg reg)</td></tr>
<tr><th id="148">148</th><td>    {</td></tr>
<tr><th id="149">149</th><td>        <b>return</b> (<em>unsigned</em>)reg;</td></tr>
<tr><th id="150">150</th><td>    }</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#if CPU(ARM_HARDFP)</u></td></tr>
<tr><th id="153">153</th><td>    <em>static</em> FPRReg toArgumentRegister(<em>unsigned</em> index)</td></tr>
<tr><th id="154">154</th><td>    {</td></tr>
<tr><th id="155">155</th><td>        ASSERT(index &lt; numberOfArgumentRegisters);</td></tr>
<tr><th id="156">156</th><td>        <b>return</b> <b>static_cast</b>&lt;FPRReg&gt;(index);</td></tr>
<tr><th id="157">157</th><td>    }</td></tr>
<tr><th id="158">158</th><td><u>#endif</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>    <em>static</em> <em>const</em> <em>char</em>* debugName(FPRReg reg)</td></tr>
<tr><th id="161">161</th><td>    {</td></tr>
<tr><th id="162">162</th><td>        ASSERT(reg != InvalidFPRReg);</td></tr>
<tr><th id="163">163</th><td>        <b>return</b> MacroAssembler::fprName(reg);</td></tr>
<tr><th id="164">164</th><td>    }</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>    <em>static</em> <b>constexpr</b> <em>unsigned</em> InvalidIndex = <var>0xffffffff</var>;</td></tr>
<tr><th id="167">167</th><td>};</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#<span data-ppcond="104">endif</span> // CPU(ARM)</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#<span data-ppcond="171">if</span> <a class="macro" href="../../../../usr/local/include/wtf/PlatformCPU.h.html#33" title="(defined 1 &amp;&amp; 1)" data-ref="_M/CPU">CPU</a>(ARM64)</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><b>class</b> <dfn class="type def" id="JSC::FPRInfo" title='JSC::FPRInfo' data-ref="JSC::FPRInfo" data-ref-filename="JSC..FPRInfo">FPRInfo</dfn> {</td></tr>
<tr><th id="174">174</th><td><b>public</b>:</td></tr>
<tr><th id="175">175</th><td>    <b>typedef</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="typedef" id="JSC::FPRInfo::RegisterType" title='JSC::FPRInfo::RegisterType' data-type='JSC::FPRReg' data-ref="JSC::FPRInfo::RegisterType" data-ref-filename="JSC..FPRInfo..RegisterType">RegisterType</dfn>;</td></tr>
<tr><th id="176">176</th><td>    <em>static</em> <b>constexpr</b> <em>unsigned</em> <dfn class="decl def" id="JSC::FPRInfo::numberOfRegisters" title='JSC::FPRInfo::numberOfRegisters' data-ref="JSC::FPRInfo::numberOfRegisters" data-ref-filename="JSC..FPRInfo..numberOfRegisters">numberOfRegisters</dfn> = <var>23</var>;</td></tr>
<tr><th id="177">177</th><td>    <em>static</em> <b>constexpr</b> <em>unsigned</em> <dfn class="decl def" id="JSC::FPRInfo::numberOfArgumentRegisters" title='JSC::FPRInfo::numberOfArgumentRegisters' data-ref="JSC::FPRInfo::numberOfArgumentRegisters" data-ref-filename="JSC..FPRInfo..numberOfArgumentRegisters">numberOfArgumentRegisters</dfn> = <var>8</var>;</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>    <i>// Temporary registers.</i></td></tr>
<tr><th id="180">180</th><td><i>    // q8-q15 are callee saved, q31 is use by the MacroAssembler as fpTempRegister.</i></td></tr>
<tr><th id="181">181</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT0" title='JSC::FPRInfo::fpRegT0' data-ref="JSC::FPRInfo::fpRegT0" data-ref-filename="JSC..FPRInfo..fpRegT0">fpRegT0</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q0' data-ref="JSC::ARM64Registers::q0" data-ref-filename="JSC..ARM64Registers..q0">q0</a>;</td></tr>
<tr><th id="182">182</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT1" title='JSC::FPRInfo::fpRegT1' data-ref="JSC::FPRInfo::fpRegT1" data-ref-filename="JSC..FPRInfo..fpRegT1">fpRegT1</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q1' data-ref="JSC::ARM64Registers::q1" data-ref-filename="JSC..ARM64Registers..q1">q1</a>;</td></tr>
<tr><th id="183">183</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT2" title='JSC::FPRInfo::fpRegT2' data-ref="JSC::FPRInfo::fpRegT2" data-ref-filename="JSC..FPRInfo..fpRegT2">fpRegT2</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q2' data-ref="JSC::ARM64Registers::q2" data-ref-filename="JSC..ARM64Registers..q2">q2</a>;</td></tr>
<tr><th id="184">184</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT3" title='JSC::FPRInfo::fpRegT3' data-ref="JSC::FPRInfo::fpRegT3" data-ref-filename="JSC..FPRInfo..fpRegT3">fpRegT3</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q3' data-ref="JSC::ARM64Registers::q3" data-ref-filename="JSC..ARM64Registers..q3">q3</a>;</td></tr>
<tr><th id="185">185</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT4" title='JSC::FPRInfo::fpRegT4' data-ref="JSC::FPRInfo::fpRegT4" data-ref-filename="JSC..FPRInfo..fpRegT4">fpRegT4</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q4' data-ref="JSC::ARM64Registers::q4" data-ref-filename="JSC..ARM64Registers..q4">q4</a>;</td></tr>
<tr><th id="186">186</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT5" title='JSC::FPRInfo::fpRegT5' data-ref="JSC::FPRInfo::fpRegT5" data-ref-filename="JSC..FPRInfo..fpRegT5">fpRegT5</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q5' data-ref="JSC::ARM64Registers::q5" data-ref-filename="JSC..ARM64Registers..q5">q5</a>;</td></tr>
<tr><th id="187">187</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT6" title='JSC::FPRInfo::fpRegT6' data-ref="JSC::FPRInfo::fpRegT6" data-ref-filename="JSC..FPRInfo..fpRegT6">fpRegT6</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q6' data-ref="JSC::ARM64Registers::q6" data-ref-filename="JSC..ARM64Registers..q6">q6</a>;</td></tr>
<tr><th id="188">188</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT7" title='JSC::FPRInfo::fpRegT7' data-ref="JSC::FPRInfo::fpRegT7" data-ref-filename="JSC..FPRInfo..fpRegT7">fpRegT7</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q7' data-ref="JSC::ARM64Registers::q7" data-ref-filename="JSC..ARM64Registers..q7">q7</a>;</td></tr>
<tr><th id="189">189</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT8" title='JSC::FPRInfo::fpRegT8' data-ref="JSC::FPRInfo::fpRegT8" data-ref-filename="JSC..FPRInfo..fpRegT8">fpRegT8</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q16' data-ref="JSC::ARM64Registers::q16" data-ref-filename="JSC..ARM64Registers..q16">q16</a>;</td></tr>
<tr><th id="190">190</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT9" title='JSC::FPRInfo::fpRegT9' data-ref="JSC::FPRInfo::fpRegT9" data-ref-filename="JSC..FPRInfo..fpRegT9">fpRegT9</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q17' data-ref="JSC::ARM64Registers::q17" data-ref-filename="JSC..ARM64Registers..q17">q17</a>;</td></tr>
<tr><th id="191">191</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT10" title='JSC::FPRInfo::fpRegT10' data-ref="JSC::FPRInfo::fpRegT10" data-ref-filename="JSC..FPRInfo..fpRegT10">fpRegT10</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q18' data-ref="JSC::ARM64Registers::q18" data-ref-filename="JSC..ARM64Registers..q18">q18</a>;</td></tr>
<tr><th id="192">192</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT11" title='JSC::FPRInfo::fpRegT11' data-ref="JSC::FPRInfo::fpRegT11" data-ref-filename="JSC..FPRInfo..fpRegT11">fpRegT11</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q19' data-ref="JSC::ARM64Registers::q19" data-ref-filename="JSC..ARM64Registers..q19">q19</a>;</td></tr>
<tr><th id="193">193</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT12" title='JSC::FPRInfo::fpRegT12' data-ref="JSC::FPRInfo::fpRegT12" data-ref-filename="JSC..FPRInfo..fpRegT12">fpRegT12</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q20' data-ref="JSC::ARM64Registers::q20" data-ref-filename="JSC..ARM64Registers..q20">q20</a>;</td></tr>
<tr><th id="194">194</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT13" title='JSC::FPRInfo::fpRegT13' data-ref="JSC::FPRInfo::fpRegT13" data-ref-filename="JSC..FPRInfo..fpRegT13">fpRegT13</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q21' data-ref="JSC::ARM64Registers::q21" data-ref-filename="JSC..ARM64Registers..q21">q21</a>;</td></tr>
<tr><th id="195">195</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT14" title='JSC::FPRInfo::fpRegT14' data-ref="JSC::FPRInfo::fpRegT14" data-ref-filename="JSC..FPRInfo..fpRegT14">fpRegT14</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q22' data-ref="JSC::ARM64Registers::q22" data-ref-filename="JSC..ARM64Registers..q22">q22</a>;</td></tr>
<tr><th id="196">196</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT15" title='JSC::FPRInfo::fpRegT15' data-ref="JSC::FPRInfo::fpRegT15" data-ref-filename="JSC..FPRInfo..fpRegT15">fpRegT15</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q23' data-ref="JSC::ARM64Registers::q23" data-ref-filename="JSC..ARM64Registers..q23">q23</a>;</td></tr>
<tr><th id="197">197</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT16" title='JSC::FPRInfo::fpRegT16' data-ref="JSC::FPRInfo::fpRegT16" data-ref-filename="JSC..FPRInfo..fpRegT16">fpRegT16</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q24' data-ref="JSC::ARM64Registers::q24" data-ref-filename="JSC..ARM64Registers..q24">q24</a>;</td></tr>
<tr><th id="198">198</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT17" title='JSC::FPRInfo::fpRegT17' data-ref="JSC::FPRInfo::fpRegT17" data-ref-filename="JSC..FPRInfo..fpRegT17">fpRegT17</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q25' data-ref="JSC::ARM64Registers::q25" data-ref-filename="JSC..ARM64Registers..q25">q25</a>;</td></tr>
<tr><th id="199">199</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT18" title='JSC::FPRInfo::fpRegT18' data-ref="JSC::FPRInfo::fpRegT18" data-ref-filename="JSC..FPRInfo..fpRegT18">fpRegT18</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q26' data-ref="JSC::ARM64Registers::q26" data-ref-filename="JSC..ARM64Registers..q26">q26</a>;</td></tr>
<tr><th id="200">200</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT19" title='JSC::FPRInfo::fpRegT19' data-ref="JSC::FPRInfo::fpRegT19" data-ref-filename="JSC..FPRInfo..fpRegT19">fpRegT19</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q27' data-ref="JSC::ARM64Registers::q27" data-ref-filename="JSC..ARM64Registers..q27">q27</a>;</td></tr>
<tr><th id="201">201</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT20" title='JSC::FPRInfo::fpRegT20' data-ref="JSC::FPRInfo::fpRegT20" data-ref-filename="JSC..FPRInfo..fpRegT20">fpRegT20</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q28' data-ref="JSC::ARM64Registers::q28" data-ref-filename="JSC..ARM64Registers..q28">q28</a>;</td></tr>
<tr><th id="202">202</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT21" title='JSC::FPRInfo::fpRegT21' data-ref="JSC::FPRInfo::fpRegT21" data-ref-filename="JSC..FPRInfo..fpRegT21">fpRegT21</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q29' data-ref="JSC::ARM64Registers::q29" data-ref-filename="JSC..ARM64Registers..q29">q29</a>;</td></tr>
<tr><th id="203">203</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegT22" title='JSC::FPRInfo::fpRegT22' data-ref="JSC::FPRInfo::fpRegT22" data-ref-filename="JSC..FPRInfo..fpRegT22">fpRegT22</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q30' data-ref="JSC::ARM64Registers::q30" data-ref-filename="JSC..ARM64Registers..q30">q30</a>;</td></tr>
<tr><th id="204">204</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegCS0" title='JSC::FPRInfo::fpRegCS0' data-ref="JSC::FPRInfo::fpRegCS0" data-ref-filename="JSC..FPRInfo..fpRegCS0">fpRegCS0</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q8' data-ref="JSC::ARM64Registers::q8" data-ref-filename="JSC..ARM64Registers..q8">q8</a>;</td></tr>
<tr><th id="205">205</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegCS1" title='JSC::FPRInfo::fpRegCS1' data-ref="JSC::FPRInfo::fpRegCS1" data-ref-filename="JSC..FPRInfo..fpRegCS1">fpRegCS1</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q9' data-ref="JSC::ARM64Registers::q9" data-ref-filename="JSC..ARM64Registers..q9">q9</a>;</td></tr>
<tr><th id="206">206</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegCS2" title='JSC::FPRInfo::fpRegCS2' data-ref="JSC::FPRInfo::fpRegCS2" data-ref-filename="JSC..FPRInfo..fpRegCS2">fpRegCS2</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q10' data-ref="JSC::ARM64Registers::q10" data-ref-filename="JSC..ARM64Registers..q10">q10</a>;</td></tr>
<tr><th id="207">207</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegCS3" title='JSC::FPRInfo::fpRegCS3' data-ref="JSC::FPRInfo::fpRegCS3" data-ref-filename="JSC..FPRInfo..fpRegCS3">fpRegCS3</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q11' data-ref="JSC::ARM64Registers::q11" data-ref-filename="JSC..ARM64Registers..q11">q11</a>;</td></tr>
<tr><th id="208">208</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegCS4" title='JSC::FPRInfo::fpRegCS4' data-ref="JSC::FPRInfo::fpRegCS4" data-ref-filename="JSC..FPRInfo..fpRegCS4">fpRegCS4</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q12' data-ref="JSC::ARM64Registers::q12" data-ref-filename="JSC..ARM64Registers..q12">q12</a>;</td></tr>
<tr><th id="209">209</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegCS5" title='JSC::FPRInfo::fpRegCS5' data-ref="JSC::FPRInfo::fpRegCS5" data-ref-filename="JSC..FPRInfo..fpRegCS5">fpRegCS5</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q13' data-ref="JSC::ARM64Registers::q13" data-ref-filename="JSC..ARM64Registers..q13">q13</a>;</td></tr>
<tr><th id="210">210</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegCS6" title='JSC::FPRInfo::fpRegCS6' data-ref="JSC::FPRInfo::fpRegCS6" data-ref-filename="JSC..FPRInfo..fpRegCS6">fpRegCS6</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q14' data-ref="JSC::ARM64Registers::q14" data-ref-filename="JSC..ARM64Registers..q14">q14</a>;</td></tr>
<tr><th id="211">211</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::fpRegCS7" title='JSC::FPRInfo::fpRegCS7' data-ref="JSC::FPRInfo::fpRegCS7" data-ref-filename="JSC..FPRInfo..fpRegCS7">fpRegCS7</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q15' data-ref="JSC::ARM64Registers::q15" data-ref-filename="JSC..ARM64Registers..q15">q15</a>;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::argumentFPR0" title='JSC::FPRInfo::argumentFPR0' data-ref="JSC::FPRInfo::argumentFPR0" data-ref-filename="JSC..FPRInfo..argumentFPR0">argumentFPR0</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q0' data-ref="JSC::ARM64Registers::q0" data-ref-filename="JSC..ARM64Registers..q0">q0</a>; <i>// fpRegT0</i></td></tr>
<tr><th id="214">214</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::argumentFPR1" title='JSC::FPRInfo::argumentFPR1' data-ref="JSC::FPRInfo::argumentFPR1" data-ref-filename="JSC..FPRInfo..argumentFPR1">argumentFPR1</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q1' data-ref="JSC::ARM64Registers::q1" data-ref-filename="JSC..ARM64Registers..q1">q1</a>; <i>// fpRegT1</i></td></tr>
<tr><th id="215">215</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::argumentFPR2" title='JSC::FPRInfo::argumentFPR2' data-ref="JSC::FPRInfo::argumentFPR2" data-ref-filename="JSC..FPRInfo..argumentFPR2">argumentFPR2</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q2' data-ref="JSC::ARM64Registers::q2" data-ref-filename="JSC..ARM64Registers..q2">q2</a>; <i>// fpRegT2</i></td></tr>
<tr><th id="216">216</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::argumentFPR3" title='JSC::FPRInfo::argumentFPR3' data-ref="JSC::FPRInfo::argumentFPR3" data-ref-filename="JSC..FPRInfo..argumentFPR3">argumentFPR3</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q3' data-ref="JSC::ARM64Registers::q3" data-ref-filename="JSC..ARM64Registers..q3">q3</a>; <i>// fpRegT3</i></td></tr>
<tr><th id="217">217</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::argumentFPR4" title='JSC::FPRInfo::argumentFPR4' data-ref="JSC::FPRInfo::argumentFPR4" data-ref-filename="JSC..FPRInfo..argumentFPR4">argumentFPR4</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q4' data-ref="JSC::ARM64Registers::q4" data-ref-filename="JSC..ARM64Registers..q4">q4</a>; <i>// fpRegT4</i></td></tr>
<tr><th id="218">218</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::argumentFPR5" title='JSC::FPRInfo::argumentFPR5' data-ref="JSC::FPRInfo::argumentFPR5" data-ref-filename="JSC..FPRInfo..argumentFPR5">argumentFPR5</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q5' data-ref="JSC::ARM64Registers::q5" data-ref-filename="JSC..ARM64Registers..q5">q5</a>; <i>// fpRegT5</i></td></tr>
<tr><th id="219">219</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::argumentFPR6" title='JSC::FPRInfo::argumentFPR6' data-ref="JSC::FPRInfo::argumentFPR6" data-ref-filename="JSC..FPRInfo..argumentFPR6">argumentFPR6</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q6' data-ref="JSC::ARM64Registers::q6" data-ref-filename="JSC..ARM64Registers..q6">q6</a>; <i>// fpRegT6</i></td></tr>
<tr><th id="220">220</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::argumentFPR7" title='JSC::FPRInfo::argumentFPR7' data-ref="JSC::FPRInfo::argumentFPR7" data-ref-filename="JSC..FPRInfo..argumentFPR7">argumentFPR7</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q7' data-ref="JSC::ARM64Registers::q7" data-ref-filename="JSC..ARM64Registers..q7">q7</a>; <i>// fpRegT7</i></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>    <em>static</em> <b>constexpr</b> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def" id="JSC::FPRInfo::returnValueFPR" title='JSC::FPRInfo::returnValueFPR' data-ref="JSC::FPRInfo::returnValueFPR" data-ref-filename="JSC..FPRInfo..returnValueFPR">returnValueFPR</dfn> = <span class="namespace">ARM64Registers::</span><a class="enum" href="ARM64Assembler.h.html#193" title='JSC::ARM64Registers::q0' data-ref="JSC::ARM64Registers::q0" data-ref-filename="JSC..ARM64Registers..q0">q0</a>; <i>// fpRegT0</i></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>    <em>static</em> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def fn" id="_ZN3JSC7FPRInfo10toRegisterEj" title='JSC::FPRInfo::toRegister' data-ref="_ZN3JSC7FPRInfo10toRegisterEj" data-ref-filename="_ZN3JSC7FPRInfo10toRegisterEj">toRegister</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="4597index" title='index' data-type='unsigned int' data-ref="4597index" data-ref-filename="4597index">index</dfn>)</td></tr>
<tr><th id="225">225</th><td>    {</td></tr>
<tr><th id="226">226</th><td>        <a class="macro" href="../../../../usr/local/include/wtf/Assertions.h.html#347" title="do { if (!(index &lt; numberOfRegisters)) { WTFReportAssertionFailure(&quot;/Volumes/ExternalSSD/Projects/webkit/WebKit/WebKitBuild/Debug/JavaScriptCore.framework/PrivateHeaders/FPRInfo.h&quot;, 226, __PRETTY_FUNCTION__, &quot;index &lt; numberOfRegisters&quot;); do { WTF::isIntegralOrPointerType(); compilerFenceForCrash(); WTFCrashWithInfo(226, &quot;/Volumes/ExternalSSD/Projects/webkit/WebKit/WebKitBuild/Debug/JavaScriptCore.framework/PrivateHeaders/FPRInfo.h&quot;, __PRETTY_FUNCTION__, 2463); } while (false); } } while (0)" data-ref="_M/ASSERT">ASSERT</a>(<a class="local col7 ref" href="#4597index" title='index' data-ref="4597index" data-ref-filename="4597index">index</a> &lt; <a class="member" href="#JSC::FPRInfo::numberOfRegisters" title='JSC::FPRInfo::numberOfRegisters' data-ref="JSC::FPRInfo::numberOfRegisters" data-ref-filename="JSC..FPRInfo..numberOfRegisters">numberOfRegisters</a>);</td></tr>
<tr><th id="227">227</th><td>        <em>static</em> <em>const</em> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="local col8 decl" id="4598registerForIndex" title='registerForIndex' data-type='const JSC::FPRReg [23]' data-ref="4598registerForIndex" data-ref-filename="4598registerForIndex">registerForIndex</dfn>[<a class="member" href="#JSC::FPRInfo::numberOfRegisters" title='JSC::FPRInfo::numberOfRegisters' data-ref="JSC::FPRInfo::numberOfRegisters" data-ref-filename="JSC..FPRInfo..numberOfRegisters">numberOfRegisters</a>] = {</td></tr>
<tr><th id="228">228</th><td>            <a class="member" href="#JSC::FPRInfo::fpRegT0" title='JSC::FPRInfo::fpRegT0' data-ref="JSC::FPRInfo::fpRegT0" data-ref-filename="JSC..FPRInfo..fpRegT0">fpRegT0</a>, <a class="member" href="#JSC::FPRInfo::fpRegT1" title='JSC::FPRInfo::fpRegT1' data-ref="JSC::FPRInfo::fpRegT1" data-ref-filename="JSC..FPRInfo..fpRegT1">fpRegT1</a>, <a class="member" href="#JSC::FPRInfo::fpRegT2" title='JSC::FPRInfo::fpRegT2' data-ref="JSC::FPRInfo::fpRegT2" data-ref-filename="JSC..FPRInfo..fpRegT2">fpRegT2</a>, <a class="member" href="#JSC::FPRInfo::fpRegT3" title='JSC::FPRInfo::fpRegT3' data-ref="JSC::FPRInfo::fpRegT3" data-ref-filename="JSC..FPRInfo..fpRegT3">fpRegT3</a>, <a class="member" href="#JSC::FPRInfo::fpRegT4" title='JSC::FPRInfo::fpRegT4' data-ref="JSC::FPRInfo::fpRegT4" data-ref-filename="JSC..FPRInfo..fpRegT4">fpRegT4</a>, <a class="member" href="#JSC::FPRInfo::fpRegT5" title='JSC::FPRInfo::fpRegT5' data-ref="JSC::FPRInfo::fpRegT5" data-ref-filename="JSC..FPRInfo..fpRegT5">fpRegT5</a>, <a class="member" href="#JSC::FPRInfo::fpRegT6" title='JSC::FPRInfo::fpRegT6' data-ref="JSC::FPRInfo::fpRegT6" data-ref-filename="JSC..FPRInfo..fpRegT6">fpRegT6</a>, <a class="member" href="#JSC::FPRInfo::fpRegT7" title='JSC::FPRInfo::fpRegT7' data-ref="JSC::FPRInfo::fpRegT7" data-ref-filename="JSC..FPRInfo..fpRegT7">fpRegT7</a>,</td></tr>
<tr><th id="229">229</th><td>            <a class="member" href="#JSC::FPRInfo::fpRegT8" title='JSC::FPRInfo::fpRegT8' data-ref="JSC::FPRInfo::fpRegT8" data-ref-filename="JSC..FPRInfo..fpRegT8">fpRegT8</a>, <a class="member" href="#JSC::FPRInfo::fpRegT9" title='JSC::FPRInfo::fpRegT9' data-ref="JSC::FPRInfo::fpRegT9" data-ref-filename="JSC..FPRInfo..fpRegT9">fpRegT9</a>, <a class="member" href="#JSC::FPRInfo::fpRegT10" title='JSC::FPRInfo::fpRegT10' data-ref="JSC::FPRInfo::fpRegT10" data-ref-filename="JSC..FPRInfo..fpRegT10">fpRegT10</a>, <a class="member" href="#JSC::FPRInfo::fpRegT11" title='JSC::FPRInfo::fpRegT11' data-ref="JSC::FPRInfo::fpRegT11" data-ref-filename="JSC..FPRInfo..fpRegT11">fpRegT11</a>, <a class="member" href="#JSC::FPRInfo::fpRegT12" title='JSC::FPRInfo::fpRegT12' data-ref="JSC::FPRInfo::fpRegT12" data-ref-filename="JSC..FPRInfo..fpRegT12">fpRegT12</a>, <a class="member" href="#JSC::FPRInfo::fpRegT13" title='JSC::FPRInfo::fpRegT13' data-ref="JSC::FPRInfo::fpRegT13" data-ref-filename="JSC..FPRInfo..fpRegT13">fpRegT13</a>, <a class="member" href="#JSC::FPRInfo::fpRegT14" title='JSC::FPRInfo::fpRegT14' data-ref="JSC::FPRInfo::fpRegT14" data-ref-filename="JSC..FPRInfo..fpRegT14">fpRegT14</a>, <a class="member" href="#JSC::FPRInfo::fpRegT15" title='JSC::FPRInfo::fpRegT15' data-ref="JSC::FPRInfo::fpRegT15" data-ref-filename="JSC..FPRInfo..fpRegT15">fpRegT15</a>,</td></tr>
<tr><th id="230">230</th><td>            <a class="member" href="#JSC::FPRInfo::fpRegT16" title='JSC::FPRInfo::fpRegT16' data-ref="JSC::FPRInfo::fpRegT16" data-ref-filename="JSC..FPRInfo..fpRegT16">fpRegT16</a>, <a class="member" href="#JSC::FPRInfo::fpRegT17" title='JSC::FPRInfo::fpRegT17' data-ref="JSC::FPRInfo::fpRegT17" data-ref-filename="JSC..FPRInfo..fpRegT17">fpRegT17</a>, <a class="member" href="#JSC::FPRInfo::fpRegT18" title='JSC::FPRInfo::fpRegT18' data-ref="JSC::FPRInfo::fpRegT18" data-ref-filename="JSC..FPRInfo..fpRegT18">fpRegT18</a>, <a class="member" href="#JSC::FPRInfo::fpRegT19" title='JSC::FPRInfo::fpRegT19' data-ref="JSC::FPRInfo::fpRegT19" data-ref-filename="JSC..FPRInfo..fpRegT19">fpRegT19</a>, <a class="member" href="#JSC::FPRInfo::fpRegT20" title='JSC::FPRInfo::fpRegT20' data-ref="JSC::FPRInfo::fpRegT20" data-ref-filename="JSC..FPRInfo..fpRegT20">fpRegT20</a>, <a class="member" href="#JSC::FPRInfo::fpRegT21" title='JSC::FPRInfo::fpRegT21' data-ref="JSC::FPRInfo::fpRegT21" data-ref-filename="JSC..FPRInfo..fpRegT21">fpRegT21</a>, <a class="member" href="#JSC::FPRInfo::fpRegT22" title='JSC::FPRInfo::fpRegT22' data-ref="JSC::FPRInfo::fpRegT22" data-ref-filename="JSC..FPRInfo..fpRegT22">fpRegT22</a></td></tr>
<tr><th id="231">231</th><td>        };</td></tr>
<tr><th id="232">232</th><td>        <b>return</b> <a class="local col8 ref" href="#4598registerForIndex" title='registerForIndex' data-ref="4598registerForIndex" data-ref-filename="4598registerForIndex">registerForIndex</a>[<a class="local col7 ref" href="#4597index" title='index' data-ref="4597index" data-ref-filename="4597index">index</a>];</td></tr>
<tr><th id="233">233</th><td>    }</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>    <em>static</em> <em>unsigned</em> <dfn class="decl def fn" id="_ZN3JSC7FPRInfo7toIndexENS_14ARM64Registers12FPRegisterIDE" title='JSC::FPRInfo::toIndex' data-ref="_ZN3JSC7FPRInfo7toIndexENS_14ARM64Registers12FPRegisterIDE" data-ref-filename="_ZN3JSC7FPRInfo7toIndexENS_14ARM64Registers12FPRegisterIDE">toIndex</dfn>(<a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="local col9 decl" id="4599reg" title='reg' data-type='JSC::FPRReg' data-ref="4599reg" data-ref-filename="4599reg">reg</dfn>)</td></tr>
<tr><th id="236">236</th><td>    {</td></tr>
<tr><th id="237">237</th><td>        <a class="macro" href="../../../../usr/local/include/wtf/Assertions.h.html#347" title="do { if (!(reg != InvalidFPRReg)) { WTFReportAssertionFailure(&quot;/Volumes/ExternalSSD/Projects/webkit/WebKit/WebKitBuild/Debug/JavaScriptCore.framework/PrivateHeaders/FPRInfo.h&quot;, 237, __PRETTY_FUNCTION__, &quot;reg != InvalidFPRReg&quot;); do { WTF::isIntegralOrPointerType(); compilerFenceForCrash(); WTFCrashWithInfo(237, &quot;/Volumes/ExternalSSD/Projects/webkit/WebKit/WebKitBuild/Debug/JavaScriptCore.framework/PrivateHeaders/FPRInfo.h&quot;, __PRETTY_FUNCTION__, 2465); } while (false); } } while (0)" data-ref="_M/ASSERT">ASSERT</a>(<a class="local col9 ref" href="#4599reg" title='reg' data-ref="4599reg" data-ref-filename="4599reg">reg</a> != <a class="ref" href="#JSC::InvalidFPRReg" title='JSC::InvalidFPRReg' data-ref="JSC::InvalidFPRReg" data-ref-filename="JSC..InvalidFPRReg">InvalidFPRReg</a>);</td></tr>
<tr><th id="238">238</th><td>        <a class="macro" href="../../../../usr/local/include/wtf/Assertions.h.html#347" title="do { if (!(static_cast&lt;int&gt;(reg) &lt; 32)) { WTFReportAssertionFailure(&quot;/Volumes/ExternalSSD/Projects/webkit/WebKit/WebKitBuild/Debug/JavaScriptCore.framework/PrivateHeaders/FPRInfo.h&quot;, 238, __PRETTY_FUNCTION__, &quot;static_cast&lt;int&gt;(reg) &lt; 32&quot;); do { WTF::isIntegralOrPointerType(); compilerFenceForCrash(); WTFCrashWithInfo(238, &quot;/Volumes/ExternalSSD/Projects/webkit/WebKit/WebKitBuild/Debug/JavaScriptCore.framework/PrivateHeaders/FPRInfo.h&quot;, __PRETTY_FUNCTION__, 2467); } while (false); } } while (0)" data-ref="_M/ASSERT">ASSERT</a>(<b>static_cast</b>&lt;<em>int</em>&gt;(<a class="local col9 ref" href="#4599reg" title='reg' data-ref="4599reg" data-ref-filename="4599reg">reg</a>) &lt; <var>32</var>);</td></tr>
<tr><th id="239">239</th><td>        <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="4600indexForRegister" title='indexForRegister' data-type='const unsigned int [32]' data-ref="4600indexForRegister" data-ref-filename="4600indexForRegister">indexForRegister</dfn>[<var>32</var>] = {</td></tr>
<tr><th id="240">240</th><td>            <var>0</var>, <var>1</var>, <var>2</var>, <var>3</var>, <var>4</var>, <var>5</var>, <var>6</var>, <var>7</var>,</td></tr>
<tr><th id="241">241</th><td>            <a class="member" href="#JSC::FPRInfo::InvalidIndex" title='JSC::FPRInfo::InvalidIndex' data-ref="JSC::FPRInfo::InvalidIndex" data-ref-filename="JSC..FPRInfo..InvalidIndex">InvalidIndex</a>, <a class="member" href="#JSC::FPRInfo::InvalidIndex" title='JSC::FPRInfo::InvalidIndex' data-ref="JSC::FPRInfo::InvalidIndex" data-ref-filename="JSC..FPRInfo..InvalidIndex">InvalidIndex</a>, <a class="member" href="#JSC::FPRInfo::InvalidIndex" title='JSC::FPRInfo::InvalidIndex' data-ref="JSC::FPRInfo::InvalidIndex" data-ref-filename="JSC..FPRInfo..InvalidIndex">InvalidIndex</a>, <a class="member" href="#JSC::FPRInfo::InvalidIndex" title='JSC::FPRInfo::InvalidIndex' data-ref="JSC::FPRInfo::InvalidIndex" data-ref-filename="JSC..FPRInfo..InvalidIndex">InvalidIndex</a>, <a class="member" href="#JSC::FPRInfo::InvalidIndex" title='JSC::FPRInfo::InvalidIndex' data-ref="JSC::FPRInfo::InvalidIndex" data-ref-filename="JSC..FPRInfo..InvalidIndex">InvalidIndex</a>, <a class="member" href="#JSC::FPRInfo::InvalidIndex" title='JSC::FPRInfo::InvalidIndex' data-ref="JSC::FPRInfo::InvalidIndex" data-ref-filename="JSC..FPRInfo..InvalidIndex">InvalidIndex</a>, <a class="member" href="#JSC::FPRInfo::InvalidIndex" title='JSC::FPRInfo::InvalidIndex' data-ref="JSC::FPRInfo::InvalidIndex" data-ref-filename="JSC..FPRInfo..InvalidIndex">InvalidIndex</a>, <a class="member" href="#JSC::FPRInfo::InvalidIndex" title='JSC::FPRInfo::InvalidIndex' data-ref="JSC::FPRInfo::InvalidIndex" data-ref-filename="JSC..FPRInfo..InvalidIndex">InvalidIndex</a>,</td></tr>
<tr><th id="242">242</th><td>            <var>8</var>, <var>9</var>, <var>10</var>, <var>11</var>, <var>12</var>, <var>13</var>, <var>14</var>, <var>15</var>,</td></tr>
<tr><th id="243">243</th><td>            <var>16</var>, <var>17</var>, <var>18</var>, <var>19</var>, <var>20</var>, <var>21</var>, <var>22</var>, <a class="member" href="#JSC::FPRInfo::InvalidIndex" title='JSC::FPRInfo::InvalidIndex' data-ref="JSC::FPRInfo::InvalidIndex" data-ref-filename="JSC..FPRInfo..InvalidIndex">InvalidIndex</a></td></tr>
<tr><th id="244">244</th><td>        };</td></tr>
<tr><th id="245">245</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="4601result" title='result' data-type='unsigned int' data-ref="4601result" data-ref-filename="4601result">result</dfn> = <a class="local col0 ref" href="#4600indexForRegister" title='indexForRegister' data-ref="4600indexForRegister" data-ref-filename="4600indexForRegister">indexForRegister</a>[<a class="local col9 ref" href="#4599reg" title='reg' data-ref="4599reg" data-ref-filename="4599reg">reg</a>];</td></tr>
<tr><th id="246">246</th><td>        <b>return</b> <a class="local col1 ref" href="#4601result" title='result' data-ref="4601result" data-ref-filename="4601result">result</a>;</td></tr>
<tr><th id="247">247</th><td>    }</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>    <em>static</em> <a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="decl def fn" id="_ZN3JSC7FPRInfo18toArgumentRegisterEj" title='JSC::FPRInfo::toArgumentRegister' data-ref="_ZN3JSC7FPRInfo18toArgumentRegisterEj" data-ref-filename="_ZN3JSC7FPRInfo18toArgumentRegisterEj">toArgumentRegister</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="4602index" title='index' data-type='unsigned int' data-ref="4602index" data-ref-filename="4602index">index</dfn>)</td></tr>
<tr><th id="250">250</th><td>    {</td></tr>
<tr><th id="251">251</th><td>        <a class="macro" href="../../../../usr/local/include/wtf/Assertions.h.html#347" title="do { if (!(index &lt; 8)) { WTFReportAssertionFailure(&quot;/Volumes/ExternalSSD/Projects/webkit/WebKit/WebKitBuild/Debug/JavaScriptCore.framework/PrivateHeaders/FPRInfo.h&quot;, 251, __PRETTY_FUNCTION__, &quot;index &lt; 8&quot;); do { WTF::isIntegralOrPointerType(); compilerFenceForCrash(); WTFCrashWithInfo(251, &quot;/Volumes/ExternalSSD/Projects/webkit/WebKit/WebKitBuild/Debug/JavaScriptCore.framework/PrivateHeaders/FPRInfo.h&quot;, __PRETTY_FUNCTION__, 2469); } while (false); } } while (0)" data-ref="_M/ASSERT">ASSERT</a>(<a class="local col2 ref" href="#4602index" title='index' data-ref="4602index" data-ref-filename="4602index">index</a> &lt; <var>8</var>);</td></tr>
<tr><th id="252">252</th><td>        <b>return</b> <b>static_cast</b>&lt;<a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a>&gt;(<a class="local col2 ref" href="#4602index" title='index' data-ref="4602index" data-ref-filename="4602index">index</a>);</td></tr>
<tr><th id="253">253</th><td>    }</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td>    <em>static</em> <em>const</em> <em>char</em>* <dfn class="decl def fn" id="_ZN3JSC7FPRInfo9debugNameENS_14ARM64Registers12FPRegisterIDE" title='JSC::FPRInfo::debugName' data-ref="_ZN3JSC7FPRInfo9debugNameENS_14ARM64Registers12FPRegisterIDE" data-ref-filename="_ZN3JSC7FPRInfo9debugNameENS_14ARM64Registers12FPRegisterIDE">debugName</dfn>(<a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="local col3 decl" id="4603reg" title='reg' data-type='JSC::FPRReg' data-ref="4603reg" data-ref-filename="4603reg">reg</dfn>)</td></tr>
<tr><th id="256">256</th><td>    {</td></tr>
<tr><th id="257">257</th><td>        <a class="macro" href="../../../../usr/local/include/wtf/Assertions.h.html#347" title="do { if (!(reg != InvalidFPRReg)) { WTFReportAssertionFailure(&quot;/Volumes/ExternalSSD/Projects/webkit/WebKit/WebKitBuild/Debug/JavaScriptCore.framework/PrivateHeaders/FPRInfo.h&quot;, 257, __PRETTY_FUNCTION__, &quot;reg != InvalidFPRReg&quot;); do { WTF::isIntegralOrPointerType(); compilerFenceForCrash(); WTFCrashWithInfo(257, &quot;/Volumes/ExternalSSD/Projects/webkit/WebKit/WebKitBuild/Debug/JavaScriptCore.framework/PrivateHeaders/FPRInfo.h&quot;, __PRETTY_FUNCTION__, 2471); } while (false); } } while (0)" data-ref="_M/ASSERT">ASSERT</a>(<a class="local col3 ref" href="#4603reg" title='reg' data-ref="4603reg" data-ref-filename="4603reg">reg</a> != <a class="ref" href="#JSC::InvalidFPRReg" title='JSC::InvalidFPRReg' data-ref="JSC::InvalidFPRReg" data-ref-filename="JSC..InvalidFPRReg">InvalidFPRReg</a>);</td></tr>
<tr><th id="258">258</th><td>        <b>return</b> <a class="type" href="MacroAssembler.h.html#JSC::MacroAssembler" title='JSC::MacroAssembler' data-ref="JSC::MacroAssembler" data-ref-filename="JSC..MacroAssembler">MacroAssembler</a>::<a class="ref fn" href="AbstractMacroAssembler.h.html#_ZN3JSC22AbstractMacroAssembler7fprNameENT_12FPRegisterIDE" title='JSC::AbstractMacroAssembler::fprName' data-ref="_ZN3JSC22AbstractMacroAssembler7fprNameENT_12FPRegisterIDE" data-ref-filename="_ZN3JSC22AbstractMacroAssembler7fprNameENT_12FPRegisterIDE">fprName</a>(<a class="local col3 ref" href="#4603reg" title='reg' data-ref="4603reg" data-ref-filename="4603reg">reg</a>);</td></tr>
<tr><th id="259">259</th><td>    }</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>    <em>static</em> <b>constexpr</b> <em>unsigned</em> <dfn class="decl def" id="JSC::FPRInfo::InvalidIndex" title='JSC::FPRInfo::InvalidIndex' data-ref="JSC::FPRInfo::InvalidIndex" data-ref-filename="JSC..FPRInfo..InvalidIndex">InvalidIndex</dfn> = <var>0xffffffff</var>;</td></tr>
<tr><th id="262">262</th><td>};</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#<span data-ppcond="171">endif</span> // CPU(ARM64)</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><u>#<span data-ppcond="266">if</span> <a class="macro" href="../../../../usr/local/include/wtf/PlatformCPU.h.html#33" title="(defined WTF_CPU_MIPS &amp;&amp; WTF_CPU_MIPS)" data-ref="_M/CPU">CPU</a>(MIPS)</u></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><b>class</b> FPRInfo {</td></tr>
<tr><th id="269">269</th><td><b>public</b>:</td></tr>
<tr><th id="270">270</th><td>    <b>typedef</b> FPRReg RegisterType;</td></tr>
<tr><th id="271">271</th><td>    <em>static</em> <b>constexpr</b> <em>unsigned</em> numberOfRegisters = <var>7</var>;</td></tr>
<tr><th id="272">272</th><td>    <em>static</em> <b>constexpr</b> <em>unsigned</em> numberOfArgumentRegisters = <var>2</var>;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>    <i>// Temporary registers.</i></td></tr>
<tr><th id="275">275</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT0 = MIPSRegisters::f0;</td></tr>
<tr><th id="276">276</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT1 = MIPSRegisters::f2;</td></tr>
<tr><th id="277">277</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT2 = MIPSRegisters::f4;</td></tr>
<tr><th id="278">278</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT3 = MIPSRegisters::f6;</td></tr>
<tr><th id="279">279</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT4 = MIPSRegisters::f8;</td></tr>
<tr><th id="280">280</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT5 = MIPSRegisters::f10;</td></tr>
<tr><th id="281">281</th><td>    <em>static</em> <b>constexpr</b> FPRReg fpRegT6 = MIPSRegisters::f18;</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td>    <em>static</em> <b>constexpr</b> FPRReg returnValueFPR = MIPSRegisters::f0;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>    <em>static</em> <b>constexpr</b> FPRReg argumentFPR0 = MIPSRegisters::f12;</td></tr>
<tr><th id="286">286</th><td>    <em>static</em> <b>constexpr</b> FPRReg argumentFPR1 = MIPSRegisters::f14;</td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td>    <em>static</em> FPRReg toRegister(<em>unsigned</em> index)</td></tr>
<tr><th id="289">289</th><td>    {</td></tr>
<tr><th id="290">290</th><td>        <em>static</em> <em>const</em> FPRReg registerForIndex[numberOfRegisters] = {</td></tr>
<tr><th id="291">291</th><td>            fpRegT0, fpRegT1, fpRegT2, fpRegT3, fpRegT4, fpRegT5, fpRegT6 };</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>        ASSERT(index &lt; numberOfRegisters);</td></tr>
<tr><th id="294">294</th><td>        <b>return</b> registerForIndex[index];</td></tr>
<tr><th id="295">295</th><td>    }</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    <em>static</em> FPRReg toArgumentRegister(<em>unsigned</em> index)</td></tr>
<tr><th id="298">298</th><td>    {</td></tr>
<tr><th id="299">299</th><td>        ASSERT(index &lt; numberOfArgumentRegisters);</td></tr>
<tr><th id="300">300</th><td>        <em>static</em> <em>const</em> FPRReg indexForRegister[<var>2</var>] = {</td></tr>
<tr><th id="301">301</th><td>            argumentFPR0, argumentFPR1</td></tr>
<tr><th id="302">302</th><td>        };</td></tr>
<tr><th id="303">303</th><td>        <b>return</b> indexForRegister[index];</td></tr>
<tr><th id="304">304</th><td>    }</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>    <em>static</em> <em>unsigned</em> toIndex(FPRReg reg)</td></tr>
<tr><th id="307">307</th><td>    {</td></tr>
<tr><th id="308">308</th><td>        ASSERT(reg != InvalidFPRReg);</td></tr>
<tr><th id="309">309</th><td>        ASSERT(reg &lt; <var>20</var>);</td></tr>
<tr><th id="310">310</th><td>        <em>static</em> <em>const</em> <em>unsigned</em> indexForRegister[<var>20</var>] = {</td></tr>
<tr><th id="311">311</th><td>            <var>0</var>, InvalidIndex, <var>1</var>, InvalidIndex,</td></tr>
<tr><th id="312">312</th><td>            <var>2</var>, InvalidIndex, <var>3</var>, InvalidIndex,</td></tr>
<tr><th id="313">313</th><td>            <var>4</var>, InvalidIndex, <var>5</var>, InvalidIndex,</td></tr>
<tr><th id="314">314</th><td>            InvalidIndex, InvalidIndex, InvalidIndex, InvalidIndex,</td></tr>
<tr><th id="315">315</th><td>            InvalidIndex, InvalidIndex, <var>6</var>, InvalidIndex,</td></tr>
<tr><th id="316">316</th><td>        };</td></tr>
<tr><th id="317">317</th><td>        <em>unsigned</em> result = indexForRegister[reg];</td></tr>
<tr><th id="318">318</th><td>        <b>return</b> result;</td></tr>
<tr><th id="319">319</th><td>    }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>    <em>static</em> <em>const</em> <em>char</em>* debugName(FPRReg reg)</td></tr>
<tr><th id="322">322</th><td>    {</td></tr>
<tr><th id="323">323</th><td>        ASSERT(reg != InvalidFPRReg);</td></tr>
<tr><th id="324">324</th><td>        <b>return</b> MacroAssembler::fprName(reg);</td></tr>
<tr><th id="325">325</th><td>    }</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>    <em>static</em> <b>constexpr</b> <em>unsigned</em> InvalidIndex = <var>0xffffffff</var>;</td></tr>
<tr><th id="328">328</th><td>};</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#<span data-ppcond="266">endif</span> // CPU(MIPS)</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><i>// We use this hack to get the FPRInfo from the FPRReg type in templates because our code is bad and we should feel bad..</i></td></tr>
<tr><th id="333">333</th><td><b>constexpr</b> <a class="type" href="#JSC::FPRInfo" title='JSC::FPRInfo' data-ref="JSC::FPRInfo" data-ref-filename="JSC..FPRInfo">FPRInfo</a> <dfn class="decl def fn" id="_ZN3JSC13toInfoFromRegENS_14ARM64Registers12FPRegisterIDE" title='JSC::toInfoFromReg' data-ref="_ZN3JSC13toInfoFromRegENS_14ARM64Registers12FPRegisterIDE" data-ref-filename="_ZN3JSC13toInfoFromRegENS_14ARM64Registers12FPRegisterIDE">toInfoFromReg</dfn>(<a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a>) { <b>return</b> <a class="type" href="#JSC::FPRInfo" title='JSC::FPRInfo' data-ref="JSC::FPRInfo" data-ref-filename="JSC..FPRInfo">FPRInfo</a><a class="ref fn" href="#173" title='JSC::FPRInfo::FPRInfo' data-ref="_ZN3JSC7FPRInfoC1Ev" data-ref-filename="_ZN3JSC7FPRInfoC1Ev">(</a>); }</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><u>#<span data-ppcond="36">endif</span> // ENABLE(ASSEMBLER)</u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>} <i>// namespace JSC</i></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><b>namespace</b> <span class="namespace">WTF</span> {</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><b>inline</b> <em>void</em> <dfn class="decl def fn" id="_ZN3WTF13printInternalERNS_11PrintStreamEN3JSC14ARM64Registers12FPRegisterIDE" title='WTF::printInternal' data-ref="_ZN3WTF13printInternalERNS_11PrintStreamEN3JSC14ARM64Registers12FPRegisterIDE" data-ref-filename="_ZN3WTF13printInternalERNS_11PrintStreamEN3JSC14ARM64Registers12FPRegisterIDE">printInternal</dfn>(<a class="type" href="../../../../usr/local/include/wtf/PrintStream.h.html#WTF::PrintStream" title='WTF::PrintStream' data-ref="WTF::PrintStream" data-ref-filename="WTF..PrintStream">PrintStream</a>&amp; <dfn class="local col4 decl" id="4604out" title='out' data-type='WTF::PrintStream &amp;' data-ref="4604out" data-ref-filename="4604out">out</dfn>, <span class="namespace">JSC::</span><a class="typedef" href="#JSC::FPRReg" title='JSC::FPRReg' data-type='MacroAssembler::FPRegisterID' data-ref="JSC::FPRReg" data-ref-filename="JSC..FPRReg">FPRReg</a> <dfn class="local col5 decl" id="4605reg" title='reg' data-type='JSC::FPRReg' data-ref="4605reg" data-ref-filename="4605reg">reg</dfn>)</td></tr>
<tr><th id="342">342</th><td>{</td></tr>
<tr><th id="343">343</th><td><u>#<span data-ppcond="343">if</span> <a class="macro" href="../../../../usr/local/include/wtf/PlatformEnable.h.html#36" title="(defined 1 &amp;&amp; 1)" data-ref="_M/ENABLE">ENABLE</a>(ASSEMBLER)</u></td></tr>
<tr><th id="344">344</th><td>    <a class="local col4 ref" href="#4604out" title='out' data-ref="4604out" data-ref-filename="4604out">out</a>.<a class="ref fn" href="../../../../usr/local/include/wtf/PrintStream.h.html#_ZN3WTF11PrintStream5printEDpRKT_" title='WTF::PrintStream::print' data-ref="_ZN3WTF11PrintStream5printEDpRKT_" data-ref-filename="_ZN3WTF11PrintStream5printEDpRKT_">print</a>(<q>"%"</q>, <span class="namespace">JSC::</span><a class="type" href="#JSC::FPRInfo" title='JSC::FPRInfo' data-ref="JSC::FPRInfo" data-ref-filename="JSC..FPRInfo">FPRInfo</a>::<a class="ref fn" href="#_ZN3JSC7FPRInfo9debugNameENS_14ARM64Registers12FPRegisterIDE" title='JSC::FPRInfo::debugName' data-ref="_ZN3JSC7FPRInfo9debugNameENS_14ARM64Registers12FPRegisterIDE" data-ref-filename="_ZN3JSC7FPRInfo9debugNameENS_14ARM64Registers12FPRegisterIDE">debugName</a>(<a class="local col5 ref" href="#4605reg" title='reg' data-ref="4605reg" data-ref-filename="4605reg">reg</a>));</td></tr>
<tr><th id="345">345</th><td><u>#<span data-ppcond="343">else</span></u></td></tr>
<tr><th id="346">346</th><td>    out.printf(<q>"%%fr%d"</q>, reg);</td></tr>
<tr><th id="347">347</th><td><u>#<span data-ppcond="343">endif</span></u></td></tr>
<tr><th id="348">348</th><td>}</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>} <i>// namespace WTF</i></td></tr>
<tr><th id="351">351</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../../../Source/WebCore/Modules/encryptedmedia/MediaKeySession.cpp.html'>webkit/Source/WebCore/Modules/encryptedmedia/MediaKeySession.cpp</a><br/>Generated on <em>2021-Jul-06</em> from project webkit<br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
