{
	"author": ["Xiaoda Pan", "Fan Yang", "Xuan Zeng", "Yangfeng Su"],
	"booktitle": "DATE",
	"crossref": "conf/date/2010",
	"dblpkey": "conf/date/PanYZS10",
	"ee": "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5457083",
	"pages": "1673-1676",
	"publisher": "IEEE",
	"stemmed": ["an", "effici", "transistor", "level", "piecewis", "linear", "macromodel", "approach", "for", "model", "order", "reduct", "of", "nonlinear", "circuit"],
	"tag": ["approach", "megamodelling", "order", "performance", "reduction"],
	"title": "An efficient transistor-level piecewise-linear macromodeling approach for model order reduction of nonlinear circuits",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2010
}