# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Universal_Register_Heap_one.srcs/sources_1/new/Universal_Register_Heap_one.v" \
"../../../../Universal_Register_Heap_one.srcs/sim_1/new/Universal_Register_Heap_one_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
