$date
	Sun Oct 23 03:37:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#767438
b1000 &
b1000 %
1$
b1000 !
1"
#767439
0"
#767442
b100 &
b100 %
#767446
b10 &
b10 %
#767450
b1 &
b1 %
1#
#767454
b0 &
0#
b0 %
0$
#1846321
b1100 !
1"
#1846322
b1100 &
b1100 %
1$
#1846323
0"
#1846326
b110 &
b110 %
#1846330
b11 &
b11 %
#1846334
b1010 &
b1010 %
#1846338
b101 &
b101 %
#1846342
b10000 &
b10000 %
#1846346
b1000 &
b1000 %
#1846350
b100 &
b100 %
#1846354
b10 &
b10 %
#1846358
b1 &
1#
b1 %
#1846362
b0 &
b0 %
0#
0$
#2836109
b11100 !
1"
#2836110
b11100 &
b11100 %
1$
#2836111
0"
#2836114
b1110 &
b1110 %
#2836118
b111 &
b111 %
#2836122
b10110 &
b10110 %
#2836126
b1011 &
b1011 %
#2836130
b100010 &
b100010 %
#2836134
b10001 &
b10001 %
#2836138
b110100 &
b110100 %
#2836142
b11010 &
b11010 %
#2836146
b1101 &
b1101 %
#2836150
b101000 &
b101000 %
#2836154
b10100 &
b10100 %
#2836158
b1010 &
b1010 %
#2836162
b101 &
b101 %
#2836166
b10000 &
b10000 %
#2836170
b1000 &
b1000 %
#2836174
b100 &
b100 %
#2836178
b10 &
b10 %
#2836182
b1 &
1#
b1 %
#2836186
b0 &
b0 %
0#
0$
#4500012
