//this will be done using state machine
//module memory_driver (input );
//Here  i will simply define a new valid in and counter as one module for clarity
module valid_in (input clk, rst, button,
						output valid_in);
						
	wire valid_in;
	reg validin_reg;
	
	always @(posedge clk)
	begin
		if(!rst)
			validin_reg <= 0;
		else
			validin_reg <= valid_in;
	end
	
endmodule
	