# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab03_Vending_Machine.srcs/sources_1/imports/Lab03/vending_machine.v" \
"../../../../Lab03_Vending_Machine.srcs/sim_1/imports/Lab03/vending_machine_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
