[N
28
23
8 iInstExt
1
96 /home/ojewell/cpre381/Pipelined-MIPS-Processors/cpre381-toolflow/containers/sim_container_0/work
20
10 ADDR_WIDTH
4
16 INPUT_BIT_LENGTH
9
8 mux2t1_n
6
5 reg_n
8
1 N
11
7 adder_n
26
5 mixed
18
3 rtl
13
16 vectorreverser_n
3
8 dataflow
7
9 structure
22
14 mips_processor
14
9 mux8t1_32
28
12 OUTPUT_TRACE
25
2 tb
21
7 reg_npc
19
10 DATA_WIDTH
10
10 structural
17
3 mem
5
17 OUTPUT_BIT_LENGTH
2
8 sign_ext
27
9 gCLK_HPER
24
9 iInstAddr
12
10 onescomp_n
16
4 i_D4
15
4 i_D6
]
[G
1
25
26
1
27
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
25
26
1
8
1
0
32
0
0 0
0
0
]
[G
1
22
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
17
18
1
19
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
8
1
0
32
0
0 0
0
0
]
[G
1
21
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
16
0
0 0
0
0
]
[G
1
25
26
1
28
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
17
18
1
20
1
0
10
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
11
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
13
3
1
8
1
0
32
0
0 0
0
0
]
[G
1
12
10
1
8
1
0
32
0
0 0
0
0
]
[P
1
22
7
23
24
1
0
0
]
[P
1
14
10
15
16
1
0
0
]
