{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 28 21:21:42 2018 " "Info: Processing started: Sun Oct 28 21:21:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[6\] HEX0\[2\] 14.762 ns Longest " "Info: Longest tpd from source pin \"SW\[6\]\" to destination pin \"HEX0\[2\]\" is 14.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns SW\[6\] 1 PIN PIN_U12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_U12; Fanout = 1; PIN Node = 'SW\[6\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "test.vhd" "" { Text "E:/EDA/test/test.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.784 ns) + CELL(0.420 ns) 7.044 ns five_to_one_mult_comp:M0\|Mux2~0 2 COMB LCCOMB_X30_Y31_N2 1 " "Info: 2: + IC(5.784 ns) + CELL(0.420 ns) = 7.044 ns; Loc. = LCCOMB_X30_Y31_N2; Fanout = 1; COMB Node = 'five_to_one_mult_comp:M0\|Mux2~0'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "6.204 ns" { SW[6] five_to_one_mult_comp:M0|Mux2~0 } "NODE_NAME" } } { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 7.715 ns five_to_one_mult_comp:M0\|Mux2~1 3 COMB LCCOMB_X30_Y31_N28 1 " "Info: 3: + IC(0.251 ns) + CELL(0.420 ns) = 7.715 ns; Loc. = LCCOMB_X30_Y31_N28; Fanout = 1; COMB Node = 'five_to_one_mult_comp:M0\|Mux2~1'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { five_to_one_mult_comp:M0|Mux2~0 five_to_one_mult_comp:M0|Mux2~1 } "NODE_NAME" } } { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.416 ns) 8.376 ns five_to_one_mult_comp:M0\|Mux2~2 4 COMB LCCOMB_X30_Y31_N6 1 " "Info: 4: + IC(0.245 ns) + CELL(0.416 ns) = 8.376 ns; Loc. = LCCOMB_X30_Y31_N6; Fanout = 1; COMB Node = 'five_to_one_mult_comp:M0\|Mux2~2'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.661 ns" { five_to_one_mult_comp:M0|Mux2~1 five_to_one_mult_comp:M0|Mux2~2 } "NODE_NAME" } } { "../three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" "" { Text "E:/EDA/three_bit_five_to_one_mult_comp/five_to_one_mult_comp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.598 ns) + CELL(2.788 ns) 14.762 ns HEX0\[2\] 5 PIN PIN_V13 0 " "Info: 5: + IC(3.598 ns) + CELL(2.788 ns) = 14.762 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'HEX0\[2\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "6.386 ns" { five_to_one_mult_comp:M0|Mux2~2 HEX0[2] } "NODE_NAME" } } { "test.vhd" "" { Text "E:/EDA/test/test.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.884 ns ( 33.08 % ) " "Info: Total cell delay = 4.884 ns ( 33.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.878 ns ( 66.92 % ) " "Info: Total interconnect delay = 9.878 ns ( 66.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "14.762 ns" { SW[6] five_to_one_mult_comp:M0|Mux2~0 five_to_one_mult_comp:M0|Mux2~1 five_to_one_mult_comp:M0|Mux2~2 HEX0[2] } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "14.762 ns" { SW[6] {} SW[6]~combout {} five_to_one_mult_comp:M0|Mux2~0 {} five_to_one_mult_comp:M0|Mux2~1 {} five_to_one_mult_comp:M0|Mux2~2 {} HEX0[2] {} } { 0.000ns 0.000ns 5.784ns 0.251ns 0.245ns 3.598ns } { 0.000ns 0.840ns 0.420ns 0.420ns 0.416ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 28 21:21:42 2018 " "Info: Processing ended: Sun Oct 28 21:21:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
