0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/Andre/Desktop/Processor/FinalProject/FinalProject.srcs/sources_1/new/DataMemoryFast.v,1650322372,verilog,,C:/Users/Andre/Desktop/Processor/FinalProject/FinalProject.srcs/sources_1/new/Forwarding.v,,DataMemoryFast,,,,,,,,
C:/Users/Andre/Desktop/Processor/FinalProject/FinalProject.srcs/sources_1/new/InstructionMemoryFast.v,1650322396,verilog,,C:/Users/Andre/Desktop/Processor/FinalProject/FinalProject.srcs/sources_1/new/Mux17Bit2To1.v,,InstructionMemoryFast,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.sim/sim_1/behav/xsim/glbl.v,1529022456,verilog,,,,glbl,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sim_1/new/TopLevel_tb.v,1650518112,verilog,,,,TopLevel_tb,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/ALU32Bit.v,1650518109,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Control.v,,ALU32Bit,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Control.v,1650518390,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v,,Control,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataCacheMemory.v,1650518396,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v,,DataCacheMemory,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMainMemory.v,1650518402,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMemoryCached.v,,DataMainMemory,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMemoryCached.v,1650518409,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Forwarding.v,,DataMemoryCached,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/DataMemorySlow.v,1650518425,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Forwarding.v,,DataMemorySlow,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Forwarding.v,1650518427,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/HazardDetection.v,,Forwarding,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/HazardDetection.v,1650518438,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/HiLoRegisters.v,,HazardDetection,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/HiLoRegisters.v,1650518432,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v,,HiLoRegisters,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionCacheMemory.v,1650518451,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v,,InstructionCacheMemory,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMainMemory.v,1650518468,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMemoryCached.v,,InstructionMainMemory,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMemoryCached.v,1650518476,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux17Bit2To1.v,,InstructionMemoryCached,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/InstructionMemorySlow.v,1650518495,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux17Bit2To1.v,,InstructionMemorySlow,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux17Bit2To1.v,1650518505,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux32Bit2To1.v,,Mux17Bit2To1,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux32Bit2To1.v,1650518507,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux32Bit3To1.v,,Mux32Bit2To1,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux32Bit3To1.v,1650518510,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux32Bit4To1.v,,Mux32Bit3To1,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux32Bit4To1.v,1650518512,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux5Bit2To1.v,,Mux32Bit4To1,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux5Bit2To1.v,1650518500,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux8Bit2To1.v,,Mux5Bit2To1,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/Mux8Bit2To1.v,1650518503,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/PCAdder.v,,Mux8Bit2To1,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/PCAdder.v,1650518514,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/PipelinedRegisters.v,,PCAdder,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/PipelinedRegisters.v,1650518517,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/ProgramCounter.v,,PipelinedRegisters,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/ProgramCounter.v,1650518520,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/RegisterFile.v,,ProgramCounter,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/RegisterFile.v,1650518522,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/ShiftAdder.v,,RegisterFile,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/ShiftAdder.v,1650518525,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/SignExtension.v,,ShiftAdder,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/SignExtension.v,1650518527,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v,,SignExtension,,,,,,,,
C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sources_1/new/TopLevel.v,1650518734,verilog,,C:/Users/Andre/Desktop/UASeniorYear/ECE462/project/delivery/ECE462-FinalProject/Vivado/FinalProject/FinalProject.srcs/sim_1/new/TopLevel_tb.v,,TopLevel,,,,,,,,
