//
// Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
//
// On Tue May 29 21:52:28 EDT 2018
//
//
// Ports:
// Name                         I/O  size props
// RDY_hart0_server_reset_request_put  O     1 reg
// RDY_hart0_server_reset_response_get  O     1 reg
// imem_master_awvalid            O     1
// imem_master_awaddr             O    32 reg
// imem_master_awprot             O     3 reg
// imem_master_wvalid             O     1
// imem_master_wdata              O    64 reg
// imem_master_wstrb              O     8 reg
// imem_master_bready             O     1
// imem_master_arvalid            O     1
// imem_master_araddr             O    32 reg
// imem_master_arprot             O     3 reg
// imem_master_rready             O     1
// dmem_master_awvalid            O     1
// dmem_master_awaddr             O    32 reg
// dmem_master_awprot             O     3 reg
// dmem_master_wvalid             O     1
// dmem_master_wdata              O    64 reg
// dmem_master_wstrb              O     8 reg
// dmem_master_bready             O     1
// dmem_master_arvalid            O     1
// dmem_master_araddr             O    32 reg
// dmem_master_arprot             O     3 reg
// dmem_master_rready             O     1
// near_mem_slave_awready         O     1 const
// near_mem_slave_wready          O     1 const
// near_mem_slave_bvalid          O     1 const
// near_mem_slave_bresp           O     2 const
// near_mem_slave_arready         O     1 const
// near_mem_slave_rvalid          O     1 const
// near_mem_slave_rresp           O     2 const
// near_mem_slave_rdata           O    64 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// imem_master_awready            I     1
// imem_master_wready             I     1
// imem_master_bvalid             I     1
// imem_master_bresp              I     2 reg
// imem_master_arready            I     1
// imem_master_rvalid             I     1
// imem_master_rresp              I     2 reg
// imem_master_rdata              I    64 reg
// dmem_master_awready            I     1
// dmem_master_wready             I     1
// dmem_master_bvalid             I     1
// dmem_master_bresp              I     2 reg
// dmem_master_arready            I     1
// dmem_master_rvalid             I     1
// dmem_master_rresp              I     2 reg
// dmem_master_rdata              I    64 reg
// near_mem_slave_awvalid         I     1 unused
// near_mem_slave_awaddr          I    32 unused
// near_mem_slave_awprot          I     3 unused
// near_mem_slave_wvalid          I     1 unused
// near_mem_slave_wdata           I    64 unused
// near_mem_slave_wstrb           I     8 unused
// near_mem_slave_bready          I     1 unused
// near_mem_slave_arvalid         I     1 unused
// near_mem_slave_araddr          I    32 unused
// near_mem_slave_arprot          I     3 unused
// near_mem_slave_rready          I     1 unused
// EN_hart0_server_reset_request_put  I     1
// EN_hart0_server_reset_response_get  I     1
// EN_external_interrupt_req      I     1
// EN_timer_interrupt_req         I     1
// EN_software_interrupt_req      I     1
//
// Combinational paths from inputs to outputs:
//   (imem_master_awready, imem_master_wready) -> imem_master_bready
//   (imem_master_awready,
//    imem_master_wready,
//    dmem_master_awready,
//    dmem_master_wready) -> imem_master_rready
//   (imem_master_awready,
//    imem_master_wready,
//    dmem_master_awready,
//    dmem_master_wready) -> dmem_master_rready
//   (dmem_master_awready, dmem_master_wready) -> dmem_master_bready
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkCPU(CLK,
	     RST_N,

	     EN_hart0_server_reset_request_put,
	     RDY_hart0_server_reset_request_put,

	     EN_hart0_server_reset_response_get,
	     RDY_hart0_server_reset_response_get,

	     imem_master_awvalid,

	     imem_master_awaddr,

	     imem_master_awprot,

	     imem_master_awready,

	     imem_master_wvalid,

	     imem_master_wdata,

	     imem_master_wstrb,

	     imem_master_wready,

	     imem_master_bvalid,
	     imem_master_bresp,

	     imem_master_bready,

	     imem_master_arvalid,

	     imem_master_araddr,

	     imem_master_arprot,

	     imem_master_arready,

	     imem_master_rvalid,
	     imem_master_rresp,
	     imem_master_rdata,

	     imem_master_rready,

	     dmem_master_awvalid,

	     dmem_master_awaddr,

	     dmem_master_awprot,

	     dmem_master_awready,

	     dmem_master_wvalid,

	     dmem_master_wdata,

	     dmem_master_wstrb,

	     dmem_master_wready,

	     dmem_master_bvalid,
	     dmem_master_bresp,

	     dmem_master_bready,

	     dmem_master_arvalid,

	     dmem_master_araddr,

	     dmem_master_arprot,

	     dmem_master_arready,

	     dmem_master_rvalid,
	     dmem_master_rresp,
	     dmem_master_rdata,

	     dmem_master_rready,

	     near_mem_slave_awvalid,
	     near_mem_slave_awaddr,
	     near_mem_slave_awprot,

	     near_mem_slave_awready,

	     near_mem_slave_wvalid,
	     near_mem_slave_wdata,
	     near_mem_slave_wstrb,

	     near_mem_slave_wready,

	     near_mem_slave_bvalid,

	     near_mem_slave_bresp,

	     near_mem_slave_bready,

	     near_mem_slave_arvalid,
	     near_mem_slave_araddr,
	     near_mem_slave_arprot,

	     near_mem_slave_arready,

	     near_mem_slave_rvalid,

	     near_mem_slave_rresp,

	     near_mem_slave_rdata,

	     near_mem_slave_rready,

	     EN_external_interrupt_req,

	     EN_timer_interrupt_req,

	     EN_software_interrupt_req);
  parameter [63 : 0] pc_reset_value = 64'b0;
  input  CLK;
  input  RST_N;

  // action method hart0_server_reset_request_put
  input  EN_hart0_server_reset_request_put;
  output RDY_hart0_server_reset_request_put;

  // action method hart0_server_reset_response_get
  input  EN_hart0_server_reset_response_get;
  output RDY_hart0_server_reset_response_get;

  // value method imem_master_m_awvalid
  output imem_master_awvalid;

  // value method imem_master_m_awaddr
  output [31 : 0] imem_master_awaddr;

  // value method imem_master_m_awprot
  output [2 : 0] imem_master_awprot;

  // value method imem_master_m_awuser

  // action method imem_master_m_awready
  input  imem_master_awready;

  // value method imem_master_m_wvalid
  output imem_master_wvalid;

  // value method imem_master_m_wdata
  output [63 : 0] imem_master_wdata;

  // value method imem_master_m_wstrb
  output [7 : 0] imem_master_wstrb;

  // action method imem_master_m_wready
  input  imem_master_wready;

  // action method imem_master_m_bvalid
  input  imem_master_bvalid;
  input  [1 : 0] imem_master_bresp;

  // value method imem_master_m_bready
  output imem_master_bready;

  // value method imem_master_m_arvalid
  output imem_master_arvalid;

  // value method imem_master_m_araddr
  output [31 : 0] imem_master_araddr;

  // value method imem_master_m_arprot
  output [2 : 0] imem_master_arprot;

  // value method imem_master_m_aruser

  // action method imem_master_m_arready
  input  imem_master_arready;

  // action method imem_master_m_rvalid
  input  imem_master_rvalid;
  input  [1 : 0] imem_master_rresp;
  input  [63 : 0] imem_master_rdata;

  // value method imem_master_m_rready
  output imem_master_rready;

  // value method dmem_master_m_awvalid
  output dmem_master_awvalid;

  // value method dmem_master_m_awaddr
  output [31 : 0] dmem_master_awaddr;

  // value method dmem_master_m_awprot
  output [2 : 0] dmem_master_awprot;

  // value method dmem_master_m_awuser

  // action method dmem_master_m_awready
  input  dmem_master_awready;

  // value method dmem_master_m_wvalid
  output dmem_master_wvalid;

  // value method dmem_master_m_wdata
  output [63 : 0] dmem_master_wdata;

  // value method dmem_master_m_wstrb
  output [7 : 0] dmem_master_wstrb;

  // action method dmem_master_m_wready
  input  dmem_master_wready;

  // action method dmem_master_m_bvalid
  input  dmem_master_bvalid;
  input  [1 : 0] dmem_master_bresp;

  // value method dmem_master_m_bready
  output dmem_master_bready;

  // value method dmem_master_m_arvalid
  output dmem_master_arvalid;

  // value method dmem_master_m_araddr
  output [31 : 0] dmem_master_araddr;

  // value method dmem_master_m_arprot
  output [2 : 0] dmem_master_arprot;

  // value method dmem_master_m_aruser

  // action method dmem_master_m_arready
  input  dmem_master_arready;

  // action method dmem_master_m_rvalid
  input  dmem_master_rvalid;
  input  [1 : 0] dmem_master_rresp;
  input  [63 : 0] dmem_master_rdata;

  // value method dmem_master_m_rready
  output dmem_master_rready;

  // action method near_mem_slave_m_awvalid
  input  near_mem_slave_awvalid;
  input  [31 : 0] near_mem_slave_awaddr;
  input  [2 : 0] near_mem_slave_awprot;

  // value method near_mem_slave_m_awready
  output near_mem_slave_awready;

  // action method near_mem_slave_m_wvalid
  input  near_mem_slave_wvalid;
  input  [63 : 0] near_mem_slave_wdata;
  input  [7 : 0] near_mem_slave_wstrb;

  // value method near_mem_slave_m_wready
  output near_mem_slave_wready;

  // value method near_mem_slave_m_bvalid
  output near_mem_slave_bvalid;

  // value method near_mem_slave_m_bresp
  output [1 : 0] near_mem_slave_bresp;

  // value method near_mem_slave_m_buser

  // action method near_mem_slave_m_bready
  input  near_mem_slave_bready;

  // action method near_mem_slave_m_arvalid
  input  near_mem_slave_arvalid;
  input  [31 : 0] near_mem_slave_araddr;
  input  [2 : 0] near_mem_slave_arprot;

  // value method near_mem_slave_m_arready
  output near_mem_slave_arready;

  // value method near_mem_slave_m_rvalid
  output near_mem_slave_rvalid;

  // value method near_mem_slave_m_rresp
  output [1 : 0] near_mem_slave_rresp;

  // value method near_mem_slave_m_rdata
  output [63 : 0] near_mem_slave_rdata;

  // value method near_mem_slave_m_ruser

  // action method near_mem_slave_m_rready
  input  near_mem_slave_rready;

  // action method external_interrupt_req
  input  EN_external_interrupt_req;

  // action method timer_interrupt_req
  input  EN_timer_interrupt_req;

  // action method software_interrupt_req
  input  EN_software_interrupt_req;

  // signals for module outputs
  wire [63 : 0] dmem_master_wdata, imem_master_wdata, near_mem_slave_rdata;
  wire [31 : 0] dmem_master_araddr,
		dmem_master_awaddr,
		imem_master_araddr,
		imem_master_awaddr;
  wire [7 : 0] dmem_master_wstrb, imem_master_wstrb;
  wire [2 : 0] dmem_master_arprot,
	       dmem_master_awprot,
	       imem_master_arprot,
	       imem_master_awprot;
  wire [1 : 0] near_mem_slave_bresp, near_mem_slave_rresp;
  wire RDY_hart0_server_reset_request_put,
       RDY_hart0_server_reset_response_get,
       dmem_master_arvalid,
       dmem_master_awvalid,
       dmem_master_bready,
       dmem_master_rready,
       dmem_master_wvalid,
       imem_master_arvalid,
       imem_master_awvalid,
       imem_master_bready,
       imem_master_rready,
       imem_master_wvalid,
       near_mem_slave_arready,
       near_mem_slave_awready,
       near_mem_slave_bvalid,
       near_mem_slave_rvalid,
       near_mem_slave_wready;

  // register cfg_logdelay
  reg [63 : 0] cfg_logdelay;
  wire [63 : 0] cfg_logdelay$D_IN;
  wire cfg_logdelay$EN;

  // register cfg_verbosity
  reg [3 : 0] cfg_verbosity;
  wire [3 : 0] cfg_verbosity$D_IN;
  wire cfg_verbosity$EN;

  // register rg_cur_priv
  reg [1 : 0] rg_cur_priv;
  reg [1 : 0] rg_cur_priv$D_IN;
  wire rg_cur_priv$EN;

  // register rg_halt
  reg rg_halt;
  wire rg_halt$D_IN, rg_halt$EN;

  // register rg_inum
  reg [63 : 0] rg_inum;
  reg [63 : 0] rg_inum$D_IN;
  wire rg_inum$EN;

  // register rg_start_CPI_cycles
  reg [63 : 0] rg_start_CPI_cycles;
  wire [63 : 0] rg_start_CPI_cycles$D_IN;
  wire rg_start_CPI_cycles$EN;

  // register rg_start_CPI_instrs
  reg [63 : 0] rg_start_CPI_instrs;
  wire [63 : 0] rg_start_CPI_instrs$D_IN;
  wire rg_start_CPI_instrs$EN;

  // register rg_state
  reg [2 : 0] rg_state;
  reg [2 : 0] rg_state$D_IN;
  wire rg_state$EN;

  // register stage1_rg_full
  reg stage1_rg_full;
  reg stage1_rg_full$D_IN;
  wire stage1_rg_full$EN;

  // register stage1_rg_run_state
  reg stage1_rg_run_state;
  wire stage1_rg_run_state$D_IN, stage1_rg_run_state$EN;

  // register stage2_rg_full
  reg stage2_rg_full;
  wire stage2_rg_full$D_IN, stage2_rg_full$EN;

  // register stage2_rg_run_state
  reg stage2_rg_run_state;
  wire stage2_rg_run_state$D_IN, stage2_rg_run_state$EN;

  // register stage2_rg_stage2
  reg [169 : 0] stage2_rg_stage2;
  wire [169 : 0] stage2_rg_stage2$D_IN;
  wire stage2_rg_stage2$EN;

  // register stage3_rg_full
  reg stage3_rg_full;
  wire stage3_rg_full$D_IN, stage3_rg_full$EN;

  // register stage3_rg_run_state
  reg stage3_rg_run_state;
  wire stage3_rg_run_state$D_IN, stage3_rg_run_state$EN;

  // register stage3_rg_stage3
  reg [148 : 0] stage3_rg_stage3;
  wire [148 : 0] stage3_rg_stage3$D_IN;
  wire stage3_rg_stage3$EN;

  // ports of submodule csr_regfile
  reg [31 : 0] csr_regfile$csr_trap_actions_xtval;
  reg [3 : 0] csr_regfile$csr_trap_actions_exc_code;
  reg [1 : 0] csr_regfile$csr_ret_actions_from_priv;
  wire [97 : 0] csr_regfile$csr_trap_actions;
  wire [65 : 0] csr_regfile$csr_ret_actions;
  wire [63 : 0] csr_regfile$read_csr_mcycle, csr_regfile$read_csr_minstret;
  wire [32 : 0] csr_regfile$read_csr;
  wire [31 : 0] csr_regfile$csr_trap_actions_pc,
		csr_regfile$read_mstatus,
		csr_regfile$read_satp,
		csr_regfile$read_sstatus,
		csr_regfile$write_csr_word;
  wire [11 : 0] csr_regfile$mav_read_csr_csr_addr,
		csr_regfile$read_csr_csr_addr,
		csr_regfile$read_csr_port2_csr_addr,
		csr_regfile$write_csr_csr_addr;
  wire [4 : 0] csr_regfile$interrupt_pending;
  wire [2 : 0] csr_regfile$read_csr_mcounteren;
  wire [1 : 0] csr_regfile$csr_trap_actions_from_priv,
	       csr_regfile$interrupt_pending_cur_priv;
  wire csr_regfile$EN_csr_minstret_incr,
       csr_regfile$EN_csr_ret_actions,
       csr_regfile$EN_csr_trap_actions,
       csr_regfile$EN_external_interrupt_req,
       csr_regfile$EN_mav_read_csr,
       csr_regfile$EN_server_reset_request_put,
       csr_regfile$EN_server_reset_response_get,
       csr_regfile$EN_software_interrupt_req,
       csr_regfile$EN_timer_interrupt_req,
       csr_regfile$EN_write_csr,
       csr_regfile$RDY_server_reset_request_put,
       csr_regfile$RDY_server_reset_response_get,
       csr_regfile$csr_trap_actions_interrupt;

  // ports of submodule f_reset_reqs
  wire f_reset_reqs$CLR,
       f_reset_reqs$DEQ,
       f_reset_reqs$EMPTY_N,
       f_reset_reqs$ENQ,
       f_reset_reqs$FULL_N;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule gpr_regfile
  wire [31 : 0] gpr_regfile$read_rs1,
		gpr_regfile$read_rs2,
		gpr_regfile$write_rd_rd_val;
  wire [4 : 0] gpr_regfile$read_rs1_port2_rs1,
	       gpr_regfile$read_rs1_rs1,
	       gpr_regfile$read_rs2_rs2,
	       gpr_regfile$write_rd_rd;
  wire gpr_regfile$EN_server_reset_request_put,
       gpr_regfile$EN_server_reset_response_get,
       gpr_regfile$EN_write_rd,
       gpr_regfile$RDY_server_reset_request_put,
       gpr_regfile$RDY_server_reset_response_get;

  // ports of submodule near_mem
  reg [31 : 0] near_mem$imem_req_addr;
  reg [1 : 0] near_mem$imem_req_priv;
  wire [63 : 0] near_mem$dmem_master_rdata,
		near_mem$dmem_master_wdata,
		near_mem$dmem_req_store_value,
		near_mem$dmem_word64,
		near_mem$imem_master_rdata,
		near_mem$imem_master_wdata,
		near_mem$near_mem_slave_rdata,
		near_mem$near_mem_slave_wdata;
  wire [31 : 0] near_mem$dmem_master_araddr,
		near_mem$dmem_master_awaddr,
		near_mem$dmem_req_addr,
		near_mem$dmem_req_satp,
		near_mem$imem_instr,
		near_mem$imem_master_araddr,
		near_mem$imem_master_awaddr,
		near_mem$imem_pc,
		near_mem$imem_req_satp,
		near_mem$near_mem_slave_araddr,
		near_mem$near_mem_slave_awaddr;
  wire [7 : 0] near_mem$dmem_master_wstrb,
	       near_mem$imem_master_wstrb,
	       near_mem$near_mem_slave_wstrb,
	       near_mem$server_fence_request_put;
  wire [3 : 0] near_mem$dmem_exc_code, near_mem$imem_exc_code;
  wire [2 : 0] near_mem$dmem_master_arprot,
	       near_mem$dmem_master_awprot,
	       near_mem$dmem_req_f3,
	       near_mem$imem_master_arprot,
	       near_mem$imem_master_awprot,
	       near_mem$imem_req_f3,
	       near_mem$near_mem_slave_arprot,
	       near_mem$near_mem_slave_awprot;
  wire [1 : 0] near_mem$dmem_master_bresp,
	       near_mem$dmem_master_rresp,
	       near_mem$dmem_req_priv,
	       near_mem$imem_master_bresp,
	       near_mem$imem_master_rresp,
	       near_mem$near_mem_slave_bresp,
	       near_mem$near_mem_slave_rresp;
  wire near_mem$EN_dmem_req,
       near_mem$EN_imem_req,
       near_mem$EN_server_fence_i_request_put,
       near_mem$EN_server_fence_i_response_get,
       near_mem$EN_server_fence_request_put,
       near_mem$EN_server_fence_response_get,
       near_mem$EN_server_reset_request_put,
       near_mem$EN_server_reset_response_get,
       near_mem$EN_sfence_vma,
       near_mem$RDY_server_fence_i_request_put,
       near_mem$RDY_server_fence_i_response_get,
       near_mem$RDY_server_fence_request_put,
       near_mem$RDY_server_fence_response_get,
       near_mem$RDY_server_reset_request_put,
       near_mem$RDY_server_reset_response_get,
       near_mem$dmem_exc,
       near_mem$dmem_master_arready,
       near_mem$dmem_master_arvalid,
       near_mem$dmem_master_awready,
       near_mem$dmem_master_awvalid,
       near_mem$dmem_master_bready,
       near_mem$dmem_master_bvalid,
       near_mem$dmem_master_rready,
       near_mem$dmem_master_rvalid,
       near_mem$dmem_master_wready,
       near_mem$dmem_master_wvalid,
       near_mem$dmem_req_mstatus_MXR,
       near_mem$dmem_req_op,
       near_mem$dmem_req_sstatus_SUM,
       near_mem$dmem_valid,
       near_mem$imem_exc,
       near_mem$imem_master_arready,
       near_mem$imem_master_arvalid,
       near_mem$imem_master_awready,
       near_mem$imem_master_awvalid,
       near_mem$imem_master_bready,
       near_mem$imem_master_bvalid,
       near_mem$imem_master_rready,
       near_mem$imem_master_rvalid,
       near_mem$imem_master_wready,
       near_mem$imem_master_wvalid,
       near_mem$imem_req_mstatus_MXR,
       near_mem$imem_req_sstatus_SUM,
       near_mem$imem_valid,
       near_mem$near_mem_slave_arready,
       near_mem$near_mem_slave_arvalid,
       near_mem$near_mem_slave_awready,
       near_mem$near_mem_slave_awvalid,
       near_mem$near_mem_slave_bready,
       near_mem$near_mem_slave_bvalid,
       near_mem$near_mem_slave_rready,
       near_mem$near_mem_slave_rvalid,
       near_mem$near_mem_slave_wready,
       near_mem$near_mem_slave_wvalid;

  // ports of submodule stage1_f_reset_reqs
  wire stage1_f_reset_reqs$CLR,
       stage1_f_reset_reqs$DEQ,
       stage1_f_reset_reqs$EMPTY_N,
       stage1_f_reset_reqs$ENQ,
       stage1_f_reset_reqs$FULL_N;

  // ports of submodule stage1_f_reset_rsps
  wire stage1_f_reset_rsps$CLR,
       stage1_f_reset_rsps$DEQ,
       stage1_f_reset_rsps$EMPTY_N,
       stage1_f_reset_rsps$ENQ,
       stage1_f_reset_rsps$FULL_N;

  // ports of submodule stage2_f_reset_reqs
  wire stage2_f_reset_reqs$CLR,
       stage2_f_reset_reqs$DEQ,
       stage2_f_reset_reqs$EMPTY_N,
       stage2_f_reset_reqs$ENQ,
       stage2_f_reset_reqs$FULL_N;

  // ports of submodule stage2_f_reset_rsps
  wire stage2_f_reset_rsps$CLR,
       stage2_f_reset_rsps$DEQ,
       stage2_f_reset_rsps$EMPTY_N,
       stage2_f_reset_rsps$ENQ,
       stage2_f_reset_rsps$FULL_N;

  // ports of submodule stage2_mbox
  wire [31 : 0] stage2_mbox$req_v1, stage2_mbox$req_v2, stage2_mbox$word;
  wire [3 : 0] stage2_mbox$set_verbosity_verbosity;
  wire [2 : 0] stage2_mbox$req_f3;
  wire stage2_mbox$EN_req,
       stage2_mbox$EN_req_reset,
       stage2_mbox$EN_rsp_reset,
       stage2_mbox$EN_set_verbosity,
       stage2_mbox$req_is_OP_not_OP_32,
       stage2_mbox$valid;

  // ports of submodule stage3_f_reset_reqs
  wire stage3_f_reset_reqs$CLR,
       stage3_f_reset_reqs$DEQ,
       stage3_f_reset_reqs$EMPTY_N,
       stage3_f_reset_reqs$ENQ,
       stage3_f_reset_reqs$FULL_N;

  // ports of submodule stage3_f_reset_rsps
  wire stage3_f_reset_rsps$CLR,
       stage3_f_reset_rsps$DEQ,
       stage3_f_reset_rsps$EMPTY_N,
       stage3_f_reset_rsps$ENQ,
       stage3_f_reset_rsps$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_WFI_resume,
       CAN_FIRE_RL_rl_finish_FENCE,
       CAN_FIRE_RL_rl_finish_FENCE_I,
       CAN_FIRE_RL_rl_pipe,
       CAN_FIRE_RL_rl_reset_complete,
       CAN_FIRE_RL_rl_reset_from_WFI,
       CAN_FIRE_RL_rl_reset_start,
       CAN_FIRE_RL_rl_show_pipe,
       CAN_FIRE_RL_rl_stage1_FENCE,
       CAN_FIRE_RL_rl_stage1_FENCE_I,
       CAN_FIRE_RL_rl_stage1_SFENCE_VMA,
       CAN_FIRE_RL_rl_stage1_WFI,
       CAN_FIRE_RL_rl_stage1_interrupt,
       CAN_FIRE_RL_rl_stage1_trap,
       CAN_FIRE_RL_rl_stage1_xRET,
       CAN_FIRE_RL_rl_stage2_nonpipe,
       CAN_FIRE_RL_stage1_rl_reset,
       CAN_FIRE_RL_stage2_rl_reset,
       CAN_FIRE_RL_stage3_rl_reset,
       CAN_FIRE_dmem_master_m_arready,
       CAN_FIRE_dmem_master_m_awready,
       CAN_FIRE_dmem_master_m_bvalid,
       CAN_FIRE_dmem_master_m_rvalid,
       CAN_FIRE_dmem_master_m_wready,
       CAN_FIRE_external_interrupt_req,
       CAN_FIRE_hart0_server_reset_request_put,
       CAN_FIRE_hart0_server_reset_response_get,
       CAN_FIRE_imem_master_m_arready,
       CAN_FIRE_imem_master_m_awready,
       CAN_FIRE_imem_master_m_bvalid,
       CAN_FIRE_imem_master_m_rvalid,
       CAN_FIRE_imem_master_m_wready,
       CAN_FIRE_near_mem_slave_m_arvalid,
       CAN_FIRE_near_mem_slave_m_awvalid,
       CAN_FIRE_near_mem_slave_m_bready,
       CAN_FIRE_near_mem_slave_m_rready,
       CAN_FIRE_near_mem_slave_m_wvalid,
       CAN_FIRE_software_interrupt_req,
       CAN_FIRE_timer_interrupt_req,
       WILL_FIRE_RL_rl_WFI_resume,
       WILL_FIRE_RL_rl_finish_FENCE,
       WILL_FIRE_RL_rl_finish_FENCE_I,
       WILL_FIRE_RL_rl_pipe,
       WILL_FIRE_RL_rl_reset_complete,
       WILL_FIRE_RL_rl_reset_from_WFI,
       WILL_FIRE_RL_rl_reset_start,
       WILL_FIRE_RL_rl_show_pipe,
       WILL_FIRE_RL_rl_stage1_FENCE,
       WILL_FIRE_RL_rl_stage1_FENCE_I,
       WILL_FIRE_RL_rl_stage1_SFENCE_VMA,
       WILL_FIRE_RL_rl_stage1_WFI,
       WILL_FIRE_RL_rl_stage1_interrupt,
       WILL_FIRE_RL_rl_stage1_trap,
       WILL_FIRE_RL_rl_stage1_xRET,
       WILL_FIRE_RL_rl_stage2_nonpipe,
       WILL_FIRE_RL_stage1_rl_reset,
       WILL_FIRE_RL_stage2_rl_reset,
       WILL_FIRE_RL_stage3_rl_reset,
       WILL_FIRE_dmem_master_m_arready,
       WILL_FIRE_dmem_master_m_awready,
       WILL_FIRE_dmem_master_m_bvalid,
       WILL_FIRE_dmem_master_m_rvalid,
       WILL_FIRE_dmem_master_m_wready,
       WILL_FIRE_external_interrupt_req,
       WILL_FIRE_hart0_server_reset_request_put,
       WILL_FIRE_hart0_server_reset_response_get,
       WILL_FIRE_imem_master_m_arready,
       WILL_FIRE_imem_master_m_awready,
       WILL_FIRE_imem_master_m_bvalid,
       WILL_FIRE_imem_master_m_rvalid,
       WILL_FIRE_imem_master_m_wready,
       WILL_FIRE_near_mem_slave_m_arvalid,
       WILL_FIRE_near_mem_slave_m_awvalid,
       WILL_FIRE_near_mem_slave_m_bready,
       WILL_FIRE_near_mem_slave_m_rready,
       WILL_FIRE_near_mem_slave_m_wvalid,
       WILL_FIRE_software_interrupt_req,
       WILL_FIRE_timer_interrupt_req;

  // inputs to muxes for submodule ports
  wire [63 : 0] MUX_rg_inum$write_1__VAL_1;
  wire MUX_near_mem$imem_req_1__SEL_1,
       MUX_near_mem$imem_req_1__SEL_2,
       MUX_near_mem$imem_req_1__SEL_3,
       MUX_rg_cur_priv$write_1__SEL_1,
       MUX_rg_halt$write_1__PSEL_1,
       MUX_rg_halt$write_1__SEL_3,
       MUX_rg_inum$write_1__SEL_1,
       MUX_rg_inum$write_1__SEL_2,
       MUX_rg_inum$write_1__SEL_3,
       MUX_rg_state$write_1__SEL_1,
       MUX_rg_state$write_1__SEL_2,
       MUX_rg_state$write_1__SEL_3,
       MUX_rg_state$write_1__SEL_4,
       MUX_rg_state$write_1__SEL_5,
       MUX_rg_state$write_1__SEL_6,
       MUX_stage1_rg_full$write_1__VAL_10,
       MUX_stage2_rg_full$write_1__VAL_3;

  // remaining internal signals
  reg [31 : 0] IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d682,
	       _theResult_____1_fst__h5348,
	       csr_val__h4708,
	       v__h10054,
	       v__h10060,
	       v__h10706,
	       v__h10712,
	       v__h11327,
	       v__h11333,
	       v__h13396,
	       v__h13402,
	       v__h2930,
	       v__h2936,
	       v__h7341,
	       v__h7347,
	       v__h7648,
	       v__h7654,
	       x_out_bypass_rd_val__h3260,
	       x_out_data_to_stage2_addr__h4290,
	       x_out_data_to_stage2_val1__h4291;
  reg [4 : 0] x_out_bypass_rd__h3259,
	      x_out_data_to_stage2_rd__h4288,
	      x_out_data_to_stage3_rd__h3459;
  reg [3 : 0] CASE_near_memimem_instr_BITS_14_TO_12_0b0_2_0_ETC__q15,
	      CASE_near_memimem_instr_BITS_31_TO_20_0b0_9_0_ETC__q14,
	      CASE_near_memimem_instr_BITS_31_TO_20_0b0_IF__ETC__q1,
	      CASE_near_memimem_instr_BITS_6_TO_0_0b11_2_0b_ETC__q8,
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d480,
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d485;
  reg [1 : 0] CASE_near_memimem_instr_BITS_6_TO_0_0b11_1_0b_ETC__q16,
	      CASE_stage2_rg_stage2_BITS_103_TO_102_0_2_1_IF_ETC__q3,
	      CASE_stage2_rg_stage2_BITS_103_TO_102_0_2_1_IF_ETC__q4,
	      IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d555;
  reg CASE_near_memimem_instr_BITS_6_TO_0_0b10011_N_ETC__q12,
      CASE_near_memimem_instr_BITS_6_TO_0_0b10011_n_ETC__q13,
      CASE_near_memimem_instr_BITS_6_TO_0_0b11_NOT__ETC__q11,
      CASE_stage2_rg_stage2_BITS_103_TO_102_1_NOT_ne_ETC__q5,
      CASE_stage2_rg_stage2_BITS_103_TO_102_1_near_m_ETC__q7,
      IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d272,
      IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d342,
      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359,
      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d420,
      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433,
      TASK_testplusargs___d785,
      TASK_testplusargs___d786;
  wire [127 : 0] csr_regfile_read_csr_mcycle__19_MINUS_rg_start_ETC___d977;
  wire [63 : 0] _theResult____h13447,
		cpi__h13449,
		cpifrac__h13450,
		delta_CPI_cycles__h13445,
		delta_CPI_instrs___1__h13482,
		delta_CPI_instrs__h13446,
		x__h13448;
  wire [31 : 0] IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d683,
		IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d713,
		SEXT_near_mem_imem_instr__55_BITS_31_TO_20_74___d354,
		_theResult_____1_fst__h5341,
		_theResult_____1_fst__h5376,
		_theResult___snd__h6382,
		alu_outputs___1_addr__h4365,
		alu_outputs___1_addr__h4383,
		alu_outputs___1_addr__h4405,
		alu_outputs___1_addr__h4584,
		alu_outputs___1_addr__h4722,
		alu_outputs___1_val1__h4485,
		alu_outputs___1_val1__h4521,
		alu_outputs___1_val1__h4723,
		alu_outputs___1_val2__h4724,
		branch_target__h4350,
		csr_val__h6048,
		csr_val__h6053,
		data_to_stage2_addr__h4279,
		eaddr__h4556,
		near_mem_imem_pc__11_PLUS_SEXT_near_mem_imem_i_ETC___d351,
		rd_val___1__h5329,
		rd_val___1__h5337,
		rd_val___1__h5344,
		rd_val___1__h5351,
		rd_val___1__h5358,
		rd_val___1__h5365,
		rd_val__h3833,
		rd_val__h3907,
		rd_val__h4527,
		rd_val__h4541,
		rd_val__h6278,
		rd_val__h6330,
		rd_val__h6352,
		result__h6496,
		ret_pc__h4371,
		rs1_val__h4703,
		rs1_val_bypassed__h3793,
		rs2_val_bypassed__h3799,
		val__h3835,
		val__h3909,
		value__h5817,
		x_out_data_to_stage2_val2__h4292,
		x_out_next_pc__h4233,
		y__h6600;
  wire [20 : 0] near_memimem_instr_BIT_31_CONCAT_near_memime_ETC__q9;
  wire [12 : 0] near_memimem_instr_BIT_31_CONCAT_near_memime_ETC__q2;
  wire [11 : 0] near_memimem_instr_BITS_31_TO_20__q10,
		near_memimem_instr_BITS_31_TO_25_CONCAT_near__ETC__q6;
  wire [4 : 0] shamt__h4471;
  wire [3 : 0] IF_NOT_near_mem_imem_instr__55_BITS_14_TO_12_2_ETC___d443,
	       IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487,
	       IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d474,
	       alu_outputs___1_exc_code__h4718,
	       cur_verbosity__h1213,
	       x_out_trap_info_exc_code__h5788;
  wire [1 : 0] IF_near_mem_dmem_valid__2_THEN_IF_near_mem_dme_ETC___d90,
	       IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55,
	       IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93,
	       IF_stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_3_8_ETC___d51,
	       spliced_bits__h6502;
  wire IF_NOT_near_mem_imem_instr__55_BITS_13_TO_12_6_ETC___d320,
       IF_NOT_near_mem_imem_instr__55_BITS_13_TO_12_6_ETC___d411,
       IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d972,
       IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d261,
       IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d263,
       IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d265,
       IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d199,
       IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208,
       IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d332,
       IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336,
       IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d379,
       IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385,
       IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d423,
       IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427,
       IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d989,
       IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d157,
       IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d159,
       IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170,
       IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d877,
       NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16,
       NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224,
       NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d601,
       NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d919,
       NOT_csr_regfile_read_csr_near_mem_imem_instr___ETC___d324,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d489,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d493,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d497,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d501,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d505,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d509,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d513,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d517,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d521,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d541,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d557,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d561,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d565,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d573,
       NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d597,
       NOT_near_mem_imem_instr__55_BITS_14_TO_12_27_E_ETC___d301,
       NOT_near_mem_imem_valid__53_54_OR_IF_stage2_rg_ETC___d825,
       NOT_near_mem_imem_valid__53_54_OR_IF_stage2_rg_ETC___d826,
       NOT_near_mem_imem_valid__53_54_OR_IF_stage2_rg_ETC___d833,
       NOT_near_mem_imem_valid__53_54_OR_IF_stage2_rg_ETC___d915,
       NOT_rg_cur_priv_7_ULT_near_mem_imem_instr__55__ETC___d377,
       NOT_rg_halt_31_32_AND_IF_stage2_rg_full_7_THEN_ETC___d903,
       NOT_rg_halt_31_32_OR_NOT_stage1_rg_full_51_52__ETC___d836,
       NOT_stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_0__ETC___d108,
       gpr_regfile_RDY_server_reset_request_put__70_A_ETC___d782,
       gpr_regfile_RDY_server_reset_response_get__93__ETC___d805,
       near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d717,
       near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d720,
       near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d723,
       near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d726,
       near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d729,
       near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d732,
       near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d735,
       near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d738,
       near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d741,
       near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d744,
       near_mem_imem_instr__55_BITS_13_TO_12_64_EQ_0b_ETC___d613,
       near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_0b_ETC___d402,
       near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0b11_ETC___d611,
       near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362,
       near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436,
       near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d616,
       near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d932,
       near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d933,
       rg_cur_priv_7_ULT_near_mem_imem_instr__55_BITS_ETC___d184,
       rg_cur_priv_7_ULT_near_mem_imem_instr__55_BITS_ETC___d197,
       rg_state_7_EQ_2_8_AND_NOT_rg_halt_31_32_29_AND_ETC___d931,
       rg_state_7_EQ_2_8_AND_rg_halt_31_AND_stage1_rg_ETC___d995,
       stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_0_0_OR_ETC___d115;

  // action method hart0_server_reset_request_put
  assign RDY_hart0_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign CAN_FIRE_hart0_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign WILL_FIRE_hart0_server_reset_request_put =
	     EN_hart0_server_reset_request_put ;

  // action method hart0_server_reset_response_get
  assign RDY_hart0_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_server_reset_response_get =
	     EN_hart0_server_reset_response_get ;

  // value method imem_master_m_awvalid
  assign imem_master_awvalid = near_mem$imem_master_awvalid ;

  // value method imem_master_m_awaddr
  assign imem_master_awaddr = near_mem$imem_master_awaddr ;

  // value method imem_master_m_awprot
  assign imem_master_awprot = near_mem$imem_master_awprot ;

  // action method imem_master_m_awready
  assign CAN_FIRE_imem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_awready = 1'd1 ;

  // value method imem_master_m_wvalid
  assign imem_master_wvalid = near_mem$imem_master_wvalid ;

  // value method imem_master_m_wdata
  assign imem_master_wdata = near_mem$imem_master_wdata ;

  // value method imem_master_m_wstrb
  assign imem_master_wstrb = near_mem$imem_master_wstrb ;

  // action method imem_master_m_wready
  assign CAN_FIRE_imem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_wready = 1'd1 ;

  // action method imem_master_m_bvalid
  assign CAN_FIRE_imem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_imem_master_m_bvalid = 1'd1 ;

  // value method imem_master_m_bready
  assign imem_master_bready = near_mem$imem_master_bready ;

  // value method imem_master_m_arvalid
  assign imem_master_arvalid = near_mem$imem_master_arvalid ;

  // value method imem_master_m_araddr
  assign imem_master_araddr = near_mem$imem_master_araddr ;

  // value method imem_master_m_arprot
  assign imem_master_arprot = near_mem$imem_master_arprot ;

  // action method imem_master_m_arready
  assign CAN_FIRE_imem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_arready = 1'd1 ;

  // action method imem_master_m_rvalid
  assign CAN_FIRE_imem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_imem_master_m_rvalid = 1'd1 ;

  // value method imem_master_m_rready
  assign imem_master_rready = near_mem$imem_master_rready ;

  // value method dmem_master_m_awvalid
  assign dmem_master_awvalid = near_mem$dmem_master_awvalid ;

  // value method dmem_master_m_awaddr
  assign dmem_master_awaddr = near_mem$dmem_master_awaddr ;

  // value method dmem_master_m_awprot
  assign dmem_master_awprot = near_mem$dmem_master_awprot ;

  // action method dmem_master_m_awready
  assign CAN_FIRE_dmem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_awready = 1'd1 ;

  // value method dmem_master_m_wvalid
  assign dmem_master_wvalid = near_mem$dmem_master_wvalid ;

  // value method dmem_master_m_wdata
  assign dmem_master_wdata = near_mem$dmem_master_wdata ;

  // value method dmem_master_m_wstrb
  assign dmem_master_wstrb = near_mem$dmem_master_wstrb ;

  // action method dmem_master_m_wready
  assign CAN_FIRE_dmem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_wready = 1'd1 ;

  // action method dmem_master_m_bvalid
  assign CAN_FIRE_dmem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_bvalid = 1'd1 ;

  // value method dmem_master_m_bready
  assign dmem_master_bready = near_mem$dmem_master_bready ;

  // value method dmem_master_m_arvalid
  assign dmem_master_arvalid = near_mem$dmem_master_arvalid ;

  // value method dmem_master_m_araddr
  assign dmem_master_araddr = near_mem$dmem_master_araddr ;

  // value method dmem_master_m_arprot
  assign dmem_master_arprot = near_mem$dmem_master_arprot ;

  // action method dmem_master_m_arready
  assign CAN_FIRE_dmem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_arready = 1'd1 ;

  // action method dmem_master_m_rvalid
  assign CAN_FIRE_dmem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_rvalid = 1'd1 ;

  // value method dmem_master_m_rready
  assign dmem_master_rready = near_mem$dmem_master_rready ;

  // action method near_mem_slave_m_awvalid
  assign CAN_FIRE_near_mem_slave_m_awvalid = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_awvalid = 1'd1 ;

  // value method near_mem_slave_m_awready
  assign near_mem_slave_awready = near_mem$near_mem_slave_awready ;

  // action method near_mem_slave_m_wvalid
  assign CAN_FIRE_near_mem_slave_m_wvalid = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_wvalid = 1'd1 ;

  // value method near_mem_slave_m_wready
  assign near_mem_slave_wready = near_mem$near_mem_slave_wready ;

  // value method near_mem_slave_m_bvalid
  assign near_mem_slave_bvalid = near_mem$near_mem_slave_bvalid ;

  // value method near_mem_slave_m_bresp
  assign near_mem_slave_bresp = near_mem$near_mem_slave_bresp ;

  // action method near_mem_slave_m_bready
  assign CAN_FIRE_near_mem_slave_m_bready = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_bready = 1'd1 ;

  // action method near_mem_slave_m_arvalid
  assign CAN_FIRE_near_mem_slave_m_arvalid = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_arvalid = 1'd1 ;

  // value method near_mem_slave_m_arready
  assign near_mem_slave_arready = near_mem$near_mem_slave_arready ;

  // value method near_mem_slave_m_rvalid
  assign near_mem_slave_rvalid = near_mem$near_mem_slave_rvalid ;

  // value method near_mem_slave_m_rresp
  assign near_mem_slave_rresp = near_mem$near_mem_slave_rresp ;

  // value method near_mem_slave_m_rdata
  assign near_mem_slave_rdata = near_mem$near_mem_slave_rdata ;

  // action method near_mem_slave_m_rready
  assign CAN_FIRE_near_mem_slave_m_rready = 1'd1 ;
  assign WILL_FIRE_near_mem_slave_m_rready = 1'd1 ;

  // action method external_interrupt_req
  assign CAN_FIRE_external_interrupt_req = 1'd1 ;
  assign WILL_FIRE_external_interrupt_req = EN_external_interrupt_req ;

  // action method timer_interrupt_req
  assign CAN_FIRE_timer_interrupt_req = 1'd1 ;
  assign WILL_FIRE_timer_interrupt_req = EN_timer_interrupt_req ;

  // action method software_interrupt_req
  assign CAN_FIRE_software_interrupt_req = 1'd1 ;
  assign WILL_FIRE_software_interrupt_req = EN_software_interrupt_req ;

  // submodule csr_regfile
  mkCSR_RegFile csr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .csr_ret_actions_from_priv(csr_regfile$csr_ret_actions_from_priv),
			    .csr_trap_actions_exc_code(csr_regfile$csr_trap_actions_exc_code),
			    .csr_trap_actions_from_priv(csr_regfile$csr_trap_actions_from_priv),
			    .csr_trap_actions_interrupt(csr_regfile$csr_trap_actions_interrupt),
			    .csr_trap_actions_pc(csr_regfile$csr_trap_actions_pc),
			    .csr_trap_actions_xtval(csr_regfile$csr_trap_actions_xtval),
			    .interrupt_pending_cur_priv(csr_regfile$interrupt_pending_cur_priv),
			    .mav_read_csr_csr_addr(csr_regfile$mav_read_csr_csr_addr),
			    .read_csr_csr_addr(csr_regfile$read_csr_csr_addr),
			    .read_csr_port2_csr_addr(csr_regfile$read_csr_port2_csr_addr),
			    .write_csr_csr_addr(csr_regfile$write_csr_csr_addr),
			    .write_csr_word(csr_regfile$write_csr_word),
			    .EN_server_reset_request_put(csr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(csr_regfile$EN_server_reset_response_get),
			    .EN_mav_read_csr(csr_regfile$EN_mav_read_csr),
			    .EN_write_csr(csr_regfile$EN_write_csr),
			    .EN_csr_trap_actions(csr_regfile$EN_csr_trap_actions),
			    .EN_csr_ret_actions(csr_regfile$EN_csr_ret_actions),
			    .EN_csr_minstret_incr(csr_regfile$EN_csr_minstret_incr),
			    .EN_external_interrupt_req(csr_regfile$EN_external_interrupt_req),
			    .EN_timer_interrupt_req(csr_regfile$EN_timer_interrupt_req),
			    .EN_software_interrupt_req(csr_regfile$EN_software_interrupt_req),
			    .RDY_server_reset_request_put(csr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(csr_regfile$RDY_server_reset_response_get),
			    .read_csr(csr_regfile$read_csr),
			    .read_csr_port2(),
			    .mav_read_csr(),
			    .read_satp(csr_regfile$read_satp),
			    .read_mstatus(csr_regfile$read_mstatus),
			    .read_sstatus(csr_regfile$read_sstatus),
			    .csr_trap_actions(csr_regfile$csr_trap_actions),
			    .RDY_csr_trap_actions(),
			    .csr_ret_actions(csr_regfile$csr_ret_actions),
			    .RDY_csr_ret_actions(),
			    .read_csr_minstret(csr_regfile$read_csr_minstret),
			    .read_csr_mcycle(csr_regfile$read_csr_mcycle),
			    .read_csr_mtime(),
			    .read_csr_mcounteren(csr_regfile$read_csr_mcounteren),
			    .interrupt_pending(csr_regfile$interrupt_pending));

  // submodule f_reset_reqs
  FIFO20 #(.guarded(32'd1)) f_reset_reqs(.RST(RST_N),
					 .CLK(CLK),
					 .ENQ(f_reset_reqs$ENQ),
					 .DEQ(f_reset_reqs$DEQ),
					 .CLR(f_reset_reqs$CLR),
					 .FULL_N(f_reset_reqs$FULL_N),
					 .EMPTY_N(f_reset_reqs$EMPTY_N));

  // submodule f_reset_rsps
  FIFO20 #(.guarded(32'd1)) f_reset_rsps(.RST(RST_N),
					 .CLK(CLK),
					 .ENQ(f_reset_rsps$ENQ),
					 .DEQ(f_reset_rsps$DEQ),
					 .CLR(f_reset_rsps$CLR),
					 .FULL_N(f_reset_rsps$FULL_N),
					 .EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule gpr_regfile
  mkGPR_RegFile gpr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .read_rs1_port2_rs1(gpr_regfile$read_rs1_port2_rs1),
			    .read_rs1_rs1(gpr_regfile$read_rs1_rs1),
			    .read_rs2_rs2(gpr_regfile$read_rs2_rs2),
			    .write_rd_rd(gpr_regfile$write_rd_rd),
			    .write_rd_rd_val(gpr_regfile$write_rd_rd_val),
			    .EN_server_reset_request_put(gpr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(gpr_regfile$EN_server_reset_response_get),
			    .EN_write_rd(gpr_regfile$EN_write_rd),
			    .RDY_server_reset_request_put(gpr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(gpr_regfile$RDY_server_reset_response_get),
			    .read_rs1(gpr_regfile$read_rs1),
			    .read_rs1_port2(),
			    .read_rs2(gpr_regfile$read_rs2));

  // submodule near_mem
  mkNear_Mem near_mem(.CLK(CLK),
		      .RST_N(RST_N),
		      .dmem_master_arready(near_mem$dmem_master_arready),
		      .dmem_master_awready(near_mem$dmem_master_awready),
		      .dmem_master_bresp(near_mem$dmem_master_bresp),
		      .dmem_master_bvalid(near_mem$dmem_master_bvalid),
		      .dmem_master_rdata(near_mem$dmem_master_rdata),
		      .dmem_master_rresp(near_mem$dmem_master_rresp),
		      .dmem_master_rvalid(near_mem$dmem_master_rvalid),
		      .dmem_master_wready(near_mem$dmem_master_wready),
		      .dmem_req_addr(near_mem$dmem_req_addr),
		      .dmem_req_f3(near_mem$dmem_req_f3),
		      .dmem_req_mstatus_MXR(near_mem$dmem_req_mstatus_MXR),
		      .dmem_req_op(near_mem$dmem_req_op),
		      .dmem_req_priv(near_mem$dmem_req_priv),
		      .dmem_req_satp(near_mem$dmem_req_satp),
		      .dmem_req_sstatus_SUM(near_mem$dmem_req_sstatus_SUM),
		      .dmem_req_store_value(near_mem$dmem_req_store_value),
		      .imem_master_arready(near_mem$imem_master_arready),
		      .imem_master_awready(near_mem$imem_master_awready),
		      .imem_master_bresp(near_mem$imem_master_bresp),
		      .imem_master_bvalid(near_mem$imem_master_bvalid),
		      .imem_master_rdata(near_mem$imem_master_rdata),
		      .imem_master_rresp(near_mem$imem_master_rresp),
		      .imem_master_rvalid(near_mem$imem_master_rvalid),
		      .imem_master_wready(near_mem$imem_master_wready),
		      .imem_req_addr(near_mem$imem_req_addr),
		      .imem_req_f3(near_mem$imem_req_f3),
		      .imem_req_mstatus_MXR(near_mem$imem_req_mstatus_MXR),
		      .imem_req_priv(near_mem$imem_req_priv),
		      .imem_req_satp(near_mem$imem_req_satp),
		      .imem_req_sstatus_SUM(near_mem$imem_req_sstatus_SUM),
		      .near_mem_slave_araddr(near_mem$near_mem_slave_araddr),
		      .near_mem_slave_arprot(near_mem$near_mem_slave_arprot),
		      .near_mem_slave_arvalid(near_mem$near_mem_slave_arvalid),
		      .near_mem_slave_awaddr(near_mem$near_mem_slave_awaddr),
		      .near_mem_slave_awprot(near_mem$near_mem_slave_awprot),
		      .near_mem_slave_awvalid(near_mem$near_mem_slave_awvalid),
		      .near_mem_slave_bready(near_mem$near_mem_slave_bready),
		      .near_mem_slave_rready(near_mem$near_mem_slave_rready),
		      .near_mem_slave_wdata(near_mem$near_mem_slave_wdata),
		      .near_mem_slave_wstrb(near_mem$near_mem_slave_wstrb),
		      .near_mem_slave_wvalid(near_mem$near_mem_slave_wvalid),
		      .server_fence_request_put(near_mem$server_fence_request_put),
		      .EN_server_reset_request_put(near_mem$EN_server_reset_request_put),
		      .EN_server_reset_response_get(near_mem$EN_server_reset_response_get),
		      .EN_imem_req(near_mem$EN_imem_req),
		      .EN_dmem_req(near_mem$EN_dmem_req),
		      .EN_server_fence_i_request_put(near_mem$EN_server_fence_i_request_put),
		      .EN_server_fence_i_response_get(near_mem$EN_server_fence_i_response_get),
		      .EN_server_fence_request_put(near_mem$EN_server_fence_request_put),
		      .EN_server_fence_response_get(near_mem$EN_server_fence_response_get),
		      .EN_sfence_vma(near_mem$EN_sfence_vma),
		      .RDY_server_reset_request_put(near_mem$RDY_server_reset_request_put),
		      .RDY_server_reset_response_get(near_mem$RDY_server_reset_response_get),
		      .imem_valid(near_mem$imem_valid),
		      .imem_pc(near_mem$imem_pc),
		      .imem_instr(near_mem$imem_instr),
		      .imem_exc(near_mem$imem_exc),
		      .imem_exc_code(near_mem$imem_exc_code),
		      .imem_master_awvalid(near_mem$imem_master_awvalid),
		      .imem_master_awaddr(near_mem$imem_master_awaddr),
		      .imem_master_awprot(near_mem$imem_master_awprot),
		      .imem_master_wvalid(near_mem$imem_master_wvalid),
		      .imem_master_wdata(near_mem$imem_master_wdata),
		      .imem_master_wstrb(near_mem$imem_master_wstrb),
		      .imem_master_bready(near_mem$imem_master_bready),
		      .imem_master_arvalid(near_mem$imem_master_arvalid),
		      .imem_master_araddr(near_mem$imem_master_araddr),
		      .imem_master_arprot(near_mem$imem_master_arprot),
		      .imem_master_rready(near_mem$imem_master_rready),
		      .dmem_valid(near_mem$dmem_valid),
		      .dmem_word64(near_mem$dmem_word64),
		      .dmem_exc(near_mem$dmem_exc),
		      .dmem_exc_code(near_mem$dmem_exc_code),
		      .dmem_master_awvalid(near_mem$dmem_master_awvalid),
		      .dmem_master_awaddr(near_mem$dmem_master_awaddr),
		      .dmem_master_awprot(near_mem$dmem_master_awprot),
		      .dmem_master_wvalid(near_mem$dmem_master_wvalid),
		      .dmem_master_wdata(near_mem$dmem_master_wdata),
		      .dmem_master_wstrb(near_mem$dmem_master_wstrb),
		      .dmem_master_bready(near_mem$dmem_master_bready),
		      .dmem_master_arvalid(near_mem$dmem_master_arvalid),
		      .dmem_master_araddr(near_mem$dmem_master_araddr),
		      .dmem_master_arprot(near_mem$dmem_master_arprot),
		      .dmem_master_rready(near_mem$dmem_master_rready),
		      .RDY_server_fence_i_request_put(near_mem$RDY_server_fence_i_request_put),
		      .RDY_server_fence_i_response_get(near_mem$RDY_server_fence_i_response_get),
		      .RDY_server_fence_request_put(near_mem$RDY_server_fence_request_put),
		      .RDY_server_fence_response_get(near_mem$RDY_server_fence_response_get),
		      .RDY_sfence_vma(),
		      .near_mem_slave_awready(near_mem$near_mem_slave_awready),
		      .near_mem_slave_wready(near_mem$near_mem_slave_wready),
		      .near_mem_slave_bvalid(near_mem$near_mem_slave_bvalid),
		      .near_mem_slave_bresp(near_mem$near_mem_slave_bresp),
		      .near_mem_slave_arready(near_mem$near_mem_slave_arready),
		      .near_mem_slave_rvalid(near_mem$near_mem_slave_rvalid),
		      .near_mem_slave_rresp(near_mem$near_mem_slave_rresp),
		      .near_mem_slave_rdata(near_mem$near_mem_slave_rdata));

  // submodule stage1_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage1_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage1_f_reset_reqs$ENQ),
						.DEQ(stage1_f_reset_reqs$DEQ),
						.CLR(stage1_f_reset_reqs$CLR),
						.FULL_N(stage1_f_reset_reqs$FULL_N),
						.EMPTY_N(stage1_f_reset_reqs$EMPTY_N));

  // submodule stage1_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage1_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage1_f_reset_rsps$ENQ),
						.DEQ(stage1_f_reset_rsps$DEQ),
						.CLR(stage1_f_reset_rsps$CLR),
						.FULL_N(stage1_f_reset_rsps$FULL_N),
						.EMPTY_N(stage1_f_reset_rsps$EMPTY_N));

  // submodule stage2_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage2_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage2_f_reset_reqs$ENQ),
						.DEQ(stage2_f_reset_reqs$DEQ),
						.CLR(stage2_f_reset_reqs$CLR),
						.FULL_N(stage2_f_reset_reqs$FULL_N),
						.EMPTY_N(stage2_f_reset_reqs$EMPTY_N));

  // submodule stage2_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage2_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage2_f_reset_rsps$ENQ),
						.DEQ(stage2_f_reset_rsps$DEQ),
						.CLR(stage2_f_reset_rsps$CLR),
						.FULL_N(stage2_f_reset_rsps$FULL_N),
						.EMPTY_N(stage2_f_reset_rsps$EMPTY_N));

  // submodule stage2_mbox
  mkRISCV_MBox stage2_mbox(.CLK(CLK),
			   .RST_N(RST_N),
			   .req_f3(stage2_mbox$req_f3),
			   .req_is_OP_not_OP_32(stage2_mbox$req_is_OP_not_OP_32),
			   .req_v1(stage2_mbox$req_v1),
			   .req_v2(stage2_mbox$req_v2),
			   .set_verbosity_verbosity(stage2_mbox$set_verbosity_verbosity),
			   .EN_set_verbosity(stage2_mbox$EN_set_verbosity),
			   .EN_req_reset(stage2_mbox$EN_req_reset),
			   .EN_rsp_reset(stage2_mbox$EN_rsp_reset),
			   .EN_req(stage2_mbox$EN_req),
			   .RDY_set_verbosity(),
			   .RDY_req_reset(),
			   .RDY_rsp_reset(),
			   .valid(stage2_mbox$valid),
			   .word(stage2_mbox$word));

  // submodule stage3_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage3_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage3_f_reset_reqs$ENQ),
						.DEQ(stage3_f_reset_reqs$DEQ),
						.CLR(stage3_f_reset_reqs$CLR),
						.FULL_N(stage3_f_reset_reqs$FULL_N),
						.EMPTY_N(stage3_f_reset_reqs$EMPTY_N));

  // submodule stage3_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage3_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage3_f_reset_rsps$ENQ),
						.DEQ(stage3_f_reset_rsps$DEQ),
						.CLR(stage3_f_reset_rsps$CLR),
						.FULL_N(stage3_f_reset_rsps$FULL_N),
						.EMPTY_N(stage3_f_reset_rsps$EMPTY_N));

  // rule RL_rl_show_pipe
  assign CAN_FIRE_RL_rl_show_pipe =
	     NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16 &&
	     (rg_state == 3'd2 || rg_state == 3'd3 || rg_state == 3'd4) ;
  assign WILL_FIRE_RL_rl_show_pipe = CAN_FIRE_RL_rl_show_pipe ;

  // rule RL_rl_reset_complete
  assign CAN_FIRE_RL_rl_reset_complete =
	     gpr_regfile_RDY_server_reset_response_get__93__ETC___d805 &&
	     rg_state == 3'd1 ;
  assign WILL_FIRE_RL_rl_reset_complete = CAN_FIRE_RL_rl_reset_complete ;

  // rule RL_rl_pipe
  assign CAN_FIRE_RL_rl_pipe =
	     rg_state == 3'd2 &&
	     (stage1_rg_full ||
	      IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 !=
	      2'd0 ||
	      stage3_rg_full) &&
	     (stage3_rg_full ||
	      IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 !=
	      2'd3) &&
	     (stage3_rg_full ||
	      IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 !=
	      2'd0 ||
	      !stage1_rg_full ||
	      NOT_near_mem_imem_valid__53_54_OR_IF_stage2_rg_ETC___d826) &&
	     (NOT_rg_halt_31_32_OR_NOT_stage1_rg_full_51_52__ETC___d836 ||
	      IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 !=
	      2'd0 ||
	      stage3_rg_full) ;
  assign WILL_FIRE_RL_rl_pipe = CAN_FIRE_RL_rl_pipe ;

  // rule RL_rl_stage2_nonpipe
  assign CAN_FIRE_RL_rl_stage2_nonpipe =
	     rg_state == 3'd2 && !stage3_rg_full &&
	     IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 ==
	     2'd3 ;
  assign WILL_FIRE_RL_rl_stage2_nonpipe = CAN_FIRE_RL_rl_stage2_nonpipe ;

  // rule RL_rl_stage1_xRET
  assign CAN_FIRE_RL_rl_stage1_xRET =
	     rg_state_7_EQ_2_8_AND_NOT_rg_halt_31_32_29_AND_ETC___d931 &&
	     stage1_rg_full &&
	     near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d933 &&
	     (IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	      4'd5 ||
	      IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	      4'd6 ||
	      IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	      4'd7) ;
  assign WILL_FIRE_RL_rl_stage1_xRET = CAN_FIRE_RL_rl_stage1_xRET ;

  // rule RL_rl_stage1_FENCE_I
  assign CAN_FIRE_RL_rl_stage1_FENCE_I = MUX_rg_state$write_1__SEL_4 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE_I = MUX_rg_state$write_1__SEL_4 ;

  // rule RL_rl_finish_FENCE_I
  assign CAN_FIRE_RL_rl_finish_FENCE_I =
	     near_mem$RDY_server_fence_i_response_get && rg_state == 3'd3 ;
  assign WILL_FIRE_RL_rl_finish_FENCE_I = CAN_FIRE_RL_rl_finish_FENCE_I ;

  // rule RL_rl_stage1_FENCE
  assign CAN_FIRE_RL_rl_stage1_FENCE = MUX_rg_state$write_1__SEL_5 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE = MUX_rg_state$write_1__SEL_5 ;

  // rule RL_rl_finish_FENCE
  assign CAN_FIRE_RL_rl_finish_FENCE =
	     near_mem$RDY_server_fence_response_get && rg_state == 3'd4 ;
  assign WILL_FIRE_RL_rl_finish_FENCE = CAN_FIRE_RL_rl_finish_FENCE ;

  // rule RL_rl_stage1_SFENCE_VMA
  assign CAN_FIRE_RL_rl_stage1_SFENCE_VMA =
	     rg_state_7_EQ_2_8_AND_NOT_rg_halt_31_32_29_AND_ETC___d931 &&
	     stage1_rg_full &&
	     near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d933 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd4 ;
  assign WILL_FIRE_RL_rl_stage1_SFENCE_VMA =
	     CAN_FIRE_RL_rl_stage1_SFENCE_VMA ;

  // rule RL_rl_stage1_WFI
  assign CAN_FIRE_RL_rl_stage1_WFI = MUX_rg_state$write_1__SEL_6 ;
  assign WILL_FIRE_RL_rl_stage1_WFI = MUX_rg_state$write_1__SEL_6 ;

  // rule RL_rl_WFI_resume
  assign CAN_FIRE_RL_rl_WFI_resume =
	     csr_regfile$interrupt_pending[4] && rg_state == 3'd5 ;
  assign WILL_FIRE_RL_rl_WFI_resume = CAN_FIRE_RL_rl_WFI_resume ;

  // rule RL_rl_reset_from_WFI
  assign CAN_FIRE_RL_rl_reset_from_WFI =
	     rg_state == 3'd5 && f_reset_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_rl_reset_from_WFI = MUX_rg_state$write_1__SEL_1 ;

  // rule RL_rl_stage1_trap
  assign CAN_FIRE_RL_rl_stage1_trap =
	     rg_state_7_EQ_2_8_AND_NOT_rg_halt_31_32_29_AND_ETC___d931 &&
	     stage1_rg_full &&
	     near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d933 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd9 ;
  assign WILL_FIRE_RL_rl_stage1_trap = CAN_FIRE_RL_rl_stage1_trap ;

  // rule RL_rl_stage1_interrupt
  assign CAN_FIRE_RL_rl_stage1_interrupt =
	     csr_regfile$interrupt_pending[4] &&
	     rg_state_7_EQ_2_8_AND_rg_halt_31_AND_stage1_rg_ETC___d995 ;
  assign WILL_FIRE_RL_rl_stage1_interrupt = CAN_FIRE_RL_rl_stage1_interrupt ;

  // rule RL_rl_reset_start
  assign CAN_FIRE_RL_rl_reset_start = MUX_rg_state$write_1__SEL_2 ;
  assign WILL_FIRE_RL_rl_reset_start = MUX_rg_state$write_1__SEL_2 ;

  // rule RL_stage3_rl_reset
  assign CAN_FIRE_RL_stage3_rl_reset =
	     stage3_f_reset_reqs$EMPTY_N && stage3_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage3_rl_reset = CAN_FIRE_RL_stage3_rl_reset ;

  // rule RL_stage2_rl_reset
  assign CAN_FIRE_RL_stage2_rl_reset =
	     stage2_f_reset_reqs$EMPTY_N && stage2_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage2_rl_reset = CAN_FIRE_RL_stage2_rl_reset ;

  // rule RL_stage1_rl_reset
  assign CAN_FIRE_RL_stage1_rl_reset =
	     stage1_f_reset_reqs$EMPTY_N && stage1_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage1_rl_reset = CAN_FIRE_RL_stage1_rl_reset ;

  // inputs to muxes for submodule ports
  assign MUX_near_mem$imem_req_1__SEL_1 =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_31_32_AND_IF_stage2_rg_full_7_THEN_ETC___d903 ;
  assign MUX_near_mem$imem_req_1__SEL_2 =
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ;
  assign MUX_near_mem$imem_req_1__SEL_3 =
	     WILL_FIRE_RL_rl_stage1_trap || WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign MUX_rg_cur_priv$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign MUX_rg_halt$write_1__PSEL_1 =
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_complete ;
  assign MUX_rg_halt$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_stage1_interrupt || WILL_FIRE_RL_rl_reset_start ;
  assign MUX_rg_inum$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 ==
	     2'd2 ;
  assign MUX_rg_inum$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_stage1_trap &&
	     x_out_trap_info_exc_code__h5788 >= 4'd8 &&
	     x_out_trap_info_exc_code__h5788 <= 4'd11 ;
  assign MUX_rg_inum$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ;
  assign MUX_rg_state$write_1__SEL_1 =
	     CAN_FIRE_RL_rl_reset_from_WFI && !WILL_FIRE_RL_rl_WFI_resume ;
  assign MUX_rg_state$write_1__SEL_2 =
	     gpr_regfile_RDY_server_reset_request_put__70_A_ETC___d782 &&
	     rg_state == 3'd0 ;
  assign MUX_rg_state$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_reset_complete ;
  assign MUX_rg_state$write_1__SEL_4 =
	     near_mem$RDY_server_fence_i_request_put &&
	     rg_state_7_EQ_2_8_AND_NOT_rg_halt_31_32_29_AND_ETC___d931 &&
	     stage1_rg_full &&
	     near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d933 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd3 ;
  assign MUX_rg_state$write_1__SEL_5 =
	     near_mem$RDY_server_fence_request_put &&
	     rg_state_7_EQ_2_8_AND_NOT_rg_halt_31_32_29_AND_ETC___d931 &&
	     stage1_rg_full &&
	     near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d933 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd2 ;
  assign MUX_rg_state$write_1__SEL_6 =
	     rg_state_7_EQ_2_8_AND_NOT_rg_halt_31_32_29_AND_ETC___d931 &&
	     stage1_rg_full &&
	     near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d933 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd8 ;
  assign MUX_rg_inum$write_1__VAL_1 = rg_inum + 64'd1 ;
  assign MUX_stage1_rg_full$write_1__VAL_10 =
	     !rg_halt &&
	     (IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 ==
	      2'd2 ||
	      IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 ==
	      2'd0) &&
	     stage1_rg_full &&
	     near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436 ||
	     NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d919 ;
  assign MUX_stage2_rg_full$write_1__VAL_3 =
	     stage1_rg_full &&
	     near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436 &&
	     !rg_halt ||
	     IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 !=
	     2'd2 &&
	     IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 !=
	     2'd0 ;

  // register cfg_logdelay
  assign cfg_logdelay$D_IN = 64'h0 ;
  assign cfg_logdelay$EN = 1'b0 ;

  // register cfg_verbosity
  assign cfg_verbosity$D_IN =
	     TASK_testplusargs___d785 ?
	       4'd2 :
	       (TASK_testplusargs___d786 ? 4'd1 : 4'd0) ;
  assign cfg_verbosity$EN = MUX_rg_state$write_1__SEL_2 ;

  // register rg_cur_priv
  always@(MUX_rg_cur_priv$write_1__SEL_1 or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or WILL_FIRE_RL_rl_reset_start)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_cur_priv$write_1__SEL_1:
	  rg_cur_priv$D_IN = csr_regfile$csr_trap_actions[1:0];
      WILL_FIRE_RL_rl_stage1_xRET:
	  rg_cur_priv$D_IN = csr_regfile$csr_ret_actions[33:32];
      WILL_FIRE_RL_rl_reset_start: rg_cur_priv$D_IN = 2'b11;
      default: rg_cur_priv$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign rg_cur_priv$EN =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_halt
  assign rg_halt$D_IN = !MUX_rg_halt$write_1__SEL_3 ;
  assign rg_halt$EN =
	     MUX_rg_halt$write_1__PSEL_1 &&
	     csr_regfile$interrupt_pending[4] ||
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_31_32_AND_IF_stage2_rg_full_7_THEN_ETC___d903 &&
	     csr_regfile$interrupt_pending[4] ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_reset_start ||
	     WILL_FIRE_RL_rl_WFI_resume ;

  // register rg_inum
  always@(MUX_rg_inum$write_1__SEL_1 or
	  MUX_rg_inum$write_1__VAL_1 or
	  MUX_rg_inum$write_1__SEL_2 or
	  MUX_rg_inum$write_1__SEL_3 or WILL_FIRE_RL_rl_reset_start)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_rg_inum$write_1__SEL_1: rg_inum$D_IN = MUX_rg_inum$write_1__VAL_1;
      MUX_rg_inum$write_1__SEL_2: rg_inum$D_IN = MUX_rg_inum$write_1__VAL_1;
      MUX_rg_inum$write_1__SEL_3: rg_inum$D_IN = MUX_rg_inum$write_1__VAL_1;
      WILL_FIRE_RL_rl_reset_start: rg_inum$D_IN = 64'd1;
      default: rg_inum$D_IN = 64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rg_inum$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 ==
	     2'd2 ||
	     WILL_FIRE_RL_rl_stage1_trap &&
	     x_out_trap_info_exc_code__h5788 >= 4'd8 &&
	     x_out_trap_info_exc_code__h5788 <= 4'd11 ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_start_CPI_cycles
  assign rg_start_CPI_cycles$D_IN = csr_regfile$read_csr_mcycle ;
  assign rg_start_CPI_cycles$EN = CAN_FIRE_RL_rl_reset_complete ;

  // register rg_start_CPI_instrs
  assign rg_start_CPI_instrs$D_IN = csr_regfile$read_csr_minstret ;
  assign rg_start_CPI_instrs$EN = CAN_FIRE_RL_rl_reset_complete ;

  // register rg_state
  always@(WILL_FIRE_RL_rl_reset_from_WFI or
	  WILL_FIRE_RL_rl_reset_start or
	  MUX_rg_state$write_1__SEL_3 or
	  WILL_FIRE_RL_rl_stage1_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_FENCE or WILL_FIRE_RL_rl_stage1_WFI)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_reset_from_WFI: rg_state$D_IN = 3'd0;
      WILL_FIRE_RL_rl_reset_start: rg_state$D_IN = 3'd1;
      MUX_rg_state$write_1__SEL_3: rg_state$D_IN = 3'd2;
      WILL_FIRE_RL_rl_stage1_FENCE_I: rg_state$D_IN = 3'd3;
      WILL_FIRE_RL_rl_stage1_FENCE: rg_state$D_IN = 3'd4;
      WILL_FIRE_RL_rl_stage1_WFI: rg_state$D_IN = 3'd5;
      default: rg_state$D_IN = 3'b010 /* unspecified value */ ;
    endcase
  end
  assign rg_state$EN =
	     WILL_FIRE_RL_rl_reset_from_WFI || WILL_FIRE_RL_rl_reset_start ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_WFI ;

  // register stage1_rg_full
  always@(WILL_FIRE_RL_stage1_rl_reset or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  WILL_FIRE_RL_rl_stage1_trap or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_stage1_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stage1_rg_full$write_1__VAL_10 or
	  WILL_FIRE_RL_rl_reset_complete)
  case (1'b1)
    WILL_FIRE_RL_stage1_rl_reset: stage1_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_stage1_interrupt || WILL_FIRE_RL_rl_stage1_trap ||
    WILL_FIRE_RL_rl_WFI_resume ||
    WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
    WILL_FIRE_RL_rl_finish_FENCE ||
    WILL_FIRE_RL_rl_finish_FENCE_I ||
    WILL_FIRE_RL_rl_stage1_xRET ||
    WILL_FIRE_RL_rl_stage2_nonpipe:
	stage1_rg_full$D_IN = 1'd1;
    WILL_FIRE_RL_rl_pipe:
	stage1_rg_full$D_IN = MUX_stage1_rg_full$write_1__VAL_10;
    WILL_FIRE_RL_rl_reset_complete: stage1_rg_full$D_IN = 1'd1;
    default: stage1_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage1_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_stage1_rl_reset ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_complete ;

  // register stage1_rg_run_state
  assign stage1_rg_run_state$D_IN = 1'd1 ;
  assign stage1_rg_run_state$EN = CAN_FIRE_RL_stage1_rl_reset ;

  // register stage2_rg_full
  assign stage2_rg_full$D_IN =
	     !WILL_FIRE_RL_stage2_rl_reset &&
	     !WILL_FIRE_RL_rl_stage2_nonpipe &&
	     MUX_stage2_rg_full$write_1__VAL_3 ;
  assign stage2_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_stage2_rl_reset ;

  // register stage2_rg_run_state
  assign stage2_rg_run_state$D_IN = 1'd1 ;
  assign stage2_rg_run_state$EN = CAN_FIRE_RL_stage2_rl_reset ;

  // register stage2_rg_stage2
  assign stage2_rg_stage2$D_IN =
	     { rg_cur_priv,
	       near_mem$imem_pc,
	       near_mem$imem_instr,
	       IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d555,
	       x_out_data_to_stage2_rd__h4288,
	       near_mem$imem_instr[6:0] == 7'b1110011 &&
	       near_mem$imem_instr[14:12] != 3'b0 &&
	       near_mem$imem_instr[14:12] != 3'b100 &&
	       csr_regfile$read_csr[32] &&
	       (near_mem$imem_instr[13:12] == 2'b0 ||
		near_mem$imem_instr[13:12] != 2'b01 &&
		near_mem$imem_instr[19:15] == 5'd0 ||
		near_mem$imem_instr[31:30] != 2'b11) &&
	       ((near_mem$imem_instr[13:12] == 2'd2) ?
		  near_mem$imem_instr[19:15] != 5'd0 :
		  near_mem$imem_instr[13:12] != 2'd3 ||
		  near_mem$imem_instr[19:15] != 5'd0),
	       x_out_data_to_stage2_addr__h4290,
	       x_out_data_to_stage2_val1__h4291,
	       x_out_data_to_stage2_val2__h4292 } ;
  assign stage2_rg_stage2$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d877 ;

  // register stage3_rg_full
  assign stage3_rg_full$D_IN =
	     !WILL_FIRE_RL_stage3_rl_reset &&
	     IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 ==
	     2'd2 ;
  assign stage3_rg_full$EN =
	     WILL_FIRE_RL_rl_pipe || WILL_FIRE_RL_stage3_rl_reset ;

  // register stage3_rg_run_state
  assign stage3_rg_run_state$D_IN = 1'd1 ;
  assign stage3_rg_run_state$EN = CAN_FIRE_RL_stage3_rl_reset ;

  // register stage3_rg_stage3
  assign stage3_rg_stage3$D_IN =
	     { stage2_rg_stage2[167:104],
	       stage2_rg_stage2[169:168],
	       stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_0_0_OR_ETC___d115,
	       x_out_data_to_stage3_rd__h3459,
	       x_out_bypass_rd_val__h3260,
	       stage2_rg_stage2[96],
	       stage2_rg_stage2[75:64],
	       stage2_rg_stage2[31:0] } ;
  assign stage3_rg_stage3$EN = MUX_rg_inum$write_1__SEL_1 ;

  // submodule csr_regfile
  always@(IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487)
  begin
    case (IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487)
      4'd5: csr_regfile$csr_ret_actions_from_priv = 2'b11;
      4'd6: csr_regfile$csr_ret_actions_from_priv = 2'b01;
      default: csr_regfile$csr_ret_actions_from_priv = 2'b0;
    endcase
  end
  always@(WILL_FIRE_RL_rl_stage1_interrupt or
	  csr_regfile$interrupt_pending or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  near_mem$dmem_exc_code or
	  WILL_FIRE_RL_rl_stage1_trap or x_out_trap_info_exc_code__h5788)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_interrupt:
	  csr_regfile$csr_trap_actions_exc_code =
	      csr_regfile$interrupt_pending[3:0];
      WILL_FIRE_RL_rl_stage2_nonpipe:
	  csr_regfile$csr_trap_actions_exc_code = near_mem$dmem_exc_code;
      WILL_FIRE_RL_rl_stage1_trap:
	  csr_regfile$csr_trap_actions_exc_code =
	      x_out_trap_info_exc_code__h5788;
      default: csr_regfile$csr_trap_actions_exc_code =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$csr_trap_actions_from_priv = rg_cur_priv ;
  assign csr_regfile$csr_trap_actions_interrupt =
	     !WILL_FIRE_RL_rl_stage2_nonpipe && !WILL_FIRE_RL_rl_stage1_trap ;
  assign csr_regfile$csr_trap_actions_pc =
	     WILL_FIRE_RL_rl_stage2_nonpipe ?
	       stage2_rg_stage2[167:136] :
	       near_mem$imem_pc ;
  always@(WILL_FIRE_RL_rl_stage1_interrupt or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  stage2_rg_stage2 or WILL_FIRE_RL_rl_stage1_trap or value__h5817)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_interrupt:
	  csr_regfile$csr_trap_actions_xtval =
	      32'hAAAAAAAA /* unspecified value */ ;
      WILL_FIRE_RL_rl_stage2_nonpipe:
	  csr_regfile$csr_trap_actions_xtval = stage2_rg_stage2[95:64];
      WILL_FIRE_RL_rl_stage1_trap:
	  csr_regfile$csr_trap_actions_xtval = value__h5817;
      default: csr_regfile$csr_trap_actions_xtval =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$interrupt_pending_cur_priv = rg_cur_priv ;
  assign csr_regfile$mav_read_csr_csr_addr = 12'h0 ;
  assign csr_regfile$read_csr_csr_addr = near_mem$imem_instr[31:20] ;
  assign csr_regfile$read_csr_port2_csr_addr = 12'h0 ;
  assign csr_regfile$write_csr_csr_addr = stage3_rg_stage3[43:32] ;
  assign csr_regfile$write_csr_word = stage3_rg_stage3[31:0] ;
  assign csr_regfile$EN_server_reset_request_put =
	     MUX_rg_state$write_1__SEL_2 ;
  assign csr_regfile$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete ;
  assign csr_regfile$EN_mav_read_csr = 1'b0 ;
  assign csr_regfile$EN_write_csr =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[44] ;
  assign csr_regfile$EN_csr_trap_actions =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_trap ;
  assign csr_regfile$EN_csr_ret_actions = CAN_FIRE_RL_rl_stage1_xRET ;
  assign csr_regfile$EN_csr_minstret_incr =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full &&
	     (!stage3_rg_stage3[44] ||
	      stage3_rg_stage3[43:32] != 12'hB02 &&
	      stage3_rg_stage3[43:32] != 12'hB82) ||
	     WILL_FIRE_RL_rl_stage1_trap &&
	     x_out_trap_info_exc_code__h5788 >= 4'd8 &&
	     x_out_trap_info_exc_code__h5788 <= 4'd11 ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ;
  assign csr_regfile$EN_external_interrupt_req = EN_external_interrupt_req ;
  assign csr_regfile$EN_timer_interrupt_req = EN_timer_interrupt_req ;
  assign csr_regfile$EN_software_interrupt_req = EN_software_interrupt_req ;

  // submodule f_reset_reqs
  assign f_reset_reqs$ENQ = EN_hart0_server_reset_request_put ;
  assign f_reset_reqs$DEQ = MUX_rg_state$write_1__SEL_2 ;
  assign f_reset_reqs$CLR = 1'b0 ;

  // submodule f_reset_rsps
  assign f_reset_rsps$ENQ =
	     gpr_regfile_RDY_server_reset_response_get__93__ETC___d805 &&
	     rg_state == 3'd1 ;
  assign f_reset_rsps$DEQ = EN_hart0_server_reset_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule gpr_regfile
  assign gpr_regfile$read_rs1_port2_rs1 = 5'h0 ;
  assign gpr_regfile$read_rs1_rs1 = near_mem$imem_instr[19:15] ;
  assign gpr_regfile$read_rs2_rs2 = near_mem$imem_instr[24:20] ;
  assign gpr_regfile$write_rd_rd = stage3_rg_stage3[81:77] ;
  assign gpr_regfile$write_rd_rd_val = stage3_rg_stage3[76:45] ;
  assign gpr_regfile$EN_server_reset_request_put =
	     MUX_rg_state$write_1__SEL_2 ;
  assign gpr_regfile$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete ;
  assign gpr_regfile$EN_write_rd =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[82] ;

  // submodule near_mem
  assign near_mem$dmem_master_arready = dmem_master_arready ;
  assign near_mem$dmem_master_awready = dmem_master_awready ;
  assign near_mem$dmem_master_bresp = dmem_master_bresp ;
  assign near_mem$dmem_master_bvalid = dmem_master_bvalid ;
  assign near_mem$dmem_master_rdata = dmem_master_rdata ;
  assign near_mem$dmem_master_rresp = dmem_master_rresp ;
  assign near_mem$dmem_master_rvalid = dmem_master_rvalid ;
  assign near_mem$dmem_master_wready = dmem_master_wready ;
  assign near_mem$dmem_req_addr = x_out_data_to_stage2_addr__h4290 ;
  assign near_mem$dmem_req_f3 = near_mem$imem_instr[14:12] ;
  assign near_mem$dmem_req_mstatus_MXR = csr_regfile$read_mstatus[19] ;
  assign near_mem$dmem_req_op =
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d555 !=
	     2'd1 ;
  assign near_mem$dmem_req_priv = rg_cur_priv ;
  assign near_mem$dmem_req_satp = csr_regfile$read_satp ;
  assign near_mem$dmem_req_sstatus_SUM = csr_regfile$read_sstatus[18] ;
  assign near_mem$dmem_req_store_value =
	     { 32'd0, x_out_data_to_stage2_val2__h4292 } ;
  assign near_mem$imem_master_arready = imem_master_arready ;
  assign near_mem$imem_master_awready = imem_master_awready ;
  assign near_mem$imem_master_bresp = imem_master_bresp ;
  assign near_mem$imem_master_bvalid = imem_master_bvalid ;
  assign near_mem$imem_master_rdata = imem_master_rdata ;
  assign near_mem$imem_master_rresp = imem_master_rresp ;
  assign near_mem$imem_master_rvalid = imem_master_rvalid ;
  assign near_mem$imem_master_wready = imem_master_wready ;
  always@(WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or
	  MUX_near_mem$imem_req_1__SEL_3 or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  csr_regfile$csr_trap_actions or
	  WILL_FIRE_RL_rl_reset_complete or
	  pc_reset_value or
	  MUX_near_mem$imem_req_1__SEL_1 or
	  x_out_next_pc__h4233 or MUX_near_mem$imem_req_1__SEL_2)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_xRET:
	  near_mem$imem_req_addr = csr_regfile$csr_ret_actions[65:34];
      MUX_near_mem$imem_req_1__SEL_3 || WILL_FIRE_RL_rl_stage1_interrupt:
	  near_mem$imem_req_addr = csr_regfile$csr_trap_actions[97:66];
      WILL_FIRE_RL_rl_reset_complete:
	  near_mem$imem_req_addr = pc_reset_value[31:0];
      MUX_near_mem$imem_req_1__SEL_1:
	  near_mem$imem_req_addr = x_out_next_pc__h4233;
      MUX_near_mem$imem_req_1__SEL_2:
	  near_mem$imem_req_addr = x_out_next_pc__h4233;
      default: near_mem$imem_req_addr = 32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign near_mem$imem_req_f3 = 3'b010 ;
  assign near_mem$imem_req_mstatus_MXR =
	     (MUX_near_mem$imem_req_1__SEL_1 ||
	      MUX_near_mem$imem_req_1__SEL_2 ||
	      MUX_near_mem$imem_req_1__SEL_3 ||
	      WILL_FIRE_RL_rl_reset_complete ||
	      WILL_FIRE_RL_rl_stage1_xRET) ?
	       csr_regfile$read_mstatus[19] :
	       csr_regfile$csr_trap_actions[53] ;
  always@(WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or
	  MUX_near_mem$imem_req_1__SEL_3 or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  csr_regfile$csr_trap_actions or
	  MUX_near_mem$imem_req_1__SEL_1 or
	  MUX_near_mem$imem_req_1__SEL_2 or
	  WILL_FIRE_RL_rl_reset_complete or rg_cur_priv)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_xRET:
	  near_mem$imem_req_priv = csr_regfile$csr_ret_actions[33:32];
      MUX_near_mem$imem_req_1__SEL_3 || WILL_FIRE_RL_rl_stage1_interrupt:
	  near_mem$imem_req_priv = csr_regfile$csr_trap_actions[1:0];
      MUX_near_mem$imem_req_1__SEL_1 || MUX_near_mem$imem_req_1__SEL_2 ||
      WILL_FIRE_RL_rl_reset_complete:
	  near_mem$imem_req_priv = rg_cur_priv;
      default: near_mem$imem_req_priv = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign near_mem$imem_req_satp = csr_regfile$read_satp ;
  assign near_mem$imem_req_sstatus_SUM =
	     (MUX_near_mem$imem_req_1__SEL_1 ||
	      MUX_near_mem$imem_req_1__SEL_2 ||
	      MUX_near_mem$imem_req_1__SEL_3 ||
	      WILL_FIRE_RL_rl_reset_complete ||
	      WILL_FIRE_RL_rl_stage1_xRET) ?
	       csr_regfile$read_sstatus[18] :
	       csr_regfile$csr_trap_actions[52] ;
  assign near_mem$near_mem_slave_araddr = near_mem_slave_araddr ;
  assign near_mem$near_mem_slave_arprot = near_mem_slave_arprot ;
  assign near_mem$near_mem_slave_arvalid = near_mem_slave_arvalid ;
  assign near_mem$near_mem_slave_awaddr = near_mem_slave_awaddr ;
  assign near_mem$near_mem_slave_awprot = near_mem_slave_awprot ;
  assign near_mem$near_mem_slave_awvalid = near_mem_slave_awvalid ;
  assign near_mem$near_mem_slave_bready = near_mem_slave_bready ;
  assign near_mem$near_mem_slave_rready = near_mem_slave_rready ;
  assign near_mem$near_mem_slave_wdata = near_mem_slave_wdata ;
  assign near_mem$near_mem_slave_wstrb = near_mem_slave_wstrb ;
  assign near_mem$near_mem_slave_wvalid = near_mem_slave_wvalid ;
  assign near_mem$server_fence_request_put =
	     8'b10101010 /* unspecified value */  ;
  assign near_mem$EN_server_reset_request_put = MUX_rg_state$write_1__SEL_2 ;
  assign near_mem$EN_server_reset_response_get =
	     CAN_FIRE_RL_rl_reset_complete ;
  assign near_mem$EN_imem_req =
	     WILL_FIRE_RL_rl_pipe &&
	     NOT_rg_halt_31_32_AND_IF_stage2_rg_full_7_THEN_ETC___d903 ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_stage1_xRET ;
  assign near_mem$EN_dmem_req =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d877 &&
	     (IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d555 ==
	      2'd1 ||
	      IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d555 ==
	      2'd2) ;
  assign near_mem$EN_server_fence_i_request_put =
	     MUX_rg_state$write_1__SEL_4 ;
  assign near_mem$EN_server_fence_i_response_get =
	     CAN_FIRE_RL_rl_finish_FENCE_I ;
  assign near_mem$EN_server_fence_request_put = MUX_rg_state$write_1__SEL_5 ;
  assign near_mem$EN_server_fence_response_get = CAN_FIRE_RL_rl_finish_FENCE ;
  assign near_mem$EN_sfence_vma = CAN_FIRE_RL_rl_stage1_SFENCE_VMA ;

  // submodule stage1_f_reset_reqs
  assign stage1_f_reset_reqs$ENQ = MUX_rg_state$write_1__SEL_2 ;
  assign stage1_f_reset_reqs$DEQ = CAN_FIRE_RL_stage1_rl_reset ;
  assign stage1_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage1_f_reset_rsps
  assign stage1_f_reset_rsps$ENQ = CAN_FIRE_RL_stage1_rl_reset ;
  assign stage1_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stage1_f_reset_rsps$CLR = 1'b0 ;

  // submodule stage2_f_reset_reqs
  assign stage2_f_reset_reqs$ENQ = MUX_rg_state$write_1__SEL_2 ;
  assign stage2_f_reset_reqs$DEQ = CAN_FIRE_RL_stage2_rl_reset ;
  assign stage2_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage2_f_reset_rsps
  assign stage2_f_reset_rsps$ENQ = CAN_FIRE_RL_stage2_rl_reset ;
  assign stage2_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stage2_f_reset_rsps$CLR = 1'b0 ;

  // submodule stage2_mbox
  assign stage2_mbox$req_f3 = near_mem$imem_instr[14:12] ;
  assign stage2_mbox$req_is_OP_not_OP_32 = !near_mem$imem_instr[3] ;
  assign stage2_mbox$req_v1 = x_out_data_to_stage2_val1__h4291 ;
  assign stage2_mbox$req_v2 = x_out_data_to_stage2_val2__h4292 ;
  assign stage2_mbox$set_verbosity_verbosity = 4'h0 ;
  assign stage2_mbox$EN_set_verbosity = 1'b0 ;
  assign stage2_mbox$EN_req_reset = 1'b0 ;
  assign stage2_mbox$EN_rsp_reset = 1'b0 ;
  assign stage2_mbox$EN_req =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d877 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d555 ==
	     2'd3 ;

  // submodule stage3_f_reset_reqs
  assign stage3_f_reset_reqs$ENQ = MUX_rg_state$write_1__SEL_2 ;
  assign stage3_f_reset_reqs$DEQ = CAN_FIRE_RL_stage3_rl_reset ;
  assign stage3_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage3_f_reset_rsps
  assign stage3_f_reset_rsps$ENQ = CAN_FIRE_RL_stage3_rl_reset ;
  assign stage3_f_reset_rsps$DEQ = CAN_FIRE_RL_rl_reset_complete ;
  assign stage3_f_reset_rsps$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_NOT_near_mem_imem_instr__55_BITS_13_TO_12_6_ETC___d320 =
	     (near_mem$imem_instr[13:12] != 2'b0 &&
	      (near_mem$imem_instr[31:20] == 12'hB00 ||
	       near_mem$imem_instr[31:20] == 12'hB02 ||
	       near_mem$imem_instr[31:20] == 12'hB82 ||
	       near_mem$imem_instr[31:20] == 12'hB80)) ?
	       rg_cur_priv_7_ULT_near_mem_imem_instr__55_BITS_ETC___d197 :
	       near_mem$imem_instr[13:12] != 2'b0 &&
	       rg_cur_priv_7_ULT_near_mem_imem_instr__55_BITS_ETC___d184 ;
  assign IF_NOT_near_mem_imem_instr__55_BITS_13_TO_12_6_ETC___d411 =
	     (near_mem$imem_instr[13:12] != 2'b0 &&
	      (near_mem$imem_instr[31:20] == 12'hB00 ||
	       near_mem$imem_instr[31:20] == 12'hB02 ||
	       near_mem$imem_instr[31:20] == 12'hB82 ||
	       near_mem$imem_instr[31:20] == 12'hB80)) ?
	       NOT_rg_cur_priv_7_ULT_near_mem_imem_instr__55__ETC___d377 :
	       near_mem$imem_instr[13:12] == 2'b0 ||
	       !rg_cur_priv_7_ULT_near_mem_imem_instr__55_BITS_ETC___d184 ;
  assign IF_NOT_near_mem_imem_instr__55_BITS_14_TO_12_2_ETC___d443 =
	     NOT_near_mem_imem_instr__55_BITS_14_TO_12_27_E_ETC___d301 ?
	       4'd9 :
	       4'd0 ;
  assign IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 =
	     (near_mem$imem_exc ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208) ?
	       4'd9 :
	       IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d485 ;
  assign IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d972 =
	     near_mem$imem_pc == csr_regfile$csr_trap_actions[97:66] ;
  assign IF_near_mem_dmem_valid__2_THEN_IF_near_mem_dme_ETC___d90 =
	     near_mem$dmem_valid ? (near_mem$dmem_exc ? 2'd3 : 2'd2) : 2'd1 ;
  assign IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d474 =
	     (near_mem$imem_instr[14:12] == 3'b0) ?
	       ((near_mem$imem_instr[11:7] == 5'd0 &&
		 near_mem$imem_instr[19:15] == 5'd0) ?
		  CASE_near_memimem_instr_BITS_31_TO_20_0b0_9_0_ETC__q14 :
		  4'd9) :
	       ((near_mem$imem_instr[14:12] == 3'b100 ||
		 NOT_csr_regfile_read_csr_near_mem_imem_instr___ETC___d324) ?
		  4'd9 :
		  4'd0) ;
  assign IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d261 =
	     rs1_val_bypassed__h3793 == rs2_val_bypassed__h3799 ;
  assign IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d263 =
	     (rs1_val_bypassed__h3793 ^ 32'h80000000) <
	     (rs2_val_bypassed__h3799 ^ 32'h80000000) ;
  assign IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d265 =
	     rs1_val_bypassed__h3793 < rs2_val_bypassed__h3799 ;
  assign IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d199 =
	     (near_mem$imem_instr[6:0] == 7'b1110011 &&
	      near_mem$imem_instr[13:12] != 2'b0 &&
	      (near_mem$imem_instr[31:20] == 12'hB00 ||
	       near_mem$imem_instr[31:20] == 12'hB02 ||
	       near_mem$imem_instr[31:20] == 12'hB82 ||
	       near_mem$imem_instr[31:20] == 12'hB80)) ?
	       rg_cur_priv_7_ULT_near_mem_imem_instr__55_BITS_ETC___d197 :
	       near_mem$imem_instr[6:0] == 7'b1110011 &&
	       near_mem$imem_instr[13:12] != 2'b0 &&
	       rg_cur_priv_7_ULT_near_mem_imem_instr__55_BITS_ETC___d184 ;
  assign IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 =
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d199 ||
	     near_mem$imem_instr[6:0] == 7'b1110011 &&
	     near_mem$imem_instr[13:12] != 2'b0 &&
	     (near_mem$imem_instr[13:12] == 2'b01 ||
	      near_mem$imem_instr[19:15] != 5'd0) &&
	     near_mem$imem_instr[31:30] == 2'b11 ;
  assign IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d332 =
	     ((near_mem$imem_instr[6:0] == 7'b0010011 ||
	       near_mem$imem_instr[6:0] == 7'b0110011) &&
	      (near_mem$imem_instr[14:12] == 3'b001 ||
	       near_mem$imem_instr[14:12] == 3'b101)) ?
	       near_mem$imem_instr[25] :
	       CASE_near_memimem_instr_BITS_6_TO_0_0b10011_N_ETC__q12 ;
  assign IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 =
	     (near_mem$imem_instr[6:0] == 7'b1100011) ?
	       near_mem$imem_instr[14:12] != 3'b0 &&
	       near_mem$imem_instr[14:12] != 3'b001 &&
	       near_mem$imem_instr[14:12] != 3'b100 &&
	       near_mem$imem_instr[14:12] != 3'b101 &&
	       near_mem$imem_instr[14:12] != 3'b110 &&
	       near_mem$imem_instr[14:12] != 3'b111 ||
	       IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d272 :
	       near_mem$imem_instr[6:0] == 7'b1101111 ||
	       near_mem$imem_instr[6:0] == 7'b1100111 ||
	       (near_mem$imem_instr[6:0] != 7'b0110011 ||
		near_mem$imem_instr[31:25] != 7'b0000001) &&
	       IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d332 ;
  assign IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d379 =
	     (near_mem$imem_instr[6:0] == 7'b1110011 &&
	      near_mem$imem_instr[13:12] != 2'b0 &&
	      (near_mem$imem_instr[31:20] == 12'hB00 ||
	       near_mem$imem_instr[31:20] == 12'hB02 ||
	       near_mem$imem_instr[31:20] == 12'hB82 ||
	       near_mem$imem_instr[31:20] == 12'hB80)) ?
	       NOT_rg_cur_priv_7_ULT_near_mem_imem_instr__55__ETC___d377 :
	       near_mem$imem_instr[6:0] != 7'b1110011 ||
	       near_mem$imem_instr[13:12] == 2'b0 ||
	       !rg_cur_priv_7_ULT_near_mem_imem_instr__55_BITS_ETC___d184 ;
  assign IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 =
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d379 &&
	     (near_mem$imem_instr[6:0] != 7'b1110011 ||
	      near_mem$imem_instr[13:12] == 2'b0 ||
	      near_mem$imem_instr[13:12] != 2'b01 &&
	      near_mem$imem_instr[19:15] == 5'd0 ||
	      near_mem$imem_instr[31:30] != 2'b11) ;
  assign IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d423 =
	     ((near_mem$imem_instr[6:0] == 7'b0010011 ||
	       near_mem$imem_instr[6:0] == 7'b0110011) &&
	      (near_mem$imem_instr[14:12] == 3'b001 ||
	       near_mem$imem_instr[14:12] == 3'b101)) ?
	       !near_mem$imem_instr[25] :
	       CASE_near_memimem_instr_BITS_6_TO_0_0b10011_n_ETC__q13 ;
  assign IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 =
	     (near_mem$imem_instr[6:0] == 7'b1100011) ?
	       (near_mem$imem_instr[14:12] == 3'b0 ||
		near_mem$imem_instr[14:12] == 3'b001 ||
		near_mem$imem_instr[14:12] == 3'b100 ||
		near_mem$imem_instr[14:12] == 3'b101 ||
		near_mem$imem_instr[14:12] == 3'b110 ||
		near_mem$imem_instr[14:12] == 3'b111) &&
	       IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d342 :
	       near_mem$imem_instr[6:0] != 7'b1101111 &&
	       near_mem$imem_instr[6:0] != 7'b1100111 &&
	       (near_mem$imem_instr[6:0] == 7'b0110011 &&
		near_mem$imem_instr[31:25] == 7'b0000001 ||
		IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d423) ;
  assign IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d683 =
	     ((near_mem$imem_instr[6:0] == 7'b0010011 ||
	       near_mem$imem_instr[6:0] == 7'b0110011) &&
	      (near_mem$imem_instr[14:12] == 3'b001 ||
	       near_mem$imem_instr[14:12] == 3'b101)) ?
	       alu_outputs___1_val1__h4485 :
	       IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d682 ;
  assign IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d713 =
	     (near_mem$imem_instr[6:0] == 7'b0110011 &&
	      near_mem$imem_instr[31:25] == 7'b0000001) ?
	       rs2_val_bypassed__h3799 :
	       ((near_mem$imem_instr[6:0] == 7'b0100011) ?
		  rs2_val_bypassed__h3799 :
		  alu_outputs___1_val2__h4724) ;
  assign IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d989 =
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d379 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) ||
	     near_mem$imem_exc ||
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359 ;
  assign IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d157 =
	     x_out_bypass_rd__h3259 == near_mem$imem_instr[19:15] ;
  assign IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d159 =
	     x_out_bypass_rd__h3259 == near_mem$imem_instr[24:20] ;
  assign IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170 =
	     IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55 ==
	     2'd1 &&
	     (IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d157 ||
	      IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d159) ||
	     near_mem$imem_instr[6:0] == 7'b1110011 &&
	     near_mem$imem_instr[13:12] != 2'b0 &&
	     (IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 !=
	      2'd0 ||
	      stage3_rg_full) ;
  assign IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55 =
	     stage2_rg_full ?
	       CASE_stage2_rg_stage2_BITS_103_TO_102_0_2_1_IF_ETC__q3 :
	       2'd0 ;
  assign IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d877 =
	     (IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 ==
	      2'd2 ||
	      IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 ==
	      2'd0) &&
	     stage1_rg_full &&
	     near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436 &&
	     !rg_halt ;
  assign IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 =
	     stage2_rg_full ?
	       CASE_stage2_rg_stage2_BITS_103_TO_102_0_2_1_IF_ETC__q4 :
	       2'd0 ;
  assign IF_stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_3_8_ETC___d51 =
	     stage2_mbox$valid ? 2'd2 : 2'd1 ;
  assign NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16 =
	     cur_verbosity__h1213 > 4'd1 ;
  assign NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 =
	     (IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55 !=
	      2'd1 ||
	      !IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d157 &&
	      !IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d159) &&
	     (near_mem$imem_instr[6:0] != 7'b1110011 ||
	      near_mem$imem_instr[13:12] == 2'b0 ||
	      IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 ==
	      2'd0 &&
	      !stage3_rg_full) ;
  assign NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d601 =
	     (IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55 !=
	      2'd1 ||
	      !IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d157 &&
	      !IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d159) &&
	     (near_mem$imem_instr[13:12] == 2'b0 ||
	      IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 ==
	      2'd0 &&
	      !stage3_rg_full) ;
  assign NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d919 =
	     (IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 !=
	      2'd2 &&
	      IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 !=
	      2'd0 ||
	      NOT_near_mem_imem_valid__53_54_OR_IF_stage2_rg_ETC___d915 ||
	      rg_halt) &&
	     stage1_rg_full ;
  assign NOT_csr_regfile_read_csr_near_mem_imem_instr___ETC___d324 =
	     !csr_regfile$read_csr[32] ||
	     IF_NOT_near_mem_imem_instr__55_BITS_13_TO_12_6_ETC___d320 ||
	     near_mem$imem_instr[13:12] != 2'b0 &&
	     (near_mem$imem_instr[13:12] == 2'b01 ||
	      near_mem$imem_instr[19:15] != 5'd0) &&
	     near_mem$imem_instr[31:30] == 2'b11 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d489 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd0 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d493 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd1 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d497 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd2 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d501 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd3 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d505 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd4 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d509 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd5 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d513 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd6 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d517 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd7 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d521 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd8 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d541 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd1 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd2 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd3 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd4 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd5 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd6 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd7 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd8 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d557 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d555 ==
	     2'd0 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d561 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d555 ==
	     2'd1 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d565 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d555 ==
	     2'd2 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d573 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d555 !=
	     2'd0 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d555 !=
	     2'd1 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d555 !=
	     2'd2 ;
  assign NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d597 =
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     (near_mem$imem_instr[6:0] != 7'b1110011 ||
	      near_mem$imem_instr[14:12] == 3'b0 ||
	      near_mem$imem_instr[14:12] == 3'b100 ||
	      NOT_csr_regfile_read_csr_near_mem_imem_instr___ETC___d324 ||
	      ((near_mem$imem_instr[13:12] == 2'd2) ?
		 near_mem$imem_instr[19:15] == 5'd0 :
		 near_mem$imem_instr[13:12] == 2'd3 &&
		 near_mem$imem_instr[19:15] == 5'd0)) ;
  assign NOT_near_mem_imem_instr__55_BITS_14_TO_12_27_E_ETC___d301 =
	     (near_mem$imem_instr[14:12] != 3'b0 ||
	      near_mem$imem_instr[6:0] == 7'b0110011 &&
	      near_mem$imem_instr[30]) &&
	     (near_mem$imem_instr[14:12] != 3'b0 ||
	      near_mem$imem_instr[6:0] != 7'b0110011 ||
	      !near_mem$imem_instr[30]) &&
	     near_mem$imem_instr[14:12] != 3'b010 &&
	     near_mem$imem_instr[14:12] != 3'b011 &&
	     near_mem$imem_instr[14:12] != 3'b100 &&
	     near_mem$imem_instr[14:12] != 3'b110 &&
	     near_mem$imem_instr[14:12] != 3'b111 ;
  assign NOT_near_mem_imem_valid__53_54_OR_IF_stage2_rg_ETC___d825 =
	     !near_mem$imem_valid ||
	     IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55 ==
	     2'd1 &&
	     (IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d157 ||
	      IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d159) ;
  assign NOT_near_mem_imem_valid__53_54_OR_IF_stage2_rg_ETC___d826 =
	     NOT_near_mem_imem_valid__53_54_OR_IF_stage2_rg_ETC___d825 ||
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) ;
  assign NOT_near_mem_imem_valid__53_54_OR_IF_stage2_rg_ETC___d833 =
	     NOT_near_mem_imem_valid__53_54_OR_IF_stage2_rg_ETC___d825 ||
	     near_mem$imem_exc ||
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359 ;
  assign NOT_near_mem_imem_valid__53_54_OR_IF_stage2_rg_ETC___d915 =
	     !near_mem$imem_valid ||
	     IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170 ||
	     near_mem$imem_exc ||
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359 ;
  assign NOT_rg_cur_priv_7_ULT_near_mem_imem_instr__55__ETC___d377 =
	     !rg_cur_priv_7_ULT_near_mem_imem_instr__55_BITS_ETC___d184 ||
	     (near_mem$imem_instr[31:20] != 12'hB00 ||
	      csr_regfile$read_csr_mcounteren[0]) &&
	     (near_mem$imem_instr[31:20] != 12'hB02 ||
	      csr_regfile$read_csr_mcounteren[2]) &&
	     (near_mem$imem_instr[31:20] != 12'hB80 ||
	      csr_regfile$read_csr_mcounteren[0]) &&
	     (near_mem$imem_instr[31:20] != 12'hB82 ||
	      csr_regfile$read_csr_mcounteren[2]) ;
  assign NOT_rg_halt_31_32_AND_IF_stage2_rg_full_7_THEN_ETC___d903 =
	     !rg_halt &&
	     (IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 ==
	      2'd2 ||
	      IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 ==
	      2'd0) &&
	     stage1_rg_full &&
	     near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436 ;
  assign NOT_rg_halt_31_32_OR_NOT_stage1_rg_full_51_52__ETC___d836 =
	     !rg_halt ||
	     (!stage1_rg_full ||
	      NOT_near_mem_imem_valid__53_54_OR_IF_stage2_rg_ETC___d833) &&
	     (!stage1_rg_full ||
	      NOT_near_mem_imem_valid__53_54_OR_IF_stage2_rg_ETC___d826) ;
  assign NOT_stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_0__ETC___d108 =
	     stage2_rg_stage2[103:102] != 2'd0 &&
	     CASE_stage2_rg_stage2_BITS_103_TO_102_1_NOT_ne_ETC__q5 ;
  assign SEXT_near_mem_imem_instr__55_BITS_31_TO_20_74___d354 =
	     { {20{near_memimem_instr_BITS_31_TO_20__q10[11]}},
	       near_memimem_instr_BITS_31_TO_20__q10 } ;
  assign _theResult_____1_fst__h5341 =
	     (near_mem$imem_instr[14:12] == 3'b0 &&
	      near_mem$imem_instr[6:0] == 7'b0110011 &&
	      near_mem$imem_instr[30]) ?
	       rd_val___1__h5337 :
	       _theResult_____1_fst__h5348 ;
  assign _theResult_____1_fst__h5376 =
	     rs1_val_bypassed__h3793 & _theResult___snd__h6382 ;
  assign _theResult____h13447 =
	     (delta_CPI_instrs__h13446 == 64'd0) ?
	       delta_CPI_instrs___1__h13482 :
	       delta_CPI_instrs__h13446 ;
  assign _theResult___snd__h6382 =
	     (near_mem$imem_instr[6:0] == 7'b0010011) ?
	       SEXT_near_mem_imem_instr__55_BITS_31_TO_20_74___d354 :
	       rs2_val_bypassed__h3799 ;
  assign alu_outputs___1_addr__h4365 =
	     IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d272 ?
	       branch_target__h4350 :
	       ret_pc__h4371 ;
  assign alu_outputs___1_addr__h4383 =
	     { near_mem_imem_pc__11_PLUS_SEXT_near_mem_imem_i_ETC___d351[31:1],
	       1'd0 } ;
  assign alu_outputs___1_addr__h4405 = { eaddr__h4556[31:1], 1'd0 } ;
  assign alu_outputs___1_addr__h4584 =
	     rs1_val_bypassed__h3793 +
	     { {20{near_memimem_instr_BITS_31_TO_25_CONCAT_near__ETC__q6[11]}},
	       near_memimem_instr_BITS_31_TO_25_CONCAT_near__ETC__q6 } ;
  assign alu_outputs___1_addr__h4722 = { 20'd0, near_mem$imem_instr[31:20] } ;
  assign alu_outputs___1_exc_code__h4718 =
	     (near_mem$imem_instr[14:12] == 3'b0) ?
	       ((near_mem$imem_instr[11:7] == 5'd0 &&
		 near_mem$imem_instr[19:15] == 5'd0) ?
		  CASE_near_memimem_instr_BITS_31_TO_20_0b0_IF__ETC__q1 :
		  4'd2) :
	       4'd2 ;
  assign alu_outputs___1_val1__h4485 =
	     (near_mem$imem_instr[14:12] == 3'b001) ?
	       rd_val__h6278 :
	       (near_mem$imem_instr[30] ? rd_val__h6352 : rd_val__h6330) ;
  assign alu_outputs___1_val1__h4521 =
	     (near_mem$imem_instr[14:12] == 3'b0 &&
	      (near_mem$imem_instr[6:0] != 7'b0110011 ||
	       !near_mem$imem_instr[30])) ?
	       rd_val___1__h5329 :
	       _theResult_____1_fst__h5341 ;
  assign alu_outputs___1_val1__h4723 =
	     (near_mem$imem_instr[11:7] == 5'd0) ?
	       32'd0 :
	       csr_regfile$read_csr[31:0] ;
  assign alu_outputs___1_val2__h4724 =
	     (near_mem$imem_instr[31:20] == 12'h300) ?
	       result__h6496 :
	       csr_val__h4708 ;
  assign branch_target__h4350 =
	     near_mem$imem_pc +
	     { {19{near_memimem_instr_BIT_31_CONCAT_near_memime_ETC__q2[12]}},
	       near_memimem_instr_BIT_31_CONCAT_near_memime_ETC__q2 } ;
  assign cpi__h13449 = x__h13448 / 64'd10 ;
  assign cpifrac__h13450 = x__h13448 % 64'd10 ;
  assign csr_regfile_read_csr_mcycle__19_MINUS_rg_start_ETC___d977 =
	     delta_CPI_cycles__h13445 * 64'd10 ;
  assign csr_val__h6048 = csr_regfile$read_csr[31:0] | rs1_val__h4703 ;
  assign csr_val__h6053 = csr_regfile$read_csr[31:0] & y__h6600 ;
  assign cur_verbosity__h1213 =
	     (csr_regfile$read_csr_minstret < cfg_logdelay) ?
	       4'd0 :
	       cfg_verbosity ;
  assign data_to_stage2_addr__h4279 = x_out_data_to_stage2_addr__h4290 ;
  assign delta_CPI_cycles__h13445 =
	     csr_regfile$read_csr_mcycle - rg_start_CPI_cycles ;
  assign delta_CPI_instrs___1__h13482 = delta_CPI_instrs__h13446 + 64'd1 ;
  assign delta_CPI_instrs__h13446 =
	     csr_regfile$read_csr_minstret - rg_start_CPI_instrs ;
  assign eaddr__h4556 =
	     rs1_val_bypassed__h3793 +
	     SEXT_near_mem_imem_instr__55_BITS_31_TO_20_74___d354 ;
  assign gpr_regfile_RDY_server_reset_request_put__70_A_ETC___d782 =
	     gpr_regfile$RDY_server_reset_request_put &&
	     near_mem$RDY_server_reset_request_put &&
	     csr_regfile$RDY_server_reset_request_put &&
	     f_reset_reqs$EMPTY_N &&
	     stage1_f_reset_reqs$FULL_N &&
	     stage2_f_reset_reqs$FULL_N &&
	     stage3_f_reset_reqs$FULL_N ;
  assign gpr_regfile_RDY_server_reset_response_get__93__ETC___d805 =
	     gpr_regfile$RDY_server_reset_response_get &&
	     near_mem$RDY_server_reset_response_get &&
	     csr_regfile$RDY_server_reset_response_get &&
	     stage1_f_reset_rsps$EMPTY_N &&
	     stage2_f_reset_rsps$EMPTY_N &&
	     stage3_f_reset_rsps$EMPTY_N &&
	     f_reset_rsps$FULL_N ;
  assign near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d717 =
	     (near_mem$imem_exc ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd0 ;
  assign near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d720 =
	     (near_mem$imem_exc ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd1 ;
  assign near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d723 =
	     (near_mem$imem_exc ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd2 ;
  assign near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d726 =
	     (near_mem$imem_exc ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd3 ;
  assign near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d729 =
	     (near_mem$imem_exc ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd4 ;
  assign near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d732 =
	     (near_mem$imem_exc ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd5 ;
  assign near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d735 =
	     (near_mem$imem_exc ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd6 ;
  assign near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d738 =
	     (near_mem$imem_exc ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd7 ;
  assign near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d741 =
	     (near_mem$imem_exc ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 ==
	     4'd8 ;
  assign near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d744 =
	     (near_mem$imem_exc ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359) &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd1 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd2 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd3 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd4 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd5 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd6 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd7 &&
	     IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d487 !=
	     4'd8 ;
  assign near_mem_imem_instr__55_BITS_13_TO_12_64_EQ_0b_ETC___d613 =
	     (near_mem$imem_instr[13:12] == 2'b0 ||
	      near_mem$imem_instr[13:12] != 2'b01 &&
	      near_mem$imem_instr[19:15] == 5'd0 ||
	      near_mem$imem_instr[31:30] != 2'b11) &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) &&
	     near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0b11_ETC___d611 ;
  assign near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_0b_ETC___d402 =
	     near_mem$imem_instr[14:12] == 3'b0 &&
	     (near_mem$imem_instr[6:0] != 7'b0110011 ||
	      !near_mem$imem_instr[30]) ||
	     near_mem$imem_instr[14:12] == 3'b0 &&
	     near_mem$imem_instr[6:0] == 7'b0110011 &&
	     near_mem$imem_instr[30] ||
	     near_mem$imem_instr[14:12] == 3'b010 ||
	     near_mem$imem_instr[14:12] == 3'b011 ||
	     near_mem$imem_instr[14:12] == 3'b100 ||
	     near_mem$imem_instr[14:12] == 3'b110 ||
	     near_mem$imem_instr[14:12] == 3'b111 ;
  assign near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0b11_ETC___d611 =
	     near_mem$imem_instr[6:0] == 7'b1110011 &&
	     near_mem$imem_instr[14:12] != 3'b0 &&
	     near_mem$imem_instr[14:12] != 3'b100 &&
	     csr_regfile$read_csr[32] &&
	     IF_NOT_near_mem_imem_instr__55_BITS_13_TO_12_6_ETC___d411 &&
	     ((near_mem$imem_instr[13:12] == 2'd2) ?
		near_mem$imem_instr[19:15] != 5'd0 :
		near_mem$imem_instr[13:12] != 2'd3 ||
		near_mem$imem_instr[19:15] != 5'd0) ;
  assign near_mem_imem_pc__11_PLUS_SEXT_near_mem_imem_i_ETC___d351 =
	     near_mem$imem_pc +
	     { {11{near_memimem_instr_BIT_31_CONCAT_near_memime_ETC__q9[20]}},
	       near_memimem_instr_BIT_31_CONCAT_near_memime_ETC__q9 } ;
  assign near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362 =
	     near_mem$imem_valid &&
	     NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	     (near_mem$imem_exc ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359) ;
  assign near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436 =
	     near_mem$imem_valid &&
	     NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d385 &&
	     (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d427 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433) ;
  assign near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d616 =
	     near_mem$imem_valid &&
	     NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d601 &&
	     !near_mem$imem_exc &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d379 &&
	     near_mem_imem_instr__55_BITS_13_TO_12_64_EQ_0b_ETC___d613 ;
  assign near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d932 =
	     near_mem$imem_valid &&
	     (IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55 !=
	      2'd1 ||
	      !IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d157 &&
	      !IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d159) ;
  assign near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d933 =
	     near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d932 &&
	     (near_mem$imem_exc ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d336 &&
	      IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359) ;
  assign near_memimem_instr_BITS_31_TO_20__q10 = near_mem$imem_instr[31:20] ;
  assign near_memimem_instr_BITS_31_TO_25_CONCAT_near__ETC__q6 =
	     { near_mem$imem_instr[31:25], near_mem$imem_instr[11:7] } ;
  assign near_memimem_instr_BIT_31_CONCAT_near_memime_ETC__q2 =
	     { near_mem$imem_instr[31],
	       near_mem$imem_instr[7],
	       near_mem$imem_instr[30:25],
	       near_mem$imem_instr[11:8],
	       1'b0 } ;
  assign near_memimem_instr_BIT_31_CONCAT_near_memime_ETC__q9 =
	     { near_mem$imem_instr[31],
	       near_mem$imem_instr[19:12],
	       near_mem$imem_instr[20],
	       near_mem$imem_instr[30:21],
	       1'b0 } ;
  assign rd_val___1__h5329 =
	     rs1_val_bypassed__h3793 + _theResult___snd__h6382 ;
  assign rd_val___1__h5337 =
	     rs1_val_bypassed__h3793 - _theResult___snd__h6382 ;
  assign rd_val___1__h5344 =
	     ((rs1_val_bypassed__h3793 ^ 32'h80000000) <
	      (_theResult___snd__h6382 ^ 32'h80000000)) ?
	       32'd1 :
	       32'd0 ;
  assign rd_val___1__h5351 =
	     (rs1_val_bypassed__h3793 < _theResult___snd__h6382) ?
	       32'd1 :
	       32'd0 ;
  assign rd_val___1__h5358 =
	     rs1_val_bypassed__h3793 ^ _theResult___snd__h6382 ;
  assign rd_val___1__h5365 =
	     rs1_val_bypassed__h3793 | _theResult___snd__h6382 ;
  assign rd_val__h3833 =
	     (stage3_rg_full && stage3_rg_stage3[82] &&
	      stage3_rg_stage3[81:77] == near_mem$imem_instr[19:15]) ?
	       stage3_rg_stage3[76:45] :
	       gpr_regfile$read_rs1 ;
  assign rd_val__h3907 =
	     (stage3_rg_full && stage3_rg_stage3[82] &&
	      stage3_rg_stage3[81:77] == near_mem$imem_instr[24:20]) ?
	       stage3_rg_stage3[76:45] :
	       gpr_regfile$read_rs2 ;
  assign rd_val__h4527 = { near_mem$imem_instr[31:12], 12'h0 } ;
  assign rd_val__h4541 = near_mem$imem_pc + rd_val__h4527 ;
  assign rd_val__h6278 = rs1_val_bypassed__h3793 << shamt__h4471 ;
  assign rd_val__h6330 = rs1_val_bypassed__h3793 >> shamt__h4471 ;
  assign rd_val__h6352 =
	     rs1_val_bypassed__h3793 >> shamt__h4471 |
	     ~(32'hFFFFFFFF >> shamt__h4471) &
	     {32{rs1_val_bypassed__h3793[31]}} ;
  assign result__h6496 =
	     { 19'd0,
	       spliced_bits__h6502,
	       3'd0,
	       csr_val__h4708[7],
	       3'd0,
	       csr_val__h4708[3],
	       3'd0 } ;
  assign ret_pc__h4371 = near_mem$imem_pc + 32'd4 ;
  assign rg_cur_priv_7_ULT_near_mem_imem_instr__55_BITS_ETC___d184 =
	     rg_cur_priv < near_mem$imem_instr[29:28] ;
  assign rg_cur_priv_7_ULT_near_mem_imem_instr__55_BITS_ETC___d197 =
	     rg_cur_priv_7_ULT_near_mem_imem_instr__55_BITS_ETC___d184 &&
	     (near_mem$imem_instr[31:20] == 12'hB00 &&
	      !csr_regfile$read_csr_mcounteren[0] ||
	      near_mem$imem_instr[31:20] == 12'hB02 &&
	      !csr_regfile$read_csr_mcounteren[2] ||
	      near_mem$imem_instr[31:20] == 12'hB80 &&
	      !csr_regfile$read_csr_mcounteren[0] ||
	      near_mem$imem_instr[31:20] == 12'hB82 &&
	      !csr_regfile$read_csr_mcounteren[2]) ;
  assign rg_state_7_EQ_2_8_AND_NOT_rg_halt_31_32_29_AND_ETC___d931 =
	     rg_state == 3'd2 && !rg_halt && !stage3_rg_full &&
	     IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 ==
	     2'd0 ;
  assign rg_state_7_EQ_2_8_AND_rg_halt_31_AND_stage1_rg_ETC___d995 =
	     rg_state == 3'd2 && rg_halt && stage1_rg_full &&
	     near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d932 &&
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d989 &&
	     IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 ==
	     2'd0 &&
	     !stage3_rg_full ;
  assign rs1_val__h4703 =
	     near_mem$imem_instr[14] ?
	       { 27'd0, near_mem$imem_instr[19:15] } :
	       rs1_val_bypassed__h3793 ;
  assign rs1_val_bypassed__h3793 =
	     (near_mem$imem_instr[19:15] == 5'd0) ? 32'd0 : val__h3835 ;
  assign rs2_val_bypassed__h3799 =
	     (near_mem$imem_instr[24:20] == 5'd0) ? 32'd0 : val__h3909 ;
  assign shamt__h4471 =
	     (near_mem$imem_instr[6:0] == 7'b0010011) ?
	       near_mem$imem_instr[24:20] :
	       rs2_val_bypassed__h3799[4:0] ;
  assign spliced_bits__h6502 =
	     (csr_val__h4708[12:11] == 2'b11) ? csr_val__h4708[12:11] : 2'b0 ;
  assign stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_0_0_OR_ETC___d115 =
	     stage2_rg_stage2[103:102] == 2'd0 ||
	     CASE_stage2_rg_stage2_BITS_103_TO_102_1_near_m_ETC__q7 ;
  assign val__h3835 =
	     (IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55 ==
	      2'd2 &&
	      IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d157) ?
	       x_out_bypass_rd_val__h3260 :
	       rd_val__h3833 ;
  assign val__h3909 =
	     (IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55 ==
	      2'd2 &&
	      IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d159) ?
	       x_out_bypass_rd_val__h3260 :
	       rd_val__h3907 ;
  assign value__h5817 =
	     near_mem$imem_exc ?
	       near_mem$imem_pc :
	       (IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ?
		  near_mem$imem_instr :
		  32'd0) ;
  assign x__h13448 =
	     csr_regfile_read_csr_mcycle__19_MINUS_rg_start_ETC___d977[63:0] /
	     _theResult____h13447 ;
  assign x_out_data_to_stage2_val2__h4292 =
	     (near_mem$imem_instr[6:0] == 7'b1100011) ?
	       branch_target__h4350 :
	       IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d713 ;
  assign x_out_next_pc__h4233 =
	     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433 ?
	       data_to_stage2_addr__h4279 :
	       ret_pc__h4371 ;
  assign x_out_trap_info_exc_code__h5788 =
	     near_mem$imem_exc ?
	       near_mem$imem_exc_code :
	       ((IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d208 ||
		 near_mem$imem_instr[6:0] == 7'b1100011) ?
		  4'd2 :
		  CASE_near_memimem_instr_BITS_6_TO_0_0b11_2_0b_ETC__q8) ;
  assign y__h6600 = ~rs1_val__h4703 ;
  always@(near_mem$imem_instr)
  begin
    case (near_mem$imem_instr[6:0])
      7'b0000011,
      7'b0010011,
      7'b0010111,
      7'b0110011,
      7'b0110111,
      7'b1100111,
      7'b1101111:
	  x_out_data_to_stage2_rd__h4288 = near_mem$imem_instr[11:7];
      7'b1100011: x_out_data_to_stage2_rd__h4288 = 5'd0;
      default: x_out_data_to_stage2_rd__h4288 = near_mem$imem_instr[11:7];
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[103:102])
      2'd0, 2'd1: x_out_bypass_rd__h3259 = stage2_rg_stage2[101:97];
      default: x_out_bypass_rd__h3259 = stage2_rg_stage2[101:97];
    endcase
  end
  always@(stage2_rg_stage2 or stage2_mbox$word or near_mem$dmem_word64)
  begin
    case (stage2_rg_stage2[103:102])
      2'd0: x_out_bypass_rd_val__h3260 = stage2_rg_stage2[63:32];
      2'd1: x_out_bypass_rd_val__h3260 = near_mem$dmem_word64[31:0];
      default: x_out_bypass_rd_val__h3260 = stage2_mbox$word;
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[103:102])
      2'd0, 2'd1, 2'd3:
	  x_out_data_to_stage3_rd__h3459 = stage2_rg_stage2[101:97];
      2'd2: x_out_data_to_stage3_rd__h3459 = 5'd0;
    endcase
  end
  always@(near_mem$imem_instr or rg_cur_priv)
  begin
    case (near_mem$imem_instr[31:20])
      12'b0:
	  CASE_near_memimem_instr_BITS_31_TO_20_0b0_IF__ETC__q1 =
	      (rg_cur_priv == 2'b0) ? 4'd8 : 4'd11;
      12'b000000000001:
	  CASE_near_memimem_instr_BITS_31_TO_20_0b0_IF__ETC__q1 = 4'd3;
      default: CASE_near_memimem_instr_BITS_31_TO_20_0b0_IF__ETC__q1 = 4'd2;
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_3_8_ETC___d51 or
	  near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[103:102])
      2'd0: CASE_stage2_rg_stage2_BITS_103_TO_102_0_2_1_IF_ETC__q3 = 2'd2;
      2'd1:
	  CASE_stage2_rg_stage2_BITS_103_TO_102_0_2_1_IF_ETC__q3 =
	      (near_mem$dmem_valid && !near_mem$dmem_exc) ? 2'd2 : 2'd1;
      2'd2: CASE_stage2_rg_stage2_BITS_103_TO_102_0_2_1_IF_ETC__q3 = 2'd0;
      2'd3:
	  CASE_stage2_rg_stage2_BITS_103_TO_102_0_2_1_IF_ETC__q3 =
	      IF_stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_3_8_ETC___d51;
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_3_8_ETC___d51 or
	  IF_near_mem_dmem_valid__2_THEN_IF_near_mem_dme_ETC___d90)
  begin
    case (stage2_rg_stage2[103:102])
      2'd0: CASE_stage2_rg_stage2_BITS_103_TO_102_0_2_1_IF_ETC__q4 = 2'd2;
      2'd1, 2'd2:
	  CASE_stage2_rg_stage2_BITS_103_TO_102_0_2_1_IF_ETC__q4 =
	      IF_near_mem_dmem_valid__2_THEN_IF_near_mem_dme_ETC___d90;
      2'd3:
	  CASE_stage2_rg_stage2_BITS_103_TO_102_0_2_1_IF_ETC__q4 =
	      IF_stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_3_8_ETC___d51;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_mbox$valid or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[103:102])
      2'd1, 2'd2:
	  CASE_stage2_rg_stage2_BITS_103_TO_102_1_NOT_ne_ETC__q5 =
	      !near_mem$dmem_valid || near_mem$dmem_exc;
      default: CASE_stage2_rg_stage2_BITS_103_TO_102_1_NOT_ne_ETC__q5 =
		   !stage2_mbox$valid;
    endcase
  end
  always@(near_mem$imem_instr or
	  csr_regfile$read_csr or
	  rs1_val__h4703 or csr_val__h6048 or csr_val__h6053)
  begin
    case (near_mem$imem_instr[13:12])
      2'd0: csr_val__h4708 = csr_regfile$read_csr[31:0];
      2'b01: csr_val__h4708 = rs1_val__h4703;
      2'd2: csr_val__h4708 = csr_val__h6048;
      2'd3: csr_val__h4708 = csr_val__h6053;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_mbox$valid or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[103:102])
      2'd1, 2'd2:
	  CASE_stage2_rg_stage2_BITS_103_TO_102_1_near_m_ETC__q7 =
	      near_mem$dmem_valid && !near_mem$dmem_exc;
      default: CASE_stage2_rg_stage2_BITS_103_TO_102_1_near_m_ETC__q7 =
		   stage2_mbox$valid;
    endcase
  end
  always@(near_mem$imem_instr or alu_outputs___1_exc_code__h4718)
  begin
    case (near_mem$imem_instr[6:0])
      7'b0000011,
      7'b0001111,
      7'b0010011,
      7'b0010111,
      7'b0100011,
      7'b0110011,
      7'b0110111:
	  CASE_near_memimem_instr_BITS_6_TO_0_0b11_2_0b_ETC__q8 = 4'd2;
      7'b1100111, 7'b1101111:
	  CASE_near_memimem_instr_BITS_6_TO_0_0b11_2_0b_ETC__q8 = 4'd0;
      7'b1110011:
	  CASE_near_memimem_instr_BITS_6_TO_0_0b11_2_0b_ETC__q8 =
	      alu_outputs___1_exc_code__h4718;
      default: CASE_near_memimem_instr_BITS_6_TO_0_0b11_2_0b_ETC__q8 = 4'd2;
    endcase
  end
  always@(near_mem$imem_instr or
	  IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d265 or
	  IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d261 or
	  IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d263)
  begin
    case (near_mem$imem_instr[14:12])
      3'b0:
	  IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d342 =
	      !IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d261;
      3'b001:
	  IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d342 =
	      IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d261;
      3'b100:
	  IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d342 =
	      !IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d263;
      3'b101:
	  IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d342 =
	      IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d263;
      3'b110:
	  IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d342 =
	      !IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d265;
      default: IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d342 =
		   near_mem$imem_instr[14:12] != 3'b111 ||
		   IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d265;
    endcase
  end
  always@(near_mem$imem_instr or
	  IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d265 or
	  IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d261 or
	  IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d263)
  begin
    case (near_mem$imem_instr[14:12])
      3'b0:
	  IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d272 =
	      IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d261;
      3'b001:
	  IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d272 =
	      !IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d261;
      3'b100:
	  IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d272 =
	      IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d263;
      3'b101:
	  IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d272 =
	      !IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d263;
      3'b110:
	  IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d272 =
	      IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d265;
      default: IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d272 =
		   near_mem$imem_instr[14:12] == 3'b111 &&
		   !IF_near_mem_imem_instr__55_BITS_19_TO_15_56_EQ_ETC___d265;
    endcase
  end
  always@(near_mem$imem_instr or
	  alu_outputs___1_addr__h4722 or
	  eaddr__h4556 or
	  alu_outputs___1_addr__h4584 or
	  alu_outputs___1_addr__h4365 or
	  alu_outputs___1_addr__h4405 or alu_outputs___1_addr__h4383)
  begin
    case (near_mem$imem_instr[6:0])
      7'b0000011: x_out_data_to_stage2_addr__h4290 = eaddr__h4556;
      7'b0100011:
	  x_out_data_to_stage2_addr__h4290 = alu_outputs___1_addr__h4584;
      7'b1100011:
	  x_out_data_to_stage2_addr__h4290 = alu_outputs___1_addr__h4365;
      7'b1100111:
	  x_out_data_to_stage2_addr__h4290 = alu_outputs___1_addr__h4405;
      7'b1101111:
	  x_out_data_to_stage2_addr__h4290 = alu_outputs___1_addr__h4383;
      default: x_out_data_to_stage2_addr__h4290 = alu_outputs___1_addr__h4722;
    endcase
  end
  always@(near_mem$imem_instr or
	  _theResult_____1_fst__h5376 or
	  rd_val___1__h5344 or
	  rd_val___1__h5351 or rd_val___1__h5358 or rd_val___1__h5365)
  begin
    case (near_mem$imem_instr[14:12])
      3'b010: _theResult_____1_fst__h5348 = rd_val___1__h5344;
      3'b011: _theResult_____1_fst__h5348 = rd_val___1__h5351;
      3'b100: _theResult_____1_fst__h5348 = rd_val___1__h5358;
      3'b110: _theResult_____1_fst__h5348 = rd_val___1__h5365;
      default: _theResult_____1_fst__h5348 = _theResult_____1_fst__h5376;
    endcase
  end
  always@(near_mem$imem_instr or
	  NOT_csr_regfile_read_csr_near_mem_imem_instr___ETC___d324)
  begin
    case (near_mem$imem_instr[6:0])
      7'b0000011:
	  CASE_near_memimem_instr_BITS_6_TO_0_0b11_NOT__ETC__q11 =
	      near_mem$imem_instr[14:12] != 3'b0 &&
	      near_mem$imem_instr[14:12] != 3'b100 &&
	      near_mem$imem_instr[14:12] != 3'b001 &&
	      near_mem$imem_instr[14:12] != 3'b101 &&
	      near_mem$imem_instr[14:12] != 3'b010;
      7'b0100011:
	  CASE_near_memimem_instr_BITS_6_TO_0_0b11_NOT__ETC__q11 =
	      near_mem$imem_instr[14:12] != 3'b0 &&
	      near_mem$imem_instr[14:12] != 3'b001 &&
	      near_mem$imem_instr[14:12] != 3'b010;
      default: CASE_near_memimem_instr_BITS_6_TO_0_0b11_NOT__ETC__q11 =
		   near_mem$imem_instr[6:0] != 7'b1110011 ||
		   near_mem$imem_instr[14:12] == 3'b0 ||
		   near_mem$imem_instr[14:12] == 3'b100 ||
		   NOT_csr_regfile_read_csr_near_mem_imem_instr___ETC___d324;
    endcase
  end
  always@(near_mem$imem_instr or
	  CASE_near_memimem_instr_BITS_6_TO_0_0b11_NOT__ETC__q11 or
	  NOT_near_mem_imem_instr__55_BITS_14_TO_12_27_E_ETC___d301)
  begin
    case (near_mem$imem_instr[6:0])
      7'b0010011, 7'b0110011:
	  CASE_near_memimem_instr_BITS_6_TO_0_0b10011_N_ETC__q12 =
	      NOT_near_mem_imem_instr__55_BITS_14_TO_12_27_E_ETC___d301;
      default: CASE_near_memimem_instr_BITS_6_TO_0_0b10011_N_ETC__q12 =
		   near_mem$imem_instr[6:0] != 7'b0110111 &&
		   near_mem$imem_instr[6:0] != 7'b0010111 &&
		   CASE_near_memimem_instr_BITS_6_TO_0_0b11_NOT__ETC__q11;
    endcase
  end
  always@(near_mem$imem_instr or
	  eaddr__h4556 or
	  IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d342 or
	  near_mem_imem_pc__11_PLUS_SEXT_near_mem_imem_i_ETC___d351)
  begin
    case (near_mem$imem_instr[6:0])
      7'b1100011:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359 =
	      near_mem$imem_instr[14:12] != 3'b0 &&
	      near_mem$imem_instr[14:12] != 3'b001 &&
	      near_mem$imem_instr[14:12] != 3'b100 &&
	      near_mem$imem_instr[14:12] != 3'b101 &&
	      near_mem$imem_instr[14:12] != 3'b110 &&
	      near_mem$imem_instr[14:12] != 3'b111 ||
	      IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d342;
      7'b1101111:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359 =
	      near_mem_imem_pc__11_PLUS_SEXT_near_mem_imem_i_ETC___d351[1];
      default: IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d359 =
		   near_mem$imem_instr[6:0] != 7'b1100111 || eaddr__h4556[1];
    endcase
  end
  always@(near_mem$imem_instr or
	  csr_regfile$read_csr or
	  IF_NOT_near_mem_imem_instr__55_BITS_13_TO_12_6_ETC___d411)
  begin
    case (near_mem$imem_instr[6:0])
      7'b0000011:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d420 =
	      near_mem$imem_instr[14:12] == 3'b0 ||
	      near_mem$imem_instr[14:12] == 3'b100 ||
	      near_mem$imem_instr[14:12] == 3'b001 ||
	      near_mem$imem_instr[14:12] == 3'b101 ||
	      near_mem$imem_instr[14:12] == 3'b010;
      7'b0100011:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d420 =
	      near_mem$imem_instr[14:12] == 3'b0 ||
	      near_mem$imem_instr[14:12] == 3'b001 ||
	      near_mem$imem_instr[14:12] == 3'b010;
      default: IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d420 =
		   near_mem$imem_instr[6:0] == 7'b1110011 &&
		   near_mem$imem_instr[14:12] != 3'b0 &&
		   near_mem$imem_instr[14:12] != 3'b100 &&
		   csr_regfile$read_csr[32] &&
		   IF_NOT_near_mem_imem_instr__55_BITS_13_TO_12_6_ETC___d411 &&
		   (near_mem$imem_instr[13:12] == 2'b0 ||
		    near_mem$imem_instr[13:12] != 2'b01 &&
		    near_mem$imem_instr[19:15] == 5'd0 ||
		    near_mem$imem_instr[31:30] != 2'b11);
    endcase
  end
  always@(near_mem$imem_instr or
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d420 or
	  near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_0b_ETC___d402)
  begin
    case (near_mem$imem_instr[6:0])
      7'b0010011, 7'b0110011:
	  CASE_near_memimem_instr_BITS_6_TO_0_0b10011_n_ETC__q13 =
	      near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_0b_ETC___d402;
      default: CASE_near_memimem_instr_BITS_6_TO_0_0b10011_n_ETC__q13 =
		   near_mem$imem_instr[6:0] == 7'b0110111 ||
		   near_mem$imem_instr[6:0] == 7'b0010111 ||
		   IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d420;
    endcase
  end
  always@(near_mem$imem_instr or
	  eaddr__h4556 or
	  IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d272 or
	  near_mem_imem_pc__11_PLUS_SEXT_near_mem_imem_i_ETC___d351)
  begin
    case (near_mem$imem_instr[6:0])
      7'b1100011:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433 =
	      (near_mem$imem_instr[14:12] == 3'b0 ||
	       near_mem$imem_instr[14:12] == 3'b001 ||
	       near_mem$imem_instr[14:12] == 3'b100 ||
	       near_mem$imem_instr[14:12] == 3'b101 ||
	       near_mem$imem_instr[14:12] == 3'b110 ||
	       near_mem$imem_instr[14:12] == 3'b111) &&
	      IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d272;
      7'b1101111:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433 =
	      !near_mem_imem_pc__11_PLUS_SEXT_near_mem_imem_i_ETC___d351[1];
      default: IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d433 =
		   near_mem$imem_instr[6:0] == 7'b1100111 && !eaddr__h4556[1];
    endcase
  end
  always@(near_mem$imem_instr or rg_cur_priv)
  begin
    case (near_mem$imem_instr[31:20])
      12'b0, 12'b000000000001:
	  CASE_near_memimem_instr_BITS_31_TO_20_0b0_9_0_ETC__q14 = 4'd9;
      default: CASE_near_memimem_instr_BITS_31_TO_20_0b0_9_0_ETC__q14 =
		   (rg_cur_priv == 2'b11 &&
		    near_mem$imem_instr[31:20] == 12'b001100000010) ?
		     4'd5 :
		     ((rg_cur_priv != 2'b0 &&
		       near_mem$imem_instr[31:20] == 12'b000100000010) ?
			4'd6 :
			((near_mem$imem_instr[31:20] == 12'b000000000010) ?
			   4'd7 :
			   (((rg_cur_priv == 2'b11 || rg_cur_priv == 2'b01) &&
			     near_mem$imem_instr[31:20] == 12'b000100000101) ?
			      4'd8 :
			      4'd9)));
    endcase
  end
  always@(near_mem$imem_instr)
  begin
    case (near_mem$imem_instr[14:12])
      3'b0: CASE_near_memimem_instr_BITS_14_TO_12_0b0_2_0_ETC__q15 = 4'd2;
      3'b001: CASE_near_memimem_instr_BITS_14_TO_12_0b0_2_0_ETC__q15 = 4'd3;
      default: CASE_near_memimem_instr_BITS_14_TO_12_0b0_2_0_ETC__q15 = 4'd9;
    endcase
  end
  always@(near_mem$imem_instr or
	  CASE_near_memimem_instr_BITS_14_TO_12_0b0_2_0_ETC__q15 or
	  IF_NOT_near_mem_imem_instr__55_BITS_14_TO_12_2_ETC___d443 or
	  IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d474)
  begin
    case (near_mem$imem_instr[6:0])
      7'b0000011:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d480 =
	      (near_mem$imem_instr[14:12] != 3'b0 &&
	       near_mem$imem_instr[14:12] != 3'b100 &&
	       near_mem$imem_instr[14:12] != 3'b001 &&
	       near_mem$imem_instr[14:12] != 3'b101 &&
	       near_mem$imem_instr[14:12] != 3'b010) ?
		4'd9 :
		4'd0;
      7'b0001111:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d480 =
	      CASE_near_memimem_instr_BITS_14_TO_12_0b0_2_0_ETC__q15;
      7'b0010011, 7'b0110011:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d480 =
	      IF_NOT_near_mem_imem_instr__55_BITS_14_TO_12_2_ETC___d443;
      7'b0010111, 7'b0110111:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d480 = 4'd0;
      7'b0100011:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d480 =
	      (near_mem$imem_instr[14:12] != 3'b0 &&
	       near_mem$imem_instr[14:12] != 3'b001 &&
	       near_mem$imem_instr[14:12] != 3'b010) ?
		4'd9 :
		4'd0;
      7'b1110011:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d480 =
	      IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d474;
      default: IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d480 =
		   4'd9;
    endcase
  end
  always@(near_mem$imem_instr or
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d480 or
	  IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d272 or
	  eaddr__h4556 or
	  near_mem_imem_pc__11_PLUS_SEXT_near_mem_imem_i_ETC___d351)
  begin
    case (near_mem$imem_instr[6:0])
      7'b1100011:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d485 =
	      (near_mem$imem_instr[14:12] != 3'b0 &&
	       near_mem$imem_instr[14:12] != 3'b001 &&
	       near_mem$imem_instr[14:12] != 3'b100 &&
	       near_mem$imem_instr[14:12] != 3'b101 &&
	       near_mem$imem_instr[14:12] != 3'b110 &&
	       near_mem$imem_instr[14:12] != 3'b111) ?
		4'd9 :
		(IF_near_mem_imem_instr__55_BITS_14_TO_12_27_EQ_ETC___d272 ?
		   4'd1 :
		   4'd0);
      7'b1100111:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d485 =
	      eaddr__h4556[1] ? 4'd9 : 4'd1;
      7'b1101111:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d485 =
	      near_mem_imem_pc__11_PLUS_SEXT_near_mem_imem_i_ETC___d351[1] ?
		4'd9 :
		4'd1;
      default: IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d485 =
		   (near_mem$imem_instr[6:0] == 7'b0110011 &&
		    near_mem$imem_instr[31:25] == 7'b0000001) ?
		     4'd0 :
		     (((near_mem$imem_instr[6:0] == 7'b0010011 ||
			near_mem$imem_instr[6:0] == 7'b0110011) &&
		       (near_mem$imem_instr[14:12] == 3'b001 ||
			near_mem$imem_instr[14:12] == 3'b101)) ?
			(near_mem$imem_instr[25] ? 4'd9 : 4'd0) :
			IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d480);
    endcase
  end
  always@(near_mem$imem_instr)
  begin
    case (near_mem$imem_instr[6:0])
      7'b0000011:
	  CASE_near_memimem_instr_BITS_6_TO_0_0b11_1_0b_ETC__q16 = 2'd1;
      7'b0010011, 7'b0010111, 7'b0110011, 7'b0110111:
	  CASE_near_memimem_instr_BITS_6_TO_0_0b11_1_0b_ETC__q16 = 2'd0;
      7'b0100011:
	  CASE_near_memimem_instr_BITS_6_TO_0_0b11_1_0b_ETC__q16 = 2'd2;
      default: CASE_near_memimem_instr_BITS_6_TO_0_0b11_1_0b_ETC__q16 = 2'd0;
    endcase
  end
  always@(near_mem$imem_instr or
	  CASE_near_memimem_instr_BITS_6_TO_0_0b11_1_0b_ETC__q16)
  begin
    case (near_mem$imem_instr[6:0])
      7'b1100011, 7'b1100111, 7'b1101111:
	  IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d555 = 2'd0;
      default: IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d555 =
		   (near_mem$imem_instr[6:0] == 7'b0110011 &&
		    near_mem$imem_instr[31:25] == 7'b0000001) ?
		     2'd3 :
		     CASE_near_memimem_instr_BITS_6_TO_0_0b11_1_0b_ETC__q16;
    endcase
  end
  always@(near_mem$imem_instr or
	  alu_outputs___1_val1__h4723 or
	  alu_outputs___1_val1__h4521 or rd_val__h4541 or rd_val__h4527)
  begin
    case (near_mem$imem_instr[6:0])
      7'b0010011, 7'b0110011:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d682 =
	      alu_outputs___1_val1__h4521;
      7'b0010111:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d682 =
	      rd_val__h4541;
      7'b0110111:
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d682 =
	      rd_val__h4527;
      default: IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d682 =
		   alu_outputs___1_val1__h4723;
    endcase
  end
  always@(near_mem$imem_instr or
	  rs1_val_bypassed__h3793 or
	  IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d683 or
	  ret_pc__h4371)
  begin
    case (near_mem$imem_instr[6:0])
      7'b1100111, 7'b1101111:
	  x_out_data_to_stage2_val1__h4291 = ret_pc__h4371;
      default: x_out_data_to_stage2_val1__h4291 =
		   (near_mem$imem_instr[6:0] == 7'b0110011 &&
		    near_mem$imem_instr[31:25] == 7'b0000001) ?
		     rs1_val_bypassed__h3793 :
		     IF_near_mem_imem_instr__55_BITS_6_TO_0_62_EQ_0_ETC___d683;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cfg_logdelay <= `BSV_ASSIGNMENT_DELAY 64'd0;
	cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_halt <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 3'd0;
	stage1_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage1_rg_run_state <= `BSV_ASSIGNMENT_DELAY 1'd1;
	stage2_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage2_rg_run_state <= `BSV_ASSIGNMENT_DELAY 1'd1;
	stage3_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage3_rg_run_state <= `BSV_ASSIGNMENT_DELAY 1'd1;
      end
    else
      begin
        if (cfg_logdelay$EN)
	  cfg_logdelay <= `BSV_ASSIGNMENT_DELAY cfg_logdelay$D_IN;
	if (cfg_verbosity$EN)
	  cfg_verbosity <= `BSV_ASSIGNMENT_DELAY cfg_verbosity$D_IN;
	if (rg_halt$EN) rg_halt <= `BSV_ASSIGNMENT_DELAY rg_halt$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
	if (stage1_rg_full$EN)
	  stage1_rg_full <= `BSV_ASSIGNMENT_DELAY stage1_rg_full$D_IN;
	if (stage1_rg_run_state$EN)
	  stage1_rg_run_state <= `BSV_ASSIGNMENT_DELAY
	      stage1_rg_run_state$D_IN;
	if (stage2_rg_full$EN)
	  stage2_rg_full <= `BSV_ASSIGNMENT_DELAY stage2_rg_full$D_IN;
	if (stage2_rg_run_state$EN)
	  stage2_rg_run_state <= `BSV_ASSIGNMENT_DELAY
	      stage2_rg_run_state$D_IN;
	if (stage3_rg_full$EN)
	  stage3_rg_full <= `BSV_ASSIGNMENT_DELAY stage3_rg_full$D_IN;
	if (stage3_rg_run_state$EN)
	  stage3_rg_run_state <= `BSV_ASSIGNMENT_DELAY
	      stage3_rg_run_state$D_IN;
      end
    if (rg_cur_priv$EN) rg_cur_priv <= `BSV_ASSIGNMENT_DELAY rg_cur_priv$D_IN;
    if (rg_inum$EN) rg_inum <= `BSV_ASSIGNMENT_DELAY rg_inum$D_IN;
    if (rg_start_CPI_cycles$EN)
      rg_start_CPI_cycles <= `BSV_ASSIGNMENT_DELAY rg_start_CPI_cycles$D_IN;
    if (rg_start_CPI_instrs$EN)
      rg_start_CPI_instrs <= `BSV_ASSIGNMENT_DELAY rg_start_CPI_instrs$D_IN;
    if (stage2_rg_stage2$EN)
      stage2_rg_stage2 <= `BSV_ASSIGNMENT_DELAY stage2_rg_stage2$D_IN;
    if (stage3_rg_stage3$EN)
      stage3_rg_stage3 <= `BSV_ASSIGNMENT_DELAY stage3_rg_stage3$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cfg_logdelay = 64'hAAAAAAAAAAAAAAAA;
    cfg_verbosity = 4'hA;
    rg_cur_priv = 2'h2;
    rg_halt = 1'h0;
    rg_inum = 64'hAAAAAAAAAAAAAAAA;
    rg_start_CPI_cycles = 64'hAAAAAAAAAAAAAAAA;
    rg_start_CPI_instrs = 64'hAAAAAAAAAAAAAAAA;
    rg_state = 3'h2;
    stage1_rg_full = 1'h0;
    stage1_rg_run_state = 1'h0;
    stage2_rg_full = 1'h0;
    stage2_rg_run_state = 1'h0;
    stage2_rg_stage2 = 170'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stage3_rg_full = 1'h0;
    stage3_rg_run_state = 1'h0;
    stage3_rg_stage3 = 149'h0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	begin
	  v__h2936 = $stime;
	  #0;
	end
    v__h2930 = v__h2936 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("%0d: Pipeline State:  inum:%0d  cur_priv:%0d",
		 v__h2930,
		 rg_inum,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    Bypass S1 <= S3: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Bypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (!stage3_rg_full || !stage3_rg_stage3[82]))
	$write("Rd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_full && stage3_rg_stage3[82])
	$write("Rd %0d ",
	       stage3_rg_stage3[81:77],
	       "rd_val:%h",
	       stage3_rg_stage3[76:45]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    S3: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Output_Stage3");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_full) $write(" PIPE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage3_rg_full) $write(" EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    Bypass S1 <= S2: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Bypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55 == 2'd0)
	$write("Rd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55 != 2'd0)
	$write("Rd %0d ", x_out_bypass_rd__h3259);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55 == 2'd1)
	$write("-");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d55 != 2'd1)
	$write("rd_val:%h", x_out_bypass_rd_val__h3260);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    S2: pc 0x%08h instr 0x%08h priv %0d",
		 stage2_rg_stage2[167:136],
		 stage2_rg_stage2[135:104],
		 stage2_rg_stage2[169:168]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("Output_Stage2", " EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("Output_Stage2", " BUSY: pc:%0h", stage2_rg_stage2[167:136]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("Output_Stage2", " NONPIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("Output_Stage2", " PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("data_to_Stage3 {pc:%h  instr:%h  priv:%0d\n",
	       stage2_rg_stage2[167:136],
	       stage2_rg_stage2[135:104],
	       stage2_rg_stage2[169:168]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("        rd_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3 &&
	  NOT_stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_0__ETC___d108)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3 &&
	  stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_0_0_OR_ETC___d115)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write(" rd:%0d  rd_val:%h\n",
	       x_out_data_to_stage3_rd__h3459,
	       x_out_bypass_rd_val__h3260);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("        csr_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3 &&
	  !stage2_rg_stage2[96])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3 &&
	  stage2_rg_stage2[96])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write(" csr:%h  csr_val:%h",
	       stage2_rg_stage2[75:64],
	       stage2_rg_stage2[31:0],
	       "}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("'h%h", stage2_rg_stage2[167:136]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("'h%h", near_mem$dmem_exc_code);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write(", ", "badaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("'h%h", stage2_rg_stage2[95:64], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("'h%h", stage2_rg_stage2[167:136]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("'h%h", near_mem$dmem_exc_code);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write(", ", "badaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd3)
	$write("'h%h", stage2_rg_stage2[95:64], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd0 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd1 &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    S1: pc 0x%08h instr 0x%08h priv %0d",
		 near_mem$imem_pc,
		 near_mem$imem_instr,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("Output_Stage1", " BUSY pc:%h", near_mem$imem_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("Output_Stage1", " NONPIPE: pc:%h", near_mem$imem_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("Output_Stage1");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full)
	$write("Output_Stage1", " EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write(" PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d489)
	$write("CONTROL_STRAIGHT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d493)
	$write("CONTROL_BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d497)
	$write("CONTROL_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d501)
	$write("CONTROL_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d505)
	$write("CONTROL_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d509)
	$write("CONTROL_MRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d513)
	$write("CONTROL_SRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d517)
	$write("CONTROL_URET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d521)
	$write("CONTROL_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d541)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("data_to_Stage 2 {pc:%h  instr:%h  priv:%0d\n",
	       near_mem$imem_pc,
	       near_mem$imem_instr,
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("            op_stage2:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d557)
	$write("OP_Stage2_ALU");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d561)
	$write("OP_Stage2_LD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d565)
	$write("OP_Stage2_ST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d573)
	$write("OP_Stage2_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("  rd:%0d  csr_valid:", x_out_data_to_stage2_rd__h4288);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  NOT_near_mem_imem_exc__73_64_AND_IF_near_mem_i_ETC___d597)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d616)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("            addr:%h  val1:%h  val2:%h}",
	       x_out_data_to_stage2_addr__h4290,
	       x_out_data_to_stage2_val1__h4291,
	       x_out_data_to_stage2_val2__h4292);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d717)
	$write("CONTROL_STRAIGHT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d720)
	$write("CONTROL_BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d723)
	$write("CONTROL_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d726)
	$write("CONTROL_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d729)
	$write("CONTROL_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d732)
	$write("CONTROL_MRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d735)
	$write("CONTROL_SRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d738)
	$write("CONTROL_URET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d741)
	$write("CONTROL_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224 &&
	  near_mem_imem_exc__73_OR_IF_near_mem_imem_inst_ETC___d744)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("'h%h", near_mem$imem_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("'h%h", x_out_trap_info_exc_code__h5788);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write(", ", "badaddr: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d362)
	$write("'h%h", value__h5817, " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem_imem_valid__53_AND_NOT_IF_stage2_rg_f_ETC___d436)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  (!near_mem$imem_valid ||
	   IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d170))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  near_mem$imem_valid &&
	  NOT_IF_stage2_rg_full_7_THEN_IF_stage2_rg_stag_ETC___d224)
	$write(" next_pc 0x%08h", x_out_next_pc__h4233);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && cur_verbosity__h1213 != 4'd0)
	begin
	  v__h7654 = $stime;
	  #0;
	end
    v__h7648 = v__h7654 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && cur_verbosity__h1213 != 4'd0)
	$display("%0d: CPU.reset_complete", v__h7648);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("        CPU_Stage1.enq: 0x%08x", pc_reset_value[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete &&
	  csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU.fa_start_ifetch: interrupt pending");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete &&
	  csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU: fa_start_ifetch: setting rg_halt <= True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && cur_verbosity__h1213 != 4'd0)
	$display("    restart with PC = 0x%0h", pc_reset_value[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[82] &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("            CPU_Stage3: write Rd 0x%0h, rd_val 0x%0h",
		 stage3_rg_stage3[81:77],
		 stage3_rg_stage3[76:45]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[44] &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("            CPU_Stage3: write CSR 0x%0h, val 0x%0h",
		 stage3_rg_stage3[43:32],
		 stage3_rg_stage3[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$write("            CPU_Stage3.enq: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$write("data_to_Stage3 {pc:%h  instr:%h  priv:%0d\n",
	       stage2_rg_stage2[167:136],
	       stage2_rg_stage2[135:104],
	       stage2_rg_stage2[169:168]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$write("        rd_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16 &&
	  NOT_stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_0__ETC___d108)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16 &&
	  stage2_rg_stage2_8_BITS_103_TO_102_9_EQ_0_0_OR_ETC___d115)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$write(" rd:%0d  rd_val:%h\n",
	       x_out_data_to_stage3_rd__h3459,
	       x_out_bypass_rd_val__h3260);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$write("        csr_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16 &&
	  !stage2_rg_stage2[96])
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16 &&
	  stage2_rg_stage2[96])
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$write(" csr:%h  csr_val:%h",
	       stage2_rg_stage2[75:64],
	       stage2_rg_stage2[31:0],
	       "}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d93 == 2'd2 &&
	  cur_verbosity__h1213 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 stage2_rg_stage2[167:136],
		 stage2_rg_stage2[135:104],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_7_THEN_IF_stage2_rg_stage2_8_ETC___d877 &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("    CPU_Stage2.enq (Data_Stage1_to_Stage2)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_rg_halt_31_32_AND_IF_stage2_rg_full_7_THEN_ETC___d903 &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("        CPU_Stage1.enq: 0x%08x", x_out_next_pc__h4233);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_rg_halt_31_32_AND_IF_stage2_rg_full_7_THEN_ETC___d903 &&
	  csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU.fa_start_ifetch: interrupt pending");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_rg_halt_31_32_AND_IF_stage2_rg_full_7_THEN_ETC___d903 &&
	  csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU: fa_start_ifetch: setting rg_halt <= True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("        CPU_Stage1.enq: 0x%08x",
		 csr_regfile$csr_trap_actions[97:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe &&
	  csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU.fa_start_ifetch: interrupt pending");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe &&
	  csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU: fa_start_ifetch: setting rg_halt <= True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe && cur_verbosity__h1213 != 4'd0)
	begin
	  v__h10060 = $stime;
	  #0;
	end
    v__h10054 = v__h10060 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe && cur_verbosity__h1213 != 4'd0)
	$display("%0d: CPU.rl_stage2_nonpipe; epc 0x%0h, pc 0x%0h, new mstatus 0x%0h",
		 v__h10054,
		 stage2_rg_stage2[167:136],
		 csr_regfile$csr_trap_actions[97:66],
		 csr_regfile$csr_trap_actions[65:34]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("        CPU_Stage1.enq: 0x%08x",
		 csr_regfile$csr_ret_actions[65:34]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU.fa_start_ifetch: interrupt pending");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU: fa_start_ifetch: setting rg_halt <= True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && cur_verbosity__h1213 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 near_mem$imem_pc,
		 near_mem$imem_instr,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && cur_verbosity__h1213 != 4'd0)
	$display("    xRET: next_pc:0x%0h  new mstatus:0x%0h  new priv:%0d",
		 csr_regfile$csr_ret_actions[65:34],
		 csr_regfile$csr_ret_actions[31:0],
		 csr_regfile$csr_ret_actions[33:32]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	begin
	  v__h10712 = $stime;
	  #0;
	end
    v__h10706 = v__h10712 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("%0d: CPU.rl_stage1_FENCE_I", v__h10706);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("        CPU_Stage1.enq: 0x%08x", x_out_next_pc__h4233);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU.fa_start_ifetch: interrupt pending");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU: fa_start_ifetch: setting rg_halt <= True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I && cur_verbosity__h1213 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 near_mem$imem_pc,
		 near_mem$imem_instr,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("    CPU.rl_finish_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	begin
	  v__h11333 = $stime;
	  #0;
	end
    v__h11327 = v__h11333 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("%0d: CPU.rl_stage1_FENCE", v__h11327);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("        CPU_Stage1.enq: 0x%08x", x_out_next_pc__h4233);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE && csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU.fa_start_ifetch: interrupt pending");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE && csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU: fa_start_ifetch: setting rg_halt <= True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE && cur_verbosity__h1213 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 near_mem$imem_pc,
		 near_mem$imem_instr,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("    CPU.rl_finish_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("        CPU_Stage1.enq: 0x%08x", x_out_next_pc__h4233);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU.fa_start_ifetch: interrupt pending");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU: fa_start_ifetch: setting rg_halt <= True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA && cur_verbosity__h1213 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 near_mem$imem_pc,
		 near_mem$imem_instr,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("    CPU.rl_stage1_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI && cur_verbosity__h1213 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 near_mem$imem_pc,
		 near_mem$imem_instr,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("    CPU.rl_stage1_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume && cur_verbosity__h1213 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 rg_cur_priv,
		 near_mem$imem_pc,
		 near_mem$imem_instr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("    CPU.rl_WFI_resume at PC 0x%08h, priv %0d interrupt exc_code = %0d",
		 x_out_next_pc__h4233,
		 rg_cur_priv,
		 csr_regfile$interrupt_pending[3:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("        CPU_Stage1.enq: 0x%08x", x_out_next_pc__h4233);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume && cur_verbosity__h1213 != 4'd0)
	$display("    CPU.fa_start_ifetch: interrupt pending");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume && cur_verbosity__h1213 != 4'd0)
	$display("    CPU: fa_start_ifetch: setting rg_halt <= True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("        CPU_Stage1.enq: 0x%08x",
		 csr_regfile$csr_trap_actions[97:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU.fa_start_ifetch: interrupt pending");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && csr_regfile$interrupt_pending[4] &&
	  cur_verbosity__h1213 != 4'd0)
	$display("    CPU: fa_start_ifetch: setting rg_halt <= True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d972)
	begin
	  v__h13402 = $stime;
	  #0;
	end
    v__h13396 = v__h13402 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d972)
	$display("%0d: CPU.rl_stage1_trap: Tight infinite trap loop: pc 0x%0x instr 0x%08x",
		 v__h13396,
		 csr_regfile$csr_trap_actions[97:66],
		 near_mem$imem_instr);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d972)
	$display("CPI: %0d.%0d = (%0d/%0d) since last 'continue'",
		 cpi__h13449,
		 cpifrac__h13450,
		 delta_CPI_cycles__h13445,
		 _theResult____h13447);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  IF_NOT_stage1_rg_full_51_52_OR_NOT_near_mem_im_ETC___d972)
	$finish(32'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && cur_verbosity__h1213 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 near_mem$imem_pc,
		 near_mem$imem_instr,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && cur_verbosity__h1213 != 4'd0)
	$display("    Trap: mcause:0x%0h  epc:0x%0h  new pc:0x%0h  new mstatus:0x%0h",
		 csr_regfile$csr_trap_actions[33:2],
		 near_mem$imem_pc,
		 csr_regfile$csr_trap_actions[97:66],
		 csr_regfile$csr_trap_actions[65:34]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("        CPU_Stage1.enq: 0x%08x",
		 csr_regfile$csr_trap_actions[97:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt && cur_verbosity__h1213 == 4'd1)
	$display("inum:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 rg_inum,
		 near_mem$imem_pc,
		 near_mem$imem_instr,
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt &&
	  NOT_IF_csr_regfile_read_csr_minstret__0_ULT_cf_ETC___d16)
	$display("    CPU.rl_stage1_interrupt; epc 0x%0h, next PC 0x%0h, new mstatus 0x%0h",
		 near_mem$imem_pc,
		 csr_regfile$csr_trap_actions[97:66],
		 csr_regfile$csr_trap_actions[65:34]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("CPU: Bluespec  RISC-V  Piccolo  v3.0");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("Copyright (c) 2016-2018 Bluespec, Inc. All Rights Reserved.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	begin
	  TASK_testplusargs___d786 = $test$plusargs("v1");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	begin
	  TASK_testplusargs___d785 = $test$plusargs("v2");
	  #0;
	end
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start && cur_verbosity__h1213 != 4'd0)
	begin
	  v__h7347 = $stime;
	  #0;
	end
    v__h7341 = v__h7347 / 32'd10;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start && cur_verbosity__h1213 != 4'd0)
	$display("%0d: CPU.rl_reset_start", v__h7341);
  end
  // synopsys translate_on
endmodule  // mkCPU

