read -sv run_verilog_mid/adder_32b_18_80_182d4514421fa3cca4478aea28d2a249.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_80_182d4514421fa3cca4478aea28d2a249_yosys.v
