--W52_sload_path[0] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W52_sload_path[0]_lut_out = !W52_sload_path[0];
W52_sload_path[0]_reg_input = !MB32_aeb_out & W52_sload_path[0]_lut_out;
W52_sload_path[0] = DFFE(W52_sload_path[0]_reg_input, CCLK, B1_timer_clrn, , );

--W52L3 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W52L3 = CARRY(W52_sload_path[0]);


--W52_sload_path[1] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is counter

W52_sload_path[1]_lut_out = W52_sload_path[1] $ W52L3;
W52_sload_path[1]_reg_input = !MB32_aeb_out & W52_sload_path[1]_lut_out;
W52_sload_path[1] = DFFE(W52_sload_path[1]_reg_input, CCLK, B1_timer_clrn, , );

--W52L5 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is counter

W52L5 = CARRY(!W52L3 # !W52_sload_path[1]);


--W52_sload_path[2] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is counter

W52_sload_path[2]_lut_out = W52_sload_path[2] $ !W52L5;
W52_sload_path[2]_reg_input = !MB32_aeb_out & W52_sload_path[2]_lut_out;
W52_sload_path[2] = DFFE(W52_sload_path[2]_reg_input, CCLK, B1_timer_clrn, , );

--W52L7 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is counter

W52L7 = CARRY(W52_sload_path[2] & !W52L5);


--W52_sload_path[3] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] and unplaced
--operation mode is counter

W52_sload_path[3]_lut_out = W52_sload_path[3] $ W52L7;
W52_sload_path[3]_reg_input = !MB32_aeb_out & W52_sload_path[3]_lut_out;
W52_sload_path[3] = DFFE(W52_sload_path[3]_reg_input, CCLK, B1_timer_clrn, , );

--W52L9 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is counter

W52L9 = CARRY(!W52L7 # !W52_sload_path[3]);


--W52_sload_path[4] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] and unplaced
--operation mode is counter

W52_sload_path[4]_lut_out = W52_sload_path[4] $ !W52L9;
W52_sload_path[4]_reg_input = !MB32_aeb_out & W52_sload_path[4]_lut_out;
W52_sload_path[4] = DFFE(W52_sload_path[4]_reg_input, CCLK, B1_timer_clrn, , );

--W52L11 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT and unplaced
--operation mode is counter

W52L11 = CARRY(W52_sload_path[4] & !W52L9);


--W52_sload_path[5] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] and unplaced
--operation mode is counter

W52_sload_path[5]_lut_out = W52_sload_path[5] $ W52L11;
W52_sload_path[5]_reg_input = !MB32_aeb_out & W52_sload_path[5]_lut_out;
W52_sload_path[5] = DFFE(W52_sload_path[5]_reg_input, CCLK, B1_timer_clrn, , );

--W52L31 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT and unplaced
--operation mode is counter

W52L31 = CARRY(!W52L11 # !W52_sload_path[5]);


--W52_sload_path[6] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] and unplaced
--operation mode is counter

W52_sload_path[6]_lut_out = W52_sload_path[6] $ !W52L31;
W52_sload_path[6]_reg_input = !MB32_aeb_out & W52_sload_path[6]_lut_out;
W52_sload_path[6] = DFFE(W52_sload_path[6]_reg_input, CCLK, B1_timer_clrn, , );

--W52L51 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT and unplaced
--operation mode is counter

W52L51 = CARRY(W52_sload_path[6] & !W52L31);


--W52_sload_path[7] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] and unplaced
--operation mode is counter

W52_sload_path[7]_lut_out = W52_sload_path[7] $ W52L51;
W52_sload_path[7]_reg_input = !MB32_aeb_out & W52_sload_path[7]_lut_out;
W52_sload_path[7] = DFFE(W52_sload_path[7]_reg_input, CCLK, B1_timer_clrn, , );

--W52L71 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT and unplaced
--operation mode is counter

W52L71 = CARRY(!W52L51 # !W52_sload_path[7]);


--W52_sload_path[8] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] and unplaced
--operation mode is counter

W52_sload_path[8]_lut_out = W52_sload_path[8] $ !W52L71;
W52_sload_path[8]_reg_input = !MB32_aeb_out & W52_sload_path[8]_lut_out;
W52_sload_path[8] = DFFE(W52_sload_path[8]_reg_input, CCLK, B1_timer_clrn, , );

--W52L91 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT and unplaced
--operation mode is counter

W52L91 = CARRY(W52_sload_path[8] & !W52L71);


--W52_sload_path[9] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] and unplaced
--operation mode is counter

W52_sload_path[9]_lut_out = W52_sload_path[9] $ W52L91;
W52_sload_path[9]_reg_input = !MB32_aeb_out & W52_sload_path[9]_lut_out;
W52_sload_path[9] = DFFE(W52_sload_path[9]_reg_input, CCLK, B1_timer_clrn, , );

--W52L12 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT and unplaced
--operation mode is counter

W52L12 = CARRY(!W52L91 # !W52_sload_path[9]);


--W52_sload_path[10] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] and unplaced
--operation mode is counter

W52_sload_path[10]_lut_out = W52_sload_path[10] $ !W52L12;
W52_sload_path[10]_reg_input = !MB32_aeb_out & W52_sload_path[10]_lut_out;
W52_sload_path[10] = DFFE(W52_sload_path[10]_reg_input, CCLK, B1_timer_clrn, , );

--W52L32 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT and unplaced
--operation mode is counter

W52L32 = CARRY(W52_sload_path[10] & !W52L12);


--W52_sload_path[11] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] and unplaced
--operation mode is counter

W52_sload_path[11]_lut_out = W52_sload_path[11] $ W52L32;
W52_sload_path[11]_reg_input = !MB32_aeb_out & W52_sload_path[11]_lut_out;
W52_sload_path[11] = DFFE(W52_sload_path[11]_reg_input, CCLK, B1_timer_clrn, , );

--W52L52 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT and unplaced
--operation mode is counter

W52L52 = CARRY(!W52L32 # !W52_sload_path[11]);


--W52_sload_path[12] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] and unplaced
--operation mode is counter

W52_sload_path[12]_lut_out = W52_sload_path[12] $ !W52L52;
W52_sload_path[12]_reg_input = !MB32_aeb_out & W52_sload_path[12]_lut_out;
W52_sload_path[12] = DFFE(W52_sload_path[12]_reg_input, CCLK, B1_timer_clrn, , );

--W52L72 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT and unplaced
--operation mode is counter

W52L72 = CARRY(W52_sload_path[12] & !W52L52);


--W52_sload_path[13] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] and unplaced
--operation mode is counter

W52_sload_path[13]_lut_out = W52_sload_path[13] $ W52L72;
W52_sload_path[13]_reg_input = !MB32_aeb_out & W52_sload_path[13]_lut_out;
W52_sload_path[13] = DFFE(W52_sload_path[13]_reg_input, CCLK, B1_timer_clrn, , );

--W52L92 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT and unplaced
--operation mode is counter

W52L92 = CARRY(!W52L72 # !W52_sload_path[13]);


--W52_sload_path[14] is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] and unplaced
--operation mode is normal

W52_sload_path[14]_lut_out = W52_sload_path[14] $ !W52L92;
W52_sload_path[14]_reg_input = !MB32_aeb_out & W52_sload_path[14]_lut_out;
W52_sload_path[14] = DFFE(W52_sload_path[14]_reg_input, CCLK, B1_timer_clrn, , );


--W31_sload_path[0] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W31_sload_path[0]_lut_out = S2_9 $ W31_sload_path[0];
W31_sload_path[0] = DFFE(W31_sload_path[0]_lut_out, CCLK, ZB1_tcwf_aclr, , );

--W31L3 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W31L3 = CARRY(W31_sload_path[0]);


--W31_sload_path[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is arithmetic

W31_sload_path[1]_lut_out = W31_sload_path[1] $ (S2_9 & W31L3);
W31_sload_path[1] = DFFE(W31_sload_path[1]_lut_out, CCLK, ZB1_tcwf_aclr, , );

--W31L5 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is arithmetic

W31L5 = CARRY(!W31L3 # !W31_sload_path[1]);


--W31_sload_path[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is arithmetic

W31_sload_path[2]_lut_out = W31_sload_path[2] $ (S2_9 & !W31L5);
W31_sload_path[2] = DFFE(W31_sload_path[2]_lut_out, CCLK, ZB1_tcwf_aclr, , );

--W31L7 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is arithmetic

W31L7 = CARRY(W31_sload_path[2] & !W31L5);


--W31_sload_path[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3] and unplaced
--operation mode is arithmetic

W31_sload_path[3]_lut_out = W31_sload_path[3] $ (S2_9 & W31L7);
W31_sload_path[3] = DFFE(W31_sload_path[3]_lut_out, CCLK, ZB1_tcwf_aclr, , );

--W31L9 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is arithmetic

W31L9 = CARRY(!W31L7 # !W31_sload_path[3]);


--W31_sload_path[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4] and unplaced
--operation mode is normal

W31_sload_path[4]_lut_out = W31_sload_path[4] $ (S2_9 & !W31L9);
W31_sload_path[4] = DFFE(W31_sload_path[4]_lut_out, CCLK, ZB1_tcwf_aclr, , );


--W21_sload_path[0] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W21_sload_path[0]_lut_out = !W21_sload_path[0];
W21_sload_path[0]_sload_eqn = (T2_35 & W21_sload_path[0]) # (!T2_35 & W21_sload_path[0]_lut_out);
W21_sload_path[0] = DFFE(W21_sload_path[0]_sload_eqn, CCLK, ZB1_tcwf_aclr, , );

--W21_the_carries[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[1] and unplaced
--operation mode is qfbk_counter

W21_the_carries[1] = CARRY(S2_2 $ !W21_sload_path[0]);


--W21_pre_out[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[1] and unplaced
--operation mode is counter

W21_pre_out[1]_lut_out = W21_pre_out[1] $ W21_the_carries[1];
W21_pre_out[1]_sload_eqn = (T2_35 & W21_pre_out[1]) # (!T2_35 & W21_pre_out[1]_lut_out);
W21_pre_out[1] = DFFE(W21_pre_out[1]_sload_eqn, CCLK, ZB1_tcwf_aclr, , );

--W21_the_carries[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[2] and unplaced
--operation mode is counter

W21_the_carries[2] = CARRY(W21_pre_out[1] $ S2_2 # !W21_the_carries[1]);


--W21_pre_out[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[2] and unplaced
--operation mode is counter

W21_pre_out[2]_lut_out = W21_pre_out[2] $ !W21_the_carries[2];
W21_pre_out[2]_sload_eqn = (T2_35 & W21_pre_out[2]) # (!T2_35 & W21_pre_out[2]_lut_out);
W21_pre_out[2] = DFFE(W21_pre_out[2]_sload_eqn, CCLK, ZB1_tcwf_aclr, , );

--W21_the_carries[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[3] and unplaced
--operation mode is counter

W21_the_carries[3] = CARRY(!W21_the_carries[2] & (W21_pre_out[2] $ !S2_2));


--W21_pre_out[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[3] and unplaced
--operation mode is counter

W21_pre_out[3]_lut_out = W21_pre_out[3] $ W21_the_carries[3];
W21_pre_out[3]_sload_eqn = (T2_35 & W21_pre_out[3]) # (!T2_35 & W21_pre_out[3]_lut_out);
W21_pre_out[3] = DFFE(W21_pre_out[3]_sload_eqn, CCLK, ZB1_tcwf_aclr, , );

--W21_the_carries[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[4] and unplaced
--operation mode is counter

W21_the_carries[4] = CARRY(W21_pre_out[3] $ S2_2 # !W21_the_carries[3]);


--W21_pre_out[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[4] and unplaced
--operation mode is counter

W21_pre_out[4]_lut_out = W21_pre_out[4] $ !W21_the_carries[4];
W21_pre_out[4]_sload_eqn = (T2_35 & W21_pre_out[4]) # (!T2_35 & W21_pre_out[4]_lut_out);
W21_pre_out[4] = DFFE(W21_pre_out[4]_sload_eqn, CCLK, ZB1_tcwf_aclr, , );

--W21_the_carries[5] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[5] and unplaced
--operation mode is counter

W21_the_carries[5] = CARRY(!W21_the_carries[4] & (W21_pre_out[4] $ !S2_2));


--W21_pre_out[5] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[5] and unplaced
--operation mode is normal

W21_pre_out[5]_lut_out = W21_pre_out[5] $ W21_the_carries[5];
W21_pre_out[5]_sload_eqn = (T2_35 & W21_pre_out[5]) # (!T2_35 & W21_pre_out[5]_lut_out);
W21_pre_out[5] = DFFE(W21_pre_out[5]_sload_eqn, CCLK, ZB1_tcwf_aclr, , );


--W41_sload_path[0] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W41_sload_path[0]_lut_out = S2_2 $ W41_sload_path[0];
W41_sload_path[0] = DFFE(W41_sload_path[0]_lut_out, CCLK, ZB1_tcwf_aclr, , );

--W41L3 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W41L3 = CARRY(W41_sload_path[0]);


--W41_sload_path[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is arithmetic

W41_sload_path[1]_lut_out = W41_sload_path[1] $ (S2_2 & W41L3);
W41_sload_path[1] = DFFE(W41_sload_path[1]_lut_out, CCLK, ZB1_tcwf_aclr, , );

--W41L5 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is arithmetic

W41L5 = CARRY(!W41L3 # !W41_sload_path[1]);


--W41_sload_path[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is arithmetic

W41_sload_path[2]_lut_out = W41_sload_path[2] $ (S2_2 & !W41L5);
W41_sload_path[2] = DFFE(W41_sload_path[2]_lut_out, CCLK, ZB1_tcwf_aclr, , );

--W41L7 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is arithmetic

W41L7 = CARRY(W41_sload_path[2] & !W41L5);


--W41_sload_path[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3] and unplaced
--operation mode is arithmetic

W41_sload_path[3]_lut_out = W41_sload_path[3] $ (S2_2 & W41L7);
W41_sload_path[3] = DFFE(W41_sload_path[3]_lut_out, CCLK, ZB1_tcwf_aclr, , );

--W41L9 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is arithmetic

W41L9 = CARRY(!W41L7 # !W41_sload_path[3]);


--W41_sload_path[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4] and unplaced
--operation mode is arithmetic

W41_sload_path[4]_lut_out = W41_sload_path[4] $ (S2_2 & !W41L9);
W41_sload_path[4] = DFFE(W41_sload_path[4]_lut_out, CCLK, ZB1_tcwf_aclr, , );

--W41L11 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT and unplaced
--operation mode is arithmetic

W41L11 = CARRY(W41_sload_path[4] & !W41L9);


--W41_sload_path[5] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5] and unplaced
--operation mode is normal

W41_sload_path[5]_lut_out = W41_sload_path[5] $ (S2_2 & W41L11);
W41_sload_path[5] = DFFE(W41_sload_path[5]_lut_out, CCLK, ZB1_tcwf_aclr, , );


--W11_q[0] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] and unplaced
--operation mode is qfbk_counter

W11_q[0]_lut_out = !W11_q[0];
W11_q[0]_sload_eqn = (ZB1L21Q & VCC) # (!ZB1L21Q & W11_q[0]_lut_out);
W11_q[0] = DFFE(W11_q[0]_sload_eqn, CCLK, ZB1_tcwf_af_ct_aclr, , );

--W11L3 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W11L3 = CARRY(!W11_q[0]);


--W11_q[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] and unplaced
--operation mode is counter

W11_q[1]_lut_out = W11_q[1] $ W11L3;
W11_q[1]_sload_eqn = (ZB1L21Q & VCC) # (!ZB1L21Q & W11_q[1]_lut_out);
W11_q[1] = DFFE(W11_q[1]_sload_eqn, CCLK, ZB1_tcwf_af_ct_aclr, , );

--W11L5 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is counter

W11L5 = CARRY(W11_q[1] # !W11L3);


--W11_q[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] and unplaced
--operation mode is counter

W11_q[2]_lut_out = W11_q[2] $ !W11L5;
W11_q[2]_sload_eqn = (ZB1L21Q & VCC) # (!ZB1L21Q & W11_q[2]_lut_out);
W11_q[2] = DFFE(W11_q[2]_sload_eqn, CCLK, ZB1_tcwf_af_ct_aclr, , );

--W11L7 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is counter

W11L7 = CARRY(!W11_q[2] & !W11L5);


--W11_q[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] and unplaced
--operation mode is counter

W11_q[3]_lut_out = W11_q[3] $ W11L7;
W11_q[3]_sload_eqn = (ZB1L21Q & VCC) # (!ZB1L21Q & W11_q[3]_lut_out);
W11_q[3] = DFFE(W11_q[3]_sload_eqn, CCLK, ZB1_tcwf_af_ct_aclr, , );

--W11L9 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is counter

W11L9 = CARRY(W11_q[3] # !W11L7);


--W11_q[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] and unplaced
--operation mode is counter

W11_q[4]_lut_out = W11_q[4] $ !W11L9;
W11_q[4]_sload_eqn = (ZB1L21Q & ~GND) # (!ZB1L21Q & W11_q[4]_lut_out);
W11_q[4] = DFFE(W11_q[4]_sload_eqn, CCLK, ZB1_tcwf_af_ct_aclr, , );

--W11L11 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT and unplaced
--operation mode is counter

W11L11 = CARRY(!W11_q[4] & !W11L9);


--W11_q[5] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] and unplaced
--operation mode is counter

W11_q[5]_lut_out = W11_q[5] $ W11L11;
W11_q[5]_sload_eqn = (ZB1L21Q & VCC) # (!ZB1L21Q & W11_q[5]_lut_out);
W11_q[5] = DFFE(W11_q[5]_sload_eqn, CCLK, ZB1_tcwf_af_ct_aclr, , );

--W11_cout is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout and unplaced
--operation mode is counter

W11_cout = CARRY(W11_q[5] # !W11L11);


--W4_sload_path[0] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W4_sload_path[0]_lut_out = !W4_sload_path[0];
W4_sload_path[0] = DFFE(W4_sload_path[0]_lut_out, CCLK, C1_inst5, , C1_inst22);

--W4_the_carries[1] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] and unplaced
--operation mode is qfbk_counter

W4_the_carries[1] = CARRY(C1_inst36 $ !W4_sload_path[0]);


--W4_pre_out[1] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] and unplaced
--operation mode is arithmetic

W4_pre_out[1]_lut_out = W4_pre_out[1] $ W4_the_carries[1];
W4_pre_out[1] = DFFE(W4_pre_out[1]_lut_out, CCLK, C1_inst5, , C1_inst22);

--W4_the_carries[2] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] and unplaced
--operation mode is arithmetic

W4_the_carries[2] = CARRY(W4_pre_out[1] $ C1_inst36 # !W4_the_carries[1]);


--W4_pre_out[2] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] and unplaced
--operation mode is arithmetic

W4_pre_out[2]_lut_out = W4_pre_out[2] $ !W4_the_carries[2];
W4_pre_out[2] = DFFE(W4_pre_out[2]_lut_out, CCLK, C1_inst5, , C1_inst22);

--W4_the_carries[3] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] and unplaced
--operation mode is arithmetic

W4_the_carries[3] = CARRY(!W4_the_carries[2] & (W4_pre_out[2] $ !C1_inst36));


--W4_pre_out[3] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] and unplaced
--operation mode is arithmetic

W4_pre_out[3]_lut_out = W4_pre_out[3] $ W4_the_carries[3];
W4_pre_out[3] = DFFE(W4_pre_out[3]_lut_out, CCLK, C1_inst5, , C1_inst22);

--W4_the_carries[4] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] and unplaced
--operation mode is arithmetic

W4_the_carries[4] = CARRY(W4_pre_out[3] $ C1_inst36 # !W4_the_carries[3]);


--W4_pre_out[4] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] and unplaced
--operation mode is arithmetic

W4_pre_out[4]_lut_out = W4_pre_out[4] $ !W4_the_carries[4];
W4_pre_out[4] = DFFE(W4_pre_out[4]_lut_out, CCLK, C1_inst5, , C1_inst22);

--W4_the_carries[5] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] and unplaced
--operation mode is arithmetic

W4_the_carries[5] = CARRY(!W4_the_carries[4] & (W4_pre_out[4] $ !C1_inst36));


--W4_pre_out[5] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] and unplaced
--operation mode is arithmetic

W4_pre_out[5]_lut_out = W4_pre_out[5] $ W4_the_carries[5];
W4_pre_out[5] = DFFE(W4_pre_out[5]_lut_out, CCLK, C1_inst5, , C1_inst22);

--W4_the_carries[6] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] and unplaced
--operation mode is arithmetic

W4_the_carries[6] = CARRY(W4_pre_out[5] $ C1_inst36 # !W4_the_carries[5]);


--W4_pre_out[6] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] and unplaced
--operation mode is arithmetic

W4_pre_out[6]_lut_out = W4_pre_out[6] $ !W4_the_carries[6];
W4_pre_out[6] = DFFE(W4_pre_out[6]_lut_out, CCLK, C1_inst5, , C1_inst22);

--W4_the_carries[7] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] and unplaced
--operation mode is arithmetic

W4_the_carries[7] = CARRY(!W4_the_carries[6] & (W4_pre_out[6] $ !C1_inst36));


--W4_pre_out[7] is DC_Rx_chan_04:DC_Rx_chan_04|rx_msg_ct:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] and unplaced
--operation mode is normal

W4_pre_out[7]_lut_out = W4_pre_out[7] $ W4_the_carries[7];
W4_pre_out[7] = DFFE(W4_pre_out[7]_lut_out, CCLK, C1_inst5, , C1_inst22);


--W5_q[0] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] and unplaced
--operation mode is counter

W5_q[0]_lut_out = W5_q[0] $ C1_inst35;
W5_q[0]_sload_eqn = (J1L73Q & XB1_dffs[0]) # (!J1L73Q & W5_q[0]_lut_out);
W5_q[0] = DFFE(W5_q[0]_sload_eqn, CCLK, C1_inst5, , );

--W5L3 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is counter

W5L3 = CARRY(!W5_q[0]);


--W5_q[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] and unplaced
--operation mode is counter

W5_q[1]_lut_out = W5_q[1] $ (C1_inst35 & W5L3);
W5_q[1]_sload_eqn = (J1L73Q & XB1_dffs[1]) # (!J1L73Q & W5_q[1]_lut_out);
W5_q[1] = DFFE(W5_q[1]_sload_eqn, CCLK, C1_inst5, , );

--W5L5 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is counter

W5L5 = CARRY(W5_q[1] # !W5L3);


--W5_q[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] and unplaced
--operation mode is counter

W5_q[2]_lut_out = W5_q[2] $ (C1_inst35 & !W5L5);
W5_q[2]_sload_eqn = (J1L73Q & XB1_dffs[2]) # (!J1L73Q & W5_q[2]_lut_out);
W5_q[2] = DFFE(W5_q[2]_sload_eqn, CCLK, C1_inst5, , );

--W5L7 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is counter

W5L7 = CARRY(!W5_q[2] & !W5L5);


--W5_q[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] and unplaced
--operation mode is counter

W5_q[3]_lut_out = W5_q[3] $ (C1_inst35 & W5L7);
W5_q[3]_sload_eqn = (J1L73Q & XB1_dffs[3]) # (!J1L73Q & W5_q[3]_lut_out);
W5_q[3] = DFFE(W5_q[3]_sload_eqn, CCLK, C1_inst5, , );

--W5L9 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is counter

W5L9 = CARRY(W5_q[3] # !W5L7);


--W5_q[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] and unplaced
--operation mode is counter

W5_q[4]_lut_out = W5_q[4] $ (C1_inst35 & !W5L9);
W5_q[4]_sload_eqn = (J1L73Q & XB1_dffs[4]) # (!J1L73Q & W5_q[4]_lut_out);
W5_q[4] = DFFE(W5_q[4]_sload_eqn, CCLK, C1_inst5, , );

--W5L11 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT and unplaced
--operation mode is counter

W5L11 = CARRY(!W5_q[4] & !W5L9);


--W5_q[5] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] and unplaced
--operation mode is counter

W5_q[5]_lut_out = W5_q[5] $ (C1_inst35 & W5L11);
W5_q[5]_sload_eqn = (J1L73Q & XB1_dffs[5]) # (!J1L73Q & W5_q[5]_lut_out);
W5_q[5] = DFFE(W5_q[5]_sload_eqn, CCLK, C1_inst5, , );

--W5L31 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT and unplaced
--operation mode is counter

W5L31 = CARRY(W5_q[5] # !W5L11);


--W5_q[6] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] and unplaced
--operation mode is counter

W5_q[6]_lut_out = W5_q[6] $ (C1_inst35 & !W5L31);
W5_q[6]_sload_eqn = (J1L73Q & XB1_dffs[6]) # (!J1L73Q & W5_q[6]_lut_out);
W5_q[6] = DFFE(W5_q[6]_sload_eqn, CCLK, C1_inst5, , );

--W5L51 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT and unplaced
--operation mode is counter

W5L51 = CARRY(!W5_q[6] & !W5L31);


--W5_q[7] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] and unplaced
--operation mode is counter

W5_q[7]_lut_out = W5_q[7] $ (C1_inst35 & W5L51);
W5_q[7]_sload_eqn = (J1L73Q & XB1_dffs[7]) # (!J1L73Q & W5_q[7]_lut_out);
W5_q[7] = DFFE(W5_q[7]_sload_eqn, CCLK, C1_inst5, , );

--W5_cout is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout and unplaced
--operation mode is counter

W5_cout = CARRY(W5_q[7] # !W5L51);


--W6_q[0] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] and unplaced
--operation mode is counter

W6_q[0]_lut_out = W6_q[0] $ (C1_inst35 & !W5_cout);
W6_q[0]_sload_eqn = (J1L63Q & XB1_dffs[0]) # (!J1L63Q & W6_q[0]_lut_out);
W6_q[0] = DFFE(W6_q[0]_sload_eqn, CCLK, C1_inst5, , );

--W6L3 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is counter

W6L3 = CARRY(!W6_q[0] & !W5_cout);


--W6_q[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] and unplaced
--operation mode is counter

W6_q[1]_lut_out = W6_q[1] $ (C1_inst35 & W6L3);
W6_q[1]_sload_eqn = (J1L63Q & XB1_dffs[1]) # (!J1L63Q & W6_q[1]_lut_out);
W6_q[1] = DFFE(W6_q[1]_sload_eqn, CCLK, C1_inst5, , );

--W6L5 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is counter

W6L5 = CARRY(W6_q[1] # !W6L3);


--W6_q[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] and unplaced
--operation mode is counter

W6_q[2]_lut_out = W6_q[2] $ (C1_inst35 & !W6L5);
W6_q[2]_sload_eqn = (J1L63Q & XB1_dffs[2]) # (!J1L63Q & W6_q[2]_lut_out);
W6_q[2] = DFFE(W6_q[2]_sload_eqn, CCLK, C1_inst5, , );

--W6L7 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is counter

W6L7 = CARRY(!W6_q[2] & !W6L5);


--W6_q[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] and unplaced
--operation mode is counter

W6_q[3]_lut_out = W6_q[3] $ (C1_inst35 & W6L7);
W6_q[3]_sload_eqn = (J1L63Q & XB1_dffs[3]) # (!J1L63Q & W6_q[3]_lut_out);
W6_q[3] = DFFE(W6_q[3]_sload_eqn, CCLK, C1_inst5, , );

--W6L9 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is counter

W6L9 = CARRY(W6_q[3] # !W6L7);


--W6_q[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] and unplaced
--operation mode is counter

W6_q[4]_lut_out = W6_q[4] $ (C1_inst35 & !W6L9);
W6_q[4]_sload_eqn = (J1L63Q & XB1_dffs[4]) # (!J1L63Q & W6_q[4]_lut_out);
W6_q[4] = DFFE(W6_q[4]_sload_eqn, CCLK, C1_inst5, , );

--W6L11 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT and unplaced
--operation mode is counter

W6L11 = CARRY(!W6_q[4] & !W6L9);


--W6_q[5] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] and unplaced
--operation mode is counter

W6_q[5]_lut_out = W6_q[5] $ (C1_inst35 & W6L11);
W6_q[5]_sload_eqn = (J1L63Q & XB1_dffs[5]) # (!J1L63Q & W6_q[5]_lut_out);
W6_q[5] = DFFE(W6_q[5]_sload_eqn, CCLK, C1_inst5, , );

--W6L31 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT and unplaced
--operation mode is counter

W6L31 = CARRY(W6_q[5] # !W6L11);


--W6_q[6] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] and unplaced
--operation mode is counter

W6_q[6]_lut_out = W6_q[6] $ (C1_inst35 & !W6L31);
W6_q[6]_sload_eqn = (J1L63Q & XB1_dffs[6]) # (!J1L63Q & W6_q[6]_lut_out);
W6_q[6] = DFFE(W6_q[6]_sload_eqn, CCLK, C1_inst5, , );

--W6L51 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT and unplaced
--operation mode is counter

W6L51 = CARRY(!W6_q[6] & !W6L31);


--W6_q[7] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] and unplaced
--operation mode is counter

W6_q[7]_lut_out = W6_q[7] $ (C1_inst35 & W6L51);
W6_q[7]_sload_eqn = (J1L63Q & XB1_dffs[7]) # (!J1L63Q & W6_q[7]_lut_out);
W6_q[7] = DFFE(W6_q[7]_sload_eqn, CCLK, C1_inst5, , );

--W6_cout is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout and unplaced
--operation mode is counter

W6_cout = CARRY(W6_q[7] # !W6L51);


--W2_sload_path[0] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W2_sload_path[0]_lut_out = S1_9 $ W2_sload_path[0];
W2_sload_path[0] = DFFE(W2_sload_path[0]_lut_out, CCLK, !J1L01, , );

--W2L3 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W2L3 = CARRY(W2_sload_path[0]);


--W2_sload_path[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is arithmetic

W2_sload_path[1]_lut_out = W2_sload_path[1] $ (S1_9 & W2L3);
W2_sload_path[1] = DFFE(W2_sload_path[1]_lut_out, CCLK, !J1L01, , );

--W2L5 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is arithmetic

W2L5 = CARRY(!W2L3 # !W2_sload_path[1]);


--W2_sload_path[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is arithmetic

W2_sload_path[2]_lut_out = W2_sload_path[2] $ (S1_9 & !W2L5);
W2_sload_path[2] = DFFE(W2_sload_path[2]_lut_out, CCLK, !J1L01, , );

--W2L7 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is arithmetic

W2L7 = CARRY(W2_sload_path[2] & !W2L5);


--W2_sload_path[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3] and unplaced
--operation mode is arithmetic

W2_sload_path[3]_lut_out = W2_sload_path[3] $ (S1_9 & W2L7);
W2_sload_path[3] = DFFE(W2_sload_path[3]_lut_out, CCLK, !J1L01, , );

--W2L9 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is arithmetic

W2L9 = CARRY(!W2L7 # !W2_sload_path[3]);


--W2_sload_path[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4] and unplaced
--operation mode is arithmetic

W2_sload_path[4]_lut_out = W2_sload_path[4] $ (S1_9 & !W2L9);
W2_sload_path[4] = DFFE(W2_sload_path[4]_lut_out, CCLK, !J1L01, , );

--W2L11 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[4]~COUT and unplaced
--operation mode is arithmetic

W2L11 = CARRY(W2_sload_path[4] & !W2L9);


--W2_sload_path[5] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[5] and unplaced
--operation mode is arithmetic

W2_sload_path[5]_lut_out = W2_sload_path[5] $ (S1_9 & W2L11);
W2_sload_path[5] = DFFE(W2_sload_path[5]_lut_out, CCLK, !J1L01, , );

--W2L31 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[5]~COUT and unplaced
--operation mode is arithmetic

W2L31 = CARRY(!W2L11 # !W2_sload_path[5]);


--W2_sload_path[6] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[6] and unplaced
--operation mode is arithmetic

W2_sload_path[6]_lut_out = W2_sload_path[6] $ (S1_9 & !W2L31);
W2_sload_path[6] = DFFE(W2_sload_path[6]_lut_out, CCLK, !J1L01, , );

--W2L51 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[6]~COUT and unplaced
--operation mode is arithmetic

W2L51 = CARRY(W2_sload_path[6] & !W2L31);


--W2_sload_path[7] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[7] and unplaced
--operation mode is arithmetic

W2_sload_path[7]_lut_out = W2_sload_path[7] $ (S1_9 & W2L51);
W2_sload_path[7] = DFFE(W2_sload_path[7]_lut_out, CCLK, !J1L01, , );

--W2L71 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[7]~COUT and unplaced
--operation mode is arithmetic

W2L71 = CARRY(!W2L51 # !W2_sload_path[7]);


--W2_sload_path[8] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[8] and unplaced
--operation mode is normal

W2_sload_path[8]_lut_out = W2_sload_path[8] $ (S1_9 & !W2L71);
W2_sload_path[8] = DFFE(W2_sload_path[8]_lut_out, CCLK, !J1L01, , );


--W1_sload_path[0] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W1_sload_path[0]_lut_out = !W1_sload_path[0];
W1_sload_path[0]_sload_eqn = (T1_35 & W1_sload_path[0]) # (!T1_35 & W1_sload_path[0]_lut_out);
W1_sload_path[0] = DFFE(W1_sload_path[0]_sload_eqn, CCLK, !J1L01, , );

--W1_the_carries[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[1] and unplaced
--operation mode is qfbk_counter

W1_the_carries[1] = CARRY(S1_2 $ !W1_sload_path[0]);


--W1_pre_out[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[1] and unplaced
--operation mode is counter

W1_pre_out[1]_lut_out = W1_pre_out[1] $ W1_the_carries[1];
W1_pre_out[1]_sload_eqn = (T1_35 & W1_pre_out[1]) # (!T1_35 & W1_pre_out[1]_lut_out);
W1_pre_out[1] = DFFE(W1_pre_out[1]_sload_eqn, CCLK, !J1L01, , );

--W1_the_carries[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[2] and unplaced
--operation mode is counter

W1_the_carries[2] = CARRY(W1_pre_out[1] $ S1_2 # !W1_the_carries[1]);


--W1_pre_out[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[2] and unplaced
--operation mode is counter

W1_pre_out[2]_lut_out = W1_pre_out[2] $ !W1_the_carries[2];
W1_pre_out[2]_sload_eqn = (T1_35 & W1_pre_out[2]) # (!T1_35 & W1_pre_out[2]_lut_out);
W1_pre_out[2] = DFFE(W1_pre_out[2]_sload_eqn, CCLK, !J1L01, , );

--W1_the_carries[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[3] and unplaced
--operation mode is counter

W1_the_carries[3] = CARRY(!W1_the_carries[2] & (W1_pre_out[2] $ !S1_2));


--W1_pre_out[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[3] and unplaced
--operation mode is counter

W1_pre_out[3]_lut_out = W1_pre_out[3] $ W1_the_carries[3];
W1_pre_out[3]_sload_eqn = (T1_35 & W1_pre_out[3]) # (!T1_35 & W1_pre_out[3]_lut_out);
W1_pre_out[3] = DFFE(W1_pre_out[3]_sload_eqn, CCLK, !J1L01, , );

--W1_the_carries[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[4] and unplaced
--operation mode is counter

W1_the_carries[4] = CARRY(W1_pre_out[3] $ S1_2 # !W1_the_carries[3]);


--W1_pre_out[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[4] and unplaced
--operation mode is counter

W1_pre_out[4]_lut_out = W1_pre_out[4] $ !W1_the_carries[4];
W1_pre_out[4]_sload_eqn = (T1_35 & W1_pre_out[4]) # (!T1_35 & W1_pre_out[4]_lut_out);
W1_pre_out[4] = DFFE(W1_pre_out[4]_sload_eqn, CCLK, !J1L01, , );

--W1_the_carries[5] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[5] and unplaced
--operation mode is counter

W1_the_carries[5] = CARRY(!W1_the_carries[4] & (W1_pre_out[4] $ !S1_2));


--W1_pre_out[5] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[5] and unplaced
--operation mode is counter

W1_pre_out[5]_lut_out = W1_pre_out[5] $ W1_the_carries[5];
W1_pre_out[5]_sload_eqn = (T1_35 & W1_pre_out[5]) # (!T1_35 & W1_pre_out[5]_lut_out);
W1_pre_out[5] = DFFE(W1_pre_out[5]_sload_eqn, CCLK, !J1L01, , );

--W1_the_carries[6] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[6] and unplaced
--operation mode is counter

W1_the_carries[6] = CARRY(W1_pre_out[5] $ S1_2 # !W1_the_carries[5]);


--W1_pre_out[6] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[6] and unplaced
--operation mode is counter

W1_pre_out[6]_lut_out = W1_pre_out[6] $ !W1_the_carries[6];
W1_pre_out[6]_sload_eqn = (T1_35 & W1_pre_out[6]) # (!T1_35 & W1_pre_out[6]_lut_out);
W1_pre_out[6] = DFFE(W1_pre_out[6]_sload_eqn, CCLK, !J1L01, , );

--W1_the_carries[7] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[7] and unplaced
--operation mode is counter

W1_the_carries[7] = CARRY(!W1_the_carries[6] & (W1_pre_out[6] $ !S1_2));


--W1_pre_out[7] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[7] and unplaced
--operation mode is counter

W1_pre_out[7]_lut_out = W1_pre_out[7] $ W1_the_carries[7];
W1_pre_out[7]_sload_eqn = (T1_35 & W1_pre_out[7]) # (!T1_35 & W1_pre_out[7]_lut_out);
W1_pre_out[7] = DFFE(W1_pre_out[7]_sload_eqn, CCLK, !J1L01, , );

--W1_the_carries[8] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[8] and unplaced
--operation mode is counter

W1_the_carries[8] = CARRY(W1_pre_out[7] $ S1_2 # !W1_the_carries[7]);


--W1_pre_out[8] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[8] and unplaced
--operation mode is counter

W1_pre_out[8]_lut_out = W1_pre_out[8] $ !W1_the_carries[8];
W1_pre_out[8]_sload_eqn = (T1_35 & W1_pre_out[8]) # (!T1_35 & W1_pre_out[8]_lut_out);
W1_pre_out[8] = DFFE(W1_pre_out[8]_sload_eqn, CCLK, !J1L01, , );

--W1_the_carries[9] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[9] and unplaced
--operation mode is counter

W1_the_carries[9] = CARRY(!W1_the_carries[8] & (W1_pre_out[8] $ !S1_2));


--W1_pre_out[9] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[9] and unplaced
--operation mode is normal

W1_pre_out[9]_lut_out = W1_pre_out[9] $ W1_the_carries[9];
W1_pre_out[9]_sload_eqn = (T1_35 & W1_pre_out[9]) # (!T1_35 & W1_pre_out[9]_lut_out);
W1_pre_out[9] = DFFE(W1_pre_out[9]_sload_eqn, CCLK, !J1L01, , );


--W3_sload_path[0] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W3_sload_path[0]_lut_out = S1_2 $ W3_sload_path[0];
W3_sload_path[0] = DFFE(W3_sload_path[0]_lut_out, CCLK, !J1L01, , );

--W3L3 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W3L3 = CARRY(W3_sload_path[0]);


--W3_sload_path[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is arithmetic

W3_sload_path[1]_lut_out = W3_sload_path[1] $ (S1_2 & W3L3);
W3_sload_path[1] = DFFE(W3_sload_path[1]_lut_out, CCLK, !J1L01, , );

--W3L5 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is arithmetic

W3L5 = CARRY(!W3L3 # !W3_sload_path[1]);


--W3_sload_path[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is arithmetic

W3_sload_path[2]_lut_out = W3_sload_path[2] $ (S1_2 & !W3L5);
W3_sload_path[2] = DFFE(W3_sload_path[2]_lut_out, CCLK, !J1L01, , );

--W3L7 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is arithmetic

W3L7 = CARRY(W3_sload_path[2] & !W3L5);


--W3_sload_path[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3] and unplaced
--operation mode is arithmetic

W3_sload_path[3]_lut_out = W3_sload_path[3] $ (S1_2 & W3L7);
W3_sload_path[3] = DFFE(W3_sload_path[3]_lut_out, CCLK, !J1L01, , );

--W3L9 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is arithmetic

W3L9 = CARRY(!W3L7 # !W3_sload_path[3]);


--W3_sload_path[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4] and unplaced
--operation mode is arithmetic

W3_sload_path[4]_lut_out = W3_sload_path[4] $ (S1_2 & !W3L9);
W3_sload_path[4] = DFFE(W3_sload_path[4]_lut_out, CCLK, !J1L01, , );

--W3L11 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT and unplaced
--operation mode is arithmetic

W3L11 = CARRY(W3_sload_path[4] & !W3L9);


--W3_sload_path[5] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5] and unplaced
--operation mode is arithmetic

W3_sload_path[5]_lut_out = W3_sload_path[5] $ (S1_2 & W3L11);
W3_sload_path[5] = DFFE(W3_sload_path[5]_lut_out, CCLK, !J1L01, , );

--W3L31 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[5]~COUT and unplaced
--operation mode is arithmetic

W3L31 = CARRY(!W3L11 # !W3_sload_path[5]);


--W3_sload_path[6] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[6] and unplaced
--operation mode is arithmetic

W3_sload_path[6]_lut_out = W3_sload_path[6] $ (S1_2 & !W3L31);
W3_sload_path[6] = DFFE(W3_sload_path[6]_lut_out, CCLK, !J1L01, , );

--W3L51 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[6]~COUT and unplaced
--operation mode is arithmetic

W3L51 = CARRY(W3_sload_path[6] & !W3L31);


--W3_sload_path[7] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[7] and unplaced
--operation mode is arithmetic

W3_sload_path[7]_lut_out = W3_sload_path[7] $ (S1_2 & W3L51);
W3_sload_path[7] = DFFE(W3_sload_path[7]_lut_out, CCLK, !J1L01, , );

--W3L71 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[7]~COUT and unplaced
--operation mode is arithmetic

W3L71 = CARRY(!W3L51 # !W3_sload_path[7]);


--W3_sload_path[8] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[8] and unplaced
--operation mode is arithmetic

W3_sload_path[8]_lut_out = W3_sload_path[8] $ (S1_2 & !W3L71);
W3_sload_path[8] = DFFE(W3_sload_path[8]_lut_out, CCLK, !J1L01, , );

--W3L91 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[8]~COUT and unplaced
--operation mode is arithmetic

W3L91 = CARRY(W3_sload_path[8] & !W3L71);


--W3_sload_path[9] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[9] and unplaced
--operation mode is normal

W3_sload_path[9]_lut_out = W3_sload_path[9] $ (S1_2 & W3L91);
W3_sload_path[9] = DFFE(W3_sload_path[9]_lut_out, CCLK, !J1L01, , );


--CB93_sout_node[5] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] and unplaced
--operation mode is normal

CB93_sout_node[5]_lut_out = CB93_cout[4];
CB93_sout_node[5] = DFFE(CB93_sout_node[5]_lut_out, CCLK, !L1L5, , );


--CB54_sout_node[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] and unplaced
--operation mode is normal

CB54_sout_node[4]_lut_out = CB24_cs_buffer[4] $ !CB54_cout[3];
CB54_sout_node[4] = DFFE(CB54_sout_node[4]_lut_out, CCLK, !L1L5, , );


--CB24_cs_buffer[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4] and unplaced
--operation mode is normal

CB24_cs_buffer[4] = CB54_sout_node[4] $ !CB24_cout[3];


--CB03_sout_node[5] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] and unplaced
--operation mode is normal

CB03_sout_node[5]_lut_out = CB03_cout[4];
CB03_sout_node[5] = DFFE(CB03_sout_node[5]_lut_out, CCLK, !L1L01, , );


--CB63_sout_node[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] and unplaced
--operation mode is normal

CB63_sout_node[4]_lut_out = CB33_cs_buffer[4] $ !CB63_cout[3];
CB63_sout_node[4] = DFFE(CB63_sout_node[4]_lut_out, CCLK, !L1L01, , );


--CB33_cs_buffer[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4] and unplaced
--operation mode is normal

CB33_cs_buffer[4] = CB63_sout_node[4] $ !CB33_cout[3];


--CB12_sout_node[5] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] and unplaced
--operation mode is normal

CB12_sout_node[5]_lut_out = CB12_cout[4];
CB12_sout_node[5] = DFFE(CB12_sout_node[5]_lut_out, CCLK, !L1L12, , );


--CB72_sout_node[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] and unplaced
--operation mode is normal

CB72_sout_node[4]_lut_out = CB42_cs_buffer[4] $ !CB72_cout[3];
CB72_sout_node[4] = DFFE(CB72_sout_node[4]_lut_out, CCLK, !L1L12, , );


--CB42_cs_buffer[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4] and unplaced
--operation mode is normal

CB42_cs_buffer[4] = CB72_sout_node[4] $ !CB42_cout[3];


--CB41_sout_node[5] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] and unplaced
--operation mode is normal

CB41_sout_node[5]_lut_out = CB41_cout[4];
CB41_sout_node[5] = DFFE(CB41_sout_node[5]_lut_out, CCLK, !L1L51, , );


--CB81_sout_node[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] and unplaced
--operation mode is normal

CB81_sout_node[4]_lut_out = CB61_cs_buffer[4] $ !CB81_cout[3];
CB81_sout_node[4] = DFFE(CB81_sout_node[4]_lut_out, CCLK, !L1L51, , );


--CB61_cs_buffer[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[4] and unplaced
--operation mode is normal

CB61_cs_buffer[4] = CB81_sout_node[4] $ !CB61_cout[3];


--W8_sload_path[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W8_sload_path[0]_lut_out = !W8_sload_path[0];
W8_sload_path[0] = DFFE(W8_sload_path[0]_lut_out, CCLK, !C1L1, , );

--W8L3 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W8L3 = CARRY(W8_sload_path[0]);


--W8_sload_path[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is arithmetic

W8_sload_path[1]_lut_out = W8_sload_path[1] $ W8L3;
W8_sload_path[1] = DFFE(W8_sload_path[1]_lut_out, CCLK, !C1L1, , );

--W8_cout is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout and unplaced
--operation mode is arithmetic

W8_cout = CARRY(!W8L3 # !W8_sload_path[1]);


--CB11_cs_buffer[9] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cs_buffer[9] and unplaced
--operation mode is normal

CB11_cs_buffer[9] = K1_ina[9] $ K1_ind[9] $ CB11_cout[8];


--CB8_cs_buffer[9] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cs_buffer[9] and unplaced
--operation mode is normal

CB8_cs_buffer[9] = K1_ind[9] $ K1_ina[9] $ CB8_cout[8];


--W7_sload_path[0] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W7_sload_path[0]_lut_out = !W7_sload_path[0];
W7_sload_path[0] = DFFE(W7_sload_path[0]_lut_out, CCLK, Z1_ct_aclr, , );

--W7L3 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W7L3 = CARRY(W7_sload_path[0]);


--W7_sload_path[1] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is arithmetic

W7_sload_path[1]_lut_out = W7_sload_path[1] $ W7L3;
W7_sload_path[1] = DFFE(W7_sload_path[1]_lut_out, CCLK, Z1_ct_aclr, , );

--W7L5 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is arithmetic

W7L5 = CARRY(!W7L3 # !W7_sload_path[1]);


--W7_sload_path[2] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is arithmetic

W7_sload_path[2]_lut_out = W7_sload_path[2] $ !W7L5;
W7_sload_path[2] = DFFE(W7_sload_path[2]_lut_out, CCLK, Z1_ct_aclr, , );

--W7L7 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is arithmetic

W7L7 = CARRY(W7_sload_path[2] & !W7L5);


--W7_sload_path[3] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] and unplaced
--operation mode is arithmetic

W7_sload_path[3]_lut_out = W7_sload_path[3] $ W7L7;
W7_sload_path[3] = DFFE(W7_sload_path[3]_lut_out, CCLK, Z1_ct_aclr, , );

--W7L9 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is arithmetic

W7L9 = CARRY(!W7L7 # !W7_sload_path[3]);


--W7_sload_path[4] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] and unplaced
--operation mode is normal

W7_sload_path[4]_lut_out = W7_sload_path[4] $ !W7L9;
W7_sload_path[4] = DFFE(W7_sload_path[4]_lut_out, CCLK, Z1_ct_aclr, , );


--CB5_cs_buffer[9] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cs_buffer[9] and unplaced
--operation mode is normal

CB5_cs_buffer[9] = K1_ina[9] $ K1_ind[9] $ CB5_cout[8];


--CB5_cs_buffer[5] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] and unplaced
--operation mode is arithmetic

CB5_cs_buffer[5] = K1_ina[5] $ K1_ind[5] $ CB5_cout[4];

--CB5_cout[5] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cout[5] and unplaced
--operation mode is arithmetic

CB5_cout[5] = CARRY(K1_ina[5] & K1_ind[5] & !CB5_cout[4] # !K1_ina[5] & (K1_ind[5] # !CB5_cout[4]));


--CB5_cs_buffer[4] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] and unplaced
--operation mode is arithmetic

CB5_cs_buffer[4] = K1_ina[4] $ K1_ind[4] $ !CB5_cout[3];

--CB5_cout[4] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cout[4] and unplaced
--operation mode is arithmetic

CB5_cout[4] = CARRY(K1_ina[4] & (!CB5_cout[3] # !K1_ind[4]) # !K1_ina[4] & !K1_ind[4] & !CB5_cout[3]);


--CB5_cs_buffer[3] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] and unplaced
--operation mode is arithmetic

CB5_cs_buffer[3] = K1_ina[3] $ K1_ind[3] $ CB5_cout[2];

--CB5_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB5_cout[3] = CARRY(K1_ina[3] & K1_ind[3] & !CB5_cout[2] # !K1_ina[3] & (K1_ind[3] # !CB5_cout[2]));


--CB5_cs_buffer[2] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] and unplaced
--operation mode is arithmetic

CB5_cs_buffer[2] = K1_ina[2] $ K1_ind[2] $ !CB5_cout[1];

--CB5_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB5_cout[2] = CARRY(K1_ina[2] & (!CB5_cout[1] # !K1_ind[2]) # !K1_ina[2] & !K1_ind[2] & !CB5_cout[1]);


--CB5_cs_buffer[1] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] and unplaced
--operation mode is arithmetic

CB5_cs_buffer[1] = K1_ina[1] $ K1_ind[1] $ CB5_cout[0];

--CB5_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB5_cout[1] = CARRY(K1_ina[1] & K1_ind[1] & !CB5_cout[0] # !K1_ina[1] & (K1_ind[1] # !CB5_cout[0]));


--CB5_cs_buffer[0] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] and unplaced
--operation mode is arithmetic

CB5_cs_buffer[0] = K1_ind[0] $ K1_ina[0];

--CB5_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is arithmetic

CB5_cout[0] = CARRY(K1_ina[0] # !K1_ind[0]);


--CB2_cs_buffer[9] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cs_buffer[9] and unplaced
--operation mode is normal

CB2_cs_buffer[9] = K1_ina[9] $ K1_ind[9] $ CB2_cout[8];


--CB2_cs_buffer[0] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] and unplaced
--operation mode is arithmetic

CB2_cs_buffer[0] = K1_ind[0] $ K1_ina[0];

--CB2_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is arithmetic

CB2_cout[0] = CARRY(K1_ina[0] # !K1_ind[0]);


--W9_sload_path[0] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W9_sload_path[0]_lut_out = !W9_sload_path[0];
W9_sload_path[0]_reg_input = !MB9_aeb_out & W9_sload_path[0]_lut_out;
W9_sload_path[0] = DFFE(W9_sload_path[0]_reg_input, CCLK, WB1_ctclr, , );

--W9L3 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W9L3 = CARRY(W9_sload_path[0]);


--W9_sload_path[1] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is counter

W9_sload_path[1]_lut_out = W9_sload_path[1] $ W9L3;
W9_sload_path[1]_reg_input = !MB9_aeb_out & W9_sload_path[1]_lut_out;
W9_sload_path[1] = DFFE(W9_sload_path[1]_reg_input, CCLK, WB1_ctclr, , );

--W9L5 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is counter

W9L5 = CARRY(!W9L3 # !W9_sload_path[1]);


--W9_sload_path[2] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is counter

W9_sload_path[2]_lut_out = W9_sload_path[2] $ !W9L5;
W9_sload_path[2]_reg_input = !MB9_aeb_out & W9_sload_path[2]_lut_out;
W9_sload_path[2] = DFFE(W9_sload_path[2]_reg_input, CCLK, WB1_ctclr, , );

--W9L7 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is counter

W9L7 = CARRY(W9_sload_path[2] & !W9L5);


--W9_sload_path[3] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] and unplaced
--operation mode is counter

W9_sload_path[3]_lut_out = W9_sload_path[3] $ W9L7;
W9_sload_path[3]_reg_input = !MB9_aeb_out & W9_sload_path[3]_lut_out;
W9_sload_path[3] = DFFE(W9_sload_path[3]_reg_input, CCLK, WB1_ctclr, , );

--W9L9 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is counter

W9L9 = CARRY(!W9L7 # !W9_sload_path[3]);


--W9_sload_path[4] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] and unplaced
--operation mode is counter

W9_sload_path[4]_lut_out = W9_sload_path[4] $ !W9L9;
W9_sload_path[4]_reg_input = !MB9_aeb_out & W9_sload_path[4]_lut_out;
W9_sload_path[4] = DFFE(W9_sload_path[4]_reg_input, CCLK, WB1_ctclr, , );

--W9L11 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT and unplaced
--operation mode is counter

W9L11 = CARRY(W9_sload_path[4] & !W9L9);


--W9_the_cout is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout and unplaced
--operation mode is arithmetic

W9_the_cout = MB9_aeb_out # W9L11;

--W9_cout is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout and unplaced
--operation mode is arithmetic

W9_cout = CARRY(!MB9_aeb_out & !W9L11);


--W01_sload_path[0] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W01_sload_path[0]_lut_out = !W01_sload_path[0];
W01_sload_path[0] = DFFE(W01_sload_path[0]_lut_out, CCLK, WB1_ctclr, , W9L31);

--W01L3 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W01L3 = CARRY(W01_sload_path[0]);


--W01_sload_path[1] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is arithmetic

W01_sload_path[1]_lut_out = W01_sload_path[1] $ W01L3;
W01_sload_path[1] = DFFE(W01_sload_path[1]_lut_out, CCLK, WB1_ctclr, , W9L31);

--W01L5 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is arithmetic

W01L5 = CARRY(!W01L3 # !W01_sload_path[1]);


--W01_sload_path[2] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is arithmetic

W01_sload_path[2]_lut_out = W01_sload_path[2] $ !W01L5;
W01_sload_path[2] = DFFE(W01_sload_path[2]_lut_out, CCLK, WB1_ctclr, , W9L31);

--W01L7 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is arithmetic

W01L7 = CARRY(W01_sload_path[2] & !W01L5);


--W01_sload_path[3] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] and unplaced
--operation mode is normal

W01_sload_path[3]_lut_out = W01_sload_path[3] $ W01L7;
W01_sload_path[3] = DFFE(W01_sload_path[3]_lut_out, CCLK, WB1_ctclr, , W9L31);


--W32_sload_path[0] is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is arithmetic

W32_sload_path[0]_lut_out = !W32_sload_path[0];
W32_sload_path[0] = DFFE(W32_sload_path[0]_lut_out, CCLK, KC1L26Q, , KC1_shift_ct_en);

--W32L3 is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is arithmetic

W32L3 = CARRY(W32_sload_path[0]);


--W32_sload_path[1] is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is arithmetic

W32_sload_path[1]_lut_out = W32_sload_path[1] $ W32L3;
W32_sload_path[1] = DFFE(W32_sload_path[1]_lut_out, CCLK, KC1L26Q, , KC1_shift_ct_en);

--W32L5 is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is arithmetic

W32L5 = CARRY(!W32L3 # !W32_sload_path[1]);


--W32_sload_path[2] is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is arithmetic

W32_sload_path[2]_lut_out = W32_sload_path[2] $ !W32L5;
W32_sload_path[2] = DFFE(W32_sload_path[2]_lut_out, CCLK, KC1L26Q, , KC1_shift_ct_en);

--W32_cout is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout and unplaced
--operation mode is arithmetic

W32_cout = CARRY(W32_sload_path[2] & !W32L5);


--W42_sload_path[0] is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is arithmetic

W42_sload_path[0]_lut_out = W42_sload_path[0] $ W42L3;
W42_sload_path[0] = DFFE(W42_sload_path[0]_lut_out, CCLK, KC1L26Q, , KC1_shift_ct_en);

--W42L4 is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is arithmetic

W42L4 = CARRY(!W42L3 # !W42_sload_path[0]);


--W42_sload_path[1] is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is arithmetic

W42_sload_path[1]_lut_out = W42_sload_path[1] $ !W42L4;
W42_sload_path[1] = DFFE(W42_sload_path[1]_lut_out, CCLK, KC1L26Q, , KC1_shift_ct_en);

--W42L6 is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is arithmetic

W42L6 = CARRY(W42_sload_path[1] & !W42L4);


--W42_sload_path[2] is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is arithmetic

W42_sload_path[2]_lut_out = W42_sload_path[2] $ W42L6;
W42_sload_path[2] = DFFE(W42_sload_path[2]_lut_out, CCLK, KC1L26Q, , KC1_shift_ct_en);

--W42_cout is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout and unplaced
--operation mode is arithmetic

W42_cout = CARRY(!W42L6 # !W42_sload_path[2]);


--W22_sload_path[0] is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W22_sload_path[0]_lut_out = !W22_sload_path[0];
W22_sload_path[0] = DFFE(W22_sload_path[0]_lut_out, CCLK, !J1L01, , KC1_msg_sent);

--W22L3 is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W22L3 = CARRY(W22_sload_path[0]);


--W22_sload_path[1] is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is arithmetic

W22_sload_path[1]_lut_out = W22_sload_path[1] $ W22L3;
W22_sload_path[1] = DFFE(W22_sload_path[1]_lut_out, CCLK, !J1L01, , KC1_msg_sent);

--W22L5 is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is arithmetic

W22L5 = CARRY(!W22L3 # !W22_sload_path[1]);


--W22_sload_path[2] is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is arithmetic

W22_sload_path[2]_lut_out = W22_sload_path[2] $ !W22L5;
W22_sload_path[2] = DFFE(W22_sload_path[2]_lut_out, CCLK, !J1L01, , KC1_msg_sent);

--W22L7 is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is arithmetic

W22L7 = CARRY(W22_sload_path[2] & !W22L5);


--W22_sload_path[3] is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] and unplaced
--operation mode is arithmetic

W22_sload_path[3]_lut_out = W22_sload_path[3] $ W22L7;
W22_sload_path[3] = DFFE(W22_sload_path[3]_lut_out, CCLK, !J1L01, , KC1_msg_sent);

--W22L9 is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is arithmetic

W22L9 = CARRY(!W22L7 # !W22_sload_path[3]);


--W22_sload_path[4] is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] and unplaced
--operation mode is arithmetic

W22_sload_path[4]_lut_out = W22_sload_path[4] $ !W22L9;
W22_sload_path[4] = DFFE(W22_sload_path[4]_lut_out, CCLK, !J1L01, , KC1_msg_sent);

--W22L11 is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT and unplaced
--operation mode is arithmetic

W22L11 = CARRY(W22_sload_path[4] & !W22L9);


--W22_sload_path[5] is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] and unplaced
--operation mode is arithmetic

W22_sload_path[5]_lut_out = W22_sload_path[5] $ W22L11;
W22_sload_path[5] = DFFE(W22_sload_path[5]_lut_out, CCLK, !J1L01, , KC1_msg_sent);

--W22L31 is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT and unplaced
--operation mode is arithmetic

W22L31 = CARRY(!W22L11 # !W22_sload_path[5]);


--W22_sload_path[6] is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] and unplaced
--operation mode is arithmetic

W22_sload_path[6]_lut_out = W22_sload_path[6] $ !W22L31;
W22_sload_path[6] = DFFE(W22_sload_path[6]_lut_out, CCLK, !J1L01, , KC1_msg_sent);

--W22L51 is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT and unplaced
--operation mode is arithmetic

W22L51 = CARRY(W22_sload_path[6] & !W22L31);


--W22_sload_path[7] is DC_Tx_chan_04:DC_Tx_chan_04|tx_pack_ct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] and unplaced
--operation mode is normal

W22_sload_path[7]_lut_out = W22_sload_path[7] $ W22L51;
W22_sload_path[7] = DFFE(W22_sload_path[7]_lut_out, CCLK, !J1L01, , KC1_msg_sent);


--W81_sload_path[0] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W81_sload_path[0]_lut_out = S3_9 $ W81_sload_path[0];
W81_sload_path[0] = DFFE(W81_sload_path[0]_lut_out, CCLK, !D1_inst8, , );

--W81L3 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W81L3 = CARRY(W81_sload_path[0]);


--W81_sload_path[1] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is arithmetic

W81_sload_path[1]_lut_out = W81_sload_path[1] $ (S3_9 & W81L3);
W81_sload_path[1] = DFFE(W81_sload_path[1]_lut_out, CCLK, !D1_inst8, , );

--W81L5 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is arithmetic

W81L5 = CARRY(!W81L3 # !W81_sload_path[1]);


--W81_sload_path[2] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is arithmetic

W81_sload_path[2]_lut_out = W81_sload_path[2] $ (S3_9 & !W81L5);
W81_sload_path[2] = DFFE(W81_sload_path[2]_lut_out, CCLK, !D1_inst8, , );

--W81L7 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is arithmetic

W81L7 = CARRY(W81_sload_path[2] & !W81L5);


--W81_sload_path[3] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3] and unplaced
--operation mode is arithmetic

W81_sload_path[3]_lut_out = W81_sload_path[3] $ (S3_9 & W81L7);
W81_sload_path[3] = DFFE(W81_sload_path[3]_lut_out, CCLK, !D1_inst8, , );

--W81L9 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is arithmetic

W81L9 = CARRY(!W81L7 # !W81_sload_path[3]);


--W81_sload_path[4] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4] and unplaced
--operation mode is arithmetic

W81_sload_path[4]_lut_out = W81_sload_path[4] $ (S3_9 & !W81L9);
W81_sload_path[4] = DFFE(W81_sload_path[4]_lut_out, CCLK, !D1_inst8, , );

--W81L11 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[4]~COUT and unplaced
--operation mode is arithmetic

W81L11 = CARRY(W81_sload_path[4] & !W81L9);


--W81_sload_path[5] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[5] and unplaced
--operation mode is arithmetic

W81_sload_path[5]_lut_out = W81_sload_path[5] $ (S3_9 & W81L11);
W81_sload_path[5] = DFFE(W81_sload_path[5]_lut_out, CCLK, !D1_inst8, , );

--W81L31 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[5]~COUT and unplaced
--operation mode is arithmetic

W81L31 = CARRY(!W81L11 # !W81_sload_path[5]);


--W81_sload_path[6] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[6] and unplaced
--operation mode is arithmetic

W81_sload_path[6]_lut_out = W81_sload_path[6] $ (S3_9 & !W81L31);
W81_sload_path[6] = DFFE(W81_sload_path[6]_lut_out, CCLK, !D1_inst8, , );

--W81L51 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[6]~COUT and unplaced
--operation mode is arithmetic

W81L51 = CARRY(W81_sload_path[6] & !W81L31);


--W81_sload_path[7] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[7] and unplaced
--operation mode is arithmetic

W81_sload_path[7]_lut_out = W81_sload_path[7] $ (S3_9 & W81L51);
W81_sload_path[7] = DFFE(W81_sload_path[7]_lut_out, CCLK, !D1_inst8, , );

--W81L71 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[7]~COUT and unplaced
--operation mode is arithmetic

W81L71 = CARRY(!W81L51 # !W81_sload_path[7]);


--W81_sload_path[8] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[8] and unplaced
--operation mode is normal

W81_sload_path[8]_lut_out = W81_sload_path[8] $ (S3_9 & !W81L71);
W81_sload_path[8] = DFFE(W81_sload_path[8]_lut_out, CCLK, !D1_inst8, , );


--W71_sload_path[0] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W71_sload_path[0]_lut_out = !W71_sload_path[0];
W71_sload_path[0]_sload_eqn = (T3_35 & W71_sload_path[0]) # (!T3_35 & W71_sload_path[0]_lut_out);
W71_sload_path[0] = DFFE(W71_sload_path[0]_sload_eqn, CCLK, !D1_inst8, , );

--W71_the_carries[1] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[1] and unplaced
--operation mode is qfbk_counter

W71_the_carries[1] = CARRY(S3_2 $ !W71_sload_path[0]);


--W71_pre_out[1] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[1] and unplaced
--operation mode is counter

W71_pre_out[1]_lut_out = W71_pre_out[1] $ W71_the_carries[1];
W71_pre_out[1]_sload_eqn = (T3_35 & W71_pre_out[1]) # (!T3_35 & W71_pre_out[1]_lut_out);
W71_pre_out[1] = DFFE(W71_pre_out[1]_sload_eqn, CCLK, !D1_inst8, , );

--W71_the_carries[2] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[2] and unplaced
--operation mode is counter

W71_the_carries[2] = CARRY(W71_pre_out[1] $ S3_2 # !W71_the_carries[1]);


--W71_pre_out[2] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[2] and unplaced
--operation mode is counter

W71_pre_out[2]_lut_out = W71_pre_out[2] $ !W71_the_carries[2];
W71_pre_out[2]_sload_eqn = (T3_35 & W71_pre_out[2]) # (!T3_35 & W71_pre_out[2]_lut_out);
W71_pre_out[2] = DFFE(W71_pre_out[2]_sload_eqn, CCLK, !D1_inst8, , );

--W71_the_carries[3] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[3] and unplaced
--operation mode is counter

W71_the_carries[3] = CARRY(!W71_the_carries[2] & (W71_pre_out[2] $ !S3_2));


--W71_pre_out[3] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[3] and unplaced
--operation mode is counter

W71_pre_out[3]_lut_out = W71_pre_out[3] $ W71_the_carries[3];
W71_pre_out[3]_sload_eqn = (T3_35 & W71_pre_out[3]) # (!T3_35 & W71_pre_out[3]_lut_out);
W71_pre_out[3] = DFFE(W71_pre_out[3]_sload_eqn, CCLK, !D1_inst8, , );

--W71_the_carries[4] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[4] and unplaced
--operation mode is counter

W71_the_carries[4] = CARRY(W71_pre_out[3] $ S3_2 # !W71_the_carries[3]);


--W71_pre_out[4] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[4] and unplaced
--operation mode is counter

W71_pre_out[4]_lut_out = W71_pre_out[4] $ !W71_the_carries[4];
W71_pre_out[4]_sload_eqn = (T3_35 & W71_pre_out[4]) # (!T3_35 & W71_pre_out[4]_lut_out);
W71_pre_out[4] = DFFE(W71_pre_out[4]_sload_eqn, CCLK, !D1_inst8, , );

--W71_the_carries[5] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[5] and unplaced
--operation mode is counter

W71_the_carries[5] = CARRY(!W71_the_carries[4] & (W71_pre_out[4] $ !S3_2));


--W71_pre_out[5] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[5] and unplaced
--operation mode is counter

W71_pre_out[5]_lut_out = W71_pre_out[5] $ W71_the_carries[5];
W71_pre_out[5]_sload_eqn = (T3_35 & W71_pre_out[5]) # (!T3_35 & W71_pre_out[5]_lut_out);
W71_pre_out[5] = DFFE(W71_pre_out[5]_sload_eqn, CCLK, !D1_inst8, , );

--W71_the_carries[6] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[6] and unplaced
--operation mode is counter

W71_the_carries[6] = CARRY(W71_pre_out[5] $ S3_2 # !W71_the_carries[5]);


--W71_pre_out[6] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[6] and unplaced
--operation mode is counter

W71_pre_out[6]_lut_out = W71_pre_out[6] $ !W71_the_carries[6];
W71_pre_out[6]_sload_eqn = (T3_35 & W71_pre_out[6]) # (!T3_35 & W71_pre_out[6]_lut_out);
W71_pre_out[6] = DFFE(W71_pre_out[6]_sload_eqn, CCLK, !D1_inst8, , );

--W71_the_carries[7] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[7] and unplaced
--operation mode is counter

W71_the_carries[7] = CARRY(!W71_the_carries[6] & (W71_pre_out[6] $ !S3_2));


--W71_pre_out[7] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[7] and unplaced
--operation mode is counter

W71_pre_out[7]_lut_out = W71_pre_out[7] $ W71_the_carries[7];
W71_pre_out[7]_sload_eqn = (T3_35 & W71_pre_out[7]) # (!T3_35 & W71_pre_out[7]_lut_out);
W71_pre_out[7] = DFFE(W71_pre_out[7]_sload_eqn, CCLK, !D1_inst8, , );

--W71_the_carries[8] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[8] and unplaced
--operation mode is counter

W71_the_carries[8] = CARRY(W71_pre_out[7] $ S3_2 # !W71_the_carries[7]);


--W71_pre_out[8] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[8] and unplaced
--operation mode is counter

W71_pre_out[8]_lut_out = W71_pre_out[8] $ !W71_the_carries[8];
W71_pre_out[8]_sload_eqn = (T3_35 & W71_pre_out[8]) # (!T3_35 & W71_pre_out[8]_lut_out);
W71_pre_out[8] = DFFE(W71_pre_out[8]_sload_eqn, CCLK, !D1_inst8, , );

--W71_the_carries[9] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|the_carries[9] and unplaced
--operation mode is counter

W71_the_carries[9] = CARRY(!W71_the_carries[8] & (W71_pre_out[8] $ !S3_2));


--W71_pre_out[9] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|lpm_counter:$00001|alt_synch_counter:wysi_counter|pre_out[9] and unplaced
--operation mode is normal

W71_pre_out[9]_lut_out = W71_pre_out[9] $ W71_the_carries[9];
W71_pre_out[9]_sload_eqn = (T3_35 & W71_pre_out[9]) # (!T3_35 & W71_pre_out[9]_lut_out);
W71_pre_out[9] = DFFE(W71_pre_out[9]_sload_eqn, CCLK, !D1_inst8, , );


--W91_sload_path[0] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W91_sload_path[0]_lut_out = S3_2 $ W91_sload_path[0];
W91_sload_path[0] = DFFE(W91_sload_path[0]_lut_out, CCLK, !D1_inst8, , );

--W91L3 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W91L3 = CARRY(W91_sload_path[0]);


--W91_sload_path[1] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is arithmetic

W91_sload_path[1]_lut_out = W91_sload_path[1] $ (S3_2 & W91L3);
W91_sload_path[1] = DFFE(W91_sload_path[1]_lut_out, CCLK, !D1_inst8, , );

--W91L5 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is arithmetic

W91L5 = CARRY(!W91L3 # !W91_sload_path[1]);


--W91_sload_path[2] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is arithmetic

W91_sload_path[2]_lut_out = W91_sload_path[2] $ (S3_2 & !W91L5);
W91_sload_path[2] = DFFE(W91_sload_path[2]_lut_out, CCLK, !D1_inst8, , );

--W91L7 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is arithmetic

W91L7 = CARRY(W91_sload_path[2] & !W91L5);


--W91_sload_path[3] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3] and unplaced
--operation mode is arithmetic

W91_sload_path[3]_lut_out = W91_sload_path[3] $ (S3_2 & W91L7);
W91_sload_path[3] = DFFE(W91_sload_path[3]_lut_out, CCLK, !D1_inst8, , );

--W91L9 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is arithmetic

W91L9 = CARRY(!W91L7 # !W91_sload_path[3]);


--W91_sload_path[4] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4] and unplaced
--operation mode is arithmetic

W91_sload_path[4]_lut_out = W91_sload_path[4] $ (S3_2 & !W91L9);
W91_sload_path[4] = DFFE(W91_sload_path[4]_lut_out, CCLK, !D1_inst8, , );

--W91L11 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT and unplaced
--operation mode is arithmetic

W91L11 = CARRY(W91_sload_path[4] & !W91L9);


--W91_sload_path[5] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5] and unplaced
--operation mode is arithmetic

W91_sload_path[5]_lut_out = W91_sload_path[5] $ (S3_2 & W91L11);
W91_sload_path[5] = DFFE(W91_sload_path[5]_lut_out, CCLK, !D1_inst8, , );

--W91L31 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[5]~COUT and unplaced
--operation mode is arithmetic

W91L31 = CARRY(!W91L11 # !W91_sload_path[5]);


--W91_sload_path[6] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[6] and unplaced
--operation mode is arithmetic

W91_sload_path[6]_lut_out = W91_sload_path[6] $ (S3_2 & !W91L31);
W91_sload_path[6] = DFFE(W91_sload_path[6]_lut_out, CCLK, !D1_inst8, , );

--W91L51 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[6]~COUT and unplaced
--operation mode is arithmetic

W91L51 = CARRY(W91_sload_path[6] & !W91L31);


--W91_sload_path[7] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[7] and unplaced
--operation mode is arithmetic

W91_sload_path[7]_lut_out = W91_sload_path[7] $ (S3_2 & W91L51);
W91_sload_path[7] = DFFE(W91_sload_path[7]_lut_out, CCLK, !D1_inst8, , );

--W91L71 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[7]~COUT and unplaced
--operation mode is arithmetic

W91L71 = CARRY(!W91L51 # !W91_sload_path[7]);


--W91_sload_path[8] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[8] and unplaced
--operation mode is arithmetic

W91_sload_path[8]_lut_out = W91_sload_path[8] $ (S3_2 & !W91L71);
W91_sload_path[8] = DFFE(W91_sload_path[8]_lut_out, CCLK, !D1_inst8, , );

--W91L91 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[8]~COUT and unplaced
--operation mode is arithmetic

W91L91 = CARRY(W91_sload_path[8] & !W91L71);


--W91_sload_path[9] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[9] and unplaced
--operation mode is normal

W91_sload_path[9]_lut_out = W91_sload_path[9] $ (S3_2 & W91L91);
W91_sload_path[9] = DFFE(W91_sload_path[9]_lut_out, CCLK, !D1_inst8, , );


--W02_q[0] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] and unplaced
--operation mode is counter

W02_q[0]_lut_out = W02_q[0] $ D1_inst21;
W02_q[0]_sload_eqn = (KC1L58Q & PB32L2) # (!KC1L58Q & W02_q[0]_lut_out);
W02_q[0] = DFFE(W02_q[0]_sload_eqn, CCLK, , , );

--W02L3 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is counter

W02L3 = CARRY(!W02_q[0]);


--W02_q[1] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] and unplaced
--operation mode is counter

W02_q[1]_lut_out = W02_q[1] $ (D1_inst21 & W02L3);
W02_q[1]_sload_eqn = (KC1L58Q & PB82L2) # (!KC1L58Q & W02_q[1]_lut_out);
W02_q[1] = DFFE(W02_q[1]_sload_eqn, CCLK, , , );

--W02L5 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is counter

W02L5 = CARRY(W02_q[1] # !W02L3);


--W02_q[2] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] and unplaced
--operation mode is counter

W02_q[2]_lut_out = W02_q[2] $ (D1_inst21 & !W02L5);
W02_q[2]_sload_eqn = (KC1L58Q & PB33L1) # (!KC1L58Q & W02_q[2]_lut_out);
W02_q[2] = DFFE(W02_q[2]_sload_eqn, CCLK, , , );

--W02L7 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is counter

W02L7 = CARRY(!W02_q[2] & !W02L5);


--W02_q[3] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] and unplaced
--operation mode is counter

W02_q[3]_lut_out = W02_q[3] $ (D1_inst21 & W02L7);
W02_q[3]_sload_eqn = (KC1L58Q & PB83L2) # (!KC1L58Q & W02_q[3]_lut_out);
W02_q[3] = DFFE(W02_q[3]_sload_eqn, CCLK, , , );

--W02L9 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is counter

W02L9 = CARRY(W02_q[3] # !W02L7);


--W02_q[4] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] and unplaced
--operation mode is counter

W02_q[4]_lut_out = W02_q[4] $ (D1_inst21 & !W02L9);
W02_q[4]_sload_eqn = (KC1L58Q & PB34L2) # (!KC1L58Q & W02_q[4]_lut_out);
W02_q[4] = DFFE(W02_q[4]_sload_eqn, CCLK, , , );

--W02L11 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT and unplaced
--operation mode is counter

W02L11 = CARRY(!W02_q[4] & !W02L9);


--W02_q[5] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] and unplaced
--operation mode is counter

W02_q[5]_lut_out = W02_q[5] $ (D1_inst21 & W02L11);
W02_q[5]_sload_eqn = (KC1L58Q & PB84L2) # (!KC1L58Q & W02_q[5]_lut_out);
W02_q[5] = DFFE(W02_q[5]_sload_eqn, CCLK, , , );

--W02L31 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT and unplaced
--operation mode is counter

W02L31 = CARRY(W02_q[5] # !W02L11);


--W02_q[6] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] and unplaced
--operation mode is counter

W02_q[6]_lut_out = W02_q[6] $ (D1_inst21 & !W02L31);
W02_q[6]_sload_eqn = (KC1L58Q & PB35L2) # (!KC1L58Q & W02_q[6]_lut_out);
W02_q[6] = DFFE(W02_q[6]_sload_eqn, CCLK, , , );

--W02L51 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT and unplaced
--operation mode is counter

W02L51 = CARRY(!W02_q[6] & !W02L31);


--W02_q[7] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] and unplaced
--operation mode is counter

W02_q[7]_lut_out = W02_q[7] $ (D1_inst21 & W02L51);
W02_q[7]_sload_eqn = (KC1L58Q & PB85L2) # (!KC1L58Q & W02_q[7]_lut_out);
W02_q[7] = DFFE(W02_q[7]_sload_eqn, CCLK, , , );

--W02_cout is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout and unplaced
--operation mode is counter

W02_cout = CARRY(W02_q[7] # !W02L51);


--W12_q[0] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] and unplaced
--operation mode is counter

W12_q[0]_lut_out = W12_q[0] $ (D1_inst21 & !W02_cout);
W12_q[0]_sload_eqn = (KC1_plct_sload_H & PB32L2) # (!KC1_plct_sload_H & W12_q[0]_lut_out);
W12_q[0] = DFFE(W12_q[0]_sload_eqn, CCLK, , , );

--W12L3 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is counter

W12L3 = CARRY(!W12_q[0] & !W02_cout);


--W12_q[1] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] and unplaced
--operation mode is counter

W12_q[1]_lut_out = W12_q[1] $ (D1_inst21 & W12L3);
W12_q[1]_sload_eqn = (KC1_plct_sload_H & PB82L2) # (!KC1_plct_sload_H & W12_q[1]_lut_out);
W12_q[1] = DFFE(W12_q[1]_sload_eqn, CCLK, , , );

--W12L5 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is counter

W12L5 = CARRY(W12_q[1] # !W12L3);


--W12_q[2] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] and unplaced
--operation mode is counter

W12_q[2]_lut_out = W12_q[2] $ (D1_inst21 & !W12L5);
W12_q[2]_sload_eqn = (KC1_plct_sload_H & PB33L1) # (!KC1_plct_sload_H & W12_q[2]_lut_out);
W12_q[2] = DFFE(W12_q[2]_sload_eqn, CCLK, , , );

--W12L7 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is counter

W12L7 = CARRY(!W12_q[2] & !W12L5);


--W12_q[3] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] and unplaced
--operation mode is counter

W12_q[3]_lut_out = W12_q[3] $ (D1_inst21 & W12L7);
W12_q[3]_sload_eqn = (KC1_plct_sload_H & PB83L2) # (!KC1_plct_sload_H & W12_q[3]_lut_out);
W12_q[3] = DFFE(W12_q[3]_sload_eqn, CCLK, , , );

--W12L9 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is counter

W12L9 = CARRY(W12_q[3] # !W12L7);


--W12_q[4] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] and unplaced
--operation mode is counter

W12_q[4]_lut_out = W12_q[4] $ (D1_inst21 & !W12L9);
W12_q[4]_sload_eqn = (KC1_plct_sload_H & PB34L2) # (!KC1_plct_sload_H & W12_q[4]_lut_out);
W12_q[4] = DFFE(W12_q[4]_sload_eqn, CCLK, , , );

--W12L11 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT and unplaced
--operation mode is counter

W12L11 = CARRY(!W12_q[4] & !W12L9);


--W12_q[5] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] and unplaced
--operation mode is counter

W12_q[5]_lut_out = W12_q[5] $ (D1_inst21 & W12L11);
W12_q[5]_sload_eqn = (KC1_plct_sload_H & PB84L2) # (!KC1_plct_sload_H & W12_q[5]_lut_out);
W12_q[5] = DFFE(W12_q[5]_sload_eqn, CCLK, , , );

--W12L31 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT and unplaced
--operation mode is counter

W12L31 = CARRY(W12_q[5] # !W12L11);


--W12_q[6] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] and unplaced
--operation mode is counter

W12_q[6]_lut_out = W12_q[6] $ (D1_inst21 & !W12L31);
W12_q[6]_sload_eqn = (KC1_plct_sload_H & PB35L2) # (!KC1_plct_sload_H & W12_q[6]_lut_out);
W12_q[6] = DFFE(W12_q[6]_sload_eqn, CCLK, , , );

--W12L51 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT and unplaced
--operation mode is counter

W12L51 = CARRY(!W12_q[6] & !W12L31);


--W12_q[7] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] and unplaced
--operation mode is counter

W12_q[7]_lut_out = W12_q[7] $ (D1_inst21 & W12L51);
W12_q[7]_sload_eqn = (KC1_plct_sload_H & PB85L2) # (!KC1_plct_sload_H & W12_q[7]_lut_out);
W12_q[7] = DFFE(W12_q[7]_sload_eqn, CCLK, , , );

--W12_cout is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout and unplaced
--operation mode is counter

W12_cout = CARRY(W12_q[7] # !W12L51);


--W51_sload_path[0] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W51_sload_path[0]_lut_out = !W51_sload_path[0];
W51_sload_path[0]_reg_input = !MB51_aeb_out & W51_sload_path[0]_lut_out;
W51_sload_path[0] = DFFE(W51_sload_path[0]_reg_input, CCLK, RC1_txshclr, , );

--W51L3 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W51L3 = CARRY(W51_sload_path[0]);


--W51_sload_path[1] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is counter

W51_sload_path[1]_lut_out = W51_sload_path[1] $ W51L3;
W51_sload_path[1]_reg_input = !MB51_aeb_out & W51_sload_path[1]_lut_out;
W51_sload_path[1] = DFFE(W51_sload_path[1]_reg_input, CCLK, RC1_txshclr, , );

--W51L5 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is counter

W51L5 = CARRY(!W51L3 # !W51_sload_path[1]);


--W51_sload_path[2] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is counter

W51_sload_path[2]_lut_out = W51_sload_path[2] $ !W51L5;
W51_sload_path[2]_reg_input = !MB51_aeb_out & W51_sload_path[2]_lut_out;
W51_sload_path[2] = DFFE(W51_sload_path[2]_reg_input, CCLK, RC1_txshclr, , );

--W51L7 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is counter

W51L7 = CARRY(W51_sload_path[2] & !W51L5);


--W51_sload_path[3] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] and unplaced
--operation mode is counter

W51_sload_path[3]_lut_out = W51_sload_path[3] $ W51L7;
W51_sload_path[3]_reg_input = !MB51_aeb_out & W51_sload_path[3]_lut_out;
W51_sload_path[3] = DFFE(W51_sload_path[3]_reg_input, CCLK, RC1_txshclr, , );

--W51L9 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is counter

W51L9 = CARRY(!W51L7 # !W51_sload_path[3]);


--W51_sload_path[4] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] and unplaced
--operation mode is counter

W51_sload_path[4]_lut_out = W51_sload_path[4] $ !W51L9;
W51_sload_path[4]_reg_input = !MB51_aeb_out & W51_sload_path[4]_lut_out;
W51_sload_path[4] = DFFE(W51_sload_path[4]_reg_input, CCLK, RC1_txshclr, , );

--W51L11 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT and unplaced
--operation mode is counter

W51L11 = CARRY(W51_sload_path[4] & !W51L9);


--W51_the_cout is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout and unplaced
--operation mode is arithmetic

W51_the_cout = MB51_aeb_out # W51L11;

--W51_cout is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout and unplaced
--operation mode is arithmetic

W51_cout = CARRY(!MB51_aeb_out & !W51L11);


--W61_sload_path[0] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] and unplaced
--operation mode is qfbk_counter

W61_sload_path[0]_lut_out = !W61_sload_path[0];
W61_sload_path[0]_reg_input = !MB61_aeb_out & W61_sload_path[0]_lut_out;
W61_sload_path[0] = DFFE(W61_sload_path[0]_reg_input, CCLK, RC1_txshclr, , W51L31);

--W61L3 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT and unplaced
--operation mode is qfbk_counter

W61L3 = CARRY(W61_sload_path[0]);


--W61_sload_path[1] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] and unplaced
--operation mode is counter

W61_sload_path[1]_lut_out = W61_sload_path[1] $ W61L3;
W61_sload_path[1]_reg_input = !MB61_aeb_out & W61_sload_path[1]_lut_out;
W61_sload_path[1] = DFFE(W61_sload_path[1]_reg_input, CCLK, RC1_txshclr, , W51L31);

--W61L5 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT and unplaced
--operation mode is counter

W61L5 = CARRY(!W61L3 # !W61_sload_path[1]);


--W61_sload_path[2] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] and unplaced
--operation mode is counter

W61_sload_path[2]_lut_out = W61_sload_path[2] $ !W61L5;
W61_sload_path[2]_reg_input = !MB61_aeb_out & W61_sload_path[2]_lut_out;
W61_sload_path[2] = DFFE(W61_sload_path[2]_reg_input, CCLK, RC1_txshclr, , W51L31);

--W61L7 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT and unplaced
--operation mode is counter

W61L7 = CARRY(W61_sload_path[2] & !W61L5);


--W61_sload_path[3] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] and unplaced
--operation mode is counter

W61_sload_path[3]_lut_out = W61_sload_path[3] $ W61L7;
W61_sload_path[3]_reg_input = !MB61_aeb_out & W61_sload_path[3]_lut_out;
W61_sload_path[3] = DFFE(W61_sload_path[3]_reg_input, CCLK, RC1_txshclr, , W51L31);

--W61L9 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT and unplaced
--operation mode is counter

W61L9 = CARRY(!W61L7 # !W61_sload_path[3]);


--W61_the_cout is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout and unplaced
--operation mode is arithmetic

W61_the_cout = MB61_aeb_out # !W61L9;

--W61_cout is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout and unplaced
--operation mode is arithmetic

W61_cout = CARRY(MB61_aeb_out # !W61L9);


--MB01L12 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~0 and unplaced
--operation mode is arithmetic

MB01L12 = N1_inst10[8] & (!MB01_lcarry[7] # !fc_adc[10]) # !N1_inst10[8] & !fc_adc[10] & !MB01_lcarry[7];

--MB01_lcarry[8] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8] and unplaced
--operation mode is arithmetic

MB01_lcarry[8] = CARRY(N1_inst10[8] & (!MB01_lcarry[7] # !fc_adc[10]) # !N1_inst10[8] & !fc_adc[10] & !MB01_lcarry[7]);


--MB01L91 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~1 and unplaced
--operation mode is arithmetic

MB01L91 = N1_inst10[7] & (MB01_lcarry[6] # !fc_adc[9]) # !N1_inst10[7] & !fc_adc[9] & MB01_lcarry[6];

--MB01_lcarry[7] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7] and unplaced
--operation mode is arithmetic

MB01_lcarry[7] = CARRY(N1_inst10[7] & fc_adc[9] & !MB01_lcarry[6] # !N1_inst10[7] & (fc_adc[9] # !MB01_lcarry[6]));


--MB01L71 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~2 and unplaced
--operation mode is arithmetic

MB01L71 = N1_inst10[6] & (!MB01_lcarry[5] # !fc_adc[8]) # !N1_inst10[6] & !fc_adc[8] & !MB01_lcarry[5];

--MB01_lcarry[6] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6] and unplaced
--operation mode is arithmetic

MB01_lcarry[6] = CARRY(N1_inst10[6] & (!MB01_lcarry[5] # !fc_adc[8]) # !N1_inst10[6] & !fc_adc[8] & !MB01_lcarry[5]);


--RB3L11 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~28 and unplaced
--operation mode is arithmetic

RB3L11 = CB33_cs_buffer[2] # CB33_cs_buffer[1] # RB3_or_node[0][2];

--RB3_or_node[0][3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3] and unplaced
--operation mode is arithmetic

RB3_or_node[0][3] = CARRY(!CB33_cs_buffer[2] & !CB33_cs_buffer[1] & !RB3_or_node[0][2]);


--RB4L11 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~28 and unplaced
--operation mode is arithmetic

RB4L11 = CB24_cs_buffer[2] # CB24_cs_buffer[1] # RB4_or_node[0][2];

--RB4_or_node[0][3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3] and unplaced
--operation mode is arithmetic

RB4_or_node[0][3] = CARRY(!CB24_cs_buffer[2] & !CB24_cs_buffer[1] & !RB4_or_node[0][2]);


--MB01L51 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~3 and unplaced
--operation mode is arithmetic

MB01L51 = N1_inst10[5] & (MB01_lcarry[4] # !fc_adc[7]) # !N1_inst10[5] & !fc_adc[7] & MB01_lcarry[4];

--MB01_lcarry[5] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5] and unplaced
--operation mode is arithmetic

MB01_lcarry[5] = CARRY(N1_inst10[5] & fc_adc[7] & !MB01_lcarry[4] # !N1_inst10[5] & (fc_adc[7] # !MB01_lcarry[4]));


--RB2L11 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~28 and unplaced
--operation mode is arithmetic

RB2L11 = CB42_cs_buffer[2] # CB42_cs_buffer[1] # RB2_or_node[0][2];

--RB2_or_node[0][3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3] and unplaced
--operation mode is arithmetic

RB2_or_node[0][3] = CARRY(!CB42_cs_buffer[2] & !CB42_cs_buffer[1] & !RB2_or_node[0][2]);


--RB1L11 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~28 and unplaced
--operation mode is arithmetic

RB1L11 = CB61_cs_buffer[2] # CB61_cs_buffer[1] # RB1_or_node[0][2];

--RB1_or_node[0][3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3] and unplaced
--operation mode is arithmetic

RB1_or_node[0][3] = CARRY(!CB61_cs_buffer[2] & !CB61_cs_buffer[1] & !RB1_or_node[0][2]);


--RB3L9 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]~29 and unplaced
--operation mode is arithmetic

RB3L9 = CB33_cs_buffer[0] # CB03_sout_node[4] # !RB3_or_node[0][1];

--RB3_or_node[0][2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2] and unplaced
--operation mode is arithmetic

RB3_or_node[0][2] = CARRY(CB33_cs_buffer[0] # CB03_sout_node[4] # !RB3_or_node[0][1]);


--RB4L9 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]~29 and unplaced
--operation mode is arithmetic

RB4L9 = CB24_cs_buffer[0] # CB93_sout_node[4] # !RB4_or_node[0][1];

--RB4_or_node[0][2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2] and unplaced
--operation mode is arithmetic

RB4_or_node[0][2] = CARRY(CB24_cs_buffer[0] # CB93_sout_node[4] # !RB4_or_node[0][1]);


--MB01L31 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~4 and unplaced
--operation mode is arithmetic

MB01L31 = N1_inst10[4] & (!MB01_lcarry[3] # !fc_adc[6]) # !N1_inst10[4] & !fc_adc[6] & !MB01_lcarry[3];

--MB01_lcarry[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4] and unplaced
--operation mode is arithmetic

MB01_lcarry[4] = CARRY(N1_inst10[4] & (!MB01_lcarry[3] # !fc_adc[6]) # !N1_inst10[4] & !fc_adc[6] & !MB01_lcarry[3]);


--RB2L9 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]~29 and unplaced
--operation mode is arithmetic

RB2L9 = CB42_cs_buffer[0] # CB12_sout_node[4] # !RB2_or_node[0][1];

--RB2_or_node[0][2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2] and unplaced
--operation mode is arithmetic

RB2_or_node[0][2] = CARRY(CB42_cs_buffer[0] # CB12_sout_node[4] # !RB2_or_node[0][1]);


--RB1L9 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]~29 and unplaced
--operation mode is arithmetic

RB1L9 = CB61_cs_buffer[0] # CB41_sout_node[4] # !RB1_or_node[0][1];

--RB1_or_node[0][2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2] and unplaced
--operation mode is arithmetic

RB1_or_node[0][2] = CARRY(CB61_cs_buffer[0] # CB41_sout_node[4] # !RB1_or_node[0][1]);


--RB3L7 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]~30 and unplaced
--operation mode is arithmetic

RB3L7 = CB03_sout_node[3] # CB03_sout_node[2] # RB3_or_node[0][0];

--RB3_or_node[0][1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1] and unplaced
--operation mode is arithmetic

RB3_or_node[0][1] = CARRY(!CB03_sout_node[3] & !CB03_sout_node[2] & !RB3_or_node[0][0]);


--RB4L7 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]~30 and unplaced
--operation mode is arithmetic

RB4L7 = CB93_sout_node[3] # CB93_sout_node[2] # RB4_or_node[0][0];

--RB4_or_node[0][1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1] and unplaced
--operation mode is arithmetic

RB4_or_node[0][1] = CARRY(!CB93_sout_node[3] & !CB93_sout_node[2] & !RB4_or_node[0][0]);


--MB01L11 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~5 and unplaced
--operation mode is arithmetic

MB01L11 = N1_inst10[3] & (MB01_lcarry[2] # !fc_adc[5]) # !N1_inst10[3] & !fc_adc[5] & MB01_lcarry[2];

--MB01_lcarry[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3] and unplaced
--operation mode is arithmetic

MB01_lcarry[3] = CARRY(N1_inst10[3] & fc_adc[5] & !MB01_lcarry[2] # !N1_inst10[3] & (fc_adc[5] # !MB01_lcarry[2]));


--RB2L7 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]~30 and unplaced
--operation mode is arithmetic

RB2L7 = CB12_sout_node[3] # CB12_sout_node[2] # RB2_or_node[0][0];

--RB2_or_node[0][1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1] and unplaced
--operation mode is arithmetic

RB2_or_node[0][1] = CARRY(!CB12_sout_node[3] & !CB12_sout_node[2] & !RB2_or_node[0][0]);


--RB1L7 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]~30 and unplaced
--operation mode is arithmetic

RB1L7 = CB41_sout_node[3] # CB41_sout_node[2] # RB1_or_node[0][0];

--RB1_or_node[0][1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1] and unplaced
--operation mode is arithmetic

RB1_or_node[0][1] = CARRY(!CB41_sout_node[3] & !CB41_sout_node[2] & !RB1_or_node[0][0]);


--RB3L5 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]~31 and unplaced
--operation mode is arithmetic

RB3L5 = CB03_sout_node[1] # CB03_sout_node[0];

--RB3_or_node[0][0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0] and unplaced
--operation mode is arithmetic

RB3_or_node[0][0] = CARRY(CB03_sout_node[1] # CB03_sout_node[0]);


--RB4L5 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]~31 and unplaced
--operation mode is arithmetic

RB4L5 = CB93_sout_node[1] # CB93_sout_node[0];

--RB4_or_node[0][0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0] and unplaced
--operation mode is arithmetic

RB4_or_node[0][0] = CARRY(CB93_sout_node[1] # CB93_sout_node[0]);


--MB01L9 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~6 and unplaced
--operation mode is arithmetic

MB01L9 = N1_inst10[2] & (!MB01_lcarry[1] # !fc_adc[4]) # !N1_inst10[2] & !fc_adc[4] & !MB01_lcarry[1];

--MB01_lcarry[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2] and unplaced
--operation mode is arithmetic

MB01_lcarry[2] = CARRY(N1_inst10[2] & (!MB01_lcarry[1] # !fc_adc[4]) # !N1_inst10[2] & !fc_adc[4] & !MB01_lcarry[1]);


--RB2L5 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]~31 and unplaced
--operation mode is arithmetic

RB2L5 = CB12_sout_node[1] # CB12_sout_node[0];

--RB2_or_node[0][0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0] and unplaced
--operation mode is arithmetic

RB2_or_node[0][0] = CARRY(CB12_sout_node[1] # CB12_sout_node[0]);


--RB1L5 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]~31 and unplaced
--operation mode is arithmetic

RB1L5 = CB41_sout_node[1] # CB41_sout_node[0];

--RB1_or_node[0][0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0] and unplaced
--operation mode is arithmetic

RB1_or_node[0][0] = CARRY(CB41_sout_node[1] # CB41_sout_node[0]);


--MB01L7 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~7 and unplaced
--operation mode is arithmetic

MB01L7 = N1_inst10[1] & (MB01_lcarry[0] # !fc_adc[3]) # !N1_inst10[1] & !fc_adc[3] & MB01_lcarry[0];

--MB01_lcarry[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1] and unplaced
--operation mode is arithmetic

MB01_lcarry[1] = CARRY(N1_inst10[1] & fc_adc[3] & !MB01_lcarry[0] # !N1_inst10[1] & (fc_adc[3] # !MB01_lcarry[0]));


--MB01L5 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~8 and unplaced
--operation mode is arithmetic

MB01L5 = N1_inst10[0] & !fc_adc[2];

--MB01_lcarry[0] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0] and unplaced
--operation mode is arithmetic

MB01_lcarry[0] = CARRY(N1_inst10[0] & !fc_adc[2]);


--XB3_dffs[0] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[0] and unplaced
--operation mode is normal

XB3_dffs[0]_lut_out = XB3_dffs[1] # RC1_txshld;
XB3_dffs[0] = DFFE(XB3_dffs[0]_lut_out, CCLK, RC1_txshclr, , RC1_txshen);


--KC1_ctrl_sent is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|ctrl_sent and unplaced
--operation mode is normal

KC1_ctrl_sent_lut_out = KC1_151 # KC1L79 & (B1_send_data # B1_send_id);
KC1_ctrl_sent = DFFE(KC1_ctrl_sent_lut_out, CCLK, !D1_inst8, , );


--KC1_msg_sent is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|msg_sent and unplaced
--operation mode is normal

KC1_msg_sent_lut_out = KC1L48Q & RC1_txshld;
KC1_msg_sent = DFFE(KC1_msg_sent_lut_out, CCLK, !D1_inst8, , );


--T3_b_non_empty is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|b_non_empty and unplaced
--operation mode is normal

T3_b_non_empty_lut_out = T3L3 & !T3L31Q & (tx_wrreq # T3_b_non_empty) # !T3L3 & (tx_wrreq # T3_b_non_empty);
T3_b_non_empty = DFFE(T3_b_non_empty_lut_out, CCLK, !D1_inst8, , );


--MC1L6 is DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|altr_temp~431 and unplaced
--operation mode is normal

MC1L6 = !W51_sload_path[4] & (!W51_sload_path[2] & !W51_sload_path[1] # !W51_sload_path[3]);


--E1_h_pulse is tcal_timer:tcal_timer|h_pulse and unplaced
--operation mode is normal

E1_h_pulse_lut_out = E1L6 # E1_h_pulse & !E1L7;
E1_h_pulse = DFFE(E1_h_pulse_lut_out, CCLK, B1_timer_clrn, , );


--MC1L5 is DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|altr_temp~430 and unplaced
--operation mode is normal

MC1L5 = XB3_dffs[0] & !E1_h_pulse;


--E1_l_pulse is tcal_timer:tcal_timer|l_pulse and unplaced
--operation mode is normal

E1_l_pulse_lut_out = B1_tcal_psnd & (E1L7 # E1_l_pulse & !E1L9) # !B1_tcal_psnd & E1_l_pulse & !E1L9;
E1_l_pulse = DFFE(E1_l_pulse_lut_out, CCLK, B1_timer_clrn, , );


--MC1L3 is DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|altr_temp~291 and unplaced
--operation mode is normal

MC1L3 = rs485_not_dac & MC1L6 & MC1L5 & !E1_l_pulse;


--MC1L4 is DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|altr_temp~414 and unplaced
--operation mode is normal

MC1L4 = !W51_sload_path[3] & !W51_sload_path[2] # !W51_sload_path[4];


--MC1L1 is DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|altr_temp~242 and unplaced
--operation mode is normal

MC1L1 = rs485_not_dac & MC1L4 & MC1L5 & !E1_l_pulse;


--T3L1 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|15~8 and unplaced
--operation mode is normal

T3L1 = !W71_pre_out[9] & !W71_pre_out[8] & !W71_pre_out[7] & !W71_pre_out[6];

--T3L5 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|15~46 and unplaced
--operation mode is normal

T3L5 = !W71_pre_out[9] & !W71_pre_out[8] & !W71_pre_out[7] & !W71_pre_out[6];


--WB1_dstb is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|dstb and unplaced
--operation mode is normal

WB1_dstb_lut_out = WB1L81Q & Z1_rxd;
WB1_dstb = DFFE(WB1_dstb_lut_out, CCLK, !C1_inst2, , );


--WB1_cstb is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|cstb and unplaced
--operation mode is normal

WB1_cstb_lut_out = WB1L3 & WB1L2 & WB1L81Q & !Z1_rxd;
WB1_cstb = DFFE(WB1_cstb_lut_out, CCLK, !C1_inst2, , );


--WB1_cerr is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|cerr and unplaced
--operation mode is normal

WB1_cerr_lut_out = WB1L3 & WB1L81Q & !WB1L2 & !Z1_rxd;
WB1_cerr = DFFE(WB1_cerr_lut_out, CCLK, !C1_inst2, , );


--T1_b_non_empty is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|b_non_empty and unplaced
--operation mode is normal

T1_b_non_empty_lut_out = T1L3 & !T1L21Q & (C1_inst13 # T1_b_non_empty) # !T1L3 & (C1_inst13 # T1_b_non_empty);
T1_b_non_empty = DFFE(T1_b_non_empty_lut_out, CCLK, !J1L01, , );


--XB1_dffs[0] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] and unplaced
--operation mode is normal

XB1_dffs[0]_lut_out = XB1_dffs[1];
XB1_dffs[0] = DFFE(XB1_dffs[0]_lut_out, CCLK, WB1_ctclr, , WB1_shen);


--J1L8 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|222~30 and unplaced
--operation mode is normal

J1L8 = WB1_cstb & (XB1_dffs[0] & !dom_B_sel_L # !XB1_dffs[0] & !dom_A_sel_L);


--B1_rec_ctrl is DC_CTRL:DC_CTRL|rec_ctrl and unplaced
--operation mode is normal

B1_rec_ctrl_lut_out = !B1L64 & (!J1L51 & !B1L3 # !B1L111Q);
B1_rec_ctrl = DFFE(B1_rec_ctrl_lut_out, CCLK, !B1L1, , );


--J1L61 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|253~25 and unplaced
--operation mode is normal

J1L61 = J1L8 & !B1_rec_ctrl;


--XB1_dffs[2] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] and unplaced
--operation mode is normal

XB1_dffs[2]_lut_out = XB1_dffs[3];
XB1_dffs[2] = DFFE(XB1_dffs[2]_lut_out, CCLK, WB1_ctclr, , WB1_shen);


--XB1_dffs[3] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] and unplaced
--operation mode is normal

XB1_dffs[3]_lut_out = XB1_dffs[4];
XB1_dffs[3] = DFFE(XB1_dffs[3]_lut_out, CCLK, WB1_ctclr, , WB1_shen);


--J1L81 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|253~27 and unplaced
--operation mode is normal

J1L81 = XB1_dffs[2] & !XB1_dffs[3];

--J1L02 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|253~37 and unplaced
--operation mode is normal

J1L02 = XB1_dffs[2] & !XB1_dffs[3];


--XB1_dffs[5] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] and unplaced
--operation mode is normal

XB1_dffs[5]_lut_out = XB1_dffs[6];
XB1_dffs[5] = DFFE(XB1_dffs[5]_lut_out, CCLK, WB1_ctclr, , WB1_shen);


--XB1_dffs[4] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] and unplaced
--operation mode is normal

XB1_dffs[4]_lut_out = XB1_dffs[5];
XB1_dffs[4] = DFFE(XB1_dffs[4]_lut_out, CCLK, WB1_ctclr, , WB1_shen);


--J1L51 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|253~2 and unplaced
--operation mode is normal

J1L51 = J1L61 & J1L81 & !XB1_dffs[5] & !XB1_dffs[4];


--J1L6 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|216~24 and unplaced
--operation mode is normal

J1L6 = XB1_dffs[5] & XB1_dffs[4];


--J1L3 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|216~2 and unplaced
--operation mode is normal

J1L3 = J1L61 & J1L6 & !XB1_dffs[2] & !XB1_dffs[3];


--J1L12 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|259~2 and unplaced
--operation mode is normal

J1L12 = J1L8 & J1L6 & J1L81 & !B1_rec_ctrl;


--J1L7 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|222~29 and unplaced
--operation mode is normal

J1L7 = XB1_dffs[2] & XB1_dffs[3];


--J1L01 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|222~40 and unplaced
--operation mode is normal

J1L01 = J1L8 & J1L7 & XB1_dffs[5] & !XB1_dffs[4];


--J1_msg_rcvd is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|msg_rcvd and unplaced
--operation mode is normal

J1_msg_rcvd_lut_out = J1L71 & J1L03Q & XB1_dffs[3] & !XB1_dffs[2];
J1_msg_rcvd = DFFE(J1_msg_rcvd_lut_out, CCLK, C1_inst5, , );


--J1_msg_err is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|msg_err and unplaced
--operation mode is normal

J1_msg_err_lut_out = J1L03Q & (WB1_dstb # WB1_cstb & !J1L21);
J1_msg_err = DFFE(J1_msg_err_lut_out, CCLK, C1_inst5, , );


--RB5L3 is DC_Rx_chan_04:DC_Rx_chan_04|or8b:inst45|lpm_or:lpm_or_component|6~13 and unplaced
--operation mode is normal

RB5L3 = W4_pre_out[1] # W4_sload_path[0];


--RB5L2 is DC_Rx_chan_04:DC_Rx_chan_04|or8b:inst45|lpm_or:lpm_or_component|6~5 and unplaced
--operation mode is normal

RB5L2 = W4_pre_out[7] # W4_pre_out[6] # W4_pre_out[5] # W4_pre_out[4];


--RB5_6 is DC_Rx_chan_04:DC_Rx_chan_04|or8b:inst45|lpm_or:lpm_or_component|6 and unplaced
--operation mode is normal

RB5_6 = RB5L3 # RB5L2 # W4_pre_out[3] # W4_pre_out[2];


--K1_hl_edge is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|hl_edge and unplaced
--operation mode is normal

K1_hl_edge_lut_out = K1L43 & (K1L24 # K1L74 # !CB8_cs_buffer[9]);
K1_hl_edge = DFFE(K1_hl_edge_lut_out, CCLK, !C1L1, , );


--K1_lh_edge is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lh_edge and unplaced
--operation mode is normal

K1_lh_edge_lut_out = K1L06 & (K1L94 # K1L84) # !K1L06 & !K1L6 & (K1L94 # K1L84);
K1_lh_edge = DFFE(K1_lh_edge_lut_out, CCLK, !C1L1, , );


--Z1_rxd is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|rxd and unplaced
--operation mode is normal

Z1_rxd_lut_out = K1_hl_edge & (Z1L52 # Z1L91Q & !W7_sload_path[4]);
Z1_rxd = DFFE(Z1_rxd_lut_out, CCLK, !C1L1, , );


--B1_drbt_gnt is DC_CTRL:DC_CTRL|drbt_gnt and unplaced
--operation mode is normal

B1_drbt_gnt_lut_out = B1_drbt_gnt # B1L911Q & KC1_ctrl_sent;
B1_drbt_gnt = DFFE(B1_drbt_gnt_lut_out, CCLK, !B1L1, , );


--B1_com_aval is DC_CTRL:DC_CTRL|com_aval and unplaced
--operation mode is normal

B1_com_aval_lut_out = B1_com_aval # B1L82 & B1L92 & KC1_ctrl_sent;
B1_com_aval = DFFE(B1_com_aval_lut_out, CCLK, !J1L01, , );


--B1_sys_res is DC_CTRL:DC_CTRL|sys_res and unplaced
--operation mode is normal

B1_sys_res_lut_out = B1_sys_res # J1L4 & J1L81 & B1L111Q;
B1_sys_res = DFFE(B1_sys_res_lut_out, CCLK, !B1L1, , );


--J1L22 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|265~2 and unplaced
--operation mode is normal

J1L22 = J1L61 & J1L6 & XB1_dffs[3] & !XB1_dffs[2];


--ZB1_pulse_rcvd is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|pulse_rcvd and unplaced
--operation mode is normal

ZB1_pulse_rcvd_lut_out = ZB1L01Q & !MB01_agb_out;
ZB1_pulse_rcvd = DFFE(ZB1_pulse_rcvd_lut_out, CCLK, !J1L22, , );


--E1_pulse_sent is tcal_timer:tcal_timer|pulse_sent and unplaced
--operation mode is normal

E1_pulse_sent_lut_out = E1L4 & B1_tcal_psnd & E1L11;
E1_pulse_sent = DFFE(E1_pulse_sent_lut_out, CCLK, B1_timer_clrn, , );


--J1L41 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|247~2 and unplaced
--operation mode is normal

J1L41 = J1L7 & J1L61 & !XB1_dffs[5] & !XB1_dffs[4];


--Z1_max_ena is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|max_ena and unplaced
--operation mode is normal

Z1_max_ena_lut_out = Z1L42 # K1_max_level & !Z1L61Q & !WB1_ctclr;
Z1_max_ena = DFFE(Z1_max_ena_lut_out, CCLK, !C1L1, , );


--Z1_min_ena is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena and unplaced
--operation mode is normal

Z1_min_ena_lut_out = !Z1L2 & !Z1L4 & !Z1L1 & !Z1L3;
Z1_min_ena = DFFE(Z1_min_ena_lut_out, CCLK, !C1L1, , );


--Z1_find_dudt is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|find_dudt and unplaced
--operation mode is normal

Z1_find_dudt_lut_out = Z1L7 # !W7_sload_path[2] & (Z1L81Q # Z1_max_ena);
Z1_find_dudt = DFFE(Z1_find_dudt_lut_out, CCLK, !C1L1, , );


--D1_inst37[7] is DC_Tx_chan_04:DC_Tx_chan_04|inst37[7] and unplaced
--operation mode is normal

D1_inst37[7]_lut_out = !E1_l_pulse & (MC1L8 # MC1L2 & !W51_sload_path[4]);
D1_inst37[7] = DFFE(D1_inst37[7]_lut_out, !CCLK, , , );


--D1_inst37[6] is DC_Tx_chan_04:DC_Tx_chan_04|inst37[6] and unplaced
--operation mode is normal

D1_inst37[6]_lut_out = !E1_l_pulse & (E1_h_pulse # MC1L7 & MC1L6);
D1_inst37[6] = DFFE(D1_inst37[6]_lut_out, !CCLK, , , );


--D1_inst37[0] is DC_Tx_chan_04:DC_Tx_chan_04|inst37[0] and unplaced
--operation mode is normal

D1_inst37[0]_lut_out = E1_l_pulse & !E1_h_pulse # !E1_l_pulse & (E1_h_pulse # MC1L4 & MC1L7);
D1_inst37[0] = DFFE(D1_inst37[0]_lut_out, !CCLK, , , );


--XB1_dffs[7] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] and unplaced
--operation mode is normal

XB1_dffs[7]_lut_out = WB1_shd;
XB1_dffs[7] = DFFE(XB1_dffs[7]_lut_out, CCLK, WB1_ctclr, , WB1_shen);


--XB1_dffs[6] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] and unplaced
--operation mode is normal

XB1_dffs[6]_lut_out = XB1_dffs[7];
XB1_dffs[6] = DFFE(XB1_dffs[6]_lut_out, CCLK, WB1_ctclr, , WB1_shen);


--XB1_dffs[1] is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] and unplaced
--operation mode is normal

XB1_dffs[1]_lut_out = XB1_dffs[2];
XB1_dffs[1] = DFFE(XB1_dffs[1]_lut_out, CCLK, WB1_ctclr, , WB1_shen);


--U1_q[7] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[7] and unplaced
U1_q[7]_data_in = XB1_dffs[7];
U1_q[7]_write_enable = S1_2;
U1_q[7]_clock_0 = CCLK;
U1_q[7]_clock_1 = CCLK;
U1_q[7]_clear_0 = J1L01;
U1_q[7]_clock_enable_1 = S1_0;
U1_q[7]_write_address = WR_ADDR(W3_sload_path[0], W3_sload_path[1], W3_sload_path[2], W3_sload_path[3], W3_sload_path[4], W3_sload_path[5], W3_sload_path[6], W3_sload_path[7], W3_sload_path[8], W3_sload_path[9]);
U1_q[7]_read_address = RD_ADDR(U1L11, W2_sload_path[0], W2_sload_path[1], W2_sload_path[2], W2_sload_path[3], W2_sload_path[4], W2_sload_path[5], W2_sload_path[6], W2_sload_path[7], W2_sload_path[8]);
U1_q[7] = MEMORY_SEGMENT(U1_q[7]_data_in, U1_q[7]_write_enable, U1_q[7]_clock_0, U1_q[7]_clock_1, U1_q[7]_clear_0, , , U1_q[7]_clock_enable_1, VCC, U1_q[7]_write_address, U1_q[7]_read_address);


--U1_q[6] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[6] and unplaced
U1_q[6]_data_in = XB1_dffs[6];
U1_q[6]_write_enable = S1_2;
U1_q[6]_clock_0 = CCLK;
U1_q[6]_clock_1 = CCLK;
U1_q[6]_clear_0 = J1L01;
U1_q[6]_clock_enable_1 = S1_0;
U1_q[6]_write_address = WR_ADDR(W3_sload_path[0], W3_sload_path[1], W3_sload_path[2], W3_sload_path[3], W3_sload_path[4], W3_sload_path[5], W3_sload_path[6], W3_sload_path[7], W3_sload_path[8], W3_sload_path[9]);
U1_q[6]_read_address = RD_ADDR(U1L11, W2_sload_path[0], W2_sload_path[1], W2_sload_path[2], W2_sload_path[3], W2_sload_path[4], W2_sload_path[5], W2_sload_path[6], W2_sload_path[7], W2_sload_path[8]);
U1_q[6] = MEMORY_SEGMENT(U1_q[6]_data_in, U1_q[6]_write_enable, U1_q[6]_clock_0, U1_q[6]_clock_1, U1_q[6]_clear_0, , , U1_q[6]_clock_enable_1, VCC, U1_q[6]_write_address, U1_q[6]_read_address);


--U1_q[5] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[5] and unplaced
U1_q[5]_data_in = XB1_dffs[5];
U1_q[5]_write_enable = S1_2;
U1_q[5]_clock_0 = CCLK;
U1_q[5]_clock_1 = CCLK;
U1_q[5]_clear_0 = J1L01;
U1_q[5]_clock_enable_1 = S1_0;
U1_q[5]_write_address = WR_ADDR(W3_sload_path[0], W3_sload_path[1], W3_sload_path[2], W3_sload_path[3], W3_sload_path[4], W3_sload_path[5], W3_sload_path[6], W3_sload_path[7], W3_sload_path[8], W3_sload_path[9]);
U1_q[5]_read_address = RD_ADDR(U1L11, W2_sload_path[0], W2_sload_path[1], W2_sload_path[2], W2_sload_path[3], W2_sload_path[4], W2_sload_path[5], W2_sload_path[6], W2_sload_path[7], W2_sload_path[8]);
U1_q[5] = MEMORY_SEGMENT(U1_q[5]_data_in, U1_q[5]_write_enable, U1_q[5]_clock_0, U1_q[5]_clock_1, U1_q[5]_clear_0, , , U1_q[5]_clock_enable_1, VCC, U1_q[5]_write_address, U1_q[5]_read_address);


--U1_q[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[4] and unplaced
U1_q[4]_data_in = XB1_dffs[4];
U1_q[4]_write_enable = S1_2;
U1_q[4]_clock_0 = CCLK;
U1_q[4]_clock_1 = CCLK;
U1_q[4]_clear_0 = J1L01;
U1_q[4]_clock_enable_1 = S1_0;
U1_q[4]_write_address = WR_ADDR(W3_sload_path[0], W3_sload_path[1], W3_sload_path[2], W3_sload_path[3], W3_sload_path[4], W3_sload_path[5], W3_sload_path[6], W3_sload_path[7], W3_sload_path[8], W3_sload_path[9]);
U1_q[4]_read_address = RD_ADDR(U1L11, W2_sload_path[0], W2_sload_path[1], W2_sload_path[2], W2_sload_path[3], W2_sload_path[4], W2_sload_path[5], W2_sload_path[6], W2_sload_path[7], W2_sload_path[8]);
U1_q[4] = MEMORY_SEGMENT(U1_q[4]_data_in, U1_q[4]_write_enable, U1_q[4]_clock_0, U1_q[4]_clock_1, U1_q[4]_clear_0, , , U1_q[4]_clock_enable_1, VCC, U1_q[4]_write_address, U1_q[4]_read_address);


--U1_q[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[3] and unplaced
U1_q[3]_data_in = XB1_dffs[3];
U1_q[3]_write_enable = S1_2;
U1_q[3]_clock_0 = CCLK;
U1_q[3]_clock_1 = CCLK;
U1_q[3]_clear_0 = J1L01;
U1_q[3]_clock_enable_1 = S1_0;
U1_q[3]_write_address = WR_ADDR(W3_sload_path[0], W3_sload_path[1], W3_sload_path[2], W3_sload_path[3], W3_sload_path[4], W3_sload_path[5], W3_sload_path[6], W3_sload_path[7], W3_sload_path[8], W3_sload_path[9]);
U1_q[3]_read_address = RD_ADDR(U1L11, W2_sload_path[0], W2_sload_path[1], W2_sload_path[2], W2_sload_path[3], W2_sload_path[4], W2_sload_path[5], W2_sload_path[6], W2_sload_path[7], W2_sload_path[8]);
U1_q[3] = MEMORY_SEGMENT(U1_q[3]_data_in, U1_q[3]_write_enable, U1_q[3]_clock_0, U1_q[3]_clock_1, U1_q[3]_clear_0, , , U1_q[3]_clock_enable_1, VCC, U1_q[3]_write_address, U1_q[3]_read_address);


--U1_q[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[2] and unplaced
U1_q[2]_data_in = XB1_dffs[2];
U1_q[2]_write_enable = S1_2;
U1_q[2]_clock_0 = CCLK;
U1_q[2]_clock_1 = CCLK;
U1_q[2]_clear_0 = J1L01;
U1_q[2]_clock_enable_1 = S1_0;
U1_q[2]_write_address = WR_ADDR(W3_sload_path[0], W3_sload_path[1], W3_sload_path[2], W3_sload_path[3], W3_sload_path[4], W3_sload_path[5], W3_sload_path[6], W3_sload_path[7], W3_sload_path[8], W3_sload_path[9]);
U1_q[2]_read_address = RD_ADDR(U1L11, W2_sload_path[0], W2_sload_path[1], W2_sload_path[2], W2_sload_path[3], W2_sload_path[4], W2_sload_path[5], W2_sload_path[6], W2_sload_path[7], W2_sload_path[8]);
U1_q[2] = MEMORY_SEGMENT(U1_q[2]_data_in, U1_q[2]_write_enable, U1_q[2]_clock_0, U1_q[2]_clock_1, U1_q[2]_clear_0, , , U1_q[2]_clock_enable_1, VCC, U1_q[2]_write_address, U1_q[2]_read_address);


--U1_q[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[1] and unplaced
U1_q[1]_data_in = XB1_dffs[1];
U1_q[1]_write_enable = S1_2;
U1_q[1]_clock_0 = CCLK;
U1_q[1]_clock_1 = CCLK;
U1_q[1]_clear_0 = J1L01;
U1_q[1]_clock_enable_1 = S1_0;
U1_q[1]_write_address = WR_ADDR(W3_sload_path[0], W3_sload_path[1], W3_sload_path[2], W3_sload_path[3], W3_sload_path[4], W3_sload_path[5], W3_sload_path[6], W3_sload_path[7], W3_sload_path[8], W3_sload_path[9]);
U1_q[1]_read_address = RD_ADDR(U1L11, W2_sload_path[0], W2_sload_path[1], W2_sload_path[2], W2_sload_path[3], W2_sload_path[4], W2_sload_path[5], W2_sload_path[6], W2_sload_path[7], W2_sload_path[8]);
U1_q[1] = MEMORY_SEGMENT(U1_q[1]_data_in, U1_q[1]_write_enable, U1_q[1]_clock_0, U1_q[1]_clock_1, U1_q[1]_clear_0, , , U1_q[1]_clock_enable_1, VCC, U1_q[1]_write_address, U1_q[1]_read_address);


--U1_q[0] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[0] and unplaced
U1_q[0]_data_in = XB1_dffs[0];
U1_q[0]_write_enable = S1_2;
U1_q[0]_clock_0 = CCLK;
U1_q[0]_clock_1 = CCLK;
U1_q[0]_clear_0 = J1L01;
U1_q[0]_clock_enable_1 = S1_0;
U1_q[0]_write_address = WR_ADDR(W3_sload_path[0], W3_sload_path[1], W3_sload_path[2], W3_sload_path[3], W3_sload_path[4], W3_sload_path[5], W3_sload_path[6], W3_sload_path[7], W3_sload_path[8], W3_sload_path[9]);
U1_q[0]_read_address = RD_ADDR(U1L11, W2_sload_path[0], W2_sload_path[1], W2_sload_path[2], W2_sload_path[3], W2_sload_path[4], W2_sload_path[5], W2_sload_path[6], W2_sload_path[7], W2_sload_path[8]);
U1_q[0] = MEMORY_SEGMENT(U1_q[0]_data_in, U1_q[0]_write_enable, U1_q[0]_clock_0, U1_q[0]_clock_1, U1_q[0]_clear_0, , , U1_q[0]_clock_enable_1, VCC, U1_q[0]_write_address, U1_q[0]_read_address);


--XB3_dffs[1] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[1] and unplaced
--operation mode is normal

XB3_dffs[1]_lut_out = PB32L2 & (XB3_dffs[2] # RC1_txshld) # !PB32L2 & XB3_dffs[2] & !RC1_txshld;
XB3_dffs[1] = DFFE(XB3_dffs[1]_lut_out, CCLK, RC1_txshclr, , RC1_txshen);


--RC1_txshld is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txshld and unplaced
--operation mode is normal

RC1_txshld_lut_out = RC1L4Q # W61L11 & RC1L6Q & KC1_data_val;
RC1_txshld = DFFE(RC1_txshld_lut_out, CCLK, !reset, , );


--RC1_txshclr is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txshclr and unplaced
--operation mode is normal

RC1_txshclr_lut_out = RC1_txidle & !RC1L3Q & !RC1_89;
RC1_txshclr = DFFE(RC1_txshclr_lut_out, CCLK, !reset, , );


--RC1_txshen is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txshen and unplaced
--operation mode is normal

RC1_txshen_lut_out = RC1_37 # !RC1L21;
RC1_txshen = DFFE(RC1_txshen_lut_out, CCLK, !reset, , );


--KC1L56Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~15 and unplaced
--operation mode is normal

KC1L56Q_lut_out = KC1L49 # KC1L79 & !B1_send_data & !B1_send_id;
KC1L56Q = DFFE(KC1L56Q_lut_out, CCLK, !D1_inst8, , );


--RC1_txidle is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|txidle and unplaced
--operation mode is normal

RC1_txidle_lut_out = !RC1L3Q & (KC1_data_val # RC1_txidle);
RC1_txidle = DFFE(RC1_txidle_lut_out, CCLK, !reset, , );


--KC1_151 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|151 and unplaced
--operation mode is normal

KC1_151 = KC1L56Q & !RC1_txidle;


--B1_send_ctrl is DC_CTRL:DC_CTRL|send_ctrl and unplaced
--operation mode is normal

B1_send_ctrl_lut_out = B1L83 # B1L05 # B1L111Q & !B1L27;
B1_send_ctrl = DFFE(B1_send_ctrl_lut_out, CCLK, !B1L1, , );


--KC1L36Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~13 and unplaced
--operation mode is normal

KC1L36Q_lut_out = KC1L36Q & (!RC1_txshld # !B1_send_ctrl) # !KC1L94;
KC1L36Q = DFFE(KC1L36Q_lut_out, CCLK, !D1_inst8, , );


--KC1L79 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~727 and unplaced
--operation mode is normal

KC1L79 = B1_send_ctrl & KC1L36Q & RC1_txshld;

--KC1L001 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~759 and unplaced
--operation mode is normal

KC1L001 = B1_send_ctrl & KC1L36Q & RC1_txshld;


--B1_send_data is DC_CTRL:DC_CTRL|send_data and unplaced
--operation mode is normal

B1_send_data_lut_out = B1L84 # J1L11 & B1L111Q & T3_b_non_empty;
B1_send_data = DFFE(B1_send_data_lut_out, CCLK, !B1L1, , );


--B1_send_id is DC_CTRL:DC_CTRL|send_id and unplaced
--operation mode is normal

B1_send_id_lut_out = B1_266 & (B1L111Q # B1_send_id & !KC1_ctrl_sent) # !B1_266 & B1_send_id & !KC1_ctrl_sent;
B1_send_id = DFFE(B1_send_id_lut_out, CCLK, !B1L1, , );


--J1L9 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|222~32 and unplaced
--operation mode is normal

J1L9 = XB1_dffs[5] & !XB1_dffs[4];


--D1_inst8 is DC_Tx_chan_04:DC_Tx_chan_04|inst8 and unplaced
--operation mode is normal

D1_inst8 = reset # J1L9 & J1L8 & J1L7;


--KC1L48Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~36 and unplaced
--operation mode is normal

KC1L48Q_lut_out = KC1L59 # KC1L69 # W12L81 & KC1L66Q;
KC1L48Q = DFFE(KC1L48Q_lut_out, CCLK, !D1_inst8, , );


--KC1_971 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|971 and unplaced
--operation mode is normal

KC1_971 = KC1L48Q & RC1_txshld;


--KC1_frd_next is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|frd_next and unplaced
--operation mode is normal

KC1_frd_next_lut_out = KC1L78Q # KC1L01 # !KC1L02 & !RC1_txshld;
KC1_frd_next = DFFE(KC1_frd_next_lut_out, CCLK, !D1_inst8, , );


--T3L2 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|15~21 and unplaced
--operation mode is normal

T3L2 = !W71_pre_out[5] & !W71_pre_out[4] & !W71_pre_out[3];


--T3L3 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|15~34 and unplaced
--operation mode is normal

T3L3 = KC1_frd_next & T3L4 & T3L2 & RC1_txshld;


--T3L31Q is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|sm_emptyfull~12 and unplaced
--operation mode is normal

T3L31Q_lut_out = T3L41 # T3L31Q & !T3L8 & !T3L3;
T3L31Q = DFFE(T3L31Q_lut_out, CCLK, !D1_inst8, , );


--KC1_plct_en is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|plct_en and unplaced
--operation mode is normal

KC1_plct_en_lut_out = KC1L35 & (T3_b_non_empty # KC1_plct_en & !RC1_txshld) # !KC1L35 & KC1_plct_en & !RC1_txshld;
KC1_plct_en = DFFE(KC1_plct_en_lut_out, CCLK, !D1_inst8, , );


--D1_inst21 is DC_Tx_chan_04:DC_Tx_chan_04|inst21 and unplaced
--operation mode is normal

D1_inst21 = KC1_plct_en & RC1_txshld;


--KC1_plct_sload_H is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|plct_sload_H and unplaced
--operation mode is normal

KC1_plct_sload_H_lut_out = KC1L96Q & (T3_b_non_empty # KC1_plct_sload_H & !RC1_txshld) # !KC1L96Q & KC1_plct_sload_H & !RC1_txshld;
KC1_plct_sload_H = DFFE(KC1_plct_sload_H_lut_out, CCLK, !D1_inst8, , );


--E1L2 is tcal_timer:tcal_timer|1~51 and unplaced
--operation mode is normal

E1L2 = W52_sload_path[5] & W52_sload_path[3] & !W52_sload_path[6];


--E1L8 is tcal_timer:tcal_timer|7~28 and unplaced
--operation mode is normal

E1L8 = W52_sload_path[4] & !W52_sload_path[2];


--E1L7 is tcal_timer:tcal_timer|7~15 and unplaced
--operation mode is normal

E1L7 = E1L4 & E1L2 & E1L8 & !W52_sload_path[1];


--B1_timer_clrn is DC_CTRL:DC_CTRL|timer_clrn and unplaced
--operation mode is normal

B1_timer_clrn_lut_out = B1L91 # B1L15 # J1L22 & B1L111Q;
B1_timer_clrn = DFFE(B1_timer_clrn_lut_out, CCLK, !B1L1, , );


--B1_tcal_psnd is DC_CTRL:DC_CTRL|tcal_psnd and unplaced
--operation mode is normal

B1_tcal_psnd_lut_out = B1L611Q & (E1_del_15us # B1_tcal_psnd & !E1_pulse_sent) # !B1L611Q & B1_tcal_psnd & !E1_pulse_sent;
B1_tcal_psnd = DFFE(B1_tcal_psnd_lut_out, CCLK, !B1L1, , );


--E1L01 is tcal_timer:tcal_timer|12~23 and unplaced
--operation mode is normal

E1L01 = W52_sload_path[1] & !W52_sload_path[4] & !W52_sload_path[3] & !W52_sload_path[2];

--E1L21 is tcal_timer:tcal_timer|12~42 and unplaced
--operation mode is normal

E1L21 = W52_sload_path[1] & !W52_sload_path[4] & !W52_sload_path[3] & !W52_sload_path[2];


--E1L9 is tcal_timer:tcal_timer|12~15 and unplaced
--operation mode is normal

E1L9 = E1L4 & E1L01 & W52_sload_path[6] & !W52_sload_path[5];


--T3_b_full is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|b_full and unplaced
--operation mode is normal

T3_b_full_lut_out = T3L8 & (T3L31Q # T3_b_full & !D1_inst19) # !T3L8 & T3_b_full & !D1_inst19;
T3_b_full = DFFE(T3_b_full_lut_out, CCLK, !D1_inst8, , );


--S3_2 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|2 and unplaced
--operation mode is normal

S3_2 = tx_wrreq & !T3_b_full;


--D1_inst19 is DC_Tx_chan_04:DC_Tx_chan_04|inst19 and unplaced
--operation mode is normal

D1_inst19 = KC1_frd_next & RC1_txshld;


--T3_35 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|35 and unplaced
--operation mode is normal

T3_35 = D1_inst19 & (T3_b_non_empty $ (T3_b_full # !tx_wrreq)) # !D1_inst19 & (T3_b_full # !tx_wrreq);


--WB1L81Q is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~18 and unplaced
--operation mode is normal

WB1L81Q_lut_out = WB1L9 # WB1L11 & (!WB1L3 # !WB1L1);
WB1L81Q = DFFE(WB1L81Q_lut_out, CCLK, !C1_inst2, , );


--C1_inst2 is DC_Rx_chan_04:DC_Rx_chan_04|inst2 and unplaced
--operation mode is normal

C1_inst2_lut_out = reset;
C1_inst2 = DFFE(C1_inst2_lut_out, CCLK, , , );


--WB1L4 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|201~11 and unplaced
--operation mode is normal

WB1L4 = W9_sload_path[2] & !W9_sload_path[3];


--WB1L3 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|201~10 and unplaced
--operation mode is normal

WB1L3 = WB1L4 & W9_sload_path[0] & !W9_sload_path[4] & !W9_sload_path[1];


--SB1L1 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|Par_74180:inst|54~3 and unplaced
--operation mode is normal

SB1L1 = XB1_dffs[3] $ XB1_dffs[0] $ XB1_dffs[5] $ XB1_dffs[4];


--SB1L2 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|Par_74180:inst|54~8 and unplaced
--operation mode is normal

SB1L2 = XB1_dffs[1] $ XB1_dffs[6] $ XB1_dffs[2];


--WB1L2 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|118~9 and unplaced
--operation mode is normal

WB1L2 = XB1_dffs[7] & (SB1L1 $ !SB1L2);


--J1_fifo_wrreq is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|fifo_wrreq and unplaced
--operation mode is normal

J1_fifo_wrreq_lut_out = J1L52 # J1L81 & J1L71 & !J1L92Q;
J1_fifo_wrreq = DFFE(J1_fifo_wrreq_lut_out, CCLK, C1_inst5, , );


--T1_b_full is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|b_full and unplaced
--operation mode is normal

T1_b_full_lut_out = T1L7 & (T1L21Q # T1_b_full & !rx_rdreq) # !T1L7 & T1_b_full & !rx_rdreq;
T1_b_full = DFFE(T1_b_full_lut_out, CCLK, !J1L01, , );


--S1_2 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|2 and unplaced
--operation mode is normal

S1_2 = J1_fifo_wrreq & WB1_dstb & !T1_b_full;


--C1_inst13 is DC_Rx_chan_04:DC_Rx_chan_04|inst13 and unplaced
--operation mode is normal

C1_inst13 = J1_fifo_wrreq & WB1_dstb;


--T1_35 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|35 and unplaced
--operation mode is normal

T1_35 = rx_rdreq & (T1_b_non_empty $ (T1_b_full # !C1_inst13)) # !rx_rdreq & (T1_b_full # !C1_inst13);


--T1L2 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|15~35 and unplaced
--operation mode is normal

T1L2 = !W1_pre_out[8] & !W1_pre_out[7] & !W1_pre_out[6];


--T1L3 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|15~53 and unplaced
--operation mode is normal

T1L3 = T1L4 & T1L2 & (!WB1_dstb # !J1_fifo_wrreq);


--T1L21Q is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|sm_emptyfull~12 and unplaced
--operation mode is normal

T1L21Q_lut_out = T1L31 # T1L21Q & !T1L3 & !T1L7;
T1L21Q = DFFE(T1L21Q_lut_out, CCLK, !J1L01, , );


--WB1_ctclr is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|ctclr and unplaced
--operation mode is normal

WB1_ctclr_lut_out = !WB1_cerr & J1L1 & (WB1_ctclr # Z1_rxd);
WB1_ctclr = DFFE(WB1_ctclr_lut_out, CCLK, !C1_inst2, , );


--WB1_shen is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|shen and unplaced
--operation mode is normal

WB1_shen_lut_out = WB1L61Q & (Z1_rxd # WB1L01 & WB1L4);
WB1_shen = DFFE(WB1_shen_lut_out, CCLK, !C1_inst2, , );


--B1L811Q is DC_CTRL:DC_CTRL|sreg~21 and unplaced
--operation mode is normal

B1L811Q_lut_out = B1_170 & (B1L111Q # B1L811Q & !KC1_ctrl_sent) # !B1_170 & B1L811Q & !KC1_ctrl_sent;
B1L811Q = DFFE(B1L811Q_lut_out, CCLK, !B1L1, , );


--B1L421Q is DC_CTRL:DC_CTRL|sreg~28 and unplaced
--operation mode is normal

B1L421Q_lut_out = KC1_ctrl_sent & B1L311Q & J1_msg_err # !KC1_ctrl_sent & (B1L421Q # B1L311Q & J1_msg_err);
B1L421Q = DFFE(B1L421Q_lut_out, CCLK, !B1L1, , );


--B1L121Q is DC_CTRL:DC_CTRL|sreg~25 and unplaced
--operation mode is normal

B1L121Q_lut_out = B1L49 # J1L7 & J1L4 & B1L111Q;
B1L121Q = DFFE(B1L121Q_lut_out, CCLK, !B1L1, , );


--B1L34 is DC_CTRL:DC_CTRL|altr_temp~1047 and unplaced
--operation mode is normal

B1L34 = !B1L421Q & !B1L121Q;

--B1L26 is DC_CTRL:DC_CTRL|altr_temp~1248 and unplaced
--operation mode is normal

B1L26 = !B1L421Q & !B1L121Q;


--B1L721Q is DC_CTRL:DC_CTRL|sreg~32 and unplaced
--operation mode is normal

B1L721Q_lut_out = B1L621Q & (KC1_msg_sent # B1L721Q & !KC1_ctrl_sent) # !B1L621Q & B1L721Q & !KC1_ctrl_sent;
B1L721Q = DFFE(B1L721Q_lut_out, CCLK, !B1L1, , );


--B1L021Q is DC_CTRL:DC_CTRL|sreg~23 and unplaced
--operation mode is normal

B1L021Q_lut_out = B1L711Q & (KC1_msg_sent # B1L021Q & !KC1_ctrl_sent) # !B1L711Q & B1L021Q & !KC1_ctrl_sent;
B1L021Q = DFFE(B1L021Q_lut_out, CCLK, !B1L1, , );


--B1L44 is DC_CTRL:DC_CTRL|altr_temp~1057 and unplaced
--operation mode is normal

B1L44 = !B1L721Q & !B1L021Q;


--B1L321Q is DC_CTRL:DC_CTRL|sreg~27 and unplaced
--operation mode is normal

B1L321Q_lut_out = B1L71 # B1L9 # B1L321Q & !KC1_ctrl_sent;
B1L321Q = DFFE(B1L321Q_lut_out, CCLK, !B1L1, , );


--B1L221Q is DC_CTRL:DC_CTRL|sreg~26 and unplaced
--operation mode is normal

B1L221Q_lut_out = B1L51 # B1L6 # B1L221Q & !KC1_ctrl_sent;
B1L221Q = DFFE(B1L221Q_lut_out, CCLK, !B1L1, , );


--B1L24 is DC_CTRL:DC_CTRL|altr_temp~1045 and unplaced
--operation mode is normal

B1L24 = !B1L321Q & !B1L221Q;


--B1L33 is DC_CTRL:DC_CTRL|altr_temp~60 and unplaced
--operation mode is normal

B1L33 = B1L811Q # !B1L24 # !B1L44 # !B1L34;


--B1L311Q is DC_CTRL:DC_CTRL|sreg~16 and unplaced
--operation mode is normal

B1L311Q_lut_out = B1L38 # J1L81 & J1L71 & B1L111Q;
B1L311Q = DFFE(B1L311Q_lut_out, CCLK, !B1L1, , );


--B1L41 is DC_CTRL:DC_CTRL|386~39 and unplaced
--operation mode is normal

B1L41 = B1L311Q & !J1_msg_err;


--B1L54 is DC_CTRL:DC_CTRL|altr_temp~1068 and unplaced
--operation mode is normal

B1L54 = B1L33 & (KC1_ctrl_sent # B1L41 & !J1L21) # !B1L33 & B1L41 & !J1L21;


--B1_SV10 is DC_CTRL:DC_CTRL|SV10 and unplaced
--operation mode is normal

B1_SV10_lut_out = !B1L87 & B1L351 & (B1L25 # !B1L13);
B1_SV10 = DFFE(B1_SV10_lut_out, CCLK, !reset, , );


--B1_SV11 is DC_CTRL:DC_CTRL|SV11 and unplaced
--operation mode is normal

B1_SV11_lut_out = !B1L77 & !B1L67 & !B1L161;
B1_SV11 = DFFE(B1_SV11_lut_out, CCLK, !reset, , );


--B1_SV12 is DC_CTRL:DC_CTRL|SV12 and unplaced
--operation mode is normal

B1_SV12_lut_out = B1L77 # B1L161 # B1L57 # !B1L451;
B1_SV12 = DFFE(B1_SV12_lut_out, CCLK, !reset, , );


--B1L31 is DC_CTRL:DC_CTRL|289~83 and unplaced
--operation mode is normal

B1L31 = B1_SV10 & B1_SV11 & !B1_SV12;


--B1L011Q is DC_CTRL:DC_CTRL|sreg~12 and unplaced
--operation mode is normal

B1L011Q_lut_out = B1L011Q # !B1_SV12 & B1_SV10 & B1_SV11;
B1L011Q = DFFE(B1L011Q_lut_out, CCLK, !B1L1, , );


--B1L211Q is DC_CTRL:DC_CTRL|sreg~15 and unplaced
--operation mode is normal

B1L211Q_lut_out = J1L11 & B1_tcal_psnd & E1_pulse_sent # !J1L11 & (B1L211Q # B1_tcal_psnd & E1_pulse_sent);
B1L211Q = DFFE(B1L211Q_lut_out, CCLK, !B1L1, , );


--B1L08 is DC_CTRL:DC_CTRL|DRREQ_WT~50 and unplaced
--operation mode is normal

B1L08 = J1L11 & (!E1_pulse_sent # !B1_tcal_psnd) # !J1L11 & !B1L211Q & (!E1_pulse_sent # !B1_tcal_psnd);

--B1L18 is DC_CTRL:DC_CTRL|DRREQ_WT~55 and unplaced
--operation mode is normal

B1L18 = J1L11 & (!E1_pulse_sent # !B1_tcal_psnd) # !J1L11 & !B1L211Q & (!E1_pulse_sent # !B1_tcal_psnd);


--B1L64 is DC_CTRL:DC_CTRL|altr_temp~1078 and unplaced
--operation mode is normal

B1L64 = B1L54 # !B1L31 & !B1L011Q # !B1L08;


--B1L111Q is DC_CTRL:DC_CTRL|sreg~13 and unplaced
--operation mode is normal

B1L111Q_lut_out = B1L43 # B1L111Q & (B1L3 # B1L76);
B1L111Q = DFFE(B1L111Q_lut_out, CCLK, !B1L1, , );


--J1L71 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|253~26 and unplaced
--operation mode is normal

J1L71 = J1L8 & !B1_rec_ctrl & !XB1_dffs[5] & !XB1_dffs[4];

--J1L91 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|253~36 and unplaced
--operation mode is normal

J1L91 = J1L8 & !B1_rec_ctrl & !XB1_dffs[5] & !XB1_dffs[4];


--D1_inst31 is DC_Tx_chan_04:DC_Tx_chan_04|inst31 and unplaced
--operation mode is normal

D1_inst31_lut_out = VCC;
D1_inst31 = DFFE(D1_inst31_lut_out, CCLK, !J1L01, , id_stb_H);


--J1L4 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|216~22 and unplaced
--operation mode is normal

J1L4 = J1L8 & XB1_dffs[5] & XB1_dffs[4] & !B1_rec_ctrl;


--B1L86 is DC_CTRL:DC_CTRL|CMD_WAIT~51 and unplaced
--operation mode is normal

B1L86 = !J1L4 & (!D1_inst31 # !J1L71) # !J1L7;


--B1L96 is DC_CTRL:DC_CTRL|CMD_WAIT~54 and unplaced
--operation mode is normal

B1L96 = XB1_dffs[3] & (XB1_dffs[2] # !J1L4) # !XB1_dffs[3] & (!J1L71 & !J1L4 # !XB1_dffs[2]);


--B1L3 is DC_CTRL:DC_CTRL|68~57 and unplaced
--operation mode is normal

B1L3 = B1L86 & B1L96 & !J1L11 & !J1L3;


--B1L2 is DC_CTRL:DC_CTRL|13~69 and unplaced
--operation mode is normal

B1L2 = B1_SV10 # !B1_SV12 # !B1_SV11;


--B1L1 is DC_CTRL:DC_CTRL|13~39 and unplaced
--operation mode is normal

B1L1 = J1L9 & J1L8 & J1L7 & B1L2;


--J1L21 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|235~34 and unplaced
--operation mode is normal

J1L21 = (XB1_dffs[3] & !XB1_dffs[2]) & CASCADE(J1L91);


--J1L11 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|228~36 and unplaced
--operation mode is normal

J1L11 = (J1L8 & XB1_dffs[4] & !B1_rec_ctrl & !XB1_dffs[5]) & CASCADE(J1L02);


--J1L03Q is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~13 and unplaced
--operation mode is normal

J1L03Q_lut_out = WB1_dstb & J1L43Q # !WB1_dstb & J1L03Q & !WB1_cstb;
J1L03Q = DFFE(J1L03Q_lut_out, CCLK, C1_inst5, , );


--C1_inst5 is DC_Rx_chan_04:DC_Rx_chan_04|inst5 and unplaced
--operation mode is normal

C1_inst5_lut_out = XB1_dffs[4] # !XB1_dffs[5] # !J1L7 # !J1L8;
C1_inst5 = DFFE(C1_inst5_lut_out, CCLK, !C1_inst2, , );


--C1_inst36 is DC_Rx_chan_04:DC_Rx_chan_04|inst36 and unplaced
--operation mode is normal

C1_inst36 = J1_msg_rcvd & !DC1L2;


--C1_inst22 is DC_Rx_chan_04:DC_Rx_chan_04|inst22 and unplaced
--operation mode is normal

C1_inst22 = msg_rd & (RB5_6 $ (!DC1L2 & J1_msg_rcvd)) # !msg_rd & !DC1L2 & J1_msg_rcvd;


--K1_ind[9] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[9] and unplaced
--operation mode is normal

K1_ind[9]_lut_out = K1_inc[9];
K1_ind[9] = DFFE(K1_ind[9]_lut_out, CCLK, , , );


--K1_ind[8] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[8] and unplaced
--operation mode is normal

K1_ind[8]_lut_out = K1_inc[8];
K1_ind[8] = DFFE(K1_ind[8]_lut_out, CCLK, , , );


--K1_ina[8] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[8] and unplaced
--operation mode is normal

K1_ina[8]_lut_out = BB02_points[0][8];
K1_ina[8] = DFFE(K1_ina[8]_lut_out, CCLK, , , );


--K1L81 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|8~8 and unplaced
--operation mode is normal

K1L81 = K1_ind[8] & !K1_ina[8];


--K1_ina[9] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[9] and unplaced
--operation mode is normal

K1_ina[9]_lut_out = BB02_points[0][9];
K1_ina[9] = DFFE(K1_ina[9]_lut_out, CCLK, , , );


--K1L43 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|34~18 and unplaced
--operation mode is normal

K1L43 = K1_ind[9] & (K1L81 # K1L53 # !K1_ina[9]) # !K1_ind[9] & !K1_ina[9] & (K1L81 # K1L53);


--K1_dudt[8] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|dudt[8] and unplaced
--operation mode is normal

K1_dudt[8]_lut_out = lrg_thr[8] & Z1_max_ena;
K1_dudt[8] = DFFE(K1_dudt[8]_lut_out, CCLK, , , !Z1_dudt_ena);


--CB8_cs_buffer[8] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cs_buffer[8] and unplaced
--operation mode is arithmetic

CB8_cs_buffer[8] = K1_ind[8] $ K1_ina[8] $ !CB8_cout[7];

--CB8_cout[8] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cout[8] and unplaced
--operation mode is arithmetic

CB8_cout[8] = CARRY(K1_ind[8] & (!CB8_cout[7] # !K1_ina[8]) # !K1_ind[8] & !K1_ina[8] & !CB8_cout[7]);


--K1L74 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|40~8 and unplaced
--operation mode is normal

K1L74 = !K1_dudt[8] & !CB8_cs_buffer[8];


--B1_rec_ena is DC_CTRL:DC_CTRL|rec_ena and unplaced
--operation mode is normal

B1_rec_ena_lut_out = B1L35 # B1L101Q & (B1_SV1 # !B1L801);
B1_rec_ena = DFFE(B1_rec_ena_lut_out, CCLK, !reset, , );


--C1L1 is DC_Rx_chan_04:DC_Rx_chan_04|inst1~12 and unplaced
--operation mode is normal

C1L1 = B1_tcal_psnd # B1_send_ctrl # B1_send_data # !B1_rec_ena;


--K1_ina[7] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[7] and unplaced
--operation mode is normal

K1_ina[7]_lut_out = BB02_points[0][7];
K1_ina[7] = DFFE(K1_ina[7]_lut_out, CCLK, , , );


--K1_ina[1] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[1] and unplaced
--operation mode is normal

K1_ina[1]_lut_out = BB02_points[0][1];
K1_ina[1] = DFFE(K1_ina[1]_lut_out, CCLK, , , );


--K1_ina[0] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[0] and unplaced
--operation mode is normal

K1_ina[0]_lut_out = BB02_points[0][0];
K1_ina[0] = DFFE(K1_ina[0]_lut_out, CCLK, , , );


--K1_ind[0] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[0] and unplaced
--operation mode is normal

K1_ind[0]_lut_out = K1_inc[0];
K1_ind[0] = DFFE(K1_ind[0]_lut_out, CCLK, , , );


--K1_ind[1] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[1] and unplaced
--operation mode is normal

K1_ind[1]_lut_out = K1_inc[1];
K1_ind[1] = DFFE(K1_ind[1]_lut_out, CCLK, , , );


--K1L12 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|12~66 and unplaced
--operation mode is normal

K1L12 = K1_ina[1] & (K1_ina[0] & !K1_ind[0] # !K1_ind[1]) # !K1_ina[1] & K1_ina[0] & !K1_ind[0] & !K1_ind[1];


--K1_ind[2] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[2] and unplaced
--operation mode is normal

K1_ind[2]_lut_out = K1_inc[2];
K1_ind[2] = DFFE(K1_ind[2]_lut_out, CCLK, , , );


--K1_ina[2] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[2] and unplaced
--operation mode is normal

K1_ina[2]_lut_out = BB02_points[0][2];
K1_ina[2] = DFFE(K1_ina[2]_lut_out, CCLK, , , );


--K1L41 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|8~2 and unplaced
--operation mode is normal

K1L41 = K1_ind[2] & !K1_ina[2];


--K1L1 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|5~2 and unplaced
--operation mode is normal

K1L1 = K1_ind[2] # !K1_ina[2];

--K1L01 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|5~255 and unplaced
--operation mode is normal

K1L01 = K1_ind[2] # !K1_ina[2];


--K1_ind[3] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[3] and unplaced
--operation mode is normal

K1_ind[3]_lut_out = K1_inc[3];
K1_ind[3] = DFFE(K1_ind[3]_lut_out, CCLK, , , );


--K1_ina[3] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[3] and unplaced
--operation mode is normal

K1_ina[3]_lut_out = BB02_points[0][3];
K1_ina[3] = DFFE(K1_ina[3]_lut_out, CCLK, , , );


--K1L51 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|8~3 and unplaced
--operation mode is normal

K1L51 = K1_ind[3] & !K1_ina[3];


--K1L22 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|12~79 and unplaced
--operation mode is normal

K1L22 = !K1L51 & (K1L12 & !K1L41 # !K1L1);


--K1L2 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|5~3 and unplaced
--operation mode is normal

K1L2 = K1_ind[3] # !K1_ina[3];


--K1_ind[4] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[4] and unplaced
--operation mode is normal

K1_ind[4]_lut_out = K1_inc[4];
K1_ind[4] = DFFE(K1_ind[4]_lut_out, CCLK, , , );


--K1_ina[4] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[4] and unplaced
--operation mode is normal

K1_ina[4]_lut_out = BB02_points[0][4];
K1_ina[4] = DFFE(K1_ina[4]_lut_out, CCLK, , , );


--K1L61 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|8~4 and unplaced
--operation mode is normal

K1L61 = K1_ind[4] & !K1_ina[4];


--K1L3 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|5~4 and unplaced
--operation mode is normal

K1L3 = K1_ind[4] # !K1_ina[4];

--K1L9 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|5~254 and unplaced
--operation mode is normal

K1L9 = K1_ind[4] # !K1_ina[4];


--K1L32 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|12~82 and unplaced
--operation mode is normal

K1L32 = !K1L61 & (K1L22 # !K1L2) # !K1L3;


--K1_ina[5] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[5] and unplaced
--operation mode is normal

K1_ina[5]_lut_out = BB02_points[0][5];
K1_ina[5] = DFFE(K1_ina[5]_lut_out, CCLK, , , );


--K1_ind[5] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[5] and unplaced
--operation mode is normal

K1_ind[5]_lut_out = K1_inc[5];
K1_ind[5] = DFFE(K1_ind[5]_lut_out, CCLK, , , );


--K1_ind[6] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[6] and unplaced
--operation mode is normal

K1_ind[6]_lut_out = K1_inc[6];
K1_ind[6] = DFFE(K1_ind[6]_lut_out, CCLK, , , );


--K1_ina[6] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ina[6] and unplaced
--operation mode is normal

K1_ina[6]_lut_out = BB02_points[0][6];
K1_ina[6] = DFFE(K1_ina[6]_lut_out, CCLK, , , );


--K1L71 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|8~6 and unplaced
--operation mode is normal

K1L71 = K1_ind[6] & !K1_ina[6];


--K1L42 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|12~93 and unplaced
--operation mode is normal

K1L42 = !K1L71 & (K1L32 & (K1_ina[5] # !K1_ind[5]) # !K1L32 & K1_ina[5] & !K1_ind[5]);


--K1L4 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|5~6 and unplaced
--operation mode is normal

K1L4 = K1_ind[6] # !K1_ina[6];

--K1L8 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|5~253 and unplaced
--operation mode is normal

K1L8 = K1_ind[6] # !K1_ina[6];


--K1_ind[7] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|ind[7] and unplaced
--operation mode is normal

K1_ind[7]_lut_out = K1_inc[7];
K1_ind[7] = DFFE(K1_ind[7]_lut_out, CCLK, , , );


--K1L02 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|12~60 and unplaced
--operation mode is normal

K1L02 = K1_ina[7] & (K1L42 # !K1_ind[7] # !K1L4) # !K1_ina[7] & !K1_ind[7] & (K1L42 # !K1L4);


--K1L5 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|5~8 and unplaced
--operation mode is normal

K1L5 = K1_ind[8] # !K1_ina[8];

--K1L7 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|5~252 and unplaced
--operation mode is normal

K1L7 = K1_ind[8] # !K1_ina[8];


--K1L91 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|8~9 and unplaced
--operation mode is normal

K1L91 = K1_ind[9] & !K1_ina[9];


--K1L06 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~6 and unplaced
--operation mode is normal

K1L06 = !K1L91 & (K1L02 & !K1L81 # !K1L5);


--CB11_cs_buffer[8] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cs_buffer[8] and unplaced
--operation mode is arithmetic

CB11_cs_buffer[8] = K1_ina[8] $ K1_ind[8] $ !CB11_cout[7];

--CB11_cout[8] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cout[8] and unplaced
--operation mode is arithmetic

CB11_cout[8] = CARRY(K1_ina[8] & (!CB11_cout[7] # !K1_ind[8]) # !K1_ina[8] & !K1_ind[8] & !CB11_cout[7]);


--K1L84 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|44~50 and unplaced
--operation mode is normal

K1L84 = !K1_dudt[8] & !CB11_cs_buffer[8] # !CB11_cs_buffer[9];


--K1L6 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|5~9 and unplaced
--operation mode is normal

K1L6 = K1_ind[9] # !K1_ina[9];


--Z1L71Q is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~13 and unplaced
--operation mode is normal

Z1L71Q_lut_out = WB1_ctclr & (Z1L22 # Z1L02Q & W7_sload_path[4]);
Z1L71Q = DFFE(Z1L71Q_lut_out, CCLK, !C1L1, , );


--Z1L52 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|STB~8 and unplaced
--operation mode is normal

Z1L52 = Z1L71Q & WB1_ctclr;


--Z1L91Q is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~16 and unplaced
--operation mode is normal

Z1L91Q_lut_out = Z1L12 # W7_sload_path[2] & (Z1L81Q # Z1_max_ena);
Z1L91Q = DFFE(Z1L91Q_lut_out, CCLK, !C1L1, , );


--B1L911Q is DC_CTRL:DC_CTRL|sreg~22 and unplaced
--operation mode is normal

B1L911Q_lut_out = B1_113 & (B1L111Q # B1L911Q & !KC1_ctrl_sent) # !B1_113 & B1L911Q & !KC1_ctrl_sent;
B1L911Q = DFFE(B1L911Q_lut_out, CCLK, !B1L1, , );


--B1_SV2 is DC_CTRL:DC_CTRL|SV2 and unplaced
--operation mode is normal

B1_SV2_lut_out = B1L59 # B1L69 # B1L041 # !B1L531;
B1_SV2 = DFFE(B1_SV2_lut_out, CCLK, !B1L1, , );


--B1_SV3 is DC_CTRL:DC_CTRL|SV3 and unplaced
--operation mode is normal

B1_SV3_lut_out = B1L59 # B1L441 # B1L541 # !B1L241;
B1_SV3 = DFFE(B1_SV3_lut_out, CCLK, !B1L1, , );


--B1_SV8 is DC_CTRL:DC_CTRL|SV8 and unplaced
--operation mode is normal

B1_SV8_lut_out = !B1L69 & !B1L151 & B1L841 & B1L641;
B1_SV8 = DFFE(B1_SV8_lut_out, CCLK, !B1L1, , );


--B1L82 is DC_CTRL:DC_CTRL|1099~1 and unplaced
--operation mode is normal

B1L82 = B1_SV2 & !B1_SV3 & !B1_SV8;


--B1_SV1 is DC_CTRL:DC_CTRL|SV1 and unplaced
--operation mode is normal

B1_SV1_lut_out = B1L59 # B1L69 # B1L631 # !B1L531;
B1_SV1 = DFFE(B1_SV1_lut_out, CCLK, !B1L1, , );


--B1_SV0 is DC_CTRL:DC_CTRL|SV0 and unplaced
--operation mode is normal

B1_SV0_lut_out = B1L99 # B1L89 # B1L131 # !B1L841;
B1_SV0 = DFFE(B1_SV0_lut_out, CCLK, !B1L1, , );


--B1L92 is DC_CTRL:DC_CTRL|1099~13 and unplaced
--operation mode is normal

B1L92 = B1_SV1 & !B1_SV0;


--ZB1L01Q is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~16 and unplaced
--operation mode is normal

ZB1L01Q_lut_out = MB01_agb_out & (ZB1L01Q # ZB1L9Q & K1_hl_edge) # !MB01_agb_out & ZB1L9Q & K1_hl_edge;
ZB1L01Q = DFFE(ZB1L01Q_lut_out, CCLK, !J1L22, , );


--Z1L81Q is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~15 and unplaced
--operation mode is normal

Z1L81Q_lut_out = !K1_max_level & (Z1L32 # Z1L81Q & !W7_sload_path[2]);
Z1L81Q = DFFE(Z1L81Q_lut_out, CCLK, !C1L1, , );


--K1_max_level is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|max_level and unplaced
--operation mode is normal

K1_max_level_lut_out = K1L33 & (K1L16 & (K1_ina[9] # !K1_ind[9]) # !K1L16 & K1_ina[9] & !K1_ind[9]);
K1_max_level = DFFE(K1_max_level_lut_out, CCLK, !C1L1, , );


--Z1L42 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~125 and unplaced
--operation mode is normal

Z1L42 = !W7_sload_path[2] & (Z1_max_ena # Z1L81Q & K1_max_level);


--Z1L61Q is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~12 and unplaced
--operation mode is normal

Z1L61Q_lut_out = !Z1L21 & !Z1L4 & (!W7_sload_path[4] # !Z1L91Q);
Z1L61Q = DFFE(Z1L61Q_lut_out, CCLK, !C1L1, , );


--Z1L2 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|143~21 and unplaced
--operation mode is normal

Z1L2 = Z1L91Q & W7_sload_path[4];


--Z1L02Q is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~18 and unplaced
--operation mode is normal

Z1L02Q_lut_out = Z1_rxd # Z1L02Q & WB1_ctclr & !W7_sload_path[4];
Z1L02Q = DFFE(Z1L02Q_lut_out, CCLK, !C1L1, , );


--Z1L4 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|altr_temp~77 and unplaced
--operation mode is normal

Z1L4 = !WB1_ctclr & (Z1L02Q # Z1L71Q);


--Z1L1 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|98~18 and unplaced
--operation mode is normal

Z1L1 = Z1L81Q & !K1_max_level & !W7_sload_path[2];


--Z1L3 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|altr_temp~39 and unplaced
--operation mode is normal

Z1L3 = !Z1L61Q & (WB1_ctclr # !K1_max_level);


--K1_min_level is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|min_level and unplaced
--operation mode is normal

K1_min_level_lut_out = K1L72 & (K1L16 & !K1L91 # !K1L6);
K1_min_level = DFFE(K1_min_level_lut_out, CCLK, !C1L1, , );


--Z1L7 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|altr_temp~188 and unplaced
--operation mode is normal

Z1L7 = !Z1L61Q & !WB1_ctclr & (K1_min_level # K1_max_level);


--MB31L2 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|5~7 and unplaced
--operation mode is normal

MB31L2 = !W51_sload_path[3] & !W51_sload_path[2];


--MC1L8 is DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|altr_temp~450 and unplaced
--operation mode is normal

MC1L8 = E1_h_pulse # rs485_not_dac & MB31L2 # !XB3_dffs[0];


--MC1L2 is DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|altr_temp~243 and unplaced
--operation mode is normal

MC1L2 = rs485_not_dac # !W51_sload_path[2] & !W51_sload_path[1] # !W51_sload_path[3];


--MC1L7 is DC_Tx_chan_04:DC_Tx_chan_04|dac_rs_tab_rect_01:inst15|altr_temp~432 and unplaced
--operation mode is normal

MC1L7 = XB3_dffs[0] & !rs485_not_dac;


--WB1_shd is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|shd and unplaced
--operation mode is normal

WB1_shd_lut_out = WB1L61Q & Z1_rxd;
WB1_shd = DFFE(WB1_shd_lut_out, CCLK, !C1_inst2, , );


--S1_0 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|0 and unplaced
--operation mode is normal

S1_0 = rx_rdreq & T1_b_non_empty;


--S1_rd_ptr_lsb is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|rd_ptr_lsb and unplaced
--operation mode is normal

S1_rd_ptr_lsb_lut_out = !S1_rd_ptr_lsb;
S1_rd_ptr_lsb = DFFE(S1_rd_ptr_lsb_lut_out, CCLK, !J1L01, , S1_0);


--XB3_dffs[2] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[2] and unplaced
--operation mode is normal

XB3_dffs[2]_lut_out = PB82L2 & (XB3_dffs[3] # RC1_txshld) # !PB82L2 & XB3_dffs[3] & !RC1_txshld;
XB3_dffs[2] = DFFE(XB3_dffs[2]_lut_out, CCLK, RC1_txshclr, , RC1_txshen);


--RC1L6Q is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~16 and unplaced
--operation mode is normal

RC1L6Q_lut_out = MB31L3 & RC1L5Q & W51_sload_path[4] & !W51_sload_path[0];
RC1L6Q = DFFE(RC1L6Q_lut_out, CCLK, !reset, , );


--KC1_data_val is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|data_val and unplaced
--operation mode is normal

KC1_data_val_lut_out = KC1L64 # KC1L54 # !KC1L74;
KC1_data_val = DFFE(KC1_data_val_lut_out, CCLK, !D1_inst8, , );


--RC1L4Q is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~14 and unplaced
--operation mode is normal

RC1L4Q_lut_out = KC1_data_val & !RC1_txidle;
RC1L4Q = DFFE(RC1L4Q_lut_out, CCLK, !reset, , );


--RC1L21 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|TXSLD~7 and unplaced
--operation mode is normal

RC1L21 = !RC1L4Q & (!KC1_data_val # !RC1L6Q # !W61L11);


--RC1_89 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|89 and unplaced
--operation mode is normal

RC1_89 = W61L11 & RC1L6Q & !KC1_data_val;


--RC1L3Q is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~13 and unplaced
--operation mode is normal

RC1L3Q_lut_out = W61L11 & RC1L6Q & !KC1_data_val;
RC1L3Q = DFFE(RC1L3Q_lut_out, CCLK, !reset, , );


--MB31L3 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|5~8 and unplaced
--operation mode is normal

MB31L3 = W51_sload_path[1] & !W51_sload_path[3] & !W51_sload_path[2];


--RC1L5Q is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~15 and unplaced
--operation mode is normal

RC1L5Q_lut_out = RC1L7 # RC1_txshld # RC1L6Q & !W61L11;
RC1L5Q = DFFE(RC1L5Q_lut_out, CCLK, !reset, , );


--RC1_37 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|37 and unplaced
--operation mode is normal

RC1_37 = MB31L3 & RC1L5Q & W51_sload_path[4] & !W51_sload_path[0];


--KC1L49 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~253 and unplaced
--operation mode is normal

KC1L49 = KC1L56Q & RC1_txidle;


--B1L83 is DC_CTRL:DC_CTRL|altr_temp~228 and unplaced
--operation mode is normal

B1L83 = B1L311Q & (J1L21 # J1_msg_err);


--B1L521Q is DC_CTRL:DC_CTRL|sreg~30 and unplaced
--operation mode is normal

B1L521Q_lut_out = B1L52 # J1L11 & B1L111Q & T3_b_non_empty;
B1L521Q = DFFE(B1L521Q_lut_out, CCLK, !B1L1, , );


--B1L04 is DC_CTRL:DC_CTRL|altr_temp~1043 and unplaced
--operation mode is normal

B1L04 = !B1L521Q & !B1L911Q & !B1L221Q & !B1_send_id;


--B1L94 is DC_CTRL:DC_CTRL|altr_temp~1111 and unplaced
--operation mode is normal

B1L94 = B1L811Q # !B1L04 # !B1L44 # !B1L34;


--B1L621Q is DC_CTRL:DC_CTRL|sreg~31 and unplaced
--operation mode is normal

B1L621Q_lut_out = J1L11 & (B1L211Q # B1L621Q & !KC1_msg_sent) # !J1L11 & B1L621Q & !KC1_msg_sent;
B1L621Q = DFFE(B1L621Q_lut_out, CCLK, !B1L1, , );


--B1L711Q is DC_CTRL:DC_CTRL|sreg~20 and unplaced
--operation mode is normal

B1L711Q_lut_out = B1L331 & !KC1_msg_sent & B1L711Q # !B1L331 & (KC1_ctrl_sent # !KC1_msg_sent & B1L711Q);
B1L711Q = DFFE(B1L711Q_lut_out, CCLK, !B1L1, , );


--B1L53 is DC_CTRL:DC_CTRL|altr_temp~91 and unplaced
--operation mode is normal

B1L53 = B1L621Q # B1L711Q;


--B1L14 is DC_CTRL:DC_CTRL|altr_temp~1044 and unplaced
--operation mode is normal

B1L14 = B1L011Q & (!KC1_msg_sent # !B1L53) # !B1L011Q & !B1L31 & (!KC1_msg_sent # !B1L53);


--B1L05 is DC_CTRL:DC_CTRL|altr_temp~1126 and unplaced
--operation mode is normal

B1L05 = !KC1_ctrl_sent & (B1L321Q # B1L94) # !B1L14;


--KC1L26Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~12 and unplaced
--operation mode is normal

KC1L26Q_lut_out = !KC1L46Q & (B1_tcal_data # KC1L26Q # B1_send_ctrl);
KC1L26Q = DFFE(KC1L26Q_lut_out, CCLK, !D1_inst8, , );


--KC1L94 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|CMD~50 and unplaced
--operation mode is normal

KC1L94 = !KC1_msg_sent & (KC1L26Q # !B1_send_ctrl);


--B1L74 is DC_CTRL:DC_CTRL|altr_temp~1097 and unplaced
--operation mode is normal

B1L74 = B1_send_id & (KC1_ctrl_sent # B1L53 & !KC1_msg_sent) # !B1_send_id & B1L53 & !KC1_msg_sent;


--B1L84 is DC_CTRL:DC_CTRL|altr_temp~1100 and unplaced
--operation mode is normal

B1L84 = B1L521Q # B1L74 # J1L11 & B1L211Q;


--B1_266 is DC_CTRL:DC_CTRL|266 and unplaced
--operation mode is normal

B1_266 = J1L71 & D1_inst31 & XB1_dffs[2] & XB1_dffs[3];


--KC1L59 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~259 and unplaced
--operation mode is normal

KC1L59 = KC1L48Q & !RC1_txshld;


--KC1L67Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~28 and unplaced
--operation mode is normal

KC1L67Q_lut_out = KC1L57Q & (KC1L67Q # RC1_txshld) # !KC1L57Q & KC1L67Q & !RC1_txshld;
KC1L67Q = DFFE(KC1L67Q_lut_out, CCLK, !D1_inst8, , );


--KC1L19Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~44 and unplaced
--operation mode is normal

KC1L19Q_lut_out = KC1L29Q & (KC1L19Q # RC1_txshld) # !KC1L29Q & KC1L19Q & !RC1_txshld;
KC1L19Q = DFFE(KC1L19Q_lut_out, CCLK, !D1_inst8, , );


--T2_b_non_empty is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|b_non_empty and unplaced
--operation mode is normal

T2_b_non_empty_lut_out = ZB1_tcwf_wrreq # !T2L7 & T2_b_non_empty;
T2_b_non_empty = DFFE(T2_b_non_empty_lut_out, CCLK, ZB1_tcwf_aclr, , );


--KC1L69 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~360 and unplaced
--operation mode is normal

KC1L69 = RC1_txshld & (KC1L67Q # KC1L19Q & !T2_b_non_empty);


--KC1L66Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~17 and unplaced
--operation mode is normal

KC1L66Q_lut_out = RC1_txshld & (KC1_plct_sload_H # KC1_plct_en);
KC1L66Q = DFFE(KC1L66Q_lut_out, CCLK, !D1_inst8, , );


--KC1L78Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~40 and unplaced
--operation mode is normal

KC1L78Q_lut_out = (B1_send_data & !B1_send_id) & CASCADE(KC1L001);
KC1L78Q = DFFE(KC1L78Q_lut_out, CCLK, !D1_inst8, , );


--KC1L96Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~20 and unplaced
--operation mode is normal

KC1L96Q_lut_out = KC1L58Q & (RC1_txshld # KC1L96Q & !T3_b_non_empty) # !KC1L58Q & KC1L96Q & !T3_b_non_empty;
KC1L96Q = DFFE(KC1L96Q_lut_out, CCLK, !D1_inst8, , );


--KC1L86Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~19 and unplaced
--operation mode is normal

KC1L86Q_lut_out = KC1L28Q & (RC1_txshld # KC1L86Q & !T3_b_non_empty) # !KC1L28Q & KC1L86Q & !T3_b_non_empty;
KC1L86Q = DFFE(KC1L86Q_lut_out, CCLK, !D1_inst8, , );


--KC1L76Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~18 and unplaced
--operation mode is normal

KC1L76Q_lut_out = KC1L38Q & (RC1_txshld # KC1L76Q & !T3_b_non_empty) # !KC1L38Q & KC1L76Q & !T3_b_non_empty;
KC1L76Q = DFFE(KC1L76Q_lut_out, CCLK, !D1_inst8, , );


--KC1L07Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~21 and unplaced
--operation mode is normal

KC1L07Q_lut_out = !T3_b_non_empty & (KC1L07Q # KC1L66Q & !W12L81);
KC1L07Q = DFFE(KC1L07Q_lut_out, CCLK, !D1_inst8, , );


--KC1L52 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~917 and unplaced
--operation mode is normal

KC1L52 = !KC1L96Q & !KC1L86Q & !KC1L76Q & !KC1L07Q;


--KC1L01 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~162 and unplaced
--operation mode is normal

KC1L01 = T3_b_non_empty & (KC1L66Q & !W12L81 # !KC1L52);


--KC1L72 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~931 and unplaced
--operation mode is normal

KC1L72 = !KC1_plct_sload_H & !KC1_plct_en;


--KC1L58Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~38 and unplaced
--operation mode is normal

KC1L58Q_lut_out = KC1L86Q & (T3_b_non_empty # KC1L58Q & !RC1_txshld) # !KC1L86Q & KC1L58Q & !RC1_txshld;
KC1L58Q = DFFE(KC1L58Q_lut_out, CCLK, !D1_inst8, , );


--KC1L28Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~34 and unplaced
--operation mode is normal

KC1L28Q_lut_out = KC1L76Q & (T3_b_non_empty # KC1L28Q & !RC1_txshld) # !KC1L76Q & KC1L28Q & !RC1_txshld;
KC1L28Q = DFFE(KC1L28Q_lut_out, CCLK, !D1_inst8, , );


--KC1L38Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~35 and unplaced
--operation mode is normal

KC1L38Q_lut_out = KC1L78Q # KC1L38Q & !RC1_txshld;
KC1L38Q = DFFE(KC1L38Q_lut_out, CCLK, !D1_inst8, , );


--KC1L02 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~900 and unplaced
--operation mode is normal

KC1L02 = KC1L72 & !KC1L58Q & !KC1L28Q & !KC1L38Q;


--T3L41 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|state_middle~24 and unplaced
--operation mode is normal

T3L41 = D1_inst19 & (T3_b_full # tx_wrreq & !T3_b_non_empty) # !D1_inst19 & tx_wrreq & !T3_b_non_empty;


--T3L7 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|21~35 and unplaced
--operation mode is normal

T3L7 = W71_pre_out[5] & W71_pre_out[4] & W71_pre_out[3];


--T3L8 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|21~53 and unplaced
--operation mode is normal

T3L8 = T3L9 & T3L7 & (!RC1_txshld # !KC1_frd_next);


--KC1L35 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|FRD~8 and unplaced
--operation mode is normal

KC1L35 = KC1L07Q # KC1L66Q & !W12L81;


--KC1_muxsel3 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel3 and unplaced
--operation mode is normal

KC1_muxsel3_lut_out = KC1L82 # KC1L11 # KC1L41 # !KC1L22;
KC1_muxsel3 = DFFE(KC1_muxsel3_lut_out, CCLK, !D1_inst8, , );


--KC1_muxsel2 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel2 and unplaced
--operation mode is normal

KC1_muxsel2_lut_out = KC1L6 # KC1L21 # KC1L13 # !KC1L92;
KC1_muxsel2 = DFFE(KC1_muxsel2_lut_out, CCLK, !D1_inst8, , );


--PB85_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|9 and unplaced
--operation mode is normal

PB85_9 = KC1_muxsel3 # KC1_muxsel2 & PB55L1 # !KC1_muxsel2 & PB45L1;


--PB85L2 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|6~9 and unplaced
--operation mode is normal

PB85L2 = (PB85L1 # PB65L1 & !KC1_muxsel2 # !KC1_muxsel3) & CASCADE(PB85_9);


--MB51_aeb_out is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out and unplaced
--operation mode is normal

MB51_aeb_out = MB41_aeb_out & MB31_aeb_out;


--B1L511Q is DC_CTRL:DC_CTRL|sreg~18 and unplaced
--operation mode is normal

B1L511Q_lut_out = B1L91 # J1L5 & B1L111Q & XB1_dffs[3];
B1L511Q = DFFE(B1L511Q_lut_out, CCLK, !B1L1, , );


--E1_del_15us is tcal_timer:tcal_timer|del_15us and unplaced
--operation mode is normal

E1_del_15us_lut_out = E1L4 & E1L2 & E1L3 & !W52_sload_path[1];
E1_del_15us = DFFE(E1_del_15us_lut_out, CCLK, B1_timer_clrn, , );


--B1L91 is DC_CTRL:DC_CTRL|520~8 and unplaced
--operation mode is normal

B1L91 = B1L511Q & !E1_del_15us;


--B1L611Q is DC_CTRL:DC_CTRL|sreg~19 and unplaced
--operation mode is normal

B1L611Q_lut_out = B1L411Q & (ZB1_pulse_rcvd # B1L611Q & !E1_del_15us) # !B1L411Q & B1L611Q & !E1_del_15us;
B1L611Q = DFFE(B1L611Q_lut_out, CCLK, !B1L1, , );


--B1L42 is DC_CTRL:DC_CTRL|938~8 and unplaced
--operation mode is normal

B1L42 = B1_tcal_psnd & !E1_pulse_sent;


--B1L411Q is DC_CTRL:DC_CTRL|sreg~17 and unplaced
--operation mode is normal

B1L411Q_lut_out = B1L511Q & (E1_del_15us # B1L411Q & !ZB1_pulse_rcvd) # !B1L511Q & B1L411Q & !ZB1_pulse_rcvd;
B1L411Q = DFFE(B1L411Q_lut_out, CCLK, !B1L1, , );


--B1L15 is DC_CTRL:DC_CTRL|altr_temp~1137 and unplaced
--operation mode is normal

B1L15 = B1L611Q # B1L42 # B1L411Q & ZB1_pulse_rcvd;


--B1L79 is DC_CTRL:DC_CTRL|SND_PULSE~0 and unplaced
--operation mode is normal

B1L79 = B1L611Q & (E1_del_15us # B1_tcal_psnd & !E1_pulse_sent) # !B1L611Q & B1_tcal_psnd & !E1_pulse_sent;


--WB1L02Q is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~21 and unplaced
--operation mode is normal

WB1L02Q_lut_out = WB1L91Q # WB1_shd # WB1L02Q & !WB1L21;
WB1L02Q = DFFE(WB1L02Q_lut_out, CCLK, !C1_inst2, , );


--WB1L9 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|RXSTOP~1 and unplaced
--operation mode is normal

WB1L9 = WB1L21 & WB1L02Q & W01_sload_path[3];


--WB1L11 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|RXSTOP~42 and unplaced
--operation mode is normal

WB1L11 = WB1L81Q & !Z1_rxd;


--WB1L01 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|RXSTOP~26 and unplaced
--operation mode is normal

WB1L01 = W9_sload_path[0] & !W9_sload_path[4] & !W9_sload_path[1];

--WB1L31 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|RXSTOP~49 and unplaced
--operation mode is normal

WB1L31 = W9_sload_path[0] & !W9_sload_path[4] & !W9_sload_path[1];


--WB1L1 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|118~8 and unplaced
--operation mode is normal

WB1L1 = WB1L01 & W9_sload_path[2] & !Z1_rxd & !W9_sload_path[3];


--J1L73Q is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~22 and unplaced
--operation mode is normal

J1L73Q_lut_out = J1L23Q & (J1L73Q # WB1_dstb) # !J1L23Q & J1L73Q & !WB1_dstb;
J1L73Q = DFFE(J1L73Q_lut_out, CCLK, C1_inst5, , );


--J1L23Q is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~17 and unplaced
--operation mode is normal

J1L23Q_lut_out = J1L33Q & (J1L23Q # WB1_dstb) # !J1L33Q & J1L23Q & !WB1_dstb;
J1L23Q = DFFE(J1L23Q_lut_out, CCLK, C1_inst5, , );


--J1L33Q is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~18 and unplaced
--operation mode is normal

J1L33Q_lut_out = J1L2 # J1L81 & J1L71 & !J1L92Q;
J1L33Q = DFFE(J1L33Q_lut_out, CCLK, C1_inst5, , );


--J1L42 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|altr_temp~64 and unplaced
--operation mode is normal

J1L42 = J1L73Q # J1L23Q # J1L33Q;


--J1L63Q is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~21 and unplaced
--operation mode is normal

J1L63Q_lut_out = J1L73Q & (J1L63Q # WB1_dstb) # !J1L73Q & J1L63Q & !WB1_dstb;
J1L63Q = DFFE(J1L63Q_lut_out, CCLK, C1_inst5, , );


--J1L13Q is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~15 and unplaced
--operation mode is normal

J1L13Q_lut_out = J1L53Q & (J1L13Q & !WB1_dstb # !W6L81) # !J1L53Q & J1L13Q & !WB1_dstb;
J1L13Q = DFFE(J1L13Q_lut_out, CCLK, C1_inst5, , );


--J1L32 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|altr_temp~26 and unplaced
--operation mode is normal

J1L32 = !WB1_dstb & (J1L63Q # J1L13Q);


--J1L53Q is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~20 and unplaced
--operation mode is normal

J1L53Q_lut_out = WB1_dstb & (J1L63Q # J1L13Q);
J1L53Q = DFFE(J1L53Q_lut_out, CCLK, C1_inst5, , );


--J1L52 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|altr_temp~75 and unplaced
--operation mode is normal

J1L52 = J1L42 # J1L32 # J1L53Q & !W6L81;


--J1L92Q is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~12 and unplaced
--operation mode is normal

J1L92Q_lut_out = !J1L83 & (J1L92Q # J1L81 & J1L71);
J1L92Q = DFFE(J1L92Q_lut_out, CCLK, C1_inst5, , );


--T1L6 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|21~21 and unplaced
--operation mode is normal

T1L6 = W1_pre_out[8] & W1_pre_out[7] & W1_pre_out[6];


--T1L7 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|21~39 and unplaced
--operation mode is normal

T1L7 = T1L8 & T1L6 & J1_fifo_wrreq & WB1_dstb;


--T1L31 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|state_middle~24 and unplaced
--operation mode is normal

T1L31 = rx_rdreq & (T1_b_full # C1_inst13 & !T1_b_non_empty) # !rx_rdreq & C1_inst13 & !T1_b_non_empty;


--J1L1 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|23~0 and unplaced
--operation mode is normal

J1L1 = !WB1_cstb & !WB1_dstb;


--WB1L61Q is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~16 and unplaced
--operation mode is normal

WB1L61Q_lut_out = WB1L12 # WB1L61Q & !WB1L3 & !Z1_rxd;
WB1L61Q = DFFE(WB1L61Q_lut_out, CCLK, !C1_inst2, , );


--B1_170 is DC_CTRL:DC_CTRL|170 and unplaced
--operation mode is normal

B1_170 = J1L11 & !drbt_req & !T3_b_non_empty;


--B1L19 is DC_CTRL:DC_CTRL|SND_DRAND~0 and unplaced
--operation mode is normal

B1L19 = B1_170 & (B1L111Q # B1L811Q & !KC1_ctrl_sent) # !B1_170 & B1L811Q & !KC1_ctrl_sent;


--B1L49 is DC_CTRL:DC_CTRL|SND_IDLE~49 and unplaced
--operation mode is normal

B1L49 = B1L31 & (B1L121Q & !KC1_ctrl_sent # !B1L011Q) # !B1L31 & B1L121Q & !KC1_ctrl_sent;


--B1L39 is DC_CTRL:DC_CTRL|SND_IDLE~0 and unplaced
--operation mode is normal

B1L39 = B1L49 # J1L7 & J1L4 & B1L111Q;


--B1L921 is DC_CTRL:DC_CTRL|sreg~82 and unplaced
--operation mode is normal

B1L921 = B1L621Q & (KC1_msg_sent # B1L721Q & !KC1_ctrl_sent) # !B1L621Q & B1L721Q & !KC1_ctrl_sent;


--B1L821 is DC_CTRL:DC_CTRL|sreg~73 and unplaced
--operation mode is normal

B1L821 = B1L711Q & (KC1_msg_sent # B1L021Q & !KC1_ctrl_sent) # !B1L711Q & B1L021Q & !KC1_ctrl_sent;


--B1L71 is DC_CTRL:DC_CTRL|444~10 and unplaced
--operation mode is normal

B1L71 = J1L21 & B1L311Q & !J1_msg_err & !W1_pre_out[9];


--J1L5 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|216~23 and unplaced
--operation mode is normal

J1L5 = J1L8 & J1L6 & !XB1_dffs[2] & !B1_rec_ctrl;


--B1L9 is DC_CTRL:DC_CTRL|212~10 and unplaced
--operation mode is normal

B1L9 = J1L5 & B1L111Q & !XB1_dffs[3] & !W1_pre_out[9];


--B1L69 is DC_CTRL:DC_CTRL|SND_MRWB~71 and unplaced
--operation mode is normal

B1L69 = B1L71 # B1L9 # B1L321Q & !KC1_ctrl_sent;


--B1L51 is DC_CTRL:DC_CTRL|406~12 and unplaced
--operation mode is normal

B1L51 = J1L21 & B1L311Q & W1_pre_out[9] & !J1_msg_err;


--B1L6 is DC_CTRL:DC_CTRL|151~12 and unplaced
--operation mode is normal

B1L6 = J1L5 & B1L111Q & W1_pre_out[9] & !XB1_dffs[3];


--B1L59 is DC_CTRL:DC_CTRL|SND_MRNB~64 and unplaced
--operation mode is normal

B1L59 = B1L51 # B1L6 # B1L221Q & !KC1_ctrl_sent;


--B1L38 is DC_CTRL:DC_CTRL|REC_DAT~25 and unplaced
--operation mode is normal

B1L38 = B1L311Q & !J1L21 & !J1_msg_err;


--B1L701Q is DC_CTRL:DC_CTRL|sreg2~19 and unplaced
--operation mode is normal

B1L701Q_lut_out = B1L701Q & !systime[18] # !B1L001Q;
B1L701Q = DFFE(B1L701Q_lut_out, CCLK, !reset, , );


--B1L501Q is DC_CTRL:DC_CTRL|sreg2~17 and unplaced
--operation mode is normal

B1L501Q_lut_out = B1L87 # B1L13 & !B1L25;
B1L501Q = DFFE(B1L501Q_lut_out, CCLK, !reset, , );


--B1L87 is DC_CTRL:DC_CTRL|CRES_WAIT~30 and unplaced
--operation mode is normal

B1L87 = systime[18] & (B1L701Q # B1L501Q & !J1L01) # !systime[18] & B1L501Q & !J1L01;


--C1_inst24 is DC_Rx_chan_04:DC_Rx_chan_04|inst24 and unplaced
--operation mode is normal

C1_inst24 = XB1_dffs[0] & !dom_B_sel_L # !XB1_dffs[0] & !dom_A_sel_L;


--B1L23 is DC_CTRL:DC_CTRL|1193~97 and unplaced
--operation mode is normal

B1L23 = WB1_cerr # WB1_dstb;


--B1L13 is DC_CTRL:DC_CTRL|1193~7 and unplaced
--operation mode is normal

B1L13 = C1_inst24 & (B1L23 # WB1_cstb & !J1L01);


--B1L401Q is DC_CTRL:DC_CTRL|sreg2~16 and unplaced
--operation mode is normal

B1L401Q_lut_out = J1L01 & B1L301Q # !J1L01 & B1L401Q & !B1L13;
B1L401Q = DFFE(B1L401Q_lut_out, CCLK, !reset, , );


--B1L301Q is DC_CTRL:DC_CTRL|sreg2~15 and unplaced
--operation mode is normal

B1L301Q_lut_out = J1L01 & B1L201Q # !J1L01 & B1L301Q & !B1L13;
B1L301Q = DFFE(B1L301Q_lut_out, CCLK, !reset, , );


--B1L201Q is DC_CTRL:DC_CTRL|sreg2~14 and unplaced
--operation mode is normal

B1L201Q_lut_out = J1L01 & B1L501Q # !J1L01 & B1L201Q & !B1L13;
B1L201Q = DFFE(B1L201Q_lut_out, CCLK, !reset, , );


--B1L25 is DC_CTRL:DC_CTRL|altr_temp~1140 and unplaced
--operation mode is normal

B1L25 = !B1L401Q & !B1L301Q & !B1L201Q;


--B1L801 is DC_CTRL:DC_CTRL|sreg2~55 and unplaced
--operation mode is normal

B1L801 = B1_SV0 & !B1_SV3 & !B1_SV8 & B1_SV2 # !B1_SV0 & B1_SV3 & B1_SV8 & !B1_SV2;


--B1L101Q is DC_CTRL:DC_CTRL|sreg2~13 and unplaced
--operation mode is normal

B1L101Q_lut_out = J1L01 & (B1L401Q # B1L101Q & !B1L901) # !J1L01 & B1L101Q & !B1L901;
B1L101Q = DFFE(B1L101Q_lut_out, CCLK, !reset, , );


--B1L601Q is DC_CTRL:DC_CTRL|sreg2~18 and unplaced
--operation mode is normal

B1L601Q_lut_out = B1L601Q # !B1_SV1 & B1L801 & B1L101Q;
B1L601Q = DFFE(B1L601Q_lut_out, CCLK, !reset, , );


--B1L451 is DC_CTRL:DC_CTRL|SV10~26 and unplaced
--operation mode is normal

B1L451 = !B1L601Q & (B1_SV1 # !B1L101Q # !B1L801);


--B1L001Q is DC_CTRL:DC_CTRL|sreg2~12 and unplaced
--operation mode is normal

B1L001Q_lut_out = VCC;
B1L001Q = DFFE(B1L001Q_lut_out, CCLK, !reset, , );


--B1L351 is DC_CTRL:DC_CTRL|SV10~25 and unplaced
--operation mode is normal

B1L351 = B1L451 & B1L001Q & (systime[18] # !B1L701Q);


--B1L77 is DC_CTRL:DC_CTRL|CRES_3~0 and unplaced
--operation mode is normal

B1L77 = J1L01 & B1L301Q # !J1L01 & B1L401Q & !B1L13;


--B1L67 is DC_CTRL:DC_CTRL|CRES_2~0 and unplaced
--operation mode is normal

B1L67 = J1L01 & B1L201Q # !J1L01 & B1L301Q & !B1L13;


--B1L161 is DC_CTRL:DC_CTRL|WAIT_6ms~0 and unplaced
--operation mode is normal

B1L161 = B1L701Q & !systime[18] # !B1L001Q;


--B1L57 is DC_CTRL:DC_CTRL|CRES_1~0 and unplaced
--operation mode is normal

B1L57 = J1L01 & B1L501Q # !J1L01 & B1L201Q & !B1L13;


--B1L43 is DC_CTRL:DC_CTRL|altr_temp~71 and unplaced
--operation mode is normal

B1L43 = KC1_ctrl_sent & (B1L321Q # B1L221Q # !B1L16);


--B1L07 is DC_CTRL:DC_CTRL|CMD_WAIT~64 and unplaced
--operation mode is normal

B1L07 = !drbt_req & !T3_b_non_empty # !J1L11;


--J1L31 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|241~2 and unplaced
--operation mode is normal

J1L31 = J1L8 & J1L7 & J1L6 & !B1_rec_ctrl;


--B1_150 is DC_CTRL:DC_CTRL|150 and unplaced
--operation mode is normal

B1_150 = J1L4 & W1_pre_out[9] & !XB1_dffs[2] & !XB1_dffs[3];


--B1L17 is DC_CTRL:DC_CTRL|CMD_WAIT~73 and unplaced
--operation mode is normal

B1L17 = B1L07 & !J1L31 & !B1_266 & !B1_150;

--B1L37 is DC_CTRL:DC_CTRL|CMD_WAIT~93 and unplaced
--operation mode is normal

B1L37 = B1L07 & !J1L31 & !B1_266 & !B1_150;


--B1_210 is DC_CTRL:DC_CTRL|210 and unplaced
--operation mode is normal

B1_210 = J1L4 & !XB1_dffs[2] & !XB1_dffs[3] & !W1_pre_out[9];


--B1L76 is DC_CTRL:DC_CTRL|CMD_WAIT~42 and unplaced
--operation mode is normal

B1L76 = B1L17 & B1L96 & !B1_170 & !B1_210;


--J1L43Q is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|sreg~19 and unplaced
--operation mode is normal

J1L43Q_lut_out = W6L81 & (J1L53Q # J1L43Q & !WB1_dstb) # !W6L81 & J1L43Q & !WB1_dstb;
J1L43Q = DFFE(J1L43Q_lut_out, CCLK, C1_inst5, , );


--K1_inc[9] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[9] and unplaced
--operation mode is normal

K1_inc[9]_lut_out = K1_inb[9];
K1_inc[9] = DFFE(K1_inc[9]_lut_out, CCLK, , , );


--K1_inc[8] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[8] and unplaced
--operation mode is normal

K1_inc[8]_lut_out = K1_inb[8];
K1_inc[8] = DFFE(K1_inc[8]_lut_out, CCLK, , , );


--BB02_points[0][8] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][8] and unplaced
--operation mode is normal

BB02_points[0][8]_lut_out = (W8_sload_path[0] & CB24_cs_buffer[3] # !W8_sload_path[0] & CB33_cs_buffer[3] # !W8_sload_path[1]) & CASCADE(PB9_9);
BB02_points[0][8] = DFFE(BB02_points[0][8]_lut_out, !CCLK, L1_inst5, , );


--BB02_points[0][9] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][9] and unplaced
--operation mode is normal

BB02_points[0][9]_lut_out = (W8_sload_path[0] & CB24_cs_buffer[4] # !W8_sload_path[0] & CB33_cs_buffer[4] # !W8_sload_path[1]) & CASCADE(PB01_9);
BB02_points[0][9] = DFFE(BB02_points[0][9]_lut_out, !CCLK, L1_inst5, , );


--Z1_dudt_ena is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|dudt_ena and unplaced
--operation mode is normal

Z1_dudt_ena_lut_out = !Z1L4 & !Z1L8 & (!W7_sload_path[4] # !Z1L91Q);
Z1_dudt_ena = DFFE(Z1_dudt_ena_lut_out, CCLK, !C1L1, , );


--CB8_cs_buffer[7] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] and unplaced
--operation mode is arithmetic

CB8_cs_buffer[7] = K1_ind[7] $ K1_ina[7] $ CB8_cout[6];

--CB8_cout[7] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cout[7] and unplaced
--operation mode is arithmetic

CB8_cout[7] = CARRY(K1_ind[7] & K1_ina[7] & !CB8_cout[6] # !K1_ind[7] & (K1_ina[7] # !CB8_cout[6]));


--B1L35 is DC_CTRL:DC_CTRL|altr_temp~1151 and unplaced
--operation mode is normal

B1L35 = B1L501Q # systime[18] & B1L701Q # !B1L25;


--BB02_points[0][7] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][7] and unplaced
--operation mode is normal

BB02_points[0][7]_lut_out = (W8_sload_path[0] & CB24_cs_buffer[2] # !W8_sload_path[0] & CB33_cs_buffer[2] # !W8_sload_path[1]) & CASCADE(PB8_9);
BB02_points[0][7] = DFFE(BB02_points[0][7]_lut_out, !CCLK, L1_inst5, , );


--BB02_points[0][1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][1] and unplaced
--operation mode is normal

BB02_points[0][1]_lut_out = (W8_sload_path[0] & CB93_sout_node[1] # !W8_sload_path[0] & CB03_sout_node[1] # !W8_sload_path[1]) & CASCADE(PB2_9);
BB02_points[0][1] = DFFE(BB02_points[0][1]_lut_out, !CCLK, L1_inst5, , );


--BB02_points[0][0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][0] and unplaced
--operation mode is normal

BB02_points[0][0]_lut_out = (W8_sload_path[0] & CB93_sout_node[0] # !W8_sload_path[0] & CB03_sout_node[0] # !W8_sload_path[1]) & CASCADE(PB1_9);
BB02_points[0][0] = DFFE(BB02_points[0][0]_lut_out, !CCLK, L1_inst5, , );


--K1_inc[0] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[0] and unplaced
--operation mode is normal

K1_inc[0]_lut_out = K1_inb[0];
K1_inc[0] = DFFE(K1_inc[0]_lut_out, CCLK, , , );


--K1_inc[1] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[1] and unplaced
--operation mode is normal

K1_inc[1]_lut_out = K1_inb[1];
K1_inc[1] = DFFE(K1_inc[1]_lut_out, CCLK, , , );


--K1_inc[2] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[2] and unplaced
--operation mode is normal

K1_inc[2]_lut_out = K1_inb[2];
K1_inc[2] = DFFE(K1_inc[2]_lut_out, CCLK, , , );


--BB02_points[0][2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][2] and unplaced
--operation mode is normal

BB02_points[0][2]_lut_out = (W8_sload_path[0] & CB93_sout_node[2] # !W8_sload_path[0] & CB03_sout_node[2] # !W8_sload_path[1]) & CASCADE(PB3_9);
BB02_points[0][2] = DFFE(BB02_points[0][2]_lut_out, !CCLK, L1_inst5, , );


--K1_inc[3] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[3] and unplaced
--operation mode is normal

K1_inc[3]_lut_out = K1_inb[3];
K1_inc[3] = DFFE(K1_inc[3]_lut_out, CCLK, , , );


--BB02_points[0][3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][3] and unplaced
--operation mode is normal

BB02_points[0][3]_lut_out = (W8_sload_path[0] & CB93_sout_node[3] # !W8_sload_path[0] & CB03_sout_node[3] # !W8_sload_path[1]) & CASCADE(PB4_9);
BB02_points[0][3] = DFFE(BB02_points[0][3]_lut_out, !CCLK, L1_inst5, , );


--K1_inc[4] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[4] and unplaced
--operation mode is normal

K1_inc[4]_lut_out = K1_inb[4];
K1_inc[4] = DFFE(K1_inc[4]_lut_out, CCLK, , , );


--BB02_points[0][4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][4] and unplaced
--operation mode is normal

BB02_points[0][4]_lut_out = (W8_sload_path[0] & CB93_sout_node[4] # !W8_sload_path[0] & CB03_sout_node[4] # !W8_sload_path[1]) & CASCADE(PB5_9);
BB02_points[0][4] = DFFE(BB02_points[0][4]_lut_out, !CCLK, L1_inst5, , );


--BB02_points[0][5] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][5] and unplaced
--operation mode is normal

BB02_points[0][5]_lut_out = (W8_sload_path[0] & CB24_cs_buffer[0] # !W8_sload_path[0] & CB33_cs_buffer[0] # !W8_sload_path[1]) & CASCADE(PB6_9);
BB02_points[0][5] = DFFE(BB02_points[0][5]_lut_out, !CCLK, L1_inst5, , );


--K1_inc[5] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[5] and unplaced
--operation mode is normal

K1_inc[5]_lut_out = K1_inb[5];
K1_inc[5] = DFFE(K1_inc[5]_lut_out, CCLK, , , );


--K1_inc[6] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[6] and unplaced
--operation mode is normal

K1_inc[6]_lut_out = K1_inb[6];
K1_inc[6] = DFFE(K1_inc[6]_lut_out, CCLK, , , );


--BB02_points[0][6] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][6] and unplaced
--operation mode is normal

BB02_points[0][6]_lut_out = (W8_sload_path[0] & CB24_cs_buffer[1] # !W8_sload_path[0] & CB33_cs_buffer[1] # !W8_sload_path[1]) & CASCADE(PB7_9);
BB02_points[0][6] = DFFE(BB02_points[0][6]_lut_out, !CCLK, L1_inst5, , );


--K1_inc[7] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inc[7] and unplaced
--operation mode is normal

K1_inc[7]_lut_out = K1_inb[7];
K1_inc[7] = DFFE(K1_inc[7]_lut_out, CCLK, , , );


--CB11_cs_buffer[7] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] and unplaced
--operation mode is arithmetic

CB11_cs_buffer[7] = K1_ina[7] $ K1_ind[7] $ CB11_cout[6];

--CB11_cout[7] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cout[7] and unplaced
--operation mode is arithmetic

CB11_cout[7] = CARRY(K1_ina[7] & K1_ind[7] & !CB11_cout[6] # !K1_ina[7] & (K1_ind[7] # !CB11_cout[6]));


--Z1L22 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~72 and unplaced
--operation mode is normal

Z1L22 = Z1L71Q & !K1_hl_edge;


--Z1L12 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~39 and unplaced
--operation mode is normal

Z1L12 = Z1L91Q & !K1_hl_edge & !W7_sload_path[4];


--Z1_ct_aclr is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|ct_aclr and unplaced
--operation mode is normal

Z1_ct_aclr_lut_out = !Z1L21 & !Z1L5 & !Z1L6 & !Z1L71Q;
Z1_ct_aclr = DFFE(Z1_ct_aclr_lut_out, CCLK, !C1L1, , );


--B1_113 is DC_CTRL:DC_CTRL|113 and unplaced
--operation mode is normal

B1_113 = drbt_req & J1L11 & !T3_b_non_empty;


--B1L29 is DC_CTRL:DC_CTRL|SND_DRBT~0 and unplaced
--operation mode is normal

B1L29 = B1_113 & (B1L111Q # B1L911Q & !KC1_ctrl_sent) # !B1_113 & B1L911Q & !KC1_ctrl_sent;


--B1L01 is DC_CTRL:DC_CTRL|230~8 and unplaced
--operation mode is normal

B1L01 = J1L71 & B1L111Q & XB1_dffs[2] & !XB1_dffs[3];


--B1L58 is DC_CTRL:DC_CTRL|REC_PULSE~0 and unplaced
--operation mode is normal

B1L58 = B1L511Q & (E1_del_15us # B1L411Q & !ZB1_pulse_rcvd) # !B1L511Q & B1L411Q & !ZB1_pulse_rcvd;


--B1L09 is DC_CTRL:DC_CTRL|SEND_WT~0 and unplaced
--operation mode is normal

B1L09 = B1L411Q & (ZB1_pulse_rcvd # B1L611Q & !E1_del_15us) # !B1L411Q & B1L611Q & !E1_del_15us;


--B1L831 is DC_CTRL:DC_CTRL|SV2~28 and unplaced
--operation mode is normal

B1L831 = B1L58 # B1L09 # B1L921;


--B1L931 is DC_CTRL:DC_CTRL|SV2~34 and unplaced
--operation mode is normal

B1L931 = B1L831 # B1_sys_res # J1L12 & B1L111Q;


--B1L68 is DC_CTRL:DC_CTRL|REC_WT~38 and unplaced
--operation mode is normal

B1L68 = !B1L91 & (!XB1_dffs[3] # !B1L111Q # !J1L5);


--B1L041 is DC_CTRL:DC_CTRL|SV2~46 and unplaced
--operation mode is normal

B1L041 = B1L01 # B1L38 # B1L931 # !B1L68;


--B1L22 is DC_CTRL:DC_CTRL|748~10 and unplaced
--operation mode is normal

B1L22 = B1_send_id & !KC1_ctrl_sent;


--B1L531 is DC_CTRL:DC_CTRL|SV1~31 and unplaced
--operation mode is normal

B1L531 = !B1L22 & !B1L39 & (!B1L111Q # !B1_266);


--B1L12 is DC_CTRL:DC_CTRL|672~14 and unplaced
--operation mode is normal

B1L12 = B1L911Q & !KC1_ctrl_sent;


--B1L441 is DC_CTRL:DC_CTRL|SV3~52 and unplaced
--operation mode is normal

B1L441 = B1L12 # B1_113 & B1L111Q # !B1L68;


--B1L52 is DC_CTRL:DC_CTRL|976~12 and unplaced
--operation mode is normal

B1L52 = B1L521Q & !KC1_ctrl_sent;


--B1L89 is DC_CTRL:DC_CTRL|SND_STF~0 and unplaced
--operation mode is normal

B1L89 = B1L52 # J1L11 & B1L111Q & T3_b_non_empty;


--B1L541 is DC_CTRL:DC_CTRL|SV3~54 and unplaced
--operation mode is normal

B1L541 = B1L89 # B1_drbt_gnt # B1L911Q & KC1_ctrl_sent;


--B1L32 is DC_CTRL:DC_CTRL|862~10 and unplaced
--operation mode is normal

B1L32 = B1L321Q & !KC1_ctrl_sent;


--B1L241 is DC_CTRL:DC_CTRL|SV3~18 and unplaced
--operation mode is normal

B1L241 = B1L641 & !B1L71 & !B1L9 & !B1L32;


--B1L02 is DC_CTRL:DC_CTRL|634~12 and unplaced
--operation mode is normal

B1L02 = B1L811Q & !KC1_ctrl_sent;


--B1L941 is DC_CTRL:DC_CTRL|SV8~33 and unplaced
--operation mode is normal

B1L941 = B1L58 # !B1L31 & !B1L011Q;


--B1L051 is DC_CTRL:DC_CTRL|SV8~36 and unplaced
--operation mode is normal

B1L051 = B1L49 # B1L941 # J1L31 & B1L111Q;


--B1L151 is DC_CTRL:DC_CTRL|SV8~42 and unplaced
--operation mode is normal

B1L151 = B1L02 # B1L051 # B1_170 & B1L111Q;


--B1L841 is DC_CTRL:DC_CTRL|SV8~29 and unplaced
--operation mode is normal

B1L841 = !B1L79 & !B1_sys_res & (!B1L111Q # !J1L12);


--B1L331 is DC_CTRL:DC_CTRL|SV1~27 and unplaced
--operation mode is normal

B1L331 = !B1L521Q & !B1_send_id;


--B1L431 is DC_CTRL:DC_CTRL|SV1~28 and unplaced
--operation mode is normal

B1L431 = B1L331 & (KC1_msg_sent # !B1L711Q) # !B1L331 & !KC1_ctrl_sent & (KC1_msg_sent # !B1L711Q);


--B1L631 is DC_CTRL:DC_CTRL|SV1~56 and unplaced
--operation mode is normal

B1L631 = B1L29 # B1L19 # B1L821 # !B1L431;


--B1L99 is DC_CTRL:DC_CTRL|SND_TC_DAT~0 and unplaced
--operation mode is normal

B1L99 = J1L11 & (B1L211Q # B1L621Q & !KC1_msg_sent) # !J1L11 & B1L621Q & !KC1_msg_sent;


--B1L61 is DC_CTRL:DC_CTRL|424~14 and unplaced
--operation mode is normal

B1L61 = B1L311Q & J1_msg_err;


--B1L131 is DC_CTRL:DC_CTRL|SV0~81 and unplaced
--operation mode is normal

B1L131 = B1L61 # B1L921 # B1L421Q & !KC1_ctrl_sent;


--ZB1L9Q is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~15 and unplaced
--operation mode is normal

ZB1L9Q_lut_out = W11L41 & (ZB1L11Q # ZB1L9Q & !K1_hl_edge) # !W11L41 & ZB1L9Q & !K1_hl_edge;
ZB1L9Q = DFFE(ZB1L9Q_lut_out, CCLK, !J1L22, , );


--N1_inst10[9] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[9] and unplaced
--operation mode is normal

N1_inst10[9]_lut_out = fc_adc[11];
N1_inst10[9] = DFFE(N1_inst10[9]_lut_out, CCLK, , , );


--MB01_agb_out is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out and unplaced
--operation mode is normal

MB01_agb_out = N1_inst10[9] & (MB01_lcarry[8] # !fc_adc[11]) # !N1_inst10[9] & MB01_lcarry[8] & !fc_adc[11];


--Z1L32 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~95 and unplaced
--operation mode is normal

Z1L32 = K1_min_level & !Z1L61Q & !WB1_ctclr;


--CB5_cs_buffer[6] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] and unplaced
--operation mode is arithmetic

CB5_cs_buffer[6] = K1_ina[6] $ K1_ind[6] $ !CB5_cout[5];

--CB5_cout[6] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cout[6] and unplaced
--operation mode is arithmetic

CB5_cout[6] = CARRY(K1_ina[6] & (!CB5_cout[5] # !K1_ind[6]) # !K1_ina[6] & !K1_ind[6] & !CB5_cout[5]);


--CB5_cs_buffer[7] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] and unplaced
--operation mode is arithmetic

CB5_cs_buffer[7] = K1_ina[7] $ K1_ind[7] $ CB5_cout[6];

--CB5_cout[7] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cout[7] and unplaced
--operation mode is arithmetic

CB5_cout[7] = CARRY(K1_ina[7] & K1_ind[7] & !CB5_cout[6] # !K1_ina[7] & (K1_ind[7] # !CB5_cout[6]));


--K1L23 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|24~26 and unplaced
--operation mode is normal

K1L23 = lrg_thr[7] & !lrg_thr[6] & !CB5_cs_buffer[6] & !CB5_cs_buffer[7] # !lrg_thr[7] & (!lrg_thr[6] & !CB5_cs_buffer[6] # !CB5_cs_buffer[7]);


--CB5_cs_buffer[8] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cs_buffer[8] and unplaced
--operation mode is arithmetic

CB5_cs_buffer[8] = K1_ina[8] $ K1_ind[8] $ !CB5_cout[7];

--CB5_cout[8] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:25|addcore:adder|a_csnbuffer:result_node|cout[8] and unplaced
--operation mode is arithmetic

CB5_cout[8] = CARRY(K1_ina[8] & (!CB5_cout[7] # !K1_ind[8]) # !K1_ina[8] & !K1_ind[8] & !CB5_cout[7]);


--K1L33 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|24~31 and unplaced
--operation mode is normal

K1L33 = K1L23 & (!CB5_cs_buffer[8] # !lrg_thr[8]) # !K1L23 & !lrg_thr[8] & !CB5_cs_buffer[8] # !CB5_cs_buffer[9];


--Z1L21 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|IDLE~26 and unplaced
--operation mode is normal

Z1L21 = !Z1L61Q & (WB1_ctclr # !K1_min_level & !K1_max_level);


--CB2_cs_buffer[8] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cs_buffer[8] and unplaced
--operation mode is arithmetic

CB2_cs_buffer[8] = K1_ina[8] $ K1_ind[8] $ !CB2_cout[7];

--CB2_cout[8] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cout[8] and unplaced
--operation mode is arithmetic

CB2_cout[8] = CARRY(K1_ina[8] & (!CB2_cout[7] # !K1_ind[8]) # !K1_ina[8] & !K1_ind[8] & !CB2_cout[7]);


--CB2_cs_buffer[7] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cs_buffer[7] and unplaced
--operation mode is arithmetic

CB2_cs_buffer[7] = K1_ina[7] $ K1_ind[7] $ CB2_cout[6];

--CB2_cout[7] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cout[7] and unplaced
--operation mode is arithmetic

CB2_cout[7] = CARRY(K1_ina[7] & K1_ind[7] & !CB2_cout[6] # !K1_ina[7] & (K1_ind[7] # !CB2_cout[6]));


--CB2_cs_buffer[6] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] and unplaced
--operation mode is arithmetic

CB2_cs_buffer[6] = K1_ina[6] $ K1_ind[6] $ !CB2_cout[5];

--CB2_cout[6] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cout[6] and unplaced
--operation mode is arithmetic

CB2_cout[6] = CARRY(K1_ina[6] & (!CB2_cout[5] # !K1_ind[6]) # !K1_ina[6] & !K1_ind[6] & !CB2_cout[5]);


--K1L92 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|19~430 and unplaced
--operation mode is normal

K1L92 = !CB2_cs_buffer[6] # !CB2_cs_buffer[7] # !CB2_cs_buffer[8] # !CB2_cs_buffer[9];


--CB2_cs_buffer[5] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] and unplaced
--operation mode is arithmetic

CB2_cs_buffer[5] = K1_ina[5] $ K1_ind[5] $ CB2_cout[4];

--CB2_cout[5] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cout[5] and unplaced
--operation mode is arithmetic

CB2_cout[5] = CARRY(K1_ina[5] & K1_ind[5] & !CB2_cout[4] # !K1_ina[5] & (K1_ind[5] # !CB2_cout[4]));


--K1L72 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|19~40 and unplaced
--operation mode is normal

K1L72 = K1L03 # K1L92 # !low_thr[5] & !CB2_cs_buffer[5];


--S1_9 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|9 and unplaced
--operation mode is normal

S1_9 = rx_rdreq & T1_b_non_empty & !S1_rd_ptr_lsb;


--XB3_dffs[3] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[3] and unplaced
--operation mode is normal

XB3_dffs[3]_lut_out = PB33L1 & (XB3_dffs[4] # RC1_txshld) # !PB33L1 & XB3_dffs[4] & !RC1_txshld;
XB3_dffs[3] = DFFE(XB3_dffs[3]_lut_out, CCLK, RC1_txshclr, , RC1_txshen);


--KC1L88Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~41 and unplaced
--operation mode is normal

KC1L88Q_lut_out = KC1L101 # W32L8 & KC1L68Q & !W42L9;
KC1L88Q = DFFE(KC1L88Q_lut_out, CCLK, !D1_inst8, , );


--KC1L98Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~42 and unplaced
--operation mode is normal

KC1L98Q_lut_out = KC1L99 # KC1L98Q & !RC1_txshld;
KC1L98Q = DFFE(KC1L98Q_lut_out, CCLK, !D1_inst8, , );


--KC1L14 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1114 and unplaced
--operation mode is normal

KC1L14 = KC1L88Q # KC1L98Q # KC1L19Q # KC1L48Q;


--KC1L62 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~924 and unplaced
--operation mode is normal

KC1L62 = !KC1L58Q & !KC1L28Q & !KC1_plct_sload_H & !KC1_plct_en;


--KC1L31 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~224 and unplaced
--operation mode is normal

KC1L31 = !RC1_txshld & (KC1L38Q # KC1L14 # !KC1L62);


--KC1L61 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~296 and unplaced
--operation mode is normal

KC1L61 = T3_b_non_empty & (KC1L66Q # !KC1L52);


--KC1L64 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1174 and unplaced
--operation mode is normal

KC1L64 = KC1L78Q # KC1L31 # KC1L61 # KC1_msg_sent;


--KC1L17Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~23 and unplaced
--operation mode is normal

KC1L17Q_lut_out = KC1L97Q & (KC1L17Q # RC1_txshld) # !KC1L97Q & KC1L17Q & !RC1_txshld;
KC1L17Q = DFFE(KC1L17Q_lut_out, CCLK, !D1_inst8, , );


--KC1L57Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~27 and unplaced
--operation mode is normal

KC1L57Q_lut_out = KC1L47Q & (KC1L57Q # RC1_txshld) # !KC1L47Q & KC1L57Q & !RC1_txshld;
KC1L57Q = DFFE(KC1L57Q_lut_out, CCLK, !D1_inst8, , );


--KC1L24 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1127 and unplaced
--operation mode is normal

KC1L24 = KC1L17Q # KC1L57Q # KC1L19Q & !T2_b_non_empty;


--KC1L1 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|43~2 and unplaced
--operation mode is normal

KC1L1 = B1_send_ctrl & RC1_txshld;


--KC1L34 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1162 and unplaced
--operation mode is normal

KC1L34 = KC1_971 # KC1L24 # KC1L36Q & !KC1L1;


--KC1L39Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~46 and unplaced
--operation mode is normal

KC1L39Q_lut_out = KC1L5 # KC1L39Q & !W32L8 & !W42L9;
KC1L39Q = DFFE(KC1L39Q_lut_out, CCLK, !D1_inst8, , );


--KC1L68Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~39 and unplaced
--operation mode is normal

KC1L68Q_lut_out = KC1L4 # KC1L68Q & !W32L8 & !W42L9;
KC1L68Q = DFFE(KC1L68Q_lut_out, CCLK, !D1_inst8, , );


--KC1L32 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~911 and unplaced
--operation mode is normal

KC1L32 = !KC1L39Q & !KC1L68Q;


--KC1L27Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~24 and unplaced
--operation mode is normal

KC1L27Q_lut_out = KC1L17Q & (KC1L27Q # RC1_txshld) # !KC1L17Q & KC1L27Q & !RC1_txshld;
KC1L27Q = DFFE(KC1L27Q_lut_out, CCLK, !D1_inst8, , );


--KC1L97Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~31 and unplaced
--operation mode is normal

KC1L97Q_lut_out = KC1L08Q & (KC1L97Q # RC1_txshld) # !KC1L08Q & KC1L97Q & !RC1_txshld;
KC1L97Q = DFFE(KC1L97Q_lut_out, CCLK, !D1_inst8, , );


--KC1L47Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~26 and unplaced
--operation mode is normal

KC1L47Q_lut_out = KC1L37Q & (KC1L47Q # RC1_txshld) # !KC1L37Q & KC1L47Q & !RC1_txshld;
KC1L47Q = DFFE(KC1L47Q_lut_out, CCLK, !D1_inst8, , );


--KC1L12 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~905 and unplaced
--operation mode is normal

KC1L12 = !KC1L27Q & !KC1L97Q & !KC1L47Q & !KC1L67Q;


--KC1L44 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1163 and unplaced
--operation mode is normal

KC1L44 = !KC1L32 & (W32L8 # W42L9) # !KC1L12;


--B1_tcal_data is DC_CTRL:DC_CTRL|tcal_data and unplaced
--operation mode is normal

B1_tcal_data_lut_out = B1L72 # B1L621Q # J1L11 & B1L211Q;
B1_tcal_data = DFFE(B1_tcal_data_lut_out, CCLK, !B1L1, , );


--KC1L89 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~731 and unplaced
--operation mode is normal

KC1L89 = !B1_tcal_data & !B1_send_ctrl;


--KC1L54 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1169 and unplaced
--operation mode is normal

KC1L54 = KC1L34 # KC1L44 # !KC1L89 & !KC1L26Q;


--RC1L7 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|TX_UART:inst|sreg1~69 and unplaced
--operation mode is normal

RC1L7 = RC1L5Q & (W51_sload_path[0] # !W51_sload_path[4] # !MB31L3);


--KC1L46Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~14 and unplaced
--operation mode is normal

KC1L46Q_lut_out = KC1L56Q & !RC1_txidle;
KC1L46Q = DFFE(KC1L46Q_lut_out, CCLK, !D1_inst8, , );


--KC1L29Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~45 and unplaced
--operation mode is normal

KC1L29Q_lut_out = KC1L7 # KC1L09Q # W42L9 & KC1L39Q;
KC1L29Q = DFFE(KC1L29Q_lut_out, CCLK, !D1_inst8, , );


--ZB1_tcwf_wrreq is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_wrreq and unplaced
--operation mode is normal

ZB1_tcwf_wrreq_lut_out = ZB1L1 # ZB1L9Q # MB01_agb_out & ZB1L01Q;
ZB1_tcwf_wrreq = DFFE(ZB1_tcwf_wrreq_lut_out, CCLK, !J1L22, , );


--ZB1_tcwf_aclr is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_aclr and unplaced
--operation mode is normal

ZB1_tcwf_aclr_lut_out = ZB1L41Q & !KC1_msg_sent & (ZB1_tcwf_aclr # B1L411Q) # !ZB1L41Q & (ZB1_tcwf_aclr # B1L411Q);
ZB1_tcwf_aclr = DFFE(ZB1_tcwf_aclr_lut_out, CCLK, !J1L22, , );


--T3L4 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|15~45 and unplaced
--operation mode is normal

T3L4 = (W71_sload_path[0] & !tx_wrreq & !W71_pre_out[2] & !W71_pre_out[1]) & CASCADE(T3L5);


--KC1L18Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~33 and unplaced
--operation mode is normal

KC1L18Q_lut_out = B1_send_ctrl & KC1L36Q & B1_send_id & RC1_txshld;
KC1L18Q = DFFE(KC1L18Q_lut_out, CCLK, !D1_inst8, , );


--KC1L82 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~951 and unplaced
--operation mode is normal

KC1L82 = KC1L27Q # KC1L47Q # KC1L18Q;


--KC1L08Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~32 and unplaced
--operation mode is normal

KC1L08Q_lut_out = KC1L77Q & (KC1L08Q # RC1_txshld) # !KC1L77Q & KC1L08Q & !RC1_txshld;
KC1L08Q = DFFE(KC1L08Q_lut_out, CCLK, !D1_inst8, , );


--KC1L87Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~30 and unplaced
--operation mode is normal

KC1L87Q_lut_out = KC1L18Q # KC1L87Q & !RC1_txshld;
KC1L87Q = DFFE(KC1L87Q_lut_out, CCLK, !D1_inst8, , );


--KC1L11 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~173 and unplaced
--operation mode is normal

KC1L11 = !RC1_txshld & (KC1L08Q # KC1L87Q # KC1L67Q);


--KC1L77Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~29 and unplaced
--operation mode is normal

KC1L77Q_lut_out = KC1L87Q & (KC1L77Q # RC1_txshld) # !KC1L87Q & KC1L77Q & !RC1_txshld;
KC1L77Q = DFFE(KC1L77Q_lut_out, CCLK, !D1_inst8, , );


--KC1L41 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~254 and unplaced
--operation mode is normal

KC1L41 = RC1_txshld & (KC1L97Q # KC1L77Q);


--KC1L37Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~25 and unplaced
--operation mode is normal

KC1L37Q_lut_out = KC1L27Q & (KC1L37Q # RC1_txshld) # !KC1L27Q & KC1L37Q & !RC1_txshld;
KC1L37Q = DFFE(KC1L37Q_lut_out, CCLK, !D1_inst8, , );


--KC1L22 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~910 and unplaced
--operation mode is normal

KC1L22 = !KC1L17Q & !KC1L57Q & !KC1L37Q;


--KC1L6 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|1292~19 and unplaced
--operation mode is normal

KC1L6 = T2_b_non_empty & KC1L19Q & RC1_txshld;


--KC1L42 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~915 and unplaced
--operation mode is normal

KC1L42 = !KC1L08Q & !KC1L87Q;


--KC1L21 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~184 and unplaced
--operation mode is normal

KC1L21 = !RC1_txshld & (KC1L19Q # KC1L67Q # !KC1L42);


--KC1L8 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|1412~10 and unplaced
--operation mode is normal

KC1L8 = B1_tcal_data & !KC1L26Q;


--KC1L03 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~985 and unplaced
--operation mode is normal

KC1L03 = KC1L39Q # KC1L68Q # KC1L88Q # KC1L98Q;


--KC1L51 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~263 and unplaced
--operation mode is normal

KC1L51 = RC1_txshld & (KC1L47Q # KC1L77Q);


--KC1L13 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~999 and unplaced
--operation mode is normal

KC1L13 = KC1L57Q # KC1L8 # KC1L03 # KC1L51;


--KC1L09Q is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~43 and unplaced
--operation mode is normal

KC1L09Q_lut_out = T2_b_non_empty & KC1L19Q & RC1_txshld;
KC1L09Q = DFFE(KC1L09Q_lut_out, CCLK, !D1_inst8, , );


--KC1L92 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~973 and unplaced
--operation mode is normal

KC1L92 = !KC1L29Q & !KC1L09Q & !KC1L18Q;

--KC1L84 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1181 and unplaced
--operation mode is normal

KC1L84 = !KC1L29Q & !KC1L09Q & !KC1L18Q;


--PB35_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|9 and unplaced
--operation mode is normal

PB35_9 = KC1_muxsel3 # KC1_muxsel2 & PB05L1 # !KC1_muxsel2 & PB94L1;


--PB35L2 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|6~9 and unplaced
--operation mode is normal

PB35L2 = (PB35L1 # PB15L1 & !KC1_muxsel2 # !KC1_muxsel3) & CASCADE(PB35_9);


--MB31_aeb_out is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out and unplaced
--operation mode is normal

MB31_aeb_out = W51_sload_path[1] & W51_sload_path[0] & !W51_sload_path[3] & !W51_sload_path[2];


--E1L1 is tcal_timer:tcal_timer|1~25 and unplaced
--operation mode is normal

E1L1 = E1L4 & E1L2 & W52_sload_path[2] & !W52_sload_path[4];


--E1L6 is tcal_timer:tcal_timer|4~18 and unplaced
--operation mode is normal

E1L6 = (B1_tcal_psnd & W52_sload_path[1]) & CASCADE(E1L1);


--E1L4 is tcal_timer:tcal_timer|1~68 and unplaced
--operation mode is normal

E1L4 = (W52_sload_path[8] & !W52_sload_path[9] & !W52_sload_path[7] & !W52_sload_path[0]) & CASCADE(E1L5);


--MB32_aeb_out is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out and unplaced
--operation mode is normal

MB32_aeb_out = MB22_aeb_out & MB12_aeb_out & MB91_aeb_out & MB02_aeb_out;


--E1L3 is tcal_timer:tcal_timer|1~58 and unplaced
--operation mode is normal

E1L3 = W52_sload_path[2] & !W52_sload_path[4];


--WB1L91Q is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~19 and unplaced
--operation mode is normal

WB1L91Q_lut_out = WB1L01 & WB1L4 & WB1L61Q & !Z1_rxd;
WB1L91Q = DFFE(WB1L91Q_lut_out, CCLK, !C1_inst2, , );


--MB9_aeb_out is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out and unplaced
--operation mode is normal

MB9_aeb_out = MB8_aeb_out & MB7_aeb_out;


--J1L2 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|111~8 and unplaced
--operation mode is normal

J1L2 = J1L33Q & !WB1_dstb;


--C1_inst35 is DC_Rx_chan_04:DC_Rx_chan_04|inst35 and unplaced
--operation mode is normal

C1_inst35 = J1L13Q & WB1_dstb;


--J1L83 is DC_Rx_chan_04:DC_Rx_chan_04|DC_MREC:inst12|STF_WAIT~39 and unplaced
--operation mode is normal

J1L83 = J1_msg_err # J1_msg_rcvd;


--T1L1 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|15~21 and unplaced
--operation mode is normal

T1L1 = rx_rdreq & W1_sload_path[0] & !W1_pre_out[9] & !W1_pre_out[1];


--T1L4 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|15~64 and unplaced
--operation mode is normal

T1L4 = (!W1_pre_out[5] & !W1_pre_out[4] & !W1_pre_out[3] & !W1_pre_out[2]) & CASCADE(T1L1);


--WB1L71Q is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~17 and unplaced
--operation mode is normal

WB1L71Q_lut_out = WB1L71Q & (Z1_rxd & !WB1_ctclr # !WB1L21) # !WB1L71Q & Z1_rxd & !WB1_ctclr;
WB1L71Q = DFFE(WB1L71Q_lut_out, CCLK, !C1_inst2, , );


--WB1L12 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|sreg~116 and unplaced
--operation mode is normal

WB1L12 = WB1L21 & (WB1L71Q # WB1L02Q & !W01_sload_path[3]);


--B1L03 is DC_CTRL:DC_CTRL|1120~38 and unplaced
--operation mode is normal

B1L03 = B1_SV3 & B1_SV8 & !B1_SV0 & !B1_SV2;


--B1L901 is DC_CTRL:DC_CTRL|sreg2~155 and unplaced
--operation mode is normal

B1L901 = !B1_SV1 & (B1L03 # B1L82 & B1_SV0);


--DC1L1 is DC_Rx_chan_04:DC_Rx_chan_04|and8b:inst43|lpm_and:lpm_and_component|6~7 and unplaced
--operation mode is normal

DC1L1 = W4_pre_out[3] & W4_pre_out[2] & W4_pre_out[1] & W4_sload_path[0];


--DC1L2 is DC_Rx_chan_04:DC_Rx_chan_04|and8b:inst43|lpm_and:lpm_and_component|6~27 and unplaced
--operation mode is normal

DC1L2 = (W4_pre_out[7] & W4_pre_out[6] & W4_pre_out[5] & W4_pre_out[4]) & CASCADE(DC1L1);


--K1_inb[9] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[9] and unplaced
--operation mode is normal

K1_inb[9]_lut_out = K1_ina[9];
K1_inb[9] = DFFE(K1_inb[9]_lut_out, CCLK, , , );


--K1_inb[8] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[8] and unplaced
--operation mode is normal

K1_inb[8]_lut_out = K1_ina[8];
K1_inb[8] = DFFE(K1_inb[8]_lut_out, CCLK, , , );


--L1_inst5 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst5 and unplaced
--operation mode is normal

L1_inst5_lut_out = VCC;
L1_inst5 = DFFE(L1_inst5_lut_out, W8L6, !C1L1, , );


--K1L53 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|34~28 and unplaced
--operation mode is normal

K1L53 = (K1_ind[7] & (K1L71 # K1L11 # !K1_ina[7]) # !K1_ind[7] & !K1_ina[7] & (K1L71 # K1L11)) & CASCADE(K1L7);


--K1_dudt[6] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|dudt[6] and unplaced
--operation mode is normal

K1_dudt[6]_lut_out = lrg_thr[6] & Z1_max_ena;
K1_dudt[6] = DFFE(K1_dudt[6]_lut_out, CCLK, , , !Z1_dudt_ena);


--CB8_cs_buffer[6] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] and unplaced
--operation mode is arithmetic

CB8_cs_buffer[6] = K1_ind[6] $ K1_ina[6] $ !CB8_cout[5];

--CB8_cout[6] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cout[6] and unplaced
--operation mode is arithmetic

CB8_cout[6] = CARRY(K1_ind[6] & (!CB8_cout[5] # !K1_ina[6]) # !K1_ind[6] & !K1_ina[6] & !CB8_cout[5]);


--K1L64 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|40~6 and unplaced
--operation mode is normal

K1L64 = !K1_dudt[6] & !CB8_cs_buffer[6];


--K1_dudt[7] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|dudt[7] and unplaced
--operation mode is normal

K1_dudt[7]_lut_out = lrg_thr[7] & Z1_max_ena;
K1_dudt[7] = DFFE(K1_dudt[7]_lut_out, CCLK, , , !Z1_dudt_ena);


--K1L24 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|39~502 and unplaced
--operation mode is normal

K1L24 = (K1_dudt[7] & !CB8_cs_buffer[7] & (K1L64 # K1L34) # !K1_dudt[7] & (K1L64 # K1L34 # !CB8_cs_buffer[7])) & CASCADE(K1L83);


--K1L83 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|37~8 and unplaced
--operation mode is normal

K1L83 = !CB8_cs_buffer[8] # !K1_dudt[8];


--Z1L8 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|altr_temp~302 and unplaced
--operation mode is normal

Z1L8 = !W7_sload_path[2] & (Z1L81Q # Z1_max_ena) # !Z1L61Q;


--K1_inb[0] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[0] and unplaced
--operation mode is normal

K1_inb[0]_lut_out = K1_ina[0];
K1_inb[0] = DFFE(K1_inb[0]_lut_out, CCLK, , , );


--K1_inb[1] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[1] and unplaced
--operation mode is normal

K1_inb[1]_lut_out = K1_ina[1];
K1_inb[1] = DFFE(K1_inb[1]_lut_out, CCLK, , , );


--K1_inb[2] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[2] and unplaced
--operation mode is normal

K1_inb[2]_lut_out = K1_ina[2];
K1_inb[2] = DFFE(K1_inb[2]_lut_out, CCLK, , , );


--K1_inb[3] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[3] and unplaced
--operation mode is normal

K1_inb[3]_lut_out = K1_ina[3];
K1_inb[3] = DFFE(K1_inb[3]_lut_out, CCLK, , , );


--K1_inb[4] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[4] and unplaced
--operation mode is normal

K1_inb[4]_lut_out = K1_ina[4];
K1_inb[4] = DFFE(K1_inb[4]_lut_out, CCLK, , , );


--K1_inb[5] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[5] and unplaced
--operation mode is normal

K1_inb[5]_lut_out = K1_ina[5];
K1_inb[5] = DFFE(K1_inb[5]_lut_out, CCLK, , , );


--K1_inb[6] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[6] and unplaced
--operation mode is normal

K1_inb[6]_lut_out = K1_ina[6];
K1_inb[6] = DFFE(K1_inb[6]_lut_out, CCLK, , , );


--K1_inb[7] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|inb[7] and unplaced
--operation mode is normal

K1_inb[7]_lut_out = K1_ina[7];
K1_inb[7] = DFFE(K1_inb[7]_lut_out, CCLK, , , );


--CB11_cs_buffer[6] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] and unplaced
--operation mode is arithmetic

CB11_cs_buffer[6] = K1_ina[6] $ K1_ind[6] $ !CB11_cout[5];

--CB11_cout[6] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cout[6] and unplaced
--operation mode is arithmetic

CB11_cout[6] = CARRY(K1_ina[6] & (!CB11_cout[5] # !K1_ind[6]) # !K1_ina[6] & !K1_ind[6] & !CB11_cout[5]);


--K1L95 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|50~6 and unplaced
--operation mode is normal

K1L95 = !K1_dudt[6] & !CB11_cs_buffer[6];


--K1L94 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|44~56 and unplaced
--operation mode is normal

K1L94 = (K1_dudt[7] & !CB11_cs_buffer[7] & (K1L95 # K1L65) # !K1_dudt[7] & (K1L95 # K1L65 # !CB11_cs_buffer[7])) & CASCADE(K1L25);


--K1L25 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|47~8 and unplaced
--operation mode is normal

K1L25 = !CB11_cs_buffer[8] # !K1_dudt[8];


--Z1L5 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|altr_temp~163 and unplaced
--operation mode is normal

Z1L5 = Z1L91Q & (K1_hl_edge # W7_sload_path[4]);


--Z1L6 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|altr_temp~164 and unplaced
--operation mode is normal

Z1L6 = Z1L02Q & (W7_sload_path[4] # !WB1_ctclr);


--ZB1L11Q is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~17 and unplaced
--operation mode is normal

ZB1L11Q_lut_out = ZB1L21Q # ZB1L11Q & !W11L41;
ZB1L11Q = DFFE(ZB1L11Q_lut_out, CCLK, !J1L22, , );


--N1_inst10[8] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[8] and unplaced
--operation mode is normal

N1_inst10[8]_lut_out = fc_adc[10];
N1_inst10[8] = DFFE(N1_inst10[8]_lut_out, CCLK, , , );


--E1L11 is tcal_timer:tcal_timer|12~41 and unplaced
--operation mode is normal

E1L11 = (W52_sload_path[6] & !W52_sload_path[5]) & CASCADE(E1L21);


--CB2_cs_buffer[4] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] and unplaced
--operation mode is arithmetic

CB2_cs_buffer[4] = K1_ina[4] $ K1_ind[4] $ !CB2_cout[3];

--CB2_cout[4] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cout[4] and unplaced
--operation mode is arithmetic

CB2_cout[4] = CARRY(K1_ina[4] & (!CB2_cout[3] # !K1_ind[4]) # !K1_ina[4] & !K1_ind[4] & !CB2_cout[3]);


--PB32_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|9 and unplaced
--operation mode is normal

PB32_9 = KC1_muxsel3 # KC1_muxsel2 & PB02L1 # !KC1_muxsel2 & PB91L1;


--PB32L2 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|6~9 and unplaced
--operation mode is normal

PB32L2 = (PB32L1 # PB12L1 & !KC1_muxsel2 # !KC1_muxsel3) & CASCADE(PB32_9);


--XB3_dffs[4] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[4] and unplaced
--operation mode is normal

XB3_dffs[4]_lut_out = PB83L2 & (XB3_dffs[5] # RC1_txshld) # !PB83L2 & XB3_dffs[5] & !RC1_txshld;
XB3_dffs[4] = DFFE(XB3_dffs[4]_lut_out, CCLK, RC1_txshclr, , RC1_txshen);


--MB61_aeb_out is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out and unplaced
--operation mode is normal

MB61_aeb_out = W61_sload_path[3] & W61_sload_path[0] & !W61_sload_path[2] & !W61_sload_path[1];


--KC1L101 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|TC_RX_TIME~8 and unplaced
--operation mode is normal

KC1L101 = B1_tcal_data & (KC1L88Q & !RC1_txshld # !KC1L26Q) # !B1_tcal_data & KC1L88Q & !RC1_txshld;


--KC1L99 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|sreg~750 and unplaced
--operation mode is normal

KC1L99 = W42L9 & KC1L68Q # !W42L9 & W32L8 & KC1L39Q;


--KC1_shift_ct_en is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|shift_ct_en and unplaced
--operation mode is normal

KC1_shift_ct_en_lut_out = KC1L71 # !W32L8 & !W42L9 & !KC1L32;
KC1_shift_ct_en = DFFE(KC1_shift_ct_en_lut_out, CCLK, !D1_inst8, , );


--KC1L5 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|1212~23 and unplaced
--operation mode is normal

KC1L5 = KC1L98Q & RC1_txshld;


--KC1L4 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|1172~15 and unplaced
--operation mode is normal

KC1L4 = KC1L88Q & RC1_txshld;


--B1L72 is DC_CTRL:DC_CTRL|1052~21 and unplaced
--operation mode is normal

B1L72 = B1L721Q & !KC1_ctrl_sent;


--B1L27 is DC_CTRL:DC_CTRL|CMD_WAIT~92 and unplaced
--operation mode is normal

B1L27 = (!B1_170 & (XB1_dffs[3] # W1_pre_out[9] # !J1L5)) & CASCADE(B1L37);


--KC1L7 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|1352~21 and unplaced
--operation mode is normal

KC1L7 = KC1L29Q & !RC1_txshld;


--ZB1L21Q is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~18 and unplaced
--operation mode is normal

ZB1L21Q_lut_out = B1L411Q & !ZB1_tcwf_aclr;
ZB1L21Q = DFFE(ZB1L21Q_lut_out, CCLK, !J1L22, , );


--ZB1L1 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|altr_temp~55 and unplaced
--operation mode is normal

ZB1L1 = ZB1L21Q # ZB1L11Q;


--ZB1L41Q is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~21 and unplaced
--operation mode is normal

ZB1L41Q_lut_out = ZB1L7Q & (ZB1L41Q & !KC1_msg_sent # !T2_b_non_empty) # !ZB1L7Q & ZB1L41Q & !KC1_msg_sent;
ZB1L41Q = DFFE(ZB1L41Q_lut_out, CCLK, !J1L22, , );


--T3L6 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|21~21 and unplaced
--operation mode is normal

T3L6 = W71_pre_out[9] & W71_pre_out[8] & W71_pre_out[7] & W71_pre_out[6];


--T3L9 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|21~64 and unplaced
--operation mode is normal

T3L9 = (tx_wrreq & W71_pre_out[2] & W71_pre_out[1] & W71_sload_path[0]) & CASCADE(T3L6);


--KC1_muxsel1 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel1 and unplaced
--operation mode is normal

KC1_muxsel1_lut_out = KC1L9 # KC1L33 # KC1L19Q # !KC1L74;
KC1_muxsel1 = DFFE(KC1_muxsel1_lut_out, CCLK, !D1_inst8, , );


--XB2_dffs[7] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] and unplaced
--operation mode is normal

XB2_dffs[7]_lut_out = systime[7] & (XB2_dffs[8] # E1_tx_time_lat) # !systime[7] & XB2_dffs[8] & !E1_tx_time_lat;
XB2_dffs[7] = DFFE(XB2_dffs[7]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[7] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7] and unplaced
--operation mode is normal

XB4_dffs[7]_lut_out = systime[7] & (XB4_dffs[8] # ZB1L01Q) # !systime[7] & XB4_dffs[8] & !ZB1L01Q;
XB4_dffs[7] = DFFE(XB4_dffs[7]_lut_out, CCLK, , , D1_inst38);


--KC1_muxsel0 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|muxsel0 and unplaced
--operation mode is normal

KC1_muxsel0_lut_out = KC1L83 # KC1L93 # KC1L81 # KC1L04;
KC1_muxsel0 = DFFE(KC1_muxsel0_lut_out, CCLK, !D1_inst8, , );


--PB55_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|9 and unplaced
--operation mode is normal

PB55_9 = KC1_muxsel1 # KC1_muxsel0 & XB2_dffs[7] # !KC1_muxsel0 & XB4_dffs[7];


--U2_q[7] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[7] and unplaced
U2_q[7]_data_in = fc_adc[9];
U2_q[7]_write_enable = S2_2;
U2_q[7]_clock_0 = CCLK;
U2_q[7]_clock_1 = CCLK;
U2_q[7]_clear_0 = !ZB1_tcwf_aclr;
U2_q[7]_clock_enable_1 = S2_0;
U2_q[7]_write_address = WR_ADDR(W41_sload_path[0], W41_sload_path[1], W41_sload_path[2], W41_sload_path[3], W41_sload_path[4], W41_sload_path[5]);
U2_q[7]_read_address = RD_ADDR(U2L11, W31_sload_path[0], W31_sload_path[1], W31_sload_path[2], W31_sload_path[3], W31_sload_path[4]);
U2_q[7] = MEMORY_SEGMENT(U2_q[7]_data_in, U2_q[7]_write_enable, U2_q[7]_clock_0, U2_q[7]_clock_1, U2_q[7]_clear_0, , , U2_q[7]_clock_enable_1, VCC, U2_q[7]_write_address, U2_q[7]_read_address);


--PB55L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|6~9 and unplaced
--operation mode is normal

PB55L1 = (U2_q[7] & !KC1_muxsel0 # !KC1_muxsel1) & CASCADE(PB55_9);


--U3_q[7] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[7] and unplaced
U3_q[7]_data_in = tx_fd[7];
U3_q[7]_write_enable = S3_2;
U3_q[7]_clock_0 = CCLK;
U3_q[7]_clock_1 = CCLK;
U3_q[7]_clear_0 = D1_inst8;
U3_q[7]_clock_enable_1 = S3_0;
U3_q[7]_write_address = WR_ADDR(W91_sload_path[0], W91_sload_path[1], W91_sload_path[2], W91_sload_path[3], W91_sload_path[4], W91_sload_path[5], W91_sload_path[6], W91_sload_path[7], W91_sload_path[8], W91_sload_path[9]);
U3_q[7]_read_address = RD_ADDR(U3L11, W81_sload_path[0], W81_sload_path[1], W81_sload_path[2], W81_sload_path[3], W81_sload_path[4], W81_sload_path[5], W81_sload_path[6], W81_sload_path[7], W81_sload_path[8]);
U3_q[7] = MEMORY_SEGMENT(U3_q[7]_data_in, U3_q[7]_write_enable, U3_q[7]_clock_0, U3_q[7]_clock_1, U3_q[7]_clear_0, , , U3_q[7]_clock_enable_1, VCC, U3_q[7]_write_address, U3_q[7]_read_address);


--PB45_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|9 and unplaced
--operation mode is normal

PB45_9 = KC1_muxsel0 # KC1_muxsel1 # U3_q[7];


--PB45L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|6~9 and unplaced
--operation mode is normal

PB45L1 = (W22_sload_path[7] & !KC1_muxsel0 # !KC1_muxsel1) & CASCADE(PB45_9);


--D1_inst25[15] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[15] and unplaced
--operation mode is normal

D1_inst25[15]_lut_out = id[47];
D1_inst25[15] = DFFE(D1_inst25[15]_lut_out, CCLK, !J1L01, , id_stb_H);


--D1_inst25[7] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[7] and unplaced
--operation mode is normal

D1_inst25[7]_lut_out = id[39];
D1_inst25[7] = DFFE(D1_inst25[7]_lut_out, CCLK, !J1L01, , id_stb_H);


--PB75_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00018|9 and unplaced
--operation mode is normal

PB75_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst25[15] # !KC1_muxsel0 & D1_inst25[7];


--PB83L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|2~2 and unplaced
--operation mode is normal

PB83L1 = (KC1_muxsel2 & !KC1_muxsel1) & CASCADE(PB73_9);


--D1_inst29[15] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[15] and unplaced
--operation mode is normal

D1_inst29[15]_lut_out = id[15];
D1_inst29[15] = DFFE(D1_inst29[15]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[7] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[7] and unplaced
--operation mode is normal

D1_inst29[7]_lut_out = id[7];
D1_inst29[7] = DFFE(D1_inst29[7]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB65_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00016|9 and unplaced
--operation mode is normal

PB65_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst29[15] # !KC1_muxsel0 & D1_inst29[7];


--D1_inst29[31] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[31] and unplaced
--operation mode is normal

D1_inst29[31]_lut_out = id[31];
D1_inst29[31] = DFFE(D1_inst29[31]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[23] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[23] and unplaced
--operation mode is normal

D1_inst29[23]_lut_out = id[23];
D1_inst29[23] = DFFE(D1_inst29[23]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB65L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00016|6~10 and unplaced
--operation mode is normal

PB65L1 = (KC1_muxsel0 & D1_inst29[31] # !KC1_muxsel0 & D1_inst29[23] # !KC1_muxsel1) & CASCADE(PB65_9);


--PB84_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|9 and unplaced
--operation mode is normal

PB84_9 = KC1_muxsel3 # KC1_muxsel2 & PB54L1 # !KC1_muxsel2 & PB44L1;


--PB84L2 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|6~9 and unplaced
--operation mode is normal

PB84L2 = (PB84L1 # PB64L1 & !KC1_muxsel2 # !KC1_muxsel3) & CASCADE(PB84_9);


--E1L5 is tcal_timer:tcal_timer|1~69 and unplaced
--operation mode is normal

E1L5 = (!W52_sload_path[14] & !W52_sload_path[11] & !W52_sload_path[10]) & CASCADE(MB22L2);


--MB22L2 is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|3~7 and unplaced
--operation mode is normal

MB22L2 = !W52_sload_path[13] & !W52_sload_path[12];


--MB22_aeb_out is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out and unplaced
--operation mode is normal

MB22_aeb_out = W52_sload_path[14] & !W52_sload_path[13] & !W52_sload_path[12];


--MB12_aeb_out is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out and unplaced
--operation mode is normal

MB12_aeb_out = W52_sload_path[11] & W52_sload_path[10] & W52_sload_path[9] & !W52_sload_path[8];


--MB91_aeb_out is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out and unplaced
--operation mode is normal

MB91_aeb_out = W52_sload_path[3] & W52_sload_path[2] & W52_sload_path[1] & W52_sload_path[0];


--MB02_aeb_out is tcal_timer:tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out and unplaced
--operation mode is normal

MB02_aeb_out = W52_sload_path[4] & !W52_sload_path[7] & !W52_sload_path[6] & !W52_sload_path[5];


--WB1L21 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|UA_RX_12:inst6|RXSTOP~48 and unplaced
--operation mode is normal

WB1L21 = (W9_sload_path[3] & !W9_sload_path[2]) & CASCADE(WB1L31);


--MB7_aeb_out is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out and unplaced
--operation mode is normal

MB7_aeb_out = W9_sload_path[1] & W9_sload_path[0] & !W9_sload_path[3] & !W9_sload_path[2];


--T1L5 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|21~7 and unplaced
--operation mode is normal

T1L5 = W1_pre_out[9] & W1_pre_out[1] & W1_sload_path[0] & !rx_rdreq;


--T1L8 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|21~50 and unplaced
--operation mode is normal

T1L8 = (W1_pre_out[5] & W1_pre_out[4] & W1_pre_out[3] & W1_pre_out[2]) & CASCADE(T1L5);


--B1L16 is DC_CTRL:DC_CTRL|altr_temp~1247 and unplaced
--operation mode is normal

B1L16 = (!B1L721Q & !B1L021Q & !B1L811Q) & CASCADE(B1L26);


--CB42_cs_buffer[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3] and unplaced
--operation mode is arithmetic

CB42_cs_buffer[3] = CB72_sout_node[3] $ CB42_cout[2];

--CB42_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB42_cout[3] = CARRY(!CB42_cout[2] # !CB72_sout_node[3]);


--CB61_cs_buffer[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3] and unplaced
--operation mode is arithmetic

CB61_cs_buffer[3] = CB81_sout_node[3] $ CB61_cout[2];

--CB61_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB61_cout[3] = CARRY(!CB61_cout[2] # !CB81_sout_node[3]);


--PB9_9 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|9 and unplaced
--operation mode is normal

PB9_9 = W8_sload_path[1] # W8_sload_path[0] & CB42_cs_buffer[3] # !W8_sload_path[0] & CB61_cs_buffer[3];


--CB24_cs_buffer[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3] and unplaced
--operation mode is arithmetic

CB24_cs_buffer[3] = CB54_sout_node[3] $ CB24_cout[2];

--CB24_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB24_cout[3] = CARRY(!CB24_cout[2] # !CB54_sout_node[3]);


--CB33_cs_buffer[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[3] and unplaced
--operation mode is arithmetic

CB33_cs_buffer[3] = CB63_sout_node[3] $ CB33_cout[2];

--CB33_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB33_cout[3] = CARRY(!CB33_cout[2] # !CB63_sout_node[3]);


--PB01_9 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00027|9 and unplaced
--operation mode is normal

PB01_9 = W8_sload_path[1] # W8_sload_path[0] & CB42_cs_buffer[4] # !W8_sload_path[0] & CB61_cs_buffer[4];


--CB8_cs_buffer[5] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] and unplaced
--operation mode is arithmetic

CB8_cs_buffer[5] = K1_ind[5] $ K1_ina[5] $ CB8_cout[4];

--CB8_cout[5] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cout[5] and unplaced
--operation mode is arithmetic

CB8_cout[5] = CARRY(K1_ind[5] & K1_ina[5] & !CB8_cout[4] # !K1_ind[5] & (K1_ina[5] # !CB8_cout[4]));


--CB42_cs_buffer[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2] and unplaced
--operation mode is arithmetic

CB42_cs_buffer[2] = CB72_sout_node[2] $ !CB42_cout[1];

--CB42_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB42_cout[2] = CARRY(CB72_sout_node[2] & !CB42_cout[1]);


--CB61_cs_buffer[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2] and unplaced
--operation mode is arithmetic

CB61_cs_buffer[2] = CB81_sout_node[2] $ !CB61_cout[1];

--CB61_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB61_cout[2] = CARRY(CB81_sout_node[2] & !CB61_cout[1]);


--PB8_9 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00023|9 and unplaced
--operation mode is normal

PB8_9 = W8_sload_path[1] # W8_sload_path[0] & CB42_cs_buffer[2] # !W8_sload_path[0] & CB61_cs_buffer[2];


--CB24_cs_buffer[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2] and unplaced
--operation mode is arithmetic

CB24_cs_buffer[2] = CB54_sout_node[2] $ !CB24_cout[1];

--CB24_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB24_cout[2] = CARRY(CB54_sout_node[2] & !CB24_cout[1]);


--CB33_cs_buffer[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[2] and unplaced
--operation mode is arithmetic

CB33_cs_buffer[2] = CB63_sout_node[2] $ !CB33_cout[1];

--CB33_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB33_cout[2] = CARRY(CB63_sout_node[2] & !CB33_cout[1]);


--CB12_sout_node[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] and unplaced
--operation mode is arithmetic

CB12_sout_node[1]_lut_out = fc_adc[5] $ CB12_sout_node[1] $ CB12_cout[0];
CB12_sout_node[1] = DFFE(CB12_sout_node[1]_lut_out, CCLK, !L1L12, , );

--CB12_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB12_cout[1] = CARRY(fc_adc[5] & !CB12_sout_node[1] & !CB12_cout[0] # !fc_adc[5] & (!CB12_cout[0] # !CB12_sout_node[1]));


--CB41_sout_node[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] and unplaced
--operation mode is arithmetic

CB41_sout_node[1]_lut_out = fc_adc[5] $ CB41_sout_node[1] $ CB41_cout[0];
CB41_sout_node[1] = DFFE(CB41_sout_node[1]_lut_out, CCLK, !L1L51, , );

--CB41_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB41_cout[1] = CARRY(fc_adc[5] & !CB41_sout_node[1] & !CB41_cout[0] # !fc_adc[5] & (!CB41_cout[0] # !CB41_sout_node[1]));


--PB2_9 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00011|9 and unplaced
--operation mode is normal

PB2_9 = W8_sload_path[1] # W8_sload_path[0] & CB12_sout_node[1] # !W8_sload_path[0] & CB41_sout_node[1];


--CB93_sout_node[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] and unplaced
--operation mode is arithmetic

CB93_sout_node[1]_lut_out = fc_adc[5] $ CB93_sout_node[1] $ CB93_cout[0];
CB93_sout_node[1] = DFFE(CB93_sout_node[1]_lut_out, CCLK, !L1L5, , );

--CB93_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB93_cout[1] = CARRY(fc_adc[5] & !CB93_sout_node[1] & !CB93_cout[0] # !fc_adc[5] & (!CB93_cout[0] # !CB93_sout_node[1]));


--CB03_sout_node[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] and unplaced
--operation mode is arithmetic

CB03_sout_node[1]_lut_out = fc_adc[5] $ CB03_sout_node[1] $ CB03_cout[0];
CB03_sout_node[1] = DFFE(CB03_sout_node[1]_lut_out, CCLK, !L1L01, , );

--CB03_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB03_cout[1] = CARRY(fc_adc[5] & !CB03_sout_node[1] & !CB03_cout[0] # !fc_adc[5] & (!CB03_cout[0] # !CB03_sout_node[1]));


--CB12_sout_node[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] and unplaced
--operation mode is qfbk_counter

CB12_sout_node[0]_lut_out = fc_adc[4] $ CB12_sout_node[0];
CB12_sout_node[0] = DFFE(CB12_sout_node[0]_lut_out, CCLK, !L1L12, , );

--CB12_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is qfbk_counter

CB12_cout[0] = CARRY(fc_adc[4] & CB12_sout_node[0]);


--CB41_sout_node[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] and unplaced
--operation mode is qfbk_counter

CB41_sout_node[0]_lut_out = fc_adc[4] $ CB41_sout_node[0];
CB41_sout_node[0] = DFFE(CB41_sout_node[0]_lut_out, CCLK, !L1L51, , );

--CB41_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is qfbk_counter

CB41_cout[0] = CARRY(fc_adc[4] & CB41_sout_node[0]);


--PB1_9 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00009|9 and unplaced
--operation mode is normal

PB1_9 = W8_sload_path[1] # W8_sload_path[0] & CB12_sout_node[0] # !W8_sload_path[0] & CB41_sout_node[0];


--CB93_sout_node[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] and unplaced
--operation mode is qfbk_counter

CB93_sout_node[0]_lut_out = fc_adc[4] $ CB93_sout_node[0];
CB93_sout_node[0] = DFFE(CB93_sout_node[0]_lut_out, CCLK, !L1L5, , );

--CB93_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is qfbk_counter

CB93_cout[0] = CARRY(fc_adc[4] & CB93_sout_node[0]);


--CB03_sout_node[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] and unplaced
--operation mode is qfbk_counter

CB03_sout_node[0]_lut_out = fc_adc[4] $ CB03_sout_node[0];
CB03_sout_node[0] = DFFE(CB03_sout_node[0]_lut_out, CCLK, !L1L01, , );

--CB03_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is qfbk_counter

CB03_cout[0] = CARRY(fc_adc[4] & CB03_sout_node[0]);


--CB12_sout_node[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] and unplaced
--operation mode is arithmetic

CB12_sout_node[2]_lut_out = fc_adc[6] $ CB12_sout_node[2] $ !CB12_cout[1];
CB12_sout_node[2] = DFFE(CB12_sout_node[2]_lut_out, CCLK, !L1L12, , );

--CB12_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB12_cout[2] = CARRY(fc_adc[6] & (CB12_sout_node[2] # !CB12_cout[1]) # !fc_adc[6] & CB12_sout_node[2] & !CB12_cout[1]);


--CB41_sout_node[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] and unplaced
--operation mode is arithmetic

CB41_sout_node[2]_lut_out = fc_adc[6] $ CB41_sout_node[2] $ !CB41_cout[1];
CB41_sout_node[2] = DFFE(CB41_sout_node[2]_lut_out, CCLK, !L1L51, , );

--CB41_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB41_cout[2] = CARRY(fc_adc[6] & (CB41_sout_node[2] # !CB41_cout[1]) # !fc_adc[6] & CB41_sout_node[2] & !CB41_cout[1]);


--PB3_9 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00013|9 and unplaced
--operation mode is normal

PB3_9 = W8_sload_path[1] # W8_sload_path[0] & CB12_sout_node[2] # !W8_sload_path[0] & CB41_sout_node[2];


--CB93_sout_node[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] and unplaced
--operation mode is arithmetic

CB93_sout_node[2]_lut_out = fc_adc[6] $ CB93_sout_node[2] $ !CB93_cout[1];
CB93_sout_node[2] = DFFE(CB93_sout_node[2]_lut_out, CCLK, !L1L5, , );

--CB93_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB93_cout[2] = CARRY(fc_adc[6] & (CB93_sout_node[2] # !CB93_cout[1]) # !fc_adc[6] & CB93_sout_node[2] & !CB93_cout[1]);


--CB03_sout_node[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] and unplaced
--operation mode is arithmetic

CB03_sout_node[2]_lut_out = fc_adc[6] $ CB03_sout_node[2] $ !CB03_cout[1];
CB03_sout_node[2] = DFFE(CB03_sout_node[2]_lut_out, CCLK, !L1L01, , );

--CB03_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB03_cout[2] = CARRY(fc_adc[6] & (CB03_sout_node[2] # !CB03_cout[1]) # !fc_adc[6] & CB03_sout_node[2] & !CB03_cout[1]);


--CB12_sout_node[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] and unplaced
--operation mode is arithmetic

CB12_sout_node[3]_lut_out = fc_adc[7] $ CB12_sout_node[3] $ CB12_cout[2];
CB12_sout_node[3] = DFFE(CB12_sout_node[3]_lut_out, CCLK, !L1L12, , );

--CB12_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB12_cout[3] = CARRY(fc_adc[7] & !CB12_sout_node[3] & !CB12_cout[2] # !fc_adc[7] & (!CB12_cout[2] # !CB12_sout_node[3]));


--CB41_sout_node[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] and unplaced
--operation mode is arithmetic

CB41_sout_node[3]_lut_out = fc_adc[7] $ CB41_sout_node[3] $ CB41_cout[2];
CB41_sout_node[3] = DFFE(CB41_sout_node[3]_lut_out, CCLK, !L1L51, , );

--CB41_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB41_cout[3] = CARRY(fc_adc[7] & !CB41_sout_node[3] & !CB41_cout[2] # !fc_adc[7] & (!CB41_cout[2] # !CB41_sout_node[3]));


--PB4_9 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00015|9 and unplaced
--operation mode is normal

PB4_9 = W8_sload_path[1] # W8_sload_path[0] & CB12_sout_node[3] # !W8_sload_path[0] & CB41_sout_node[3];


--CB93_sout_node[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] and unplaced
--operation mode is arithmetic

CB93_sout_node[3]_lut_out = fc_adc[7] $ CB93_sout_node[3] $ CB93_cout[2];
CB93_sout_node[3] = DFFE(CB93_sout_node[3]_lut_out, CCLK, !L1L5, , );

--CB93_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB93_cout[3] = CARRY(fc_adc[7] & !CB93_sout_node[3] & !CB93_cout[2] # !fc_adc[7] & (!CB93_cout[2] # !CB93_sout_node[3]));


--CB03_sout_node[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] and unplaced
--operation mode is arithmetic

CB03_sout_node[3]_lut_out = fc_adc[7] $ CB03_sout_node[3] $ CB03_cout[2];
CB03_sout_node[3] = DFFE(CB03_sout_node[3]_lut_out, CCLK, !L1L01, , );

--CB03_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB03_cout[3] = CARRY(fc_adc[7] & !CB03_sout_node[3] & !CB03_cout[2] # !fc_adc[7] & (!CB03_cout[2] # !CB03_sout_node[3]));


--CB12_sout_node[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] and unplaced
--operation mode is arithmetic

CB12_sout_node[4]_lut_out = fc_adc[8] $ CB12_sout_node[4] $ !CB12_cout[3];
CB12_sout_node[4] = DFFE(CB12_sout_node[4]_lut_out, CCLK, !L1L12, , );

--CB12_cout[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4] and unplaced
--operation mode is arithmetic

CB12_cout[4] = CARRY(fc_adc[8] & (CB12_sout_node[4] # !CB12_cout[3]) # !fc_adc[8] & CB12_sout_node[4] & !CB12_cout[3]);


--CB41_sout_node[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] and unplaced
--operation mode is arithmetic

CB41_sout_node[4]_lut_out = fc_adc[8] $ CB41_sout_node[4] $ !CB41_cout[3];
CB41_sout_node[4] = DFFE(CB41_sout_node[4]_lut_out, CCLK, !L1L51, , );

--CB41_cout[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4] and unplaced
--operation mode is arithmetic

CB41_cout[4] = CARRY(fc_adc[8] & (CB41_sout_node[4] # !CB41_cout[3]) # !fc_adc[8] & CB41_sout_node[4] & !CB41_cout[3]);


--PB5_9 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00017|9 and unplaced
--operation mode is normal

PB5_9 = W8_sload_path[1] # W8_sload_path[0] & CB12_sout_node[4] # !W8_sload_path[0] & CB41_sout_node[4];


--CB93_sout_node[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] and unplaced
--operation mode is arithmetic

CB93_sout_node[4]_lut_out = fc_adc[8] $ CB93_sout_node[4] $ !CB93_cout[3];
CB93_sout_node[4] = DFFE(CB93_sout_node[4]_lut_out, CCLK, !L1L5, , );

--CB93_cout[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4] and unplaced
--operation mode is arithmetic

CB93_cout[4] = CARRY(fc_adc[8] & (CB93_sout_node[4] # !CB93_cout[3]) # !fc_adc[8] & CB93_sout_node[4] & !CB93_cout[3]);


--CB03_sout_node[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] and unplaced
--operation mode is arithmetic

CB03_sout_node[4]_lut_out = fc_adc[8] $ CB03_sout_node[4] $ !CB03_cout[3];
CB03_sout_node[4] = DFFE(CB03_sout_node[4]_lut_out, CCLK, !L1L01, , );

--CB03_cout[4] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|cout[4] and unplaced
--operation mode is arithmetic

CB03_cout[4] = CARRY(fc_adc[8] & (CB03_sout_node[4] # !CB03_cout[3]) # !fc_adc[8] & CB03_sout_node[4] & !CB03_cout[3]);


--CB42_cs_buffer[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0] and unplaced
--operation mode is arithmetic

CB42_cs_buffer[0] = CB12_sout_node[5] $ CB72_sout_node[0];

--CB42_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is arithmetic

CB42_cout[0] = CARRY(CB12_sout_node[5] & CB72_sout_node[0]);


--CB61_cs_buffer[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0] and unplaced
--operation mode is arithmetic

CB61_cs_buffer[0] = CB41_sout_node[5] $ CB81_sout_node[0];

--CB61_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is arithmetic

CB61_cout[0] = CARRY(CB41_sout_node[5] & CB81_sout_node[0]);


--PB6_9 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00019|9 and unplaced
--operation mode is normal

PB6_9 = W8_sload_path[1] # W8_sload_path[0] & CB42_cs_buffer[0] # !W8_sload_path[0] & CB61_cs_buffer[0];


--CB24_cs_buffer[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0] and unplaced
--operation mode is arithmetic

CB24_cs_buffer[0] = CB93_sout_node[5] $ CB54_sout_node[0];

--CB24_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is arithmetic

CB24_cout[0] = CARRY(CB93_sout_node[5] & CB54_sout_node[0]);


--CB33_cs_buffer[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0] and unplaced
--operation mode is arithmetic

CB33_cs_buffer[0] = CB03_sout_node[5] $ CB63_sout_node[0];

--CB33_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is arithmetic

CB33_cout[0] = CARRY(CB03_sout_node[5] & CB63_sout_node[0]);


--CB42_cs_buffer[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1] and unplaced
--operation mode is arithmetic

CB42_cs_buffer[1] = CB72_sout_node[1] $ CB42_cout[0];

--CB42_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB42_cout[1] = CARRY(!CB42_cout[0] # !CB72_sout_node[1]);


--CB61_cs_buffer[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1] and unplaced
--operation mode is arithmetic

CB61_cs_buffer[1] = CB81_sout_node[1] $ CB61_cout[0];

--CB61_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB61_cout[1] = CARRY(!CB61_cout[0] # !CB81_sout_node[1]);


--PB7_9 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00021|9 and unplaced
--operation mode is normal

PB7_9 = W8_sload_path[1] # W8_sload_path[0] & CB42_cs_buffer[1] # !W8_sload_path[0] & CB61_cs_buffer[1];


--CB24_cs_buffer[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1] and unplaced
--operation mode is arithmetic

CB24_cs_buffer[1] = CB54_sout_node[1] $ CB24_cout[0];

--CB24_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB24_cout[1] = CARRY(!CB24_cout[0] # !CB54_sout_node[1]);


--CB33_cs_buffer[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[1] and unplaced
--operation mode is arithmetic

CB33_cs_buffer[1] = CB63_sout_node[1] $ CB33_cout[0];

--CB33_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB33_cout[1] = CARRY(!CB33_cout[0] # !CB63_sout_node[1]);


--CB11_cs_buffer[5] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] and unplaced
--operation mode is arithmetic

CB11_cs_buffer[5] = K1_ina[5] $ K1_ind[5] $ CB11_cout[4];

--CB11_cout[5] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cout[5] and unplaced
--operation mode is arithmetic

CB11_cout[5] = CARRY(K1_ina[5] & K1_ind[5] & !CB11_cout[4] # !K1_ina[5] & (K1_ind[5] # !CB11_cout[4]));


--B1L81 is DC_CTRL:DC_CTRL|463~8 and unplaced
--operation mode is normal

B1L81 = B1L411Q & ZB1_pulse_rcvd;


--B1L341 is DC_CTRL:DC_CTRL|SV3~24 and unplaced
--operation mode is normal

B1L341 = !B1L81 & !B1L821 & (E1_del_15us # !B1L611Q);


--B1L62 is DC_CTRL:DC_CTRL|1014~10 and unplaced
--operation mode is normal

B1L62 = B1L621Q & !KC1_msg_sent;


--B1L641 is DC_CTRL:DC_CTRL|SV3~72 and unplaced
--operation mode is normal

B1L641 = (B1L341 & !B1L62 & (!B1L211Q # !J1L11)) & CASCADE(B1L18);


--ZB1_tcwf_af_ct_aclr is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr and unplaced
--operation mode is normal

ZB1_tcwf_af_ct_aclr_lut_out = !ZB1L3 & !ZB1L4 & !ZB1L5 & !ZB1L41Q;
ZB1_tcwf_af_ct_aclr = DFFE(ZB1_tcwf_af_ct_aclr_lut_out, CCLK, !J1L22, , );


--N1_inst10[7] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[7] and unplaced
--operation mode is normal

N1_inst10[7]_lut_out = fc_adc[9];
N1_inst10[7] = DFFE(N1_inst10[7]_lut_out, CCLK, , , );


--CB2_cs_buffer[3] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] and unplaced
--operation mode is arithmetic

CB2_cs_buffer[3] = K1_ina[3] $ K1_ind[3] $ CB2_cout[2];

--CB2_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB2_cout[3] = CARRY(K1_ina[3] & K1_ind[3] & !CB2_cout[2] # !K1_ina[3] & (K1_ind[3] # !CB2_cout[2]));


--K1L62 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|19~18 and unplaced
--operation mode is normal

K1L62 = !low_thr[3] & !CB2_cs_buffer[3];


--K1L03 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|19~446 and unplaced
--operation mode is normal

K1L03 = (low_thr[4] & !CB2_cs_buffer[4] & (K1L62 # K1L13) # !low_thr[4] & (K1L62 # K1L13 # !CB2_cs_buffer[4])) & CASCADE(K1L52);


--K1L52 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|17~5 and unplaced
--operation mode is normal

K1L52 = !CB2_cs_buffer[5] # !low_thr[5];


--PB82_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|9 and unplaced
--operation mode is normal

PB82_9 = KC1_muxsel3 # KC1_muxsel2 & PB52L1 # !KC1_muxsel2 & PB42L1;


--PB82L2 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|6~9 and unplaced
--operation mode is normal

PB82L2 = (PB82L1 # PB62L1 & !KC1_muxsel2 # !KC1_muxsel3) & CASCADE(PB82_9);


--XB3_dffs[5] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[5] and unplaced
--operation mode is normal

XB3_dffs[5]_lut_out = PB34L2 & (XB3_dffs[6] # RC1_txshld) # !PB34L2 & XB3_dffs[6] & !RC1_txshld;
XB3_dffs[5] = DFFE(XB3_dffs[5]_lut_out, CCLK, RC1_txshclr, , RC1_txshen);


--KC1L71 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~305 and unplaced
--operation mode is normal

KC1L71 = RC1_txshld & (KC1L88Q # KC1L98Q);


--KC1L23 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1012 and unplaced
--operation mode is normal

KC1L23 = !KC1L37Q & !KC1L77Q;


--KC1L74 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1180 and unplaced
--operation mode is normal

KC1L74 = (KC1L23 & KC1L42 & (!KC1L66Q # !W12L81)) & CASCADE(KC1L84);


--ZB1_tcwf_rdreq is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_rdreq and unplaced
--operation mode is normal

ZB1_tcwf_rdreq_lut_out = ZB1L2 # ZB1L9Q # MB01_agb_out & ZB1L01Q;
ZB1_tcwf_rdreq = DFFE(ZB1_tcwf_rdreq_lut_out, CCLK, !J1L22, , );


--T2L6 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|b_non_empty~27 and unplaced
--operation mode is normal

T2L6 = ZB1_tcwf_rdreq & !W21_pre_out[4] & !W21_pre_out[3] & !W21_pre_out[2];


--T2L8Q is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|sm_emptyfull~12 and unplaced
--operation mode is normal

T2L8Q_lut_out = T2L01 # T2L9 # T2_b_full & ZB1_tcwf_rdreq;
T2L8Q = DFFE(T2L8Q_lut_out, CCLK, ZB1_tcwf_aclr, , );


--T2L7 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|b_non_empty~40 and unplaced
--operation mode is normal

T2L7 = (T2L8Q & W21_sload_path[0] & !W21_pre_out[5] & !W21_pre_out[1]) & CASCADE(T2L6);


--ZB1L7Q is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~13 and unplaced
--operation mode is normal

ZB1L7Q_lut_out = ZB1L31Q;
ZB1L7Q = DFFE(ZB1L7Q_lut_out, CCLK, !J1L22, , );


--KC1L9 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|1472~21 and unplaced
--operation mode is normal

KC1L9 = W42L9 & KC1L39Q;


--KC1L91 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~650 and unplaced
--operation mode is normal

KC1L91 = KC1L97Q # KC1L47Q # KC1L48Q;


--KC1L33 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1045 and unplaced
--operation mode is normal

KC1L33 = RC1_txshld & (KC1L27Q # KC1L67Q) # !RC1_txshld & KC1L91;


--XB2_dffs[8] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] and unplaced
--operation mode is normal

XB2_dffs[8]_lut_out = systime[8] & (XB2_dffs[9] # E1_tx_time_lat) # !systime[8] & XB2_dffs[9] & !E1_tx_time_lat;
XB2_dffs[8] = DFFE(XB2_dffs[8]_lut_out, CCLK, , , D1_inst36);


--E1_tx_time_lat is tcal_timer:tcal_timer|tx_time_lat and unplaced
--operation mode is normal

E1_tx_time_lat_lut_out = E1L6;
E1_tx_time_lat = DFFE(E1_tx_time_lat_lut_out, CCLK, B1_timer_clrn, , );


--D1_inst36 is DC_Tx_chan_04:DC_Tx_chan_04|inst36 and unplaced
--operation mode is normal

D1_inst36 = E1_tx_time_lat # KC1L39Q;


--XB4_dffs[8] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8] and unplaced
--operation mode is normal

XB4_dffs[8]_lut_out = systime[8] & (XB4_dffs[9] # ZB1L01Q) # !systime[8] & XB4_dffs[9] & !ZB1L01Q;
XB4_dffs[8] = DFFE(XB4_dffs[8]_lut_out, CCLK, , , D1_inst38);


--D1_inst38 is DC_Tx_chan_04:DC_Tx_chan_04|inst38 and unplaced
--operation mode is normal

D1_inst38 = KC1L68Q # ZB1L01Q;


--KC1L63 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1059 and unplaced
--operation mode is normal

KC1L63 = KC1L98Q # KC1L87Q # KC1L18Q;


--KC1L43 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1047 and unplaced
--operation mode is normal

KC1L43 = KC1L77Q # KC1L19Q;


--KC1L83 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1078 and unplaced
--operation mode is normal

KC1L83 = KC1L63 # !RC1_txshld & (KC1L43 # !KC1L12);


--KC1L73 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1065 and unplaced
--operation mode is normal

KC1L73 = KC1L48Q & (RC1_txshld # KC1L56Q & RC1_txidle) # !KC1L48Q & KC1L56Q & RC1_txidle;


--KC1L53 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1050 and unplaced
--operation mode is normal

KC1L53 = KC1L08Q # KC1L29Q;


--KC1L93 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1080 and unplaced
--operation mode is normal

KC1L93 = KC1L73 # RC1_txshld & (KC1L53 # !KC1L22);


--KC1L81 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~314 and unplaced
--operation mode is normal

KC1L81 = KC1L36Q & (!B1_send_data & !B1_send_id # !KC1L1);


--KC1L04 is DC_Tx_chan_04:DC_Tx_chan_04|DC_SEND:inst6|altr_temp~1097 and unplaced
--operation mode is normal

KC1L04 = W42L9 & KC1L68Q # !W42L9 & KC1L39Q # !KC1L94;


--S2_0 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|0 and unplaced
--operation mode is normal

S2_0 = ZB1_tcwf_rdreq & T2_b_non_empty;


--T2_b_full is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|b_full and unplaced
--operation mode is normal

T2_b_full_lut_out = !ZB1_tcwf_rdreq & (T2L4 # T2_b_full);
T2_b_full = DFFE(T2_b_full_lut_out, CCLK, ZB1_tcwf_aclr, , );


--S2_2 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|2 and unplaced
--operation mode is normal

S2_2 = ZB1_tcwf_wrreq & !T2_b_full;


--S2_rd_ptr_lsb is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|rd_ptr_lsb and unplaced
--operation mode is normal

S2_rd_ptr_lsb_lut_out = !S2_rd_ptr_lsb;
S2_rd_ptr_lsb = DFFE(S2_rd_ptr_lsb_lut_out, CCLK, ZB1_tcwf_aclr, , S2_0);


--S3_0 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|0 and unplaced
--operation mode is normal

S3_0 = KC1_frd_next & RC1_txshld & T3_b_non_empty;


--S3_rd_ptr_lsb is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|rd_ptr_lsb and unplaced
--operation mode is normal

S3_rd_ptr_lsb_lut_out = !S3_rd_ptr_lsb;
S3_rd_ptr_lsb = DFFE(S3_rd_ptr_lsb_lut_out, CCLK, !D1_inst8, , S3_0);


--XB2_dffs[6] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] and unplaced
--operation mode is normal

XB2_dffs[6]_lut_out = systime[6] & (XB2_dffs[7] # E1_tx_time_lat) # !systime[6] & XB2_dffs[7] & !E1_tx_time_lat;
XB2_dffs[6] = DFFE(XB2_dffs[6]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[6] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6] and unplaced
--operation mode is normal

XB4_dffs[6]_lut_out = systime[6] & (XB4_dffs[7] # ZB1L01Q) # !systime[6] & XB4_dffs[7] & !ZB1L01Q;
XB4_dffs[6] = DFFE(XB4_dffs[6]_lut_out, CCLK, , , D1_inst38);


--PB05_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|9 and unplaced
--operation mode is normal

PB05_9 = KC1_muxsel1 # KC1_muxsel0 & XB2_dffs[6] # !KC1_muxsel0 & XB4_dffs[6];


--U2_q[6] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[6] and unplaced
U2_q[6]_data_in = fc_adc[8];
U2_q[6]_write_enable = S2_2;
U2_q[6]_clock_0 = CCLK;
U2_q[6]_clock_1 = CCLK;
U2_q[6]_clear_0 = !ZB1_tcwf_aclr;
U2_q[6]_clock_enable_1 = S2_0;
U2_q[6]_write_address = WR_ADDR(W41_sload_path[0], W41_sload_path[1], W41_sload_path[2], W41_sload_path[3], W41_sload_path[4], W41_sload_path[5]);
U2_q[6]_read_address = RD_ADDR(U2L11, W31_sload_path[0], W31_sload_path[1], W31_sload_path[2], W31_sload_path[3], W31_sload_path[4]);
U2_q[6] = MEMORY_SEGMENT(U2_q[6]_data_in, U2_q[6]_write_enable, U2_q[6]_clock_0, U2_q[6]_clock_1, U2_q[6]_clear_0, , , U2_q[6]_clock_enable_1, VCC, U2_q[6]_write_address, U2_q[6]_read_address);


--PB05L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|6~9 and unplaced
--operation mode is normal

PB05L1 = (U2_q[6] & !KC1_muxsel0 # !KC1_muxsel1) & CASCADE(PB05_9);


--B1_cmd_snd2 is DC_CTRL:DC_CTRL|cmd_snd2 and unplaced
--operation mode is normal

B1_cmd_snd2_lut_out = B1L85 # B1L63 & B1L111Q;
B1_cmd_snd2 = DFFE(B1_cmd_snd2_lut_out, CCLK, !B1L1, , );


--B1_cmd_snd1 is DC_CTRL:DC_CTRL|cmd_snd1 and unplaced
--operation mode is normal

B1_cmd_snd1_lut_out = B1L65 # B1L63 & B1L111Q;
B1_cmd_snd1 = DFFE(B1_cmd_snd1_lut_out, CCLK, !B1L1, , );


--SB2L2 is DC_Tx_chan_04:DC_Tx_chan_04|control_byte:inst2|Par_74180:par|54~8 and unplaced
--operation mode is normal

SB2L2 = B1_cmd_snd2 $ B1_cmd_snd1;


--B1_cmd_snd0 is DC_CTRL:DC_CTRL|cmd_snd0 and unplaced
--operation mode is normal

B1_cmd_snd0_lut_out = B1L51 # B1L45 # B1L111Q & !B1L17;
B1_cmd_snd0 = DFFE(B1_cmd_snd0_lut_out, CCLK, !B1L1, , );


--B1_cmd_snd3 is DC_CTRL:DC_CTRL|cmd_snd3 and unplaced
--operation mode is normal

B1_cmd_snd3_lut_out = B1L83 # B1L06 # B1L95 & B1L111Q;
B1_cmd_snd3 = DFFE(B1_cmd_snd3_lut_out, CCLK, !B1L1, , );


--SB2_54 is DC_Tx_chan_04:DC_Tx_chan_04|control_byte:inst2|Par_74180:par|54 and unplaced
--operation mode is normal

SB2_54 = dom_B_sel_L $ SB2L2 $ B1_cmd_snd0 $ !B1_cmd_snd3;


--U3_q[6] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[6] and unplaced
U3_q[6]_data_in = tx_fd[6];
U3_q[6]_write_enable = S3_2;
U3_q[6]_clock_0 = CCLK;
U3_q[6]_clock_1 = CCLK;
U3_q[6]_clear_0 = D1_inst8;
U3_q[6]_clock_enable_1 = S3_0;
U3_q[6]_write_address = WR_ADDR(W91_sload_path[0], W91_sload_path[1], W91_sload_path[2], W91_sload_path[3], W91_sload_path[4], W91_sload_path[5], W91_sload_path[6], W91_sload_path[7], W91_sload_path[8], W91_sload_path[9]);
U3_q[6]_read_address = RD_ADDR(U3L11, W81_sload_path[0], W81_sload_path[1], W81_sload_path[2], W81_sload_path[3], W81_sload_path[4], W81_sload_path[5], W81_sload_path[6], W81_sload_path[7], W81_sload_path[8]);
U3_q[6] = MEMORY_SEGMENT(U3_q[6]_data_in, U3_q[6]_write_enable, U3_q[6]_clock_0, U3_q[6]_clock_1, U3_q[6]_clear_0, , , U3_q[6]_clock_enable_1, VCC, U3_q[6]_write_address, U3_q[6]_read_address);


--PB94_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|9 and unplaced
--operation mode is normal

PB94_9 = KC1_muxsel1 # KC1_muxsel0 & SB2_54 # !KC1_muxsel0 & U3_q[6];


--PB94L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|6~9 and unplaced
--operation mode is normal

PB94L1 = (W22_sload_path[6] & !KC1_muxsel0 # !KC1_muxsel1) & CASCADE(PB94_9);


--D1_inst25[14] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[14] and unplaced
--operation mode is normal

D1_inst25[14]_lut_out = id[46];
D1_inst25[14] = DFFE(D1_inst25[14]_lut_out, CCLK, !J1L01, , id_stb_H);


--D1_inst25[6] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[6] and unplaced
--operation mode is normal

D1_inst25[6]_lut_out = id[38];
D1_inst25[6] = DFFE(D1_inst25[6]_lut_out, CCLK, !J1L01, , id_stb_H);


--PB25_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00018|9 and unplaced
--operation mode is normal

PB25_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst25[14] # !KC1_muxsel0 & D1_inst25[6];


--D1_inst29[14] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[14] and unplaced
--operation mode is normal

D1_inst29[14]_lut_out = id[14];
D1_inst29[14] = DFFE(D1_inst29[14]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[6] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[6] and unplaced
--operation mode is normal

D1_inst29[6]_lut_out = id[6];
D1_inst29[6] = DFFE(D1_inst29[6]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB15_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00016|9 and unplaced
--operation mode is normal

PB15_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst29[14] # !KC1_muxsel0 & D1_inst29[6];


--D1_inst29[30] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[30] and unplaced
--operation mode is normal

D1_inst29[30]_lut_out = id[30];
D1_inst29[30] = DFFE(D1_inst29[30]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[22] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[22] and unplaced
--operation mode is normal

D1_inst29[22]_lut_out = id[22];
D1_inst29[22] = DFFE(D1_inst29[22]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB15L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00016|6~10 and unplaced
--operation mode is normal

PB15L1 = (KC1_muxsel0 & D1_inst29[30] # !KC1_muxsel0 & D1_inst29[22] # !KC1_muxsel1) & CASCADE(PB15_9);


--PB34_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|9 and unplaced
--operation mode is normal

PB34_9 = KC1_muxsel3 # KC1_muxsel2 & PB04L1 # !KC1_muxsel2 & PB93L1;


--PB34L2 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|6~9 and unplaced
--operation mode is normal

PB34L2 = (PB34L1 # PB14L1 & !KC1_muxsel2 # !KC1_muxsel3) & CASCADE(PB34_9);


--CB72_sout_node[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] and unplaced
--operation mode is arithmetic

CB72_sout_node[3]_lut_out = CB42_cs_buffer[3] $ CB72_cout[2];
CB72_sout_node[3] = DFFE(CB72_sout_node[3]_lut_out, CCLK, !L1L12, , );

--CB72_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB72_cout[3] = CARRY(!CB72_cout[2] # !CB42_cs_buffer[3]);


--CB81_sout_node[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] and unplaced
--operation mode is arithmetic

CB81_sout_node[3]_lut_out = CB61_cs_buffer[3] $ CB81_cout[2];
CB81_sout_node[3] = DFFE(CB81_sout_node[3]_lut_out, CCLK, !L1L51, , );

--CB81_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB81_cout[3] = CARRY(!CB81_cout[2] # !CB61_cs_buffer[3]);


--CB54_sout_node[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] and unplaced
--operation mode is arithmetic

CB54_sout_node[3]_lut_out = CB24_cs_buffer[3] $ CB54_cout[2];
CB54_sout_node[3] = DFFE(CB54_sout_node[3]_lut_out, CCLK, !L1L5, , );

--CB54_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB54_cout[3] = CARRY(!CB54_cout[2] # !CB24_cs_buffer[3]);


--CB63_sout_node[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] and unplaced
--operation mode is arithmetic

CB63_sout_node[3]_lut_out = CB33_cs_buffer[3] $ CB63_cout[2];
CB63_sout_node[3] = DFFE(CB63_sout_node[3]_lut_out, CCLK, !L1L01, , );

--CB63_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB63_cout[3] = CARRY(!CB63_cout[2] # !CB33_cs_buffer[3]);


--K1L11 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|7~319 and unplaced
--operation mode is normal

K1L11 = (K1_ind[5] & (K1L61 # K1L21 # !K1_ina[5]) # !K1_ind[5] & !K1_ina[5] & (K1L61 # K1L21)) & CASCADE(K1L8);


--CB8_cs_buffer[4] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] and unplaced
--operation mode is arithmetic

CB8_cs_buffer[4] = K1_ind[4] $ K1_ina[4] $ !CB8_cout[3];

--CB8_cout[4] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cout[4] and unplaced
--operation mode is arithmetic

CB8_cout[4] = CARRY(K1_ind[4] & (!CB8_cout[3] # !K1_ina[4]) # !K1_ind[4] & !K1_ina[4] & !CB8_cout[3]);


--K1_dudt[4] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|dudt[4] and unplaced
--operation mode is normal

K1_dudt[4]_lut_out = Z1_max_ena # low_thr[4] & !Z1_min_ena;
K1_dudt[4] = DFFE(K1_dudt[4]_lut_out, CCLK, , , !Z1_dudt_ena);


--K1L14 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|39~93 and unplaced
--operation mode is normal

K1L14 = !K1_dudt[4] & !CB8_cs_buffer[4];


--K1_dudt[5] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|dudt[5] and unplaced
--operation mode is normal

K1_dudt[5]_lut_out = low_thr[5] & !Z1_min_ena;
K1_dudt[5] = DFFE(K1_dudt[5]_lut_out, CCLK, , , !Z1_dudt_ena);


--K1L34 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|39~503 and unplaced
--operation mode is normal

K1L34 = (K1_dudt[5] & !CB8_cs_buffer[5] & (K1L14 # K1L44) # !K1_dudt[5] & (K1L14 # K1L44 # !CB8_cs_buffer[5])) & CASCADE(K1L73);


--K1L73 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|37~6 and unplaced
--operation mode is normal

K1L73 = !CB8_cs_buffer[6] # !K1_dudt[6];


--CB72_sout_node[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] and unplaced
--operation mode is arithmetic

CB72_sout_node[2]_lut_out = fc_adc[11] $ CB42_cs_buffer[2] $ !CB72_cout[1];
CB72_sout_node[2] = DFFE(CB72_sout_node[2]_lut_out, CCLK, !L1L12, , );

--CB72_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB72_cout[2] = CARRY(fc_adc[11] & (CB42_cs_buffer[2] # !CB72_cout[1]) # !fc_adc[11] & CB42_cs_buffer[2] & !CB72_cout[1]);


--CB81_sout_node[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] and unplaced
--operation mode is arithmetic

CB81_sout_node[2]_lut_out = fc_adc[11] $ CB61_cs_buffer[2] $ !CB81_cout[1];
CB81_sout_node[2] = DFFE(CB81_sout_node[2]_lut_out, CCLK, !L1L51, , );

--CB81_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB81_cout[2] = CARRY(fc_adc[11] & (CB61_cs_buffer[2] # !CB81_cout[1]) # !fc_adc[11] & CB61_cs_buffer[2] & !CB81_cout[1]);


--CB54_sout_node[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] and unplaced
--operation mode is arithmetic

CB54_sout_node[2]_lut_out = fc_adc[11] $ CB24_cs_buffer[2] $ !CB54_cout[1];
CB54_sout_node[2] = DFFE(CB54_sout_node[2]_lut_out, CCLK, !L1L5, , );

--CB54_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB54_cout[2] = CARRY(fc_adc[11] & (CB24_cs_buffer[2] # !CB54_cout[1]) # !fc_adc[11] & CB24_cs_buffer[2] & !CB54_cout[1]);


--CB63_sout_node[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] and unplaced
--operation mode is arithmetic

CB63_sout_node[2]_lut_out = fc_adc[11] $ CB33_cs_buffer[2] $ !CB63_cout[1];
CB63_sout_node[2] = DFFE(CB63_sout_node[2]_lut_out, CCLK, !L1L01, , );

--CB63_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB63_cout[2] = CARRY(fc_adc[11] & (CB33_cs_buffer[2] # !CB63_cout[1]) # !fc_adc[11] & CB33_cs_buffer[2] & !CB63_cout[1]);


--CB72_sout_node[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] and unplaced
--operation mode is arithmetic

CB72_sout_node[0]_lut_out = fc_adc[9] $ CB42_cs_buffer[0];
CB72_sout_node[0] = DFFE(CB72_sout_node[0]_lut_out, CCLK, !L1L12, , );

--CB72_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is arithmetic

CB72_cout[0] = CARRY(fc_adc[9] & CB42_cs_buffer[0]);


--CB81_sout_node[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] and unplaced
--operation mode is arithmetic

CB81_sout_node[0]_lut_out = fc_adc[9] $ CB61_cs_buffer[0];
CB81_sout_node[0] = DFFE(CB81_sout_node[0]_lut_out, CCLK, !L1L51, , );

--CB81_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is arithmetic

CB81_cout[0] = CARRY(fc_adc[9] & CB61_cs_buffer[0]);


--CB54_sout_node[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] and unplaced
--operation mode is arithmetic

CB54_sout_node[0]_lut_out = fc_adc[9] $ CB24_cs_buffer[0];
CB54_sout_node[0] = DFFE(CB54_sout_node[0]_lut_out, CCLK, !L1L5, , );

--CB54_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is arithmetic

CB54_cout[0] = CARRY(fc_adc[9] & CB24_cs_buffer[0]);


--CB63_sout_node[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] and unplaced
--operation mode is arithmetic

CB63_sout_node[0]_lut_out = fc_adc[9] $ CB33_cs_buffer[0];
CB63_sout_node[0] = DFFE(CB63_sout_node[0]_lut_out, CCLK, !L1L01, , );

--CB63_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is arithmetic

CB63_cout[0] = CARRY(fc_adc[9] & CB33_cs_buffer[0]);


--CB72_sout_node[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] and unplaced
--operation mode is arithmetic

CB72_sout_node[1]_lut_out = fc_adc[10] $ CB42_cs_buffer[1] $ CB72_cout[0];
CB72_sout_node[1] = DFFE(CB72_sout_node[1]_lut_out, CCLK, !L1L12, , );

--CB72_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB72_cout[1] = CARRY(fc_adc[10] & !CB42_cs_buffer[1] & !CB72_cout[0] # !fc_adc[10] & (!CB72_cout[0] # !CB42_cs_buffer[1]));


--CB81_sout_node[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] and unplaced
--operation mode is arithmetic

CB81_sout_node[1]_lut_out = fc_adc[10] $ CB61_cs_buffer[1] $ CB81_cout[0];
CB81_sout_node[1] = DFFE(CB81_sout_node[1]_lut_out, CCLK, !L1L51, , );

--CB81_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB81_cout[1] = CARRY(fc_adc[10] & !CB61_cs_buffer[1] & !CB81_cout[0] # !fc_adc[10] & (!CB81_cout[0] # !CB61_cs_buffer[1]));


--CB54_sout_node[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] and unplaced
--operation mode is arithmetic

CB54_sout_node[1]_lut_out = fc_adc[10] $ CB24_cs_buffer[1] $ CB54_cout[0];
CB54_sout_node[1] = DFFE(CB54_sout_node[1]_lut_out, CCLK, !L1L5, , );

--CB54_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB54_cout[1] = CARRY(fc_adc[10] & !CB24_cs_buffer[1] & !CB54_cout[0] # !fc_adc[10] & (!CB54_cout[0] # !CB24_cs_buffer[1]));


--CB63_sout_node[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] and unplaced
--operation mode is arithmetic

CB63_sout_node[1]_lut_out = fc_adc[10] $ CB33_cs_buffer[1] $ CB63_cout[0];
CB63_sout_node[1] = DFFE(CB63_sout_node[1]_lut_out, CCLK, !L1L01, , );

--CB63_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB63_cout[1] = CARRY(fc_adc[10] & !CB33_cs_buffer[1] & !CB63_cout[0] # !fc_adc[10] & (!CB63_cout[0] # !CB33_cs_buffer[1]));


--CB11_cs_buffer[4] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] and unplaced
--operation mode is arithmetic

CB11_cs_buffer[4] = K1_ina[4] $ K1_ind[4] $ !CB11_cout[3];

--CB11_cout[4] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cout[4] and unplaced
--operation mode is arithmetic

CB11_cout[4] = CARRY(K1_ina[4] & (!CB11_cout[3] # !K1_ind[4]) # !K1_ina[4] & !K1_ind[4] & !CB11_cout[3]);


--K1L55 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|49~74 and unplaced
--operation mode is normal

K1L55 = !K1_dudt[4] & !CB11_cs_buffer[4];


--K1L65 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|49~469 and unplaced
--operation mode is normal

K1L65 = (K1_dudt[5] & !CB11_cs_buffer[5] & (K1L55 # K1L75) # !K1_dudt[5] & (K1L55 # K1L75 # !CB11_cs_buffer[5])) & CASCADE(K1L15);


--K1L15 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|47~6 and unplaced
--operation mode is normal

K1L15 = !CB11_cs_buffer[6] # !K1_dudt[6];


--ZB1L8Q is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~14 and unplaced
--operation mode is normal

ZB1L8Q_lut_out = ZB1L51 # ZB1_pulse_rcvd # ZB1L7Q & T2_b_non_empty;
ZB1L8Q = DFFE(ZB1L8Q_lut_out, CCLK, !J1L22, , );


--ZB1L3 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|altr_temp~64 and unplaced
--operation mode is normal

ZB1L3 = ZB1L8Q # ZB1L9Q # ZB1L01Q # ZB1_pulse_rcvd;


--ZB1L31Q is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~19 and unplaced
--operation mode is normal

ZB1L31Q_lut_out = ZB1L8Q & KC1L09Q;
ZB1L31Q = DFFE(ZB1L31Q_lut_out, CCLK, !J1L22, , );


--ZB1L4 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|altr_temp~79 and unplaced
--operation mode is normal

ZB1L4 = ZB1L31Q # ZB1L7Q;


--ZB1L5 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|altr_temp~80 and unplaced
--operation mode is normal

ZB1L5 = W11L41 & (ZB1L11Q # !ZB1_tcwf_aclr & !B1L411Q) # !W11L41 & !ZB1_tcwf_aclr & !B1L411Q;


--N1_inst10[6] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[6] and unplaced
--operation mode is normal

N1_inst10[6]_lut_out = fc_adc[8];
N1_inst10[6] = DFFE(N1_inst10[6]_lut_out, CCLK, , , );


--CB2_cs_buffer[2] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] and unplaced
--operation mode is arithmetic

CB2_cs_buffer[2] = K1_ina[2] $ K1_ind[2] $ !CB2_cout[1];

--CB2_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB2_cout[2] = CARRY(K1_ina[2] & (!CB2_cout[1] # !K1_ind[2]) # !K1_ina[2] & !K1_ind[2] & !CB2_cout[1]);


--XB2_dffs[0] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] and unplaced
--operation mode is normal

XB2_dffs[0]_lut_out = systime[0] & (XB2_dffs[1] # E1_tx_time_lat) # !systime[0] & XB2_dffs[1] & !E1_tx_time_lat;
XB2_dffs[0] = DFFE(XB2_dffs[0]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[0] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0] and unplaced
--operation mode is normal

XB4_dffs[0]_lut_out = systime[0] & (XB4_dffs[1] # ZB1L01Q) # !systime[0] & XB4_dffs[1] & !ZB1L01Q;
XB4_dffs[0] = DFFE(XB4_dffs[0]_lut_out, CCLK, , , D1_inst38);


--PB02_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|9 and unplaced
--operation mode is normal

PB02_9 = KC1_muxsel1 # KC1_muxsel0 & XB2_dffs[0] # !KC1_muxsel0 & XB4_dffs[0];


--U2_q[8] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[8] and unplaced
U2_q[8]_data_in = fc_adc[10];
U2_q[8]_write_enable = S2_2;
U2_q[8]_clock_0 = CCLK;
U2_q[8]_clock_1 = CCLK;
U2_q[8]_clear_0 = !ZB1_tcwf_aclr;
U2_q[8]_clock_enable_1 = S2_0;
U2_q[8]_write_address = WR_ADDR(W41_sload_path[0], W41_sload_path[1], W41_sload_path[2], W41_sload_path[3], W41_sload_path[4], W41_sload_path[5]);
U2_q[8]_read_address = RD_ADDR(U2L11, W31_sload_path[0], W31_sload_path[1], W31_sload_path[2], W31_sload_path[3], W31_sload_path[4]);
U2_q[8] = MEMORY_SEGMENT(U2_q[8]_data_in, U2_q[8]_write_enable, U2_q[8]_clock_0, U2_q[8]_clock_1, U2_q[8]_clear_0, , , U2_q[8]_clock_enable_1, VCC, U2_q[8]_write_address, U2_q[8]_read_address);


--U2_q[0] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[0] and unplaced
U2_q[0]_data_in = fc_adc[2];
U2_q[0]_write_enable = S2_2;
U2_q[0]_clock_0 = CCLK;
U2_q[0]_clock_1 = CCLK;
U2_q[0]_clear_0 = !ZB1_tcwf_aclr;
U2_q[0]_clock_enable_1 = S2_0;
U2_q[0]_write_address = WR_ADDR(W41_sload_path[0], W41_sload_path[1], W41_sload_path[2], W41_sload_path[3], W41_sload_path[4], W41_sload_path[5]);
U2_q[0]_read_address = RD_ADDR(U2L11, W31_sload_path[0], W31_sload_path[1], W31_sload_path[2], W31_sload_path[3], W31_sload_path[4]);
U2_q[0] = MEMORY_SEGMENT(U2_q[0]_data_in, U2_q[0]_write_enable, U2_q[0]_clock_0, U2_q[0]_clock_1, U2_q[0]_clear_0, , , U2_q[0]_clock_enable_1, VCC, U2_q[0]_write_address, U2_q[0]_read_address);


--PB02L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|6~9 and unplaced
--operation mode is normal

PB02L1 = (KC1_muxsel0 & U2_q[8] # !KC1_muxsel0 & U2_q[0] # !KC1_muxsel1) & CASCADE(PB02_9);


--U3_q[0] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[0] and unplaced
U3_q[0]_data_in = tx_fd[0];
U3_q[0]_write_enable = S3_2;
U3_q[0]_clock_0 = CCLK;
U3_q[0]_clock_1 = CCLK;
U3_q[0]_clear_0 = D1_inst8;
U3_q[0]_clock_enable_1 = S3_0;
U3_q[0]_write_address = WR_ADDR(W91_sload_path[0], W91_sload_path[1], W91_sload_path[2], W91_sload_path[3], W91_sload_path[4], W91_sload_path[5], W91_sload_path[6], W91_sload_path[7], W91_sload_path[8], W91_sload_path[9]);
U3_q[0]_read_address = RD_ADDR(U3L11, W81_sload_path[0], W81_sload_path[1], W81_sload_path[2], W81_sload_path[3], W81_sload_path[4], W81_sload_path[5], W81_sload_path[6], W81_sload_path[7], W81_sload_path[8]);
U3_q[0] = MEMORY_SEGMENT(U3_q[0]_data_in, U3_q[0]_write_enable, U3_q[0]_clock_0, U3_q[0]_clock_1, U3_q[0]_clear_0, , , U3_q[0]_clock_enable_1, VCC, U3_q[0]_write_address, U3_q[0]_read_address);


--PB91_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|9 and unplaced
--operation mode is normal

PB91_9 = KC1_muxsel1 # KC1_muxsel0 & !dom_B_sel_L # !KC1_muxsel0 & U3_q[0];


--PB91L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|6~9 and unplaced
--operation mode is normal

PB91L1 = (W22_sload_path[0] & !KC1_muxsel0 # !KC1_muxsel1) & CASCADE(PB91_9);


--D1_inst25[8] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[8] and unplaced
--operation mode is normal

D1_inst25[8]_lut_out = id[40];
D1_inst25[8] = DFFE(D1_inst25[8]_lut_out, CCLK, !J1L01, , id_stb_H);


--D1_inst25[0] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[0] and unplaced
--operation mode is normal

D1_inst25[0]_lut_out = id[32];
D1_inst25[0] = DFFE(D1_inst25[0]_lut_out, CCLK, !J1L01, , id_stb_H);


--PB22_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00018|9 and unplaced
--operation mode is normal

PB22_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst25[8] # !KC1_muxsel0 & D1_inst25[0];


--D1_inst29[8] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[8] and unplaced
--operation mode is normal

D1_inst29[8]_lut_out = id[8];
D1_inst29[8] = DFFE(D1_inst29[8]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[0] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[0] and unplaced
--operation mode is normal

D1_inst29[0]_lut_out = id[0];
D1_inst29[0] = DFFE(D1_inst29[0]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB12_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00016|9 and unplaced
--operation mode is normal

PB12_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst29[8] # !KC1_muxsel0 & D1_inst29[0];


--D1_inst29[24] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[24] and unplaced
--operation mode is normal

D1_inst29[24]_lut_out = id[24];
D1_inst29[24] = DFFE(D1_inst29[24]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[16] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[16] and unplaced
--operation mode is normal

D1_inst29[16]_lut_out = id[16];
D1_inst29[16] = DFFE(D1_inst29[16]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB12L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00016|6~10 and unplaced
--operation mode is normal

PB12L1 = (KC1_muxsel0 & D1_inst29[24] # !KC1_muxsel0 & D1_inst29[16] # !KC1_muxsel1) & CASCADE(PB12_9);


--PB33_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00020|9 and unplaced
--operation mode is normal

PB33_9 = KC1_muxsel3 # KC1_muxsel2 & PB03L1 # !KC1_muxsel2 & PB92L1;


--PB33L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00020|6~9 and unplaced
--operation mode is normal

PB33L1 = (KC1_muxsel2 & PB23L1 # !KC1_muxsel2 & PB13L1 # !KC1_muxsel3) & CASCADE(PB33_9);


--XB3_dffs[6] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[6] and unplaced
--operation mode is normal

XB3_dffs[6]_lut_out = PB84L2 & (XB3_dffs[7] # RC1_txshld) # !PB84L2 & XB3_dffs[7] & !RC1_txshld;
XB3_dffs[6] = DFFE(XB3_dffs[6]_lut_out, CCLK, RC1_txshclr, , RC1_txshen);


--ZB1L2 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|altr_temp~58 and unplaced
--operation mode is normal

ZB1L2 = W11L41 & (ZB1L11Q # ZB1L8Q & KC1L09Q) # !W11L41 & ZB1L8Q & KC1L09Q;


--T2_35 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|35 and unplaced
--operation mode is normal

T2_35 = ZB1_tcwf_rdreq & (T2_b_non_empty $ (T2_b_full # !ZB1_tcwf_wrreq)) # !ZB1_tcwf_rdreq & (T2_b_full # !ZB1_tcwf_wrreq);


--T2L31 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|sm_emptyfull~349 and unplaced
--operation mode is normal

T2L31 = W21_pre_out[2] & (!W21_pre_out[4] # !W21_pre_out[3]) # !W21_pre_out[2] & W21_pre_out[3] & !W21_pre_out[4];


--T2L41 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|sm_emptyfull~357 and unplaced
--operation mode is normal

T2L41 = T2L31 # ZB1_tcwf_wrreq & !W21_pre_out[2] # !W21_sload_path[0];


--T2L21 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|sm_emptyfull~341 and unplaced
--operation mode is normal

T2L21 = ZB1_tcwf_rdreq & W21_pre_out[4] # !ZB1_tcwf_rdreq & (!W21_pre_out[1] # !W21_pre_out[5]);


--T2L11 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|sm_emptyfull~58 and unplaced
--operation mode is normal

T2L11 = !ZB1_tcwf_wrreq & (W21_pre_out[5] # W21_pre_out[1]);


--T2L01 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|sm_emptyfull~39 and unplaced
--operation mode is normal

T2L01 = T2L8Q & (T2L41 # T2L21 # T2L11);


--T2L9 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|sm_emptyfull~23 and unplaced
--operation mode is normal

T2L9 = ZB1_tcwf_wrreq & !T2_b_non_empty;


--XB2_dffs[9] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] and unplaced
--operation mode is normal

XB2_dffs[9]_lut_out = systime[9] & (XB2_dffs[10] # E1_tx_time_lat) # !systime[9] & XB2_dffs[10] & !E1_tx_time_lat;
XB2_dffs[9] = DFFE(XB2_dffs[9]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[9] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9] and unplaced
--operation mode is normal

XB4_dffs[9]_lut_out = systime[9] & (XB4_dffs[10] # ZB1L01Q) # !systime[9] & XB4_dffs[10] & !ZB1L01Q;
XB4_dffs[9] = DFFE(XB4_dffs[9]_lut_out, CCLK, , , D1_inst38);


--S2_9 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|9 and unplaced
--operation mode is normal

S2_9 = ZB1_tcwf_rdreq & T2_b_non_empty & !S2_rd_ptr_lsb;


--S3_9 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|9 and unplaced
--operation mode is normal

S3_9 = KC1_frd_next & RC1_txshld & T3_b_non_empty & !S3_rd_ptr_lsb;


--B1L75 is DC_CTRL:DC_CTRL|altr_temp~1201 and unplaced
--operation mode is normal

B1L75 = B1L911Q # B1L811Q # B1L121Q;


--B1L85 is DC_CTRL:DC_CTRL|altr_temp~1209 and unplaced
--operation mode is normal

B1L85 = B1L31 & (B1L75 & !KC1_ctrl_sent # !B1L011Q) # !B1L31 & B1L75 & !KC1_ctrl_sent;


--B1L63 is DC_CTRL:DC_CTRL|altr_temp~125 and unplaced
--operation mode is normal

B1L63 = J1L31 # J1L11 & !T3_b_non_empty;


--B1L93 is DC_CTRL:DC_CTRL|altr_temp~237 and unplaced
--operation mode is normal

B1L93 = KC1_msg_sent & (B1L621Q # B1L711Q);


--B1L55 is DC_CTRL:DC_CTRL|altr_temp~1192 and unplaced
--operation mode is normal

B1L55 = B1L93 # B1L61 # B1L31 & !B1L011Q;


--B1L65 is DC_CTRL:DC_CTRL|altr_temp~1198 and unplaced
--operation mode is normal

B1L65 = B1L55 # !KC1_ctrl_sent & (B1L911Q # !B1L16);


--B1L21 is DC_CTRL:DC_CTRL|289~46 and unplaced
--operation mode is normal

B1L21 = B1_SV10 & B1_SV11 & !B1_SV12 & !B1L011Q;


--B1L45 is DC_CTRL:DC_CTRL|altr_temp~1172 and unplaced
--operation mode is normal

B1L45 = B1L21 # !KC1_ctrl_sent & (B1L121Q # !B1L04);


--B1L73 is DC_CTRL:DC_CTRL|altr_temp~135 and unplaced
--operation mode is normal

B1L73 = B1L321Q # B1L221Q # B1L421Q # B1L121Q;


--B1L06 is DC_CTRL:DC_CTRL|altr_temp~1224 and unplaced
--operation mode is normal

B1L06 = B1L31 & (B1L73 & !KC1_ctrl_sent # !B1L011Q) # !B1L31 & B1L73 & !KC1_ctrl_sent;


--B1L95 is DC_CTRL:DC_CTRL|altr_temp~1214 and unplaced
--operation mode is normal

B1L95 = J1L4 & (XB1_dffs[2] $ !XB1_dffs[3]);


--XB2_dffs[5] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5] and unplaced
--operation mode is normal

XB2_dffs[5]_lut_out = systime[5] & (XB2_dffs[6] # E1_tx_time_lat) # !systime[5] & XB2_dffs[6] & !E1_tx_time_lat;
XB2_dffs[5] = DFFE(XB2_dffs[5]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[5] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5] and unplaced
--operation mode is normal

XB4_dffs[5]_lut_out = systime[5] & (XB4_dffs[6] # ZB1L01Q) # !systime[5] & XB4_dffs[6] & !ZB1L01Q;
XB4_dffs[5] = DFFE(XB4_dffs[5]_lut_out, CCLK, , , D1_inst38);


--PB54_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|9 and unplaced
--operation mode is normal

PB54_9 = KC1_muxsel1 # KC1_muxsel0 & XB2_dffs[5] # !KC1_muxsel0 & XB4_dffs[5];


--U2_q[5] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[5] and unplaced
U2_q[5]_data_in = fc_adc[7];
U2_q[5]_write_enable = S2_2;
U2_q[5]_clock_0 = CCLK;
U2_q[5]_clock_1 = CCLK;
U2_q[5]_clear_0 = !ZB1_tcwf_aclr;
U2_q[5]_clock_enable_1 = S2_0;
U2_q[5]_write_address = WR_ADDR(W41_sload_path[0], W41_sload_path[1], W41_sload_path[2], W41_sload_path[3], W41_sload_path[4], W41_sload_path[5]);
U2_q[5]_read_address = RD_ADDR(U2L11, W31_sload_path[0], W31_sload_path[1], W31_sload_path[2], W31_sload_path[3], W31_sload_path[4]);
U2_q[5] = MEMORY_SEGMENT(U2_q[5]_data_in, U2_q[5]_write_enable, U2_q[5]_clock_0, U2_q[5]_clock_1, U2_q[5]_clear_0, , , U2_q[5]_clock_enable_1, VCC, U2_q[5]_write_address, U2_q[5]_read_address);


--PB54L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|6~9 and unplaced
--operation mode is normal

PB54L1 = (U2_q[5] & !KC1_muxsel0 # !KC1_muxsel1) & CASCADE(PB54_9);


--U3_q[5] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[5] and unplaced
U3_q[5]_data_in = tx_fd[5];
U3_q[5]_write_enable = S3_2;
U3_q[5]_clock_0 = CCLK;
U3_q[5]_clock_1 = CCLK;
U3_q[5]_clear_0 = D1_inst8;
U3_q[5]_clock_enable_1 = S3_0;
U3_q[5]_write_address = WR_ADDR(W91_sload_path[0], W91_sload_path[1], W91_sload_path[2], W91_sload_path[3], W91_sload_path[4], W91_sload_path[5], W91_sload_path[6], W91_sload_path[7], W91_sload_path[8], W91_sload_path[9]);
U3_q[5]_read_address = RD_ADDR(U3L11, W81_sload_path[0], W81_sload_path[1], W81_sload_path[2], W81_sload_path[3], W81_sload_path[4], W81_sload_path[5], W81_sload_path[6], W81_sload_path[7], W81_sload_path[8]);
U3_q[5] = MEMORY_SEGMENT(U3_q[5]_data_in, U3_q[5]_write_enable, U3_q[5]_clock_0, U3_q[5]_clock_1, U3_q[5]_clear_0, , , U3_q[5]_clock_enable_1, VCC, U3_q[5]_write_address, U3_q[5]_read_address);


--PB44_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|9 and unplaced
--operation mode is normal

PB44_9 = KC1_muxsel1 # KC1_muxsel0 & B1_cmd_snd3 # !KC1_muxsel0 & U3_q[5];


--PB44L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|6~9 and unplaced
--operation mode is normal

PB44L1 = (W22_sload_path[5] & !KC1_muxsel0 # !KC1_muxsel1) & CASCADE(PB44_9);


--D1_inst25[13] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[13] and unplaced
--operation mode is normal

D1_inst25[13]_lut_out = id[45];
D1_inst25[13] = DFFE(D1_inst25[13]_lut_out, CCLK, !J1L01, , id_stb_H);


--D1_inst25[5] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[5] and unplaced
--operation mode is normal

D1_inst25[5]_lut_out = id[37];
D1_inst25[5] = DFFE(D1_inst25[5]_lut_out, CCLK, !J1L01, , id_stb_H);


--PB74_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00018|9 and unplaced
--operation mode is normal

PB74_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst25[13] # !KC1_muxsel0 & D1_inst25[5];


--D1_inst29[13] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[13] and unplaced
--operation mode is normal

D1_inst29[13]_lut_out = id[13];
D1_inst29[13] = DFFE(D1_inst29[13]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[5] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[5] and unplaced
--operation mode is normal

D1_inst29[5]_lut_out = id[5];
D1_inst29[5] = DFFE(D1_inst29[5]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB64_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00016|9 and unplaced
--operation mode is normal

PB64_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst29[13] # !KC1_muxsel0 & D1_inst29[5];


--D1_inst29[29] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[29] and unplaced
--operation mode is normal

D1_inst29[29]_lut_out = id[29];
D1_inst29[29] = DFFE(D1_inst29[29]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[21] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[21] and unplaced
--operation mode is normal

D1_inst29[21]_lut_out = id[21];
D1_inst29[21] = DFFE(D1_inst29[21]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB64L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00016|6~10 and unplaced
--operation mode is normal

PB64L1 = (KC1_muxsel0 & D1_inst29[29] # !KC1_muxsel0 & D1_inst29[21] # !KC1_muxsel1) & CASCADE(PB64_9);


--PB83_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|9 and unplaced
--operation mode is normal

PB83_9 = KC1_muxsel3 # KC1_muxsel2 & PB53L1 # !KC1_muxsel2 & PB43L1;


--PB83L2 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020|6~9 and unplaced
--operation mode is normal

PB83L2 = (PB83L1 # PB63L1 & !KC1_muxsel2 # !KC1_muxsel3) & CASCADE(PB83_9);


--CB8_cs_buffer[3] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] and unplaced
--operation mode is arithmetic

CB8_cs_buffer[3] = K1_ind[3] $ K1_ina[3] $ CB8_cout[2];

--CB8_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB8_cout[3] = CARRY(K1_ind[3] & K1_ina[3] & !CB8_cout[2] # !K1_ind[3] & (K1_ina[3] # !CB8_cout[2]));


--CB11_cs_buffer[3] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] and unplaced
--operation mode is arithmetic

CB11_cs_buffer[3] = K1_ina[3] $ K1_ind[3] $ CB11_cout[2];

--CB11_cout[3] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cout[3] and unplaced
--operation mode is arithmetic

CB11_cout[3] = CARRY(K1_ina[3] & K1_ind[3] & !CB11_cout[2] # !K1_ina[3] & (K1_ind[3] # !CB11_cout[2]));


--ZB1L51 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~189 and unplaced
--operation mode is normal

ZB1L51 = ZB1L8Q & !KC1L09Q;


--N1_inst10[5] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[5] and unplaced
--operation mode is normal

N1_inst10[5]_lut_out = fc_adc[7];
N1_inst10[5] = DFFE(N1_inst10[5]_lut_out, CCLK, , , );


--CB2_cs_buffer[1] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] and unplaced
--operation mode is arithmetic

CB2_cs_buffer[1] = K1_ina[1] $ K1_ind[1] $ CB2_cout[0];

--CB2_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:15|addcore:adder|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB2_cout[1] = CARRY(K1_ina[1] & K1_ind[1] & !CB2_cout[0] # !K1_ina[1] & (K1_ind[1] # !CB2_cout[0]));


--K1L82 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|19~47 and unplaced
--operation mode is normal

K1L82 = low_thr[2] & !low_thr[1] & !CB2_cs_buffer[1] & !CB2_cs_buffer[2] # !low_thr[2] & (!low_thr[1] & !CB2_cs_buffer[1] # !CB2_cs_buffer[2]);


--K1L13 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|19~447 and unplaced
--operation mode is normal

K1L13 = (!CB2_cs_buffer[3] # !low_thr[3]) & CASCADE(K1L82);


--XB2_dffs[1] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] and unplaced
--operation mode is normal

XB2_dffs[1]_lut_out = systime[1] & (XB2_dffs[2] # E1_tx_time_lat) # !systime[1] & XB2_dffs[2] & !E1_tx_time_lat;
XB2_dffs[1] = DFFE(XB2_dffs[1]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[1] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1] and unplaced
--operation mode is normal

XB4_dffs[1]_lut_out = systime[1] & (XB4_dffs[2] # ZB1L01Q) # !systime[1] & XB4_dffs[2] & !ZB1L01Q;
XB4_dffs[1] = DFFE(XB4_dffs[1]_lut_out, CCLK, , , D1_inst38);


--PB52_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|9 and unplaced
--operation mode is normal

PB52_9 = KC1_muxsel1 # KC1_muxsel0 & XB2_dffs[1] # !KC1_muxsel0 & XB4_dffs[1];


--U2_q[9] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[9] and unplaced
U2_q[9]_data_in = fc_adc[11];
U2_q[9]_write_enable = S2_2;
U2_q[9]_clock_0 = CCLK;
U2_q[9]_clock_1 = CCLK;
U2_q[9]_clear_0 = !ZB1_tcwf_aclr;
U2_q[9]_clock_enable_1 = S2_0;
U2_q[9]_write_address = WR_ADDR(W41_sload_path[0], W41_sload_path[1], W41_sload_path[2], W41_sload_path[3], W41_sload_path[4], W41_sload_path[5]);
U2_q[9]_read_address = RD_ADDR(U2L11, W31_sload_path[0], W31_sload_path[1], W31_sload_path[2], W31_sload_path[3], W31_sload_path[4]);
U2_q[9] = MEMORY_SEGMENT(U2_q[9]_data_in, U2_q[9]_write_enable, U2_q[9]_clock_0, U2_q[9]_clock_1, U2_q[9]_clear_0, , , U2_q[9]_clock_enable_1, VCC, U2_q[9]_write_address, U2_q[9]_read_address);


--U2_q[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[1] and unplaced
U2_q[1]_data_in = fc_adc[3];
U2_q[1]_write_enable = S2_2;
U2_q[1]_clock_0 = CCLK;
U2_q[1]_clock_1 = CCLK;
U2_q[1]_clear_0 = !ZB1_tcwf_aclr;
U2_q[1]_clock_enable_1 = S2_0;
U2_q[1]_write_address = WR_ADDR(W41_sload_path[0], W41_sload_path[1], W41_sload_path[2], W41_sload_path[3], W41_sload_path[4], W41_sload_path[5]);
U2_q[1]_read_address = RD_ADDR(U2L11, W31_sload_path[0], W31_sload_path[1], W31_sload_path[2], W31_sload_path[3], W31_sload_path[4]);
U2_q[1] = MEMORY_SEGMENT(U2_q[1]_data_in, U2_q[1]_write_enable, U2_q[1]_clock_0, U2_q[1]_clock_1, U2_q[1]_clear_0, , , U2_q[1]_clock_enable_1, VCC, U2_q[1]_write_address, U2_q[1]_read_address);


--PB52L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|6~9 and unplaced
--operation mode is normal

PB52L1 = (KC1_muxsel0 & U2_q[9] # !KC1_muxsel0 & U2_q[1] # !KC1_muxsel1) & CASCADE(PB52_9);


--U3_q[1] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[1] and unplaced
U3_q[1]_data_in = tx_fd[1];
U3_q[1]_write_enable = S3_2;
U3_q[1]_clock_0 = CCLK;
U3_q[1]_clock_1 = CCLK;
U3_q[1]_clear_0 = D1_inst8;
U3_q[1]_clock_enable_1 = S3_0;
U3_q[1]_write_address = WR_ADDR(W91_sload_path[0], W91_sload_path[1], W91_sload_path[2], W91_sload_path[3], W91_sload_path[4], W91_sload_path[5], W91_sload_path[6], W91_sload_path[7], W91_sload_path[8], W91_sload_path[9]);
U3_q[1]_read_address = RD_ADDR(U3L11, W81_sload_path[0], W81_sload_path[1], W81_sload_path[2], W81_sload_path[3], W81_sload_path[4], W81_sload_path[5], W81_sload_path[6], W81_sload_path[7], W81_sload_path[8]);
U3_q[1] = MEMORY_SEGMENT(U3_q[1]_data_in, U3_q[1]_write_enable, U3_q[1]_clock_0, U3_q[1]_clock_1, U3_q[1]_clear_0, , , U3_q[1]_clock_enable_1, VCC, U3_q[1]_write_address, U3_q[1]_read_address);


--PB42_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|9 and unplaced
--operation mode is normal

PB42_9 = KC1_muxsel1 # U3_q[1] & !KC1_muxsel0;


--PB42L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|6~9 and unplaced
--operation mode is normal

PB42L1 = (W22_sload_path[1] & !KC1_muxsel0 # !KC1_muxsel1) & CASCADE(PB42_9);


--D1_inst25[9] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[9] and unplaced
--operation mode is normal

D1_inst25[9]_lut_out = id[41];
D1_inst25[9] = DFFE(D1_inst25[9]_lut_out, CCLK, !J1L01, , id_stb_H);


--D1_inst25[1] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[1] and unplaced
--operation mode is normal

D1_inst25[1]_lut_out = id[33];
D1_inst25[1] = DFFE(D1_inst25[1]_lut_out, CCLK, !J1L01, , id_stb_H);


--PB72_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00018|9 and unplaced
--operation mode is normal

PB72_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst25[9] # !KC1_muxsel0 & D1_inst25[1];


--D1_inst29[9] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[9] and unplaced
--operation mode is normal

D1_inst29[9]_lut_out = id[9];
D1_inst29[9] = DFFE(D1_inst29[9]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[1] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[1] and unplaced
--operation mode is normal

D1_inst29[1]_lut_out = id[1];
D1_inst29[1] = DFFE(D1_inst29[1]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB62_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00016|9 and unplaced
--operation mode is normal

PB62_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst29[9] # !KC1_muxsel0 & D1_inst29[1];


--D1_inst29[25] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[25] and unplaced
--operation mode is normal

D1_inst29[25]_lut_out = id[25];
D1_inst29[25] = DFFE(D1_inst29[25]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[17] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[17] and unplaced
--operation mode is normal

D1_inst29[17]_lut_out = id[17];
D1_inst29[17] = DFFE(D1_inst29[17]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB62L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00016|6~10 and unplaced
--operation mode is normal

PB62L1 = (KC1_muxsel0 & D1_inst29[25] # !KC1_muxsel0 & D1_inst29[17] # !KC1_muxsel1) & CASCADE(PB62_9);


--XB3_dffs[7] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[7] and unplaced
--operation mode is normal

XB3_dffs[7]_lut_out = PB35L2 & (XB3_dffs[8] # RC1_txshld) # !PB35L2 & XB3_dffs[8] & !RC1_txshld;
XB3_dffs[7] = DFFE(XB3_dffs[7]_lut_out, CCLK, RC1_txshclr, , RC1_txshen);


--XB2_dffs[10] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] and unplaced
--operation mode is normal

XB2_dffs[10]_lut_out = systime[10] & (XB2_dffs[11] # E1_tx_time_lat) # !systime[10] & XB2_dffs[11] & !E1_tx_time_lat;
XB2_dffs[10] = DFFE(XB2_dffs[10]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[10] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10] and unplaced
--operation mode is normal

XB4_dffs[10]_lut_out = systime[10] & (XB4_dffs[11] # ZB1L01Q) # !systime[10] & XB4_dffs[11] & !ZB1L01Q;
XB4_dffs[10] = DFFE(XB4_dffs[10]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[4] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4] and unplaced
--operation mode is normal

XB2_dffs[4]_lut_out = systime[4] & (XB2_dffs[5] # E1_tx_time_lat) # !systime[4] & XB2_dffs[5] & !E1_tx_time_lat;
XB2_dffs[4] = DFFE(XB2_dffs[4]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[4] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4] and unplaced
--operation mode is normal

XB4_dffs[4]_lut_out = systime[4] & (XB4_dffs[5] # ZB1L01Q) # !systime[4] & XB4_dffs[5] & !ZB1L01Q;
XB4_dffs[4] = DFFE(XB4_dffs[4]_lut_out, CCLK, , , D1_inst38);


--PB04_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|9 and unplaced
--operation mode is normal

PB04_9 = KC1_muxsel1 # KC1_muxsel0 & XB2_dffs[4] # !KC1_muxsel0 & XB4_dffs[4];


--U2_q[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[4] and unplaced
U2_q[4]_data_in = fc_adc[6];
U2_q[4]_write_enable = S2_2;
U2_q[4]_clock_0 = CCLK;
U2_q[4]_clock_1 = CCLK;
U2_q[4]_clear_0 = !ZB1_tcwf_aclr;
U2_q[4]_clock_enable_1 = S2_0;
U2_q[4]_write_address = WR_ADDR(W41_sload_path[0], W41_sload_path[1], W41_sload_path[2], W41_sload_path[3], W41_sload_path[4], W41_sload_path[5]);
U2_q[4]_read_address = RD_ADDR(U2L11, W31_sload_path[0], W31_sload_path[1], W31_sload_path[2], W31_sload_path[3], W31_sload_path[4]);
U2_q[4] = MEMORY_SEGMENT(U2_q[4]_data_in, U2_q[4]_write_enable, U2_q[4]_clock_0, U2_q[4]_clock_1, U2_q[4]_clear_0, , , U2_q[4]_clock_enable_1, VCC, U2_q[4]_write_address, U2_q[4]_read_address);


--PB04L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|6~9 and unplaced
--operation mode is normal

PB04L1 = (U2_q[4] & !KC1_muxsel0 # !KC1_muxsel1) & CASCADE(PB04_9);


--U3_q[4] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[4] and unplaced
U3_q[4]_data_in = tx_fd[4];
U3_q[4]_write_enable = S3_2;
U3_q[4]_clock_0 = CCLK;
U3_q[4]_clock_1 = CCLK;
U3_q[4]_clear_0 = D1_inst8;
U3_q[4]_clock_enable_1 = S3_0;
U3_q[4]_write_address = WR_ADDR(W91_sload_path[0], W91_sload_path[1], W91_sload_path[2], W91_sload_path[3], W91_sload_path[4], W91_sload_path[5], W91_sload_path[6], W91_sload_path[7], W91_sload_path[8], W91_sload_path[9]);
U3_q[4]_read_address = RD_ADDR(U3L11, W81_sload_path[0], W81_sload_path[1], W81_sload_path[2], W81_sload_path[3], W81_sload_path[4], W81_sload_path[5], W81_sload_path[6], W81_sload_path[7], W81_sload_path[8]);
U3_q[4] = MEMORY_SEGMENT(U3_q[4]_data_in, U3_q[4]_write_enable, U3_q[4]_clock_0, U3_q[4]_clock_1, U3_q[4]_clear_0, , , U3_q[4]_clock_enable_1, VCC, U3_q[4]_write_address, U3_q[4]_read_address);


--PB93_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|9 and unplaced
--operation mode is normal

PB93_9 = KC1_muxsel1 # KC1_muxsel0 & B1_cmd_snd2 # !KC1_muxsel0 & U3_q[4];


--PB93L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|6~9 and unplaced
--operation mode is normal

PB93L1 = (W22_sload_path[4] & !KC1_muxsel0 # !KC1_muxsel1) & CASCADE(PB93_9);


--D1_inst25[12] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[12] and unplaced
--operation mode is normal

D1_inst25[12]_lut_out = id[44];
D1_inst25[12] = DFFE(D1_inst25[12]_lut_out, CCLK, !J1L01, , id_stb_H);


--D1_inst25[4] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[4] and unplaced
--operation mode is normal

D1_inst25[4]_lut_out = id[36];
D1_inst25[4] = DFFE(D1_inst25[4]_lut_out, CCLK, !J1L01, , id_stb_H);


--PB24_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00018|9 and unplaced
--operation mode is normal

PB24_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst25[12] # !KC1_muxsel0 & D1_inst25[4];


--D1_inst29[12] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[12] and unplaced
--operation mode is normal

D1_inst29[12]_lut_out = id[12];
D1_inst29[12] = DFFE(D1_inst29[12]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[4] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[4] and unplaced
--operation mode is normal

D1_inst29[4]_lut_out = id[4];
D1_inst29[4] = DFFE(D1_inst29[4]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB14_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00016|9 and unplaced
--operation mode is normal

PB14_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst29[12] # !KC1_muxsel0 & D1_inst29[4];


--D1_inst29[28] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[28] and unplaced
--operation mode is normal

D1_inst29[28]_lut_out = id[28];
D1_inst29[28] = DFFE(D1_inst29[28]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[20] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[20] and unplaced
--operation mode is normal

D1_inst29[20]_lut_out = id[20];
D1_inst29[20] = DFFE(D1_inst29[20]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB14L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00016|6~10 and unplaced
--operation mode is normal

PB14L1 = (KC1_muxsel0 & D1_inst29[28] # !KC1_muxsel0 & D1_inst29[20] # !KC1_muxsel1) & CASCADE(PB14_9);


--K1L21 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|7~320 and unplaced
--operation mode is normal

K1L21 = (K1_ind[3] & (K1L41 # K1L31 # !K1_ina[3]) # !K1_ind[3] & !K1_ina[3] & (K1L41 # K1L31)) & CASCADE(K1L9);


--CB8_cs_buffer[2] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] and unplaced
--operation mode is arithmetic

CB8_cs_buffer[2] = K1_ind[2] $ K1_ina[2] $ !CB8_cout[1];

--CB8_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB8_cout[2] = CARRY(K1_ind[2] & (!CB8_cout[1] # !K1_ina[2]) # !K1_ind[2] & !K1_ina[2] & !CB8_cout[1]);


--K1_dudt[2] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|dudt[2] and unplaced
--operation mode is normal

K1_dudt[2]_lut_out = Z1_max_ena # low_thr[2] & !Z1_min_ena;
K1_dudt[2] = DFFE(K1_dudt[2]_lut_out, CCLK, , , !Z1_dudt_ena);


--K1L04 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|39~86 and unplaced
--operation mode is normal

K1L04 = !K1_dudt[2] & !CB8_cs_buffer[2];


--K1_dudt[3] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|dudt[3] and unplaced
--operation mode is normal

K1_dudt[3]_lut_out = Z1_max_ena # low_thr[3] & !Z1_min_ena;
K1_dudt[3] = DFFE(K1_dudt[3]_lut_out, CCLK, , , !Z1_dudt_ena);


--K1L44 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|39~504 and unplaced
--operation mode is normal

K1L44 = (K1_dudt[3] & !CB8_cs_buffer[3] & (K1L04 # K1L54) # !K1_dudt[3] & (K1L04 # K1L54 # !CB8_cs_buffer[3])) & CASCADE(K1L63);


--K1L63 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|37~4 and unplaced
--operation mode is normal

K1L63 = !CB8_cs_buffer[4] # !K1_dudt[4];


--L1L02Q is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst~13 and unplaced
--operation mode is normal

L1L02Q_lut_out = L1L91 $ !MB2_aeb_out;
L1L02Q = DFFE(L1L02Q_lut_out, !CCLK, !L1L71, , );


--L1L12 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst~111 and unplaced
--operation mode is normal

L1L12 = (C1L1 # L1L91 $ !L1L02Q) & CASCADE(RB2L1);


--RB2L1 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|8~7 and unplaced
--operation mode is normal

RB2L1 = CB42_cs_buffer[3] # CB42_cs_buffer[4] # RB2L31;


--L1L41Q is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst4~13 and unplaced
--operation mode is normal

L1L41Q_lut_out = L1L31 $ !MB1_aeb_out;
L1L41Q = DFFE(L1L41Q_lut_out, !CCLK, !L1L11, , );


--L1L51 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst4~111 and unplaced
--operation mode is normal

L1L51 = (C1L1 # L1L31 $ !L1L41Q) & CASCADE(RB1L1);


--RB1L1 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|8~7 and unplaced
--operation mode is normal

RB1L1 = CB61_cs_buffer[3] # CB61_cs_buffer[4] # RB1L31;


--L1L4Q is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst2~13 and unplaced
--operation mode is normal

L1L4Q_lut_out = L1L3 $ !MB4_aeb_out;
L1L4Q = DFFE(L1L4Q_lut_out, !CCLK, !L1L1, , );


--L1L5 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst2~111 and unplaced
--operation mode is normal

L1L5 = (C1L1 # L1L3 $ !L1L4Q) & CASCADE(RB4L1);


--RB4L1 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|8~7 and unplaced
--operation mode is normal

RB4L1 = CB24_cs_buffer[3] # CB24_cs_buffer[4] # RB4L31;


--L1L9Q is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst3~13 and unplaced
--operation mode is normal

L1L9Q_lut_out = L1L8 $ !MB3_aeb_out;
L1L9Q = DFFE(L1L9Q_lut_out, !CCLK, !L1L6, , );


--L1L01 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst3~111 and unplaced
--operation mode is normal

L1L01 = (C1L1 # L1L8 $ !L1L9Q) & CASCADE(RB3L1);


--RB3L1 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|8~7 and unplaced
--operation mode is normal

RB3L1 = CB33_cs_buffer[3] # CB33_cs_buffer[4] # RB3L31;


--CB11_cs_buffer[2] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] and unplaced
--operation mode is arithmetic

CB11_cs_buffer[2] = K1_ina[2] $ K1_ind[2] $ !CB11_cout[1];

--CB11_cout[2] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cout[2] and unplaced
--operation mode is arithmetic

CB11_cout[2] = CARRY(K1_ina[2] & (!CB11_cout[1] # !K1_ind[2]) # !K1_ina[2] & !K1_ind[2] & !CB11_cout[1]);


--K1L45 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|49~67 and unplaced
--operation mode is normal

K1L45 = !K1_dudt[2] & !CB11_cs_buffer[2];


--K1L75 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|49~470 and unplaced
--operation mode is normal

K1L75 = (K1_dudt[3] & !CB11_cs_buffer[3] & (K1L45 # K1L85) # !K1_dudt[3] & (K1L45 # K1L85 # !CB11_cs_buffer[3])) & CASCADE(K1L05);


--K1L05 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|47~4 and unplaced
--operation mode is normal

K1L05 = !CB11_cs_buffer[4] # !K1_dudt[4];


--N1_inst10[4] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[4] and unplaced
--operation mode is normal

N1_inst10[4]_lut_out = fc_adc[6];
N1_inst10[4] = DFFE(N1_inst10[4]_lut_out, CCLK, , , );


--XB2_dffs[2] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] and unplaced
--operation mode is normal

XB2_dffs[2]_lut_out = systime[2] & (XB2_dffs[3] # E1_tx_time_lat) # !systime[2] & XB2_dffs[3] & !E1_tx_time_lat;
XB2_dffs[2] = DFFE(XB2_dffs[2]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[2] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2] and unplaced
--operation mode is normal

XB4_dffs[2]_lut_out = systime[2] & (XB4_dffs[3] # ZB1L01Q) # !systime[2] & XB4_dffs[3] & !ZB1L01Q;
XB4_dffs[2] = DFFE(XB4_dffs[2]_lut_out, CCLK, , , D1_inst38);


--PB03_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|9 and unplaced
--operation mode is normal

PB03_9 = KC1_muxsel1 # KC1_muxsel0 & XB2_dffs[2] # !KC1_muxsel0 & XB4_dffs[2];


--U2_q[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[2] and unplaced
U2_q[2]_data_in = fc_adc[4];
U2_q[2]_write_enable = S2_2;
U2_q[2]_clock_0 = CCLK;
U2_q[2]_clock_1 = CCLK;
U2_q[2]_clear_0 = !ZB1_tcwf_aclr;
U2_q[2]_clock_enable_1 = S2_0;
U2_q[2]_write_address = WR_ADDR(W41_sload_path[0], W41_sload_path[1], W41_sload_path[2], W41_sload_path[3], W41_sload_path[4], W41_sload_path[5]);
U2_q[2]_read_address = RD_ADDR(U2L11, W31_sload_path[0], W31_sload_path[1], W31_sload_path[2], W31_sload_path[3], W31_sload_path[4]);
U2_q[2] = MEMORY_SEGMENT(U2_q[2]_data_in, U2_q[2]_write_enable, U2_q[2]_clock_0, U2_q[2]_clock_1, U2_q[2]_clear_0, , , U2_q[2]_clock_enable_1, VCC, U2_q[2]_write_address, U2_q[2]_read_address);


--PB03L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|6~9 and unplaced
--operation mode is normal

PB03L1 = (U2_q[2] & !KC1_muxsel0 # !KC1_muxsel1) & CASCADE(PB03_9);


--U3_q[2] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[2] and unplaced
U3_q[2]_data_in = tx_fd[2];
U3_q[2]_write_enable = S3_2;
U3_q[2]_clock_0 = CCLK;
U3_q[2]_clock_1 = CCLK;
U3_q[2]_clear_0 = D1_inst8;
U3_q[2]_clock_enable_1 = S3_0;
U3_q[2]_write_address = WR_ADDR(W91_sload_path[0], W91_sload_path[1], W91_sload_path[2], W91_sload_path[3], W91_sload_path[4], W91_sload_path[5], W91_sload_path[6], W91_sload_path[7], W91_sload_path[8], W91_sload_path[9]);
U3_q[2]_read_address = RD_ADDR(U3L11, W81_sload_path[0], W81_sload_path[1], W81_sload_path[2], W81_sload_path[3], W81_sload_path[4], W81_sload_path[5], W81_sload_path[6], W81_sload_path[7], W81_sload_path[8]);
U3_q[2] = MEMORY_SEGMENT(U3_q[2]_data_in, U3_q[2]_write_enable, U3_q[2]_clock_0, U3_q[2]_clock_1, U3_q[2]_clear_0, , , U3_q[2]_clock_enable_1, VCC, U3_q[2]_write_address, U3_q[2]_read_address);


--PB92_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|9 and unplaced
--operation mode is normal

PB92_9 = KC1_muxsel1 # KC1_muxsel0 & B1_cmd_snd0 # !KC1_muxsel0 & U3_q[2];


--PB92L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|6~9 and unplaced
--operation mode is normal

PB92L1 = (W22_sload_path[2] & !KC1_muxsel0 # !KC1_muxsel1) & CASCADE(PB92_9);


--D1_inst25[10] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[10] and unplaced
--operation mode is normal

D1_inst25[10]_lut_out = id[42];
D1_inst25[10] = DFFE(D1_inst25[10]_lut_out, CCLK, !J1L01, , id_stb_H);


--D1_inst25[2] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[2] and unplaced
--operation mode is normal

D1_inst25[2]_lut_out = id[34];
D1_inst25[2] = DFFE(D1_inst25[2]_lut_out, CCLK, !J1L01, , id_stb_H);


--PB23_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00018|9 and unplaced
--operation mode is normal

PB23_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst25[10] # !KC1_muxsel0 & D1_inst25[2];


--PB23L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00018|6~10 and unplaced
--operation mode is normal

PB23L1 = (!KC1_muxsel1 # !KC1_muxsel0) & CASCADE(PB23_9);


--D1_inst29[10] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[10] and unplaced
--operation mode is normal

D1_inst29[10]_lut_out = id[10];
D1_inst29[10] = DFFE(D1_inst29[10]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[2] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[2] and unplaced
--operation mode is normal

D1_inst29[2]_lut_out = id[2];
D1_inst29[2] = DFFE(D1_inst29[2]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB13_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00016|9 and unplaced
--operation mode is normal

PB13_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst29[10] # !KC1_muxsel0 & D1_inst29[2];


--D1_inst29[26] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[26] and unplaced
--operation mode is normal

D1_inst29[26]_lut_out = id[26];
D1_inst29[26] = DFFE(D1_inst29[26]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[18] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[18] and unplaced
--operation mode is normal

D1_inst29[18]_lut_out = id[18];
D1_inst29[18] = DFFE(D1_inst29[18]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB13L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00016|6~10 and unplaced
--operation mode is normal

PB13L1 = (KC1_muxsel0 & D1_inst29[26] # !KC1_muxsel0 & D1_inst29[18] # !KC1_muxsel1) & CASCADE(PB13_9);


--XB3_dffs[8] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[8] and unplaced
--operation mode is normal

XB3_dffs[8]_lut_out = PB85L2 & (XB3_dffs[9] # RC1_txshld) # !PB85L2 & XB3_dffs[9] & !RC1_txshld;
XB3_dffs[8] = DFFE(XB3_dffs[8]_lut_out, CCLK, RC1_txshclr, , RC1_txshen);


--XB2_dffs[11] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] and unplaced
--operation mode is normal

XB2_dffs[11]_lut_out = systime[11] & (XB2_dffs[12] # E1_tx_time_lat) # !systime[11] & XB2_dffs[12] & !E1_tx_time_lat;
XB2_dffs[11] = DFFE(XB2_dffs[11]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[11] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11] and unplaced
--operation mode is normal

XB4_dffs[11]_lut_out = systime[11] & (XB4_dffs[12] # ZB1L01Q) # !systime[11] & XB4_dffs[12] & !ZB1L01Q;
XB4_dffs[11] = DFFE(XB4_dffs[11]_lut_out, CCLK, , , D1_inst38);


--T2L3 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|b_full~26 and unplaced
--operation mode is normal

T2L3 = ZB1_tcwf_wrreq & W21_pre_out[4] & W21_pre_out[3] & W21_pre_out[2];


--T2L4 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|a_fefifo:fifo_state|b_full~39 and unplaced
--operation mode is normal

T2L4 = (T2L8Q & W21_pre_out[5] & W21_pre_out[1] & W21_sload_path[0]) & CASCADE(T2L3);


--XB2_dffs[3] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] and unplaced
--operation mode is normal

XB2_dffs[3]_lut_out = systime[3] & (XB2_dffs[4] # E1_tx_time_lat) # !systime[3] & XB2_dffs[4] & !E1_tx_time_lat;
XB2_dffs[3] = DFFE(XB2_dffs[3]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[3] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3] and unplaced
--operation mode is normal

XB4_dffs[3]_lut_out = systime[3] & (XB4_dffs[4] # ZB1L01Q) # !systime[3] & XB4_dffs[4] & !ZB1L01Q;
XB4_dffs[3] = DFFE(XB4_dffs[3]_lut_out, CCLK, , , D1_inst38);


--PB53_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|9 and unplaced
--operation mode is normal

PB53_9 = KC1_muxsel1 # KC1_muxsel0 & XB2_dffs[3] # !KC1_muxsel0 & XB4_dffs[3];


--U2_q[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[3] and unplaced
U2_q[3]_data_in = fc_adc[5];
U2_q[3]_write_enable = S2_2;
U2_q[3]_clock_0 = CCLK;
U2_q[3]_clock_1 = CCLK;
U2_q[3]_clear_0 = !ZB1_tcwf_aclr;
U2_q[3]_clock_enable_1 = S2_0;
U2_q[3]_write_address = WR_ADDR(W41_sload_path[0], W41_sload_path[1], W41_sload_path[2], W41_sload_path[3], W41_sload_path[4], W41_sload_path[5]);
U2_q[3]_read_address = RD_ADDR(U2L11, W31_sload_path[0], W31_sload_path[1], W31_sload_path[2], W31_sload_path[3], W31_sload_path[4]);
U2_q[3] = MEMORY_SEGMENT(U2_q[3]_data_in, U2_q[3]_write_enable, U2_q[3]_clock_0, U2_q[3]_clock_1, U2_q[3]_clear_0, , , U2_q[3]_clock_enable_1, VCC, U2_q[3]_write_address, U2_q[3]_read_address);


--PB53L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|6~9 and unplaced
--operation mode is normal

PB53L1 = (U2_q[3] & !KC1_muxsel0 # !KC1_muxsel1) & CASCADE(PB53_9);


--U3_q[3] is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[3] and unplaced
U3_q[3]_data_in = tx_fd[3];
U3_q[3]_write_enable = S3_2;
U3_q[3]_clock_0 = CCLK;
U3_q[3]_clock_1 = CCLK;
U3_q[3]_clear_0 = D1_inst8;
U3_q[3]_clock_enable_1 = S3_0;
U3_q[3]_write_address = WR_ADDR(W91_sload_path[0], W91_sload_path[1], W91_sload_path[2], W91_sload_path[3], W91_sload_path[4], W91_sload_path[5], W91_sload_path[6], W91_sload_path[7], W91_sload_path[8], W91_sload_path[9]);
U3_q[3]_read_address = RD_ADDR(U3L11, W81_sload_path[0], W81_sload_path[1], W81_sload_path[2], W81_sload_path[3], W81_sload_path[4], W81_sload_path[5], W81_sload_path[6], W81_sload_path[7], W81_sload_path[8]);
U3_q[3] = MEMORY_SEGMENT(U3_q[3]_data_in, U3_q[3]_write_enable, U3_q[3]_clock_0, U3_q[3]_clock_1, U3_q[3]_clear_0, , , U3_q[3]_clock_enable_1, VCC, U3_q[3]_write_address, U3_q[3]_read_address);


--PB43_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|9 and unplaced
--operation mode is normal

PB43_9 = KC1_muxsel1 # KC1_muxsel0 & B1_cmd_snd1 # !KC1_muxsel0 & U3_q[3];


--PB43L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|6~9 and unplaced
--operation mode is normal

PB43L1 = (W22_sload_path[3] & !KC1_muxsel0 # !KC1_muxsel1) & CASCADE(PB43_9);


--D1_inst25[11] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[11] and unplaced
--operation mode is normal

D1_inst25[11]_lut_out = id[43];
D1_inst25[11] = DFFE(D1_inst25[11]_lut_out, CCLK, !J1L01, , id_stb_H);


--D1_inst25[3] is DC_Tx_chan_04:DC_Tx_chan_04|inst25[3] and unplaced
--operation mode is normal

D1_inst25[3]_lut_out = id[35];
D1_inst25[3] = DFFE(D1_inst25[3]_lut_out, CCLK, !J1L01, , id_stb_H);


--PB73_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00018|9 and unplaced
--operation mode is normal

PB73_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst25[11] # !KC1_muxsel0 & D1_inst25[3];


--D1_inst29[11] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[11] and unplaced
--operation mode is normal

D1_inst29[11]_lut_out = id[11];
D1_inst29[11] = DFFE(D1_inst29[11]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[3] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[3] and unplaced
--operation mode is normal

D1_inst29[3]_lut_out = id[3];
D1_inst29[3] = DFFE(D1_inst29[3]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB63_9 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00016|9 and unplaced
--operation mode is normal

PB63_9 = KC1_muxsel1 # KC1_muxsel0 & D1_inst29[11] # !KC1_muxsel0 & D1_inst29[3];


--D1_inst29[27] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[27] and unplaced
--operation mode is normal

D1_inst29[27]_lut_out = id[27];
D1_inst29[27] = DFFE(D1_inst29[27]_lut_out, CCLK, !J1L01, , id_stb_L);


--D1_inst29[19] is DC_Tx_chan_04:DC_Tx_chan_04|inst29[19] and unplaced
--operation mode is normal

D1_inst29[19]_lut_out = id[19];
D1_inst29[19] = DFFE(D1_inst29[19]_lut_out, CCLK, !J1L01, , id_stb_L);


--PB63L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00016|6~10 and unplaced
--operation mode is normal

PB63L1 = (KC1_muxsel0 & D1_inst29[27] # !KC1_muxsel0 & D1_inst29[19] # !KC1_muxsel1) & CASCADE(PB63_9);


--CB8_cs_buffer[1] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] and unplaced
--operation mode is arithmetic

CB8_cs_buffer[1] = K1_ind[1] $ K1_ina[1] $ CB8_cout[0];

--CB8_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB8_cout[1] = CARRY(K1_ind[1] & K1_ina[1] & !CB8_cout[0] # !K1_ind[1] & (K1_ina[1] # !CB8_cout[0]));


--RB2L2 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|8~12 and unplaced
--operation mode is normal

RB2L2 = CB42_cs_buffer[3] # RB2L31;


--L1L91 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst~4 and unplaced
--operation mode is normal

L1L91 = L1L91 & (!CB42_cs_buffer[4] & !RB2L2 # !C1L1) # !L1L91 & !CB42_cs_buffer[4] & !RB2L2;


--L1L71 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst~2 and unplaced
--operation mode is normal

L1L71 = C1L1 # !CB42_cs_buffer[3] & !CB42_cs_buffer[4] & !RB2L31;


--RB1L2 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|8~12 and unplaced
--operation mode is normal

RB1L2 = CB61_cs_buffer[3] # RB1L31;


--L1L31 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst4~4 and unplaced
--operation mode is normal

L1L31 = L1L31 & (!CB61_cs_buffer[4] & !RB1L2 # !C1L1) # !L1L31 & !CB61_cs_buffer[4] & !RB1L2;


--L1L11 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst4~2 and unplaced
--operation mode is normal

L1L11 = C1L1 # !CB61_cs_buffer[3] & !CB61_cs_buffer[4] & !RB1L31;


--RB4L2 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|8~12 and unplaced
--operation mode is normal

RB4L2 = CB24_cs_buffer[3] # RB4L31;


--L1L3 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst2~4 and unplaced
--operation mode is normal

L1L3 = L1L3 & (!CB24_cs_buffer[4] & !RB4L2 # !C1L1) # !L1L3 & !CB24_cs_buffer[4] & !RB4L2;


--L1L1 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst2~2 and unplaced
--operation mode is normal

L1L1 = C1L1 # !CB24_cs_buffer[3] & !CB24_cs_buffer[4] & !RB4L31;


--RB3L2 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|8~12 and unplaced
--operation mode is normal

RB3L2 = CB33_cs_buffer[3] # RB3L31;


--L1L8 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst3~4 and unplaced
--operation mode is normal

L1L8 = L1L8 & (!CB33_cs_buffer[4] & !RB3L2 # !C1L1) # !L1L8 & !CB33_cs_buffer[4] & !RB3L2;


--L1L6 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|inst3~2 and unplaced
--operation mode is normal

L1L6 = C1L1 # !CB33_cs_buffer[3] & !CB33_cs_buffer[4] & !RB3L31;


--CB11_cs_buffer[1] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] and unplaced
--operation mode is arithmetic

CB11_cs_buffer[1] = K1_ina[1] $ K1_ind[1] $ CB11_cout[0];

--CB11_cout[1] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cout[1] and unplaced
--operation mode is arithmetic

CB11_cout[1] = CARRY(K1_ina[1] & K1_ind[1] & !CB11_cout[0] # !K1_ina[1] & (K1_ind[1] # !CB11_cout[0]));


--N1_inst10[3] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[3] and unplaced
--operation mode is normal

N1_inst10[3]_lut_out = fc_adc[5];
N1_inst10[3] = DFFE(N1_inst10[3]_lut_out, CCLK, , , );


--CB11_cs_buffer[0] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] and unplaced
--operation mode is arithmetic

CB11_cs_buffer[0] = K1_ind[0] $ K1_ina[0];

--CB11_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:45|addcore:adder|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is arithmetic

CB11_cout[0] = CARRY(K1_ina[0] # !K1_ind[0]);


--XB3_dffs[9] is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[9] and unplaced
--operation mode is normal

XB3_dffs[9]_lut_out = !RC1_txshld # !B1_send_ctrl;
XB3_dffs[9] = DFFE(XB3_dffs[9]_lut_out, CCLK, RC1_txshclr, , RC1_txshen);


--XB2_dffs[12] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] and unplaced
--operation mode is normal

XB2_dffs[12]_lut_out = systime[12] & (XB2_dffs[13] # E1_tx_time_lat) # !systime[12] & XB2_dffs[13] & !E1_tx_time_lat;
XB2_dffs[12] = DFFE(XB2_dffs[12]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[12] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12] and unplaced
--operation mode is normal

XB4_dffs[12]_lut_out = systime[12] & (XB4_dffs[13] # ZB1L01Q) # !systime[12] & XB4_dffs[13] & !ZB1L01Q;
XB4_dffs[12] = DFFE(XB4_dffs[12]_lut_out, CCLK, , , D1_inst38);


--K1L31 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|7~321 and unplaced
--operation mode is normal

K1L31 = (K1_ind[1] & (K1_ind[0] & !K1_ina[0] # !K1_ina[1]) # !K1_ind[1] & K1_ind[0] & !K1_ina[0] & !K1_ina[1]) & CASCADE(K1L01);


--CB8_cs_buffer[0] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] and unplaced
--operation mode is arithmetic

CB8_cs_buffer[0] = K1_ina[0] $ K1_ind[0];

--CB8_cout[0] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|lpm_add_sub:35|addcore:adder|a_csnbuffer:result_node|cout[0] and unplaced
--operation mode is arithmetic

CB8_cout[0] = CARRY(K1_ind[0] # !K1_ina[0]);


--K1_dudt[0] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|dudt[0] and unplaced
--operation mode is normal

K1_dudt[0]_lut_out = Z1_max_ena # !Z1_min_ena;
K1_dudt[0] = DFFE(K1_dudt[0]_lut_out, CCLK, , , !Z1_dudt_ena);


--K1_dudt[1] is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|dudt[1] and unplaced
--operation mode is normal

K1_dudt[1]_lut_out = Z1_max_ena # low_thr[1] & !Z1_min_ena;
K1_dudt[1] = DFFE(K1_dudt[1]_lut_out, CCLK, , , !Z1_dudt_ena);


--K1L93 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|39~81 and unplaced
--operation mode is normal

K1L93 = K1_dudt[1] & CB8_cs_buffer[0] & !K1_dudt[0] & !CB8_cs_buffer[1] # !K1_dudt[1] & (CB8_cs_buffer[0] & !K1_dudt[0] # !CB8_cs_buffer[1]);


--K1L54 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|39~505 and unplaced
--operation mode is normal

K1L54 = (!CB8_cs_buffer[2] # !K1_dudt[2]) & CASCADE(K1L93);


--MB2_aeb_out is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[1]|comptree:comparator|cmpchain:cmp_end|aeb_out and unplaced
--operation mode is normal

MB2_aeb_out = W8_sload_path[0] & !W8_sload_path[1];


--MB1_aeb_out is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator|cmpchain:cmp_end|aeb_out and unplaced
--operation mode is normal

MB1_aeb_out = !W8_sload_path[1] & !W8_sload_path[0];


--MB4_aeb_out is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[3]|comptree:comparator|cmpchain:cmp_end|aeb_out and unplaced
--operation mode is normal

MB4_aeb_out = W8_sload_path[1] & W8_sload_path[0];


--MB3_aeb_out is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[2]|comptree:comparator|cmpchain:cmp_end|aeb_out and unplaced
--operation mode is normal

MB3_aeb_out = W8_sload_path[1] & !W8_sload_path[0];


--K1L35 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|49~62 and unplaced
--operation mode is normal

K1L35 = K1_dudt[1] & CB11_cs_buffer[0] & !K1_dudt[0] & !CB11_cs_buffer[1] # !K1_dudt[1] & (CB11_cs_buffer[0] & !K1_dudt[0] # !CB11_cs_buffer[1]);


--K1L85 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|49~471 and unplaced
--operation mode is normal

K1L85 = (!CB11_cs_buffer[2] # !K1_dudt[2]) & CASCADE(K1L35);


--N1_inst10[2] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[2] and unplaced
--operation mode is normal

N1_inst10[2]_lut_out = fc_adc[4];
N1_inst10[2] = DFFE(N1_inst10[2]_lut_out, CCLK, , , );


--XB2_dffs[13] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] and unplaced
--operation mode is normal

XB2_dffs[13]_lut_out = systime[13] & (XB2_dffs[14] # E1_tx_time_lat) # !systime[13] & XB2_dffs[14] & !E1_tx_time_lat;
XB2_dffs[13] = DFFE(XB2_dffs[13]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[13] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13] and unplaced
--operation mode is normal

XB4_dffs[13]_lut_out = systime[13] & (XB4_dffs[14] # ZB1L01Q) # !systime[13] & XB4_dffs[14] & !ZB1L01Q;
XB4_dffs[13] = DFFE(XB4_dffs[13]_lut_out, CCLK, , , D1_inst38);


--N1_inst10[1] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[1] and unplaced
--operation mode is normal

N1_inst10[1]_lut_out = fc_adc[3];
N1_inst10[1] = DFFE(N1_inst10[1]_lut_out, CCLK, , , );


--XB2_dffs[14] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] and unplaced
--operation mode is normal

XB2_dffs[14]_lut_out = systime[14] & (XB2_dffs[15] # E1_tx_time_lat) # !systime[14] & XB2_dffs[15] & !E1_tx_time_lat;
XB2_dffs[14] = DFFE(XB2_dffs[14]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[14] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14] and unplaced
--operation mode is normal

XB4_dffs[14]_lut_out = systime[14] & (XB4_dffs[15] # ZB1L01Q) # !systime[14] & XB4_dffs[15] & !ZB1L01Q;
XB4_dffs[14] = DFFE(XB4_dffs[14]_lut_out, CCLK, , , D1_inst38);


--N1_inst10[0] is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|inst10[0] and unplaced
--operation mode is normal

N1_inst10[0]_lut_out = fc_adc[2];
N1_inst10[0] = DFFE(N1_inst10[0]_lut_out, CCLK, , , );


--XB2_dffs[15] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] and unplaced
--operation mode is normal

XB2_dffs[15]_lut_out = systime[15] & (XB2_dffs[16] # E1_tx_time_lat) # !systime[15] & XB2_dffs[16] & !E1_tx_time_lat;
XB2_dffs[15] = DFFE(XB2_dffs[15]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[15] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15] and unplaced
--operation mode is normal

XB4_dffs[15]_lut_out = systime[15] & (XB4_dffs[16] # ZB1L01Q) # !systime[15] & XB4_dffs[16] & !ZB1L01Q;
XB4_dffs[15] = DFFE(XB4_dffs[15]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[16] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] and unplaced
--operation mode is normal

XB2_dffs[16]_lut_out = systime[16] & (XB2_dffs[17] # E1_tx_time_lat) # !systime[16] & XB2_dffs[17] & !E1_tx_time_lat;
XB2_dffs[16] = DFFE(XB2_dffs[16]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[16] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16] and unplaced
--operation mode is normal

XB4_dffs[16]_lut_out = systime[16] & (XB4_dffs[17] # ZB1L01Q) # !systime[16] & XB4_dffs[17] & !ZB1L01Q;
XB4_dffs[16] = DFFE(XB4_dffs[16]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[17] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] and unplaced
--operation mode is normal

XB2_dffs[17]_lut_out = systime[17] & (XB2_dffs[18] # E1_tx_time_lat) # !systime[17] & XB2_dffs[18] & !E1_tx_time_lat;
XB2_dffs[17] = DFFE(XB2_dffs[17]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[17] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17] and unplaced
--operation mode is normal

XB4_dffs[17]_lut_out = systime[17] & (XB4_dffs[18] # ZB1L01Q) # !systime[17] & XB4_dffs[18] & !ZB1L01Q;
XB4_dffs[17] = DFFE(XB4_dffs[17]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[18] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] and unplaced
--operation mode is normal

XB2_dffs[18]_lut_out = systime[18] & (XB2_dffs[19] # E1_tx_time_lat) # !systime[18] & XB2_dffs[19] & !E1_tx_time_lat;
XB2_dffs[18] = DFFE(XB2_dffs[18]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[18] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18] and unplaced
--operation mode is normal

XB4_dffs[18]_lut_out = systime[18] & (XB4_dffs[19] # ZB1L01Q) # !systime[18] & XB4_dffs[19] & !ZB1L01Q;
XB4_dffs[18] = DFFE(XB4_dffs[18]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[19] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] and unplaced
--operation mode is normal

XB2_dffs[19]_lut_out = systime[19] & (XB2_dffs[20] # E1_tx_time_lat) # !systime[19] & XB2_dffs[20] & !E1_tx_time_lat;
XB2_dffs[19] = DFFE(XB2_dffs[19]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[19] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19] and unplaced
--operation mode is normal

XB4_dffs[19]_lut_out = systime[19] & (XB4_dffs[20] # ZB1L01Q) # !systime[19] & XB4_dffs[20] & !ZB1L01Q;
XB4_dffs[19] = DFFE(XB4_dffs[19]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[20] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] and unplaced
--operation mode is normal

XB2_dffs[20]_lut_out = systime[20] & (XB2_dffs[21] # E1_tx_time_lat) # !systime[20] & XB2_dffs[21] & !E1_tx_time_lat;
XB2_dffs[20] = DFFE(XB2_dffs[20]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[20] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20] and unplaced
--operation mode is normal

XB4_dffs[20]_lut_out = systime[20] & (XB4_dffs[21] # ZB1L01Q) # !systime[20] & XB4_dffs[21] & !ZB1L01Q;
XB4_dffs[20] = DFFE(XB4_dffs[20]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[21] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] and unplaced
--operation mode is normal

XB2_dffs[21]_lut_out = systime[21] & (XB2_dffs[22] # E1_tx_time_lat) # !systime[21] & XB2_dffs[22] & !E1_tx_time_lat;
XB2_dffs[21] = DFFE(XB2_dffs[21]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[21] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21] and unplaced
--operation mode is normal

XB4_dffs[21]_lut_out = systime[21] & (XB4_dffs[22] # ZB1L01Q) # !systime[21] & XB4_dffs[22] & !ZB1L01Q;
XB4_dffs[21] = DFFE(XB4_dffs[21]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[22] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] and unplaced
--operation mode is normal

XB2_dffs[22]_lut_out = systime[22] & (XB2_dffs[23] # E1_tx_time_lat) # !systime[22] & XB2_dffs[23] & !E1_tx_time_lat;
XB2_dffs[22] = DFFE(XB2_dffs[22]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[22] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22] and unplaced
--operation mode is normal

XB4_dffs[22]_lut_out = systime[22] & (XB4_dffs[23] # ZB1L01Q) # !systime[22] & XB4_dffs[23] & !ZB1L01Q;
XB4_dffs[22] = DFFE(XB4_dffs[22]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[23] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] and unplaced
--operation mode is normal

XB2_dffs[23]_lut_out = systime[23] & (XB2_dffs[24] # E1_tx_time_lat) # !systime[23] & XB2_dffs[24] & !E1_tx_time_lat;
XB2_dffs[23] = DFFE(XB2_dffs[23]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[23] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23] and unplaced
--operation mode is normal

XB4_dffs[23]_lut_out = systime[23] & (XB4_dffs[24] # ZB1L01Q) # !systime[23] & XB4_dffs[24] & !ZB1L01Q;
XB4_dffs[23] = DFFE(XB4_dffs[23]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[24] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] and unplaced
--operation mode is normal

XB2_dffs[24]_lut_out = systime[24] & (XB2_dffs[25] # E1_tx_time_lat) # !systime[24] & XB2_dffs[25] & !E1_tx_time_lat;
XB2_dffs[24] = DFFE(XB2_dffs[24]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[24] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24] and unplaced
--operation mode is normal

XB4_dffs[24]_lut_out = systime[24] & (XB4_dffs[25] # ZB1L01Q) # !systime[24] & XB4_dffs[25] & !ZB1L01Q;
XB4_dffs[24] = DFFE(XB4_dffs[24]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[25] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25] and unplaced
--operation mode is normal

XB2_dffs[25]_lut_out = systime[25] & (XB2_dffs[26] # E1_tx_time_lat) # !systime[25] & XB2_dffs[26] & !E1_tx_time_lat;
XB2_dffs[25] = DFFE(XB2_dffs[25]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[25] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25] and unplaced
--operation mode is normal

XB4_dffs[25]_lut_out = systime[25] & (XB4_dffs[26] # ZB1L01Q) # !systime[25] & XB4_dffs[26] & !ZB1L01Q;
XB4_dffs[25] = DFFE(XB4_dffs[25]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[26] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26] and unplaced
--operation mode is normal

XB2_dffs[26]_lut_out = systime[26] & (XB2_dffs[27] # E1_tx_time_lat) # !systime[26] & XB2_dffs[27] & !E1_tx_time_lat;
XB2_dffs[26] = DFFE(XB2_dffs[26]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[26] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26] and unplaced
--operation mode is normal

XB4_dffs[26]_lut_out = systime[26] & (XB4_dffs[27] # ZB1L01Q) # !systime[26] & XB4_dffs[27] & !ZB1L01Q;
XB4_dffs[26] = DFFE(XB4_dffs[26]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[27] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27] and unplaced
--operation mode is normal

XB2_dffs[27]_lut_out = systime[27] & (XB2_dffs[28] # E1_tx_time_lat) # !systime[27] & XB2_dffs[28] & !E1_tx_time_lat;
XB2_dffs[27] = DFFE(XB2_dffs[27]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[27] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27] and unplaced
--operation mode is normal

XB4_dffs[27]_lut_out = systime[27] & (XB4_dffs[28] # ZB1L01Q) # !systime[27] & XB4_dffs[28] & !ZB1L01Q;
XB4_dffs[27] = DFFE(XB4_dffs[27]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[28] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28] and unplaced
--operation mode is normal

XB2_dffs[28]_lut_out = systime[28] & (XB2_dffs[29] # E1_tx_time_lat) # !systime[28] & XB2_dffs[29] & !E1_tx_time_lat;
XB2_dffs[28] = DFFE(XB2_dffs[28]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[28] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28] and unplaced
--operation mode is normal

XB4_dffs[28]_lut_out = systime[28] & (XB4_dffs[29] # ZB1L01Q) # !systime[28] & XB4_dffs[29] & !ZB1L01Q;
XB4_dffs[28] = DFFE(XB4_dffs[28]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[29] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29] and unplaced
--operation mode is normal

XB2_dffs[29]_lut_out = systime[29] & (XB2_dffs[30] # E1_tx_time_lat) # !systime[29] & XB2_dffs[30] & !E1_tx_time_lat;
XB2_dffs[29] = DFFE(XB2_dffs[29]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[29] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29] and unplaced
--operation mode is normal

XB4_dffs[29]_lut_out = systime[29] & (XB4_dffs[30] # ZB1L01Q) # !systime[29] & XB4_dffs[30] & !ZB1L01Q;
XB4_dffs[29] = DFFE(XB4_dffs[29]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[30] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30] and unplaced
--operation mode is normal

XB2_dffs[30]_lut_out = systime[30] & (XB2_dffs[31] # E1_tx_time_lat) # !systime[30] & XB2_dffs[31] & !E1_tx_time_lat;
XB2_dffs[30] = DFFE(XB2_dffs[30]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[30] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30] and unplaced
--operation mode is normal

XB4_dffs[30]_lut_out = systime[30] & (XB4_dffs[31] # ZB1L01Q) # !systime[30] & XB4_dffs[31] & !ZB1L01Q;
XB4_dffs[30] = DFFE(XB4_dffs[30]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[31] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31] and unplaced
--operation mode is normal

XB2_dffs[31]_lut_out = systime[31] & (XB2_dffs[32] # E1_tx_time_lat) # !systime[31] & XB2_dffs[32] & !E1_tx_time_lat;
XB2_dffs[31] = DFFE(XB2_dffs[31]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[31] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31] and unplaced
--operation mode is normal

XB4_dffs[31]_lut_out = systime[31] & (XB4_dffs[32] # ZB1L01Q) # !systime[31] & XB4_dffs[32] & !ZB1L01Q;
XB4_dffs[31] = DFFE(XB4_dffs[31]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[32] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32] and unplaced
--operation mode is normal

XB2_dffs[32]_lut_out = systime[32] & (XB2_dffs[33] # E1_tx_time_lat) # !systime[32] & XB2_dffs[33] & !E1_tx_time_lat;
XB2_dffs[32] = DFFE(XB2_dffs[32]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[32] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32] and unplaced
--operation mode is normal

XB4_dffs[32]_lut_out = systime[32] & (XB4_dffs[33] # ZB1L01Q) # !systime[32] & XB4_dffs[33] & !ZB1L01Q;
XB4_dffs[32] = DFFE(XB4_dffs[32]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[33] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33] and unplaced
--operation mode is normal

XB2_dffs[33]_lut_out = systime[33] & (XB2_dffs[34] # E1_tx_time_lat) # !systime[33] & XB2_dffs[34] & !E1_tx_time_lat;
XB2_dffs[33] = DFFE(XB2_dffs[33]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[33] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33] and unplaced
--operation mode is normal

XB4_dffs[33]_lut_out = systime[33] & (XB4_dffs[34] # ZB1L01Q) # !systime[33] & XB4_dffs[34] & !ZB1L01Q;
XB4_dffs[33] = DFFE(XB4_dffs[33]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[34] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34] and unplaced
--operation mode is normal

XB2_dffs[34]_lut_out = systime[34] & (XB2_dffs[35] # E1_tx_time_lat) # !systime[34] & XB2_dffs[35] & !E1_tx_time_lat;
XB2_dffs[34] = DFFE(XB2_dffs[34]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[34] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34] and unplaced
--operation mode is normal

XB4_dffs[34]_lut_out = systime[34] & (XB4_dffs[35] # ZB1L01Q) # !systime[34] & XB4_dffs[35] & !ZB1L01Q;
XB4_dffs[34] = DFFE(XB4_dffs[34]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[35] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35] and unplaced
--operation mode is normal

XB2_dffs[35]_lut_out = systime[35] & (XB2_dffs[36] # E1_tx_time_lat) # !systime[35] & XB2_dffs[36] & !E1_tx_time_lat;
XB2_dffs[35] = DFFE(XB2_dffs[35]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[35] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35] and unplaced
--operation mode is normal

XB4_dffs[35]_lut_out = systime[35] & (XB4_dffs[36] # ZB1L01Q) # !systime[35] & XB4_dffs[36] & !ZB1L01Q;
XB4_dffs[35] = DFFE(XB4_dffs[35]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[36] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36] and unplaced
--operation mode is normal

XB2_dffs[36]_lut_out = systime[36] & (XB2_dffs[37] # E1_tx_time_lat) # !systime[36] & XB2_dffs[37] & !E1_tx_time_lat;
XB2_dffs[36] = DFFE(XB2_dffs[36]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[36] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36] and unplaced
--operation mode is normal

XB4_dffs[36]_lut_out = systime[36] & (XB4_dffs[37] # ZB1L01Q) # !systime[36] & XB4_dffs[37] & !ZB1L01Q;
XB4_dffs[36] = DFFE(XB4_dffs[36]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[37] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37] and unplaced
--operation mode is normal

XB2_dffs[37]_lut_out = systime[37] & (XB2_dffs[38] # E1_tx_time_lat) # !systime[37] & XB2_dffs[38] & !E1_tx_time_lat;
XB2_dffs[37] = DFFE(XB2_dffs[37]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[37] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37] and unplaced
--operation mode is normal

XB4_dffs[37]_lut_out = systime[37] & (XB4_dffs[38] # ZB1L01Q) # !systime[37] & XB4_dffs[38] & !ZB1L01Q;
XB4_dffs[37] = DFFE(XB4_dffs[37]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[38] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38] and unplaced
--operation mode is normal

XB2_dffs[38]_lut_out = systime[38] & (XB2_dffs[39] # E1_tx_time_lat) # !systime[38] & XB2_dffs[39] & !E1_tx_time_lat;
XB2_dffs[38] = DFFE(XB2_dffs[38]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[38] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38] and unplaced
--operation mode is normal

XB4_dffs[38]_lut_out = systime[38] & (XB4_dffs[39] # ZB1L01Q) # !systime[38] & XB4_dffs[39] & !ZB1L01Q;
XB4_dffs[38] = DFFE(XB4_dffs[38]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[39] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39] and unplaced
--operation mode is normal

XB2_dffs[39]_lut_out = systime[39] & (XB2_dffs[40] # E1_tx_time_lat) # !systime[39] & XB2_dffs[40] & !E1_tx_time_lat;
XB2_dffs[39] = DFFE(XB2_dffs[39]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[39] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39] and unplaced
--operation mode is normal

XB4_dffs[39]_lut_out = systime[39] & (XB4_dffs[40] # ZB1L01Q) # !systime[39] & XB4_dffs[40] & !ZB1L01Q;
XB4_dffs[39] = DFFE(XB4_dffs[39]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[40] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40] and unplaced
--operation mode is normal

XB2_dffs[40]_lut_out = systime[40] & (XB2_dffs[41] # E1_tx_time_lat) # !systime[40] & XB2_dffs[41] & !E1_tx_time_lat;
XB2_dffs[40] = DFFE(XB2_dffs[40]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[40] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40] and unplaced
--operation mode is normal

XB4_dffs[40]_lut_out = systime[40] & (XB4_dffs[41] # ZB1L01Q) # !systime[40] & XB4_dffs[41] & !ZB1L01Q;
XB4_dffs[40] = DFFE(XB4_dffs[40]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[41] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41] and unplaced
--operation mode is normal

XB2_dffs[41]_lut_out = systime[41] & (XB2_dffs[42] # E1_tx_time_lat) # !systime[41] & XB2_dffs[42] & !E1_tx_time_lat;
XB2_dffs[41] = DFFE(XB2_dffs[41]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[41] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41] and unplaced
--operation mode is normal

XB4_dffs[41]_lut_out = systime[41] & (XB4_dffs[42] # ZB1L01Q) # !systime[41] & XB4_dffs[42] & !ZB1L01Q;
XB4_dffs[41] = DFFE(XB4_dffs[41]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[42] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42] and unplaced
--operation mode is normal

XB2_dffs[42]_lut_out = systime[42] & (XB2_dffs[43] # E1_tx_time_lat) # !systime[42] & XB2_dffs[43] & !E1_tx_time_lat;
XB2_dffs[42] = DFFE(XB2_dffs[42]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[42] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42] and unplaced
--operation mode is normal

XB4_dffs[42]_lut_out = systime[42] & (XB4_dffs[43] # ZB1L01Q) # !systime[42] & XB4_dffs[43] & !ZB1L01Q;
XB4_dffs[42] = DFFE(XB4_dffs[42]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[43] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43] and unplaced
--operation mode is normal

XB2_dffs[43]_lut_out = systime[43] & (XB2_dffs[44] # E1_tx_time_lat) # !systime[43] & XB2_dffs[44] & !E1_tx_time_lat;
XB2_dffs[43] = DFFE(XB2_dffs[43]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[43] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43] and unplaced
--operation mode is normal

XB4_dffs[43]_lut_out = systime[43] & (XB4_dffs[44] # ZB1L01Q) # !systime[43] & XB4_dffs[44] & !ZB1L01Q;
XB4_dffs[43] = DFFE(XB4_dffs[43]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[44] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44] and unplaced
--operation mode is normal

XB2_dffs[44]_lut_out = systime[44] & (XB2_dffs[45] # E1_tx_time_lat) # !systime[44] & XB2_dffs[45] & !E1_tx_time_lat;
XB2_dffs[44] = DFFE(XB2_dffs[44]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[44] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44] and unplaced
--operation mode is normal

XB4_dffs[44]_lut_out = systime[44] & (XB4_dffs[45] # ZB1L01Q) # !systime[44] & XB4_dffs[45] & !ZB1L01Q;
XB4_dffs[44] = DFFE(XB4_dffs[44]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[45] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45] and unplaced
--operation mode is normal

XB2_dffs[45]_lut_out = systime[45] & (XB2_dffs[46] # E1_tx_time_lat) # !systime[45] & XB2_dffs[46] & !E1_tx_time_lat;
XB2_dffs[45] = DFFE(XB2_dffs[45]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[45] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45] and unplaced
--operation mode is normal

XB4_dffs[45]_lut_out = systime[45] & (XB4_dffs[46] # ZB1L01Q) # !systime[45] & XB4_dffs[46] & !ZB1L01Q;
XB4_dffs[45] = DFFE(XB4_dffs[45]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[46] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46] and unplaced
--operation mode is normal

XB2_dffs[46]_lut_out = systime[46] & (XB2_dffs[47] # E1_tx_time_lat) # !systime[46] & XB2_dffs[47] & !E1_tx_time_lat;
XB2_dffs[46] = DFFE(XB2_dffs[46]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[46] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46] and unplaced
--operation mode is normal

XB4_dffs[46]_lut_out = systime[46] & (XB4_dffs[47] # ZB1L01Q) # !systime[46] & XB4_dffs[47] & !ZB1L01Q;
XB4_dffs[46] = DFFE(XB4_dffs[46]_lut_out, CCLK, , , D1_inst38);


--XB2_dffs[47] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47] and unplaced
--operation mode is normal

XB2_dffs[47]_lut_out = systime[47] & E1_tx_time_lat;
XB2_dffs[47] = DFFE(XB2_dffs[47]_lut_out, CCLK, , , D1_inst36);


--XB4_dffs[47] is DC_Tx_chan_04:DC_Tx_chan_04|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47] and unplaced
--operation mode is normal

XB4_dffs[47]_lut_out = systime[47] & ZB1L01Q;
XB4_dffs[47] = DFFE(XB4_dffs[47]_lut_out, CCLK, , , D1_inst38);


--K1L16 is DC_Rx_chan_04:DC_Rx_chan_04|adc_to_ser_dudt:inst18|a_greater_d~11 and unplaced
--operation mode is normal

K1L16 = K1_ind[8] & K1_ina[8] & K1L02 # !K1_ind[8] & (K1_ina[8] # K1L02);


--MB41_aeb_out is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out and unplaced
--operation mode is normal

MB41_aeb_out = W51_sload_path[4];


--MB8_aeb_out is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out and unplaced
--operation mode is normal

MB8_aeb_out = W9_sload_path[4];


--PB85L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020|2~9 and unplaced
--operation mode is normal

PB85L1 = (KC1_muxsel2 & !KC1_muxsel1) & CASCADE(PB75_9);


--PB35L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020|2~2 and unplaced
--operation mode is normal

PB35L1 = (KC1_muxsel2 & !KC1_muxsel1) & CASCADE(PB25_9);


--PB32L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020|2~2 and unplaced
--operation mode is normal

PB32L1 = (KC1_muxsel2 & !KC1_muxsel1) & CASCADE(PB22_9);


--PB84L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020|2~2 and unplaced
--operation mode is normal

PB84L1 = (KC1_muxsel2 & !KC1_muxsel1) & CASCADE(PB74_9);


--PB82L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|2~1 and unplaced
--operation mode is normal

PB82L1 = (KC1_muxsel2) & CASCADE(PB72_9);


--PB34L1 is DC_Tx_chan_04:DC_Tx_chan_04|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020|2~2 and unplaced
--operation mode is normal

PB34L1 = (KC1_muxsel2 & !KC1_muxsel1) & CASCADE(PB24_9);


--RB3L31 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~33 and unplaced
--operation mode is normal

RB3L31 = !RB3_or_node[0][3];


--RB4L31 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~33 and unplaced
--operation mode is normal

RB4L31 = !RB4_or_node[0][3];


--RB2L31 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~33 and unplaced
--operation mode is normal

RB2L31 = !RB2_or_node[0][3];


--RB1L31 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~33 and unplaced
--operation mode is normal

RB1L31 = !RB1_or_node[0][3];


--U1L11 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[7]~0 and unplaced
--operation mode is normal

U1L11 = !S1_rd_ptr_lsb;


--U2L11 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[7]~0 and unplaced
--operation mode is normal

U2L11 = !S2_rd_ptr_lsb;


--U3L11 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|a_dpfifo:subfifo|altdpram:FIFOram|q[7]~8 and unplaced
--operation mode is normal

U3L11 = !S3_rd_ptr_lsb;


--W11L41 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 and unplaced
--operation mode is normal

W11L41 = !W11_cout;


--W6L81 is DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 and unplaced
--operation mode is normal

W6L81 = !W6_cout;


--W8L6 is DC_Rx_chan_04:DC_Rx_chan_04|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 and unplaced
--operation mode is normal

W8L6 = !W8_cout;


--W9L31 is DC_Rx_chan_04:DC_Rx_chan_04|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 and unplaced
--operation mode is normal

W9L31 = !W9_cout;


--W32L8 is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 and unplaced
--operation mode is normal

W32L8 = W32_cout;


--W42L9 is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 and unplaced
--operation mode is normal

W42L9 = !W42_cout;


--W12L81 is DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 and unplaced
--operation mode is normal

W12L81 = !W12_cout;


--W51L31 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 and unplaced
--operation mode is normal

W51L31 = !W51_cout;


--W61L11 is DC_Tx_chan_04:DC_Tx_chan_04|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 and unplaced
--operation mode is normal

W61L11 = W61_cout;


--W42L3 is DC_Tx_chan_04:DC_Tx_chan_04|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0 and unplaced
--operation mode is arithmetic

W42L3 = CARRY(W32L8);


--~GND is ~GND and unplaced
--operation mode is normal

~GND = GND;


--fc_adc[1] is fc_adc[1] and unplaced
--operation mode is input

fc_adc[1] = INPUT();


--fc_adc[0] is fc_adc[0] and unplaced
--operation mode is input

fc_adc[0] = INPUT();


--rs4_out is rs4_out and unplaced
--operation mode is input

rs4_out = INPUT();


--rs485_not_dac is rs485_not_dac and unplaced
--operation mode is input

rs485_not_dac = INPUT();


--dom_A_sel_L is dom_A_sel_L and unplaced
--operation mode is input

dom_A_sel_L = INPUT();


--dom_B_sel_L is dom_B_sel_L and unplaced
--operation mode is input

dom_B_sel_L = INPUT();


--CCLK is CCLK and unplaced
--operation mode is input

CCLK = INPUT();


--reset is reset and unplaced
--operation mode is input

reset = INPUT();


--tx_wrreq is tx_wrreq and unplaced
--operation mode is input

tx_wrreq = INPUT();


--rx_rdreq is rx_rdreq and unplaced
--operation mode is input

rx_rdreq = INPUT();


--msg_rd is msg_rd and unplaced
--operation mode is input

msg_rd = INPUT();


--drbt_req is drbt_req and unplaced
--operation mode is input

drbt_req = INPUT();


--systime[18] is systime[18] and unplaced
--operation mode is input

systime[18] = INPUT();


--id_stb_H is id_stb_H and unplaced
--operation mode is input

id_stb_H = INPUT();


--lrg_thr[8] is lrg_thr[8] and unplaced
--operation mode is input

lrg_thr[8] = INPUT();


--fc_adc[11] is fc_adc[11] and unplaced
--operation mode is input

fc_adc[11] = INPUT();


--lrg_thr[6] is lrg_thr[6] and unplaced
--operation mode is input

lrg_thr[6] = INPUT();


--lrg_thr[7] is lrg_thr[7] and unplaced
--operation mode is input

lrg_thr[7] = INPUT();


--low_thr[5] is low_thr[5] and unplaced
--operation mode is input

low_thr[5] = INPUT();


--fc_adc[10] is fc_adc[10] and unplaced
--operation mode is input

fc_adc[10] = INPUT();


--fc_adc[9] is fc_adc[9] and unplaced
--operation mode is input

fc_adc[9] = INPUT();


--low_thr[3] is low_thr[3] and unplaced
--operation mode is input

low_thr[3] = INPUT();


--low_thr[4] is low_thr[4] and unplaced
--operation mode is input

low_thr[4] = INPUT();


--systime[7] is systime[7] and unplaced
--operation mode is input

systime[7] = INPUT();


--tx_fd[7] is tx_fd[7] and unplaced
--operation mode is input

tx_fd[7] = INPUT();


--id[47] is id[47] and unplaced
--operation mode is input

id[47] = INPUT();


--id[39] is id[39] and unplaced
--operation mode is input

id[39] = INPUT();


--id[15] is id[15] and unplaced
--operation mode is input

id[15] = INPUT();


--id_stb_L is id_stb_L and unplaced
--operation mode is input

id_stb_L = INPUT();


--id[7] is id[7] and unplaced
--operation mode is input

id[7] = INPUT();


--id[31] is id[31] and unplaced
--operation mode is input

id[31] = INPUT();


--id[23] is id[23] and unplaced
--operation mode is input

id[23] = INPUT();


--fc_adc[5] is fc_adc[5] and unplaced
--operation mode is input

fc_adc[5] = INPUT();


--fc_adc[4] is fc_adc[4] and unplaced
--operation mode is input

fc_adc[4] = INPUT();


--fc_adc[6] is fc_adc[6] and unplaced
--operation mode is input

fc_adc[6] = INPUT();


--fc_adc[7] is fc_adc[7] and unplaced
--operation mode is input

fc_adc[7] = INPUT();


--fc_adc[8] is fc_adc[8] and unplaced
--operation mode is input

fc_adc[8] = INPUT();


--systime[8] is systime[8] and unplaced
--operation mode is input

systime[8] = INPUT();


--systime[6] is systime[6] and unplaced
--operation mode is input

systime[6] = INPUT();


--tx_fd[6] is tx_fd[6] and unplaced
--operation mode is input

tx_fd[6] = INPUT();


--id[46] is id[46] and unplaced
--operation mode is input

id[46] = INPUT();


--id[38] is id[38] and unplaced
--operation mode is input

id[38] = INPUT();


--id[14] is id[14] and unplaced
--operation mode is input

id[14] = INPUT();


--id[6] is id[6] and unplaced
--operation mode is input

id[6] = INPUT();


--id[30] is id[30] and unplaced
--operation mode is input

id[30] = INPUT();


--id[22] is id[22] and unplaced
--operation mode is input

id[22] = INPUT();


--low_thr[1] is low_thr[1] and unplaced
--operation mode is input

low_thr[1] = INPUT();


--low_thr[2] is low_thr[2] and unplaced
--operation mode is input

low_thr[2] = INPUT();


--systime[0] is systime[0] and unplaced
--operation mode is input

systime[0] = INPUT();


--fc_adc[2] is fc_adc[2] and unplaced
--operation mode is input

fc_adc[2] = INPUT();


--tx_fd[0] is tx_fd[0] and unplaced
--operation mode is input

tx_fd[0] = INPUT();


--id[40] is id[40] and unplaced
--operation mode is input

id[40] = INPUT();


--id[32] is id[32] and unplaced
--operation mode is input

id[32] = INPUT();


--id[8] is id[8] and unplaced
--operation mode is input

id[8] = INPUT();


--id[0] is id[0] and unplaced
--operation mode is input

id[0] = INPUT();


--id[24] is id[24] and unplaced
--operation mode is input

id[24] = INPUT();


--id[16] is id[16] and unplaced
--operation mode is input

id[16] = INPUT();


--systime[9] is systime[9] and unplaced
--operation mode is input

systime[9] = INPUT();


--systime[5] is systime[5] and unplaced
--operation mode is input

systime[5] = INPUT();


--tx_fd[5] is tx_fd[5] and unplaced
--operation mode is input

tx_fd[5] = INPUT();


--id[45] is id[45] and unplaced
--operation mode is input

id[45] = INPUT();


--id[37] is id[37] and unplaced
--operation mode is input

id[37] = INPUT();


--id[13] is id[13] and unplaced
--operation mode is input

id[13] = INPUT();


--id[5] is id[5] and unplaced
--operation mode is input

id[5] = INPUT();


--id[29] is id[29] and unplaced
--operation mode is input

id[29] = INPUT();


--id[21] is id[21] and unplaced
--operation mode is input

id[21] = INPUT();


--systime[1] is systime[1] and unplaced
--operation mode is input

systime[1] = INPUT();


--fc_adc[3] is fc_adc[3] and unplaced
--operation mode is input

fc_adc[3] = INPUT();


--tx_fd[1] is tx_fd[1] and unplaced
--operation mode is input

tx_fd[1] = INPUT();


--id[41] is id[41] and unplaced
--operation mode is input

id[41] = INPUT();


--id[33] is id[33] and unplaced
--operation mode is input

id[33] = INPUT();


--id[9] is id[9] and unplaced
--operation mode is input

id[9] = INPUT();


--id[1] is id[1] and unplaced
--operation mode is input

id[1] = INPUT();


--id[25] is id[25] and unplaced
--operation mode is input

id[25] = INPUT();


--id[17] is id[17] and unplaced
--operation mode is input

id[17] = INPUT();


--systime[10] is systime[10] and unplaced
--operation mode is input

systime[10] = INPUT();


--systime[4] is systime[4] and unplaced
--operation mode is input

systime[4] = INPUT();


--tx_fd[4] is tx_fd[4] and unplaced
--operation mode is input

tx_fd[4] = INPUT();


--id[44] is id[44] and unplaced
--operation mode is input

id[44] = INPUT();


--id[36] is id[36] and unplaced
--operation mode is input

id[36] = INPUT();


--id[12] is id[12] and unplaced
--operation mode is input

id[12] = INPUT();


--id[4] is id[4] and unplaced
--operation mode is input

id[4] = INPUT();


--id[28] is id[28] and unplaced
--operation mode is input

id[28] = INPUT();


--id[20] is id[20] and unplaced
--operation mode is input

id[20] = INPUT();


--systime[2] is systime[2] and unplaced
--operation mode is input

systime[2] = INPUT();


--tx_fd[2] is tx_fd[2] and unplaced
--operation mode is input

tx_fd[2] = INPUT();


--id[42] is id[42] and unplaced
--operation mode is input

id[42] = INPUT();


--id[34] is id[34] and unplaced
--operation mode is input

id[34] = INPUT();


--id[10] is id[10] and unplaced
--operation mode is input

id[10] = INPUT();


--id[2] is id[2] and unplaced
--operation mode is input

id[2] = INPUT();


--id[26] is id[26] and unplaced
--operation mode is input

id[26] = INPUT();


--id[18] is id[18] and unplaced
--operation mode is input

id[18] = INPUT();


--systime[11] is systime[11] and unplaced
--operation mode is input

systime[11] = INPUT();


--systime[3] is systime[3] and unplaced
--operation mode is input

systime[3] = INPUT();


--tx_fd[3] is tx_fd[3] and unplaced
--operation mode is input

tx_fd[3] = INPUT();


--id[43] is id[43] and unplaced
--operation mode is input

id[43] = INPUT();


--id[35] is id[35] and unplaced
--operation mode is input

id[35] = INPUT();


--id[11] is id[11] and unplaced
--operation mode is input

id[11] = INPUT();


--id[3] is id[3] and unplaced
--operation mode is input

id[3] = INPUT();


--id[27] is id[27] and unplaced
--operation mode is input

id[27] = INPUT();


--id[19] is id[19] and unplaced
--operation mode is input

id[19] = INPUT();


--systime[12] is systime[12] and unplaced
--operation mode is input

systime[12] = INPUT();


--systime[13] is systime[13] and unplaced
--operation mode is input

systime[13] = INPUT();


--systime[14] is systime[14] and unplaced
--operation mode is input

systime[14] = INPUT();


--systime[15] is systime[15] and unplaced
--operation mode is input

systime[15] = INPUT();


--systime[16] is systime[16] and unplaced
--operation mode is input

systime[16] = INPUT();


--systime[17] is systime[17] and unplaced
--operation mode is input

systime[17] = INPUT();


--systime[19] is systime[19] and unplaced
--operation mode is input

systime[19] = INPUT();


--systime[20] is systime[20] and unplaced
--operation mode is input

systime[20] = INPUT();


--systime[21] is systime[21] and unplaced
--operation mode is input

systime[21] = INPUT();


--systime[22] is systime[22] and unplaced
--operation mode is input

systime[22] = INPUT();


--systime[23] is systime[23] and unplaced
--operation mode is input

systime[23] = INPUT();


--systime[24] is systime[24] and unplaced
--operation mode is input

systime[24] = INPUT();


--systime[25] is systime[25] and unplaced
--operation mode is input

systime[25] = INPUT();


--systime[26] is systime[26] and unplaced
--operation mode is input

systime[26] = INPUT();


--systime[27] is systime[27] and unplaced
--operation mode is input

systime[27] = INPUT();


--systime[28] is systime[28] and unplaced
--operation mode is input

systime[28] = INPUT();


--systime[29] is systime[29] and unplaced
--operation mode is input

systime[29] = INPUT();


--systime[30] is systime[30] and unplaced
--operation mode is input

systime[30] = INPUT();


--systime[31] is systime[31] and unplaced
--operation mode is input

systime[31] = INPUT();


--systime[32] is systime[32] and unplaced
--operation mode is input

systime[32] = INPUT();


--systime[33] is systime[33] and unplaced
--operation mode is input

systime[33] = INPUT();


--systime[34] is systime[34] and unplaced
--operation mode is input

systime[34] = INPUT();


--systime[35] is systime[35] and unplaced
--operation mode is input

systime[35] = INPUT();


--systime[36] is systime[36] and unplaced
--operation mode is input

systime[36] = INPUT();


--systime[37] is systime[37] and unplaced
--operation mode is input

systime[37] = INPUT();


--systime[38] is systime[38] and unplaced
--operation mode is input

systime[38] = INPUT();


--systime[39] is systime[39] and unplaced
--operation mode is input

systime[39] = INPUT();


--systime[40] is systime[40] and unplaced
--operation mode is input

systime[40] = INPUT();


--systime[41] is systime[41] and unplaced
--operation mode is input

systime[41] = INPUT();


--systime[42] is systime[42] and unplaced
--operation mode is input

systime[42] = INPUT();


--systime[43] is systime[43] and unplaced
--operation mode is input

systime[43] = INPUT();


--systime[44] is systime[44] and unplaced
--operation mode is input

systime[44] = INPUT();


--systime[45] is systime[45] and unplaced
--operation mode is input

systime[45] = INPUT();


--systime[46] is systime[46] and unplaced
--operation mode is input

systime[46] = INPUT();


--systime[47] is systime[47] and unplaced
--operation mode is input

systime[47] = INPUT();


--txd is txd and unplaced
--operation mode is output

txd = OUTPUT(XB3_dffs[0]);


--ctrl_sent is ctrl_sent and unplaced
--operation mode is output

ctrl_sent = OUTPUT(KC1_ctrl_sent);


--msg_sent is msg_sent and unplaced
--operation mode is output

msg_sent = OUTPUT(KC1_msg_sent);


--txrdef is txrdef and unplaced
--operation mode is output

txrdef = OUTPUT(!T3_b_non_empty);


--last_byte is last_byte and unplaced
--operation mode is output

last_byte = OUTPUT(W12L81);


--dac_clk is dac_clk and unplaced
--operation mode is output

dac_clk = OUTPUT(GND);


--dac_slp is dac_slp and unplaced
--operation mode is output

dac_slp = OUTPUT(GND);


--rs4_in is rs4_in and unplaced
--operation mode is output

rs4_in = OUTPUT(MC1L3);


--rs4_den is rs4_den and unplaced
--operation mode is output

rs4_den = OUTPUT(MC1L1);


--txwraef is txwraef and unplaced
--operation mode is output

txwraef = OUTPUT(T3L1);


--txwraff is txwraff and unplaced
--operation mode is output

txwraff = OUTPUT(W71_pre_out[9]);


--rs4_ren is rs4_ren and unplaced
--operation mode is output

rs4_ren = OUTPUT(GND);


--adc_clk is adc_clk and unplaced
--operation mode is output

adc_clk = OUTPUT(GND);


--data_stb is data_stb and unplaced
--operation mode is output

data_stb = OUTPUT(WB1_dstb);


--ctrl_stb is ctrl_stb and unplaced
--operation mode is output

ctrl_stb = OUTPUT(WB1_cstb);


--ctrl_err is ctrl_err and unplaced
--operation mode is output

ctrl_err = OUTPUT(WB1_cerr);


--rxwraff is rxwraff and unplaced
--operation mode is output

rxwraff = OUTPUT(W1_pre_out[9]);


--rxrdef is rxrdef and unplaced
--operation mode is output

rxrdef = OUTPUT(!T1_b_non_empty);


--stf_rcvd is stf_rcvd and unplaced
--operation mode is output

stf_rcvd = OUTPUT(J1L51);


--eof_rcvd is eof_rcvd and unplaced
--operation mode is output

eof_rcvd = OUTPUT(J1L21);


--bfstat_rcvd is bfstat_rcvd and unplaced
--operation mode is output

bfstat_rcvd = OUTPUT(J1L3);


--drreq_rcvd is drreq_rcvd and unplaced
--operation mode is output

drreq_rcvd = OUTPUT(J1L11);


--sysres_rcvd is sysres_rcvd and unplaced
--operation mode is output

sysres_rcvd = OUTPUT(J1L12);


--comres_rcvd is comres_rcvd and unplaced
--operation mode is output

comres_rcvd = OUTPUT(J1L01);


--msg_rcvd is msg_rcvd and unplaced
--operation mode is output

msg_rcvd = OUTPUT(J1_msg_rcvd);


--msg_err is msg_err and unplaced
--operation mode is output

msg_err = OUTPUT(J1_msg_err);


--fifo_msg is fifo_msg and unplaced
--operation mode is output

fifo_msg = OUTPUT(RB5_6);


--hl_edge is hl_edge and unplaced
--operation mode is output

hl_edge = OUTPUT(K1_hl_edge);


--lh_edge is lh_edge and unplaced
--operation mode is output

lh_edge = OUTPUT(K1_lh_edge);


--rxd is rxd and unplaced
--operation mode is output

rxd = OUTPUT(Z1_rxd);


--drbt_gnt is drbt_gnt and unplaced
--operation mode is output

drbt_gnt = OUTPUT(B1_drbt_gnt);


--com_aval is com_aval and unplaced
--operation mode is output

com_aval = OUTPUT(B1_com_aval);


--sys_res is sys_res and unplaced
--operation mode is output

sys_res = OUTPUT(B1_sys_res);


--tcal_rcvd is tcal_rcvd and unplaced
--operation mode is output

tcal_rcvd = OUTPUT(J1L22);


--pulse_rcvd is pulse_rcvd and unplaced
--operation mode is output

pulse_rcvd = OUTPUT(ZB1_pulse_rcvd);


--pulse_sent is pulse_sent and unplaced
--operation mode is output

pulse_sent = OUTPUT(E1_pulse_sent);


--idreq_rcvd is idreq_rcvd and unplaced
--operation mode is output

idreq_rcvd = OUTPUT(J1L41);


--max_ena is max_ena and unplaced
--operation mode is output

max_ena = OUTPUT(Z1_max_ena);


--min_ena is min_ena and unplaced
--operation mode is output

min_ena = OUTPUT(!Z1_min_ena);


--find_dudt is find_dudt and unplaced
--operation mode is output

find_dudt = OUTPUT(Z1_find_dudt);


--dac_db[7] is dac_db[7] and unplaced
--operation mode is output

dac_db[7] = OUTPUT(D1_inst37[7]);


--dac_db[6] is dac_db[6] and unplaced
--operation mode is output

dac_db[6] = OUTPUT(D1_inst37[6]);


--dac_db[5] is dac_db[5] and unplaced
--operation mode is output

dac_db[5] = OUTPUT(D1_inst37[6]);


--dac_db[4] is dac_db[4] and unplaced
--operation mode is output

dac_db[4] = OUTPUT(D1_inst37[6]);


--dac_db[3] is dac_db[3] and unplaced
--operation mode is output

dac_db[3] = OUTPUT(D1_inst37[6]);


--dac_db[2] is dac_db[2] and unplaced
--operation mode is output

dac_db[2] = OUTPUT(D1_inst37[6]);


--dac_db[1] is dac_db[1] and unplaced
--operation mode is output

dac_db[1] = OUTPUT(D1_inst37[6]);


--dac_db[0] is dac_db[0] and unplaced
--operation mode is output

dac_db[0] = OUTPUT(D1_inst37[0]);


--data[7] is data[7] and unplaced
--operation mode is output

data[7] = OUTPUT(XB1_dffs[7]);


--data[6] is data[6] and unplaced
--operation mode is output

data[6] = OUTPUT(XB1_dffs[6]);


--data[5] is data[5] and unplaced
--operation mode is output

data[5] = OUTPUT(XB1_dffs[5]);


--data[4] is data[4] and unplaced
--operation mode is output

data[4] = OUTPUT(XB1_dffs[4]);


--data[3] is data[3] and unplaced
--operation mode is output

data[3] = OUTPUT(XB1_dffs[3]);


--data[2] is data[2] and unplaced
--operation mode is output

data[2] = OUTPUT(XB1_dffs[2]);


--data[1] is data[1] and unplaced
--operation mode is output

data[1] = OUTPUT(XB1_dffs[1]);


--data[0] is data[0] and unplaced
--operation mode is output

data[0] = OUTPUT(XB1_dffs[0]);


--msg_ct_q[7] is msg_ct_q[7] and unplaced
--operation mode is output

msg_ct_q[7] = OUTPUT(W4_pre_out[7]);


--msg_ct_q[6] is msg_ct_q[6] and unplaced
--operation mode is output

msg_ct_q[6] = OUTPUT(W4_pre_out[6]);


--msg_ct_q[5] is msg_ct_q[5] and unplaced
--operation mode is output

msg_ct_q[5] = OUTPUT(W4_pre_out[5]);


--msg_ct_q[4] is msg_ct_q[4] and unplaced
--operation mode is output

msg_ct_q[4] = OUTPUT(W4_pre_out[4]);


--msg_ct_q[3] is msg_ct_q[3] and unplaced
--operation mode is output

msg_ct_q[3] = OUTPUT(W4_pre_out[3]);


--msg_ct_q[2] is msg_ct_q[2] and unplaced
--operation mode is output

msg_ct_q[2] = OUTPUT(W4_pre_out[2]);


--msg_ct_q[1] is msg_ct_q[1] and unplaced
--operation mode is output

msg_ct_q[1] = OUTPUT(W4_pre_out[1]);


--msg_ct_q[0] is msg_ct_q[0] and unplaced
--operation mode is output

msg_ct_q[0] = OUTPUT(W4_sload_path[0]);


--rev[15] is rev[15] and unplaced
--operation mode is output

rev[15] = OUTPUT(GND);


--rev[14] is rev[14] and unplaced
--operation mode is output

rev[14] = OUTPUT(GND);


--rev[13] is rev[13] and unplaced
--operation mode is output

rev[13] = OUTPUT(GND);


--rev[12] is rev[12] and unplaced
--operation mode is output

rev[12] = OUTPUT(GND);


--rev[11] is rev[11] and unplaced
--operation mode is output

rev[11] = OUTPUT(GND);


--rev[10] is rev[10] and unplaced
--operation mode is output

rev[10] = OUTPUT(GND);


--rev[9] is rev[9] and unplaced
--operation mode is output

rev[9] = OUTPUT(GND);


--rev[8] is rev[8] and unplaced
--operation mode is output

rev[8] = OUTPUT(GND);


--rev[7] is rev[7] and unplaced
--operation mode is output

rev[7] = OUTPUT(GND);


--rev[6] is rev[6] and unplaced
--operation mode is output

rev[6] = OUTPUT(GND);


--rev[5] is rev[5] and unplaced
--operation mode is output

rev[5] = OUTPUT(GND);


--rev[4] is rev[4] and unplaced
--operation mode is output

rev[4] = OUTPUT(VCC);


--rev[3] is rev[3] and unplaced
--operation mode is output

rev[3] = OUTPUT(GND);


--rev[2] is rev[2] and unplaced
--operation mode is output

rev[2] = OUTPUT(GND);


--rev[1] is rev[1] and unplaced
--operation mode is output

rev[1] = OUTPUT(GND);


--rev[0] is rev[0] and unplaced
--operation mode is output

rev[0] = OUTPUT(VCC);


--rx_fq[7] is rx_fq[7] and unplaced
--operation mode is output

rx_fq[7] = OUTPUT(U1_q[7]);


--rx_fq[6] is rx_fq[6] and unplaced
--operation mode is output

rx_fq[6] = OUTPUT(U1_q[6]);


--rx_fq[5] is rx_fq[5] and unplaced
--operation mode is output

rx_fq[5] = OUTPUT(U1_q[5]);


--rx_fq[4] is rx_fq[4] and unplaced
--operation mode is output

rx_fq[4] = OUTPUT(U1_q[4]);


--rx_fq[3] is rx_fq[3] and unplaced
--operation mode is output

rx_fq[3] = OUTPUT(U1_q[3]);


--rx_fq[2] is rx_fq[2] and unplaced
--operation mode is output

rx_fq[2] = OUTPUT(U1_q[2]);


--rx_fq[1] is rx_fq[1] and unplaced
--operation mode is output

rx_fq[1] = OUTPUT(U1_q[1]);


--rx_fq[0] is rx_fq[0] and unplaced
--operation mode is output

rx_fq[0] = OUTPUT(U1_q[0]);


