// Seed: 2134832712
module module_0 (
    input tri1 id_0,
    input wor  id_1
);
  tri1 id_3;
  wire id_4;
  initial
    assume #1  (id_1);
    else begin
      $display(1, 1, $display(1, id_3) == 1);
    end
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1
);
  module_0(
      id_1, id_1
  );
  wire id_3;
endmodule
module module_2 (
    output wor  id_0,
    input  wand id_1
);
  genvar id_3;
  module_0(
      id_1, id_1
  );
  assign id_3 = 1;
endmodule
module module_3 (
    input uwire id_0,
    input supply1 id_1,
    input wor id_2,
    output uwire id_3,
    input tri id_4,
    input tri1 id_5
    , id_13,
    input uwire id_6,
    input logic id_7,
    input tri id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri id_11
);
  initial begin
    id_13 <= id_7;
  end
  module_0(
      id_0, id_5
  );
  wire id_14;
  initial begin
    id_13 = 1'b0;
  end
  wire id_15;
  tri0 id_16 = id_1;
  logic [7:0] id_17;
  assign id_17[1] = 1'd0 / id_13;
  wire id_18 = id_14;
endmodule
