Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Jan 17 02:14:28 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file labkit_timing_summary_routed.rpt -rpx labkit_timing_summary_routed.rpx
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2447 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.908        0.000                      0                 6745        0.043        0.000                      0                 6745        3.000        0.000                       0                  2453  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
CLK100MHZ                    {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0         {0.000 25.000}     50.000          20.000          
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  clk_out_65mhz_clk_wiz_0_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0_1       {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0          1.908        0.000                      0                 6745        0.175        0.000                      0                 6745        6.642        0.000                       0                  2449  
  clkfbout_clk_wiz_0                                                                                                                                                          48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out_65mhz_clk_wiz_0_1        1.910        0.000                      0                 6745        0.175        0.000                      0                 6745        6.642        0.000                       0                  2449  
  clkfbout_clk_wiz_0_1                                                                                                                                                        48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_65mhz_clk_wiz_0_1  clk_out_65mhz_clk_wiz_0          1.908        0.000                      0                 6745        0.043        0.000                      0                 6745  
clk_out_65mhz_clk_wiz_0    clk_out_65mhz_clk_wiz_0_1        1.908        0.000                      0                 6745        0.043        0.000                      0                 6745  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.391ns  (logic 6.536ns (48.809%)  route 6.855ns (51.191%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.830 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.060 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.723    12.783    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.228    13.011 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    13.011    packetgen/checksum[14]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.098    14.919    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -13.011    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.350ns  (logic 6.493ns (48.637%)  route 6.857ns (51.363%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.830 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.011 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.724    12.736    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.234    12.970 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.970    packetgen/checksum[15]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.098    14.919    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.233ns  (logic 6.375ns (48.176%)  route 6.858ns (51.824%))
  Logic Levels:           29  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.900 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.725    12.626    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.227    12.853 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.853    packetgen/checksum[9]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.098    14.919    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -12.853    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.153ns  (logic 6.166ns (46.878%)  route 6.987ns (53.122%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.768    12.676    packetgen/checksum1
    SLICE_X9Y119         LUT2 (Prop_lut2_I1_O)        0.097    12.773 r  packetgen/packet[144]_i_1/O
                         net (fo=1, routed)           0.000    12.773    packetgen/checksum[0]
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[144]/C
                         clock pessimism              0.364    14.972    
                         clock uncertainty           -0.132    14.839    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)        0.030    14.869    packetgen/packet_reg[144]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.161ns  (logic 6.174ns (46.910%)  route 6.987ns (53.089%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.768    12.676    packetgen/checksum1
    SLICE_X9Y119         LUT3 (Prop_lut3_I2_O)        0.105    12.781 r  packetgen/packet[147]_i_1/O
                         net (fo=1, routed)           0.000    12.781    packetgen/checksum[3]
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[147]/C
                         clock pessimism              0.364    14.972    
                         clock uncertainty           -0.132    14.839    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)        0.064    14.903    packetgen/packet_reg[147]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.134ns  (logic 6.461ns (49.193%)  route 6.673ns (50.807%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.830 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.989 f  packetgen/packet_reg[159]_i_2/O[0]
                         net (fo=1, routed)           0.541    12.530    packetgen/packet_reg[159]_i_2_n_7
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.224    12.754 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.754    packetgen/checksum[13]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.070    14.891    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 6.407ns (48.741%)  route 6.738ns (51.259%))
  Logic Levels:           29  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 14.605 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.922 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.605    12.528    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X8Y121         LUT3 (Prop_lut3_I0_O)        0.237    12.765 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.765    packetgen/checksum[11]
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.124    14.605    packetgen/clk_out_65mhz
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.364    14.969    
                         clock uncertainty           -0.132    14.836    
    SLICE_X8Y121         FDRE (Setup_fdre_C_D)        0.098    14.934    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.098ns  (logic 6.457ns (49.299%)  route 6.641ns (50.701%))
  Logic Levels:           29  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.975 f  packetgen/packet_reg[156]_i_2/O[3]
                         net (fo=1, routed)           0.508    12.484    packetgen/packet_reg[156]_i_2_n_4
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.234    12.718 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.718    packetgen/checksum[12]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.072    14.893    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.089ns  (logic 6.166ns (47.110%)  route 6.923ns (52.890%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.704    12.611    packetgen/checksum1
    SLICE_X10Y120        LUT3 (Prop_lut3_I2_O)        0.097    12.708 r  packetgen/packet[145]_i_1/O
                         net (fo=1, routed)           0.000    12.708    packetgen/checksum[1]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[145]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.069    14.890    packetgen/packet_reg[145]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.095ns  (logic 6.166ns (47.087%)  route 6.929ns (52.913%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 14.605 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.710    12.618    packetgen/checksum1
    SLICE_X8Y121         LUT3 (Prop_lut3_I2_O)        0.097    12.715 r  packetgen/packet[146]_i_1/O
                         net (fo=1, routed)           0.000    12.715    packetgen/checksum[2]
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.124    14.605    packetgen/clk_out_65mhz
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[146]/C
                         clock pessimism              0.364    14.969    
                         clock uncertainty           -0.132    14.836    
    SLICE_X8Y121         FDRE (Setup_fdre_C_D)        0.069    14.905    packetgen/packet_reg[146]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  2.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.937%)  route 0.081ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.559    -0.605    packetgen/clk_out_65mhz
    SLICE_X10Y127        FDRE                                         r  packetgen/packet_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  packetgen/packet_reg[100]/Q
                         net (fo=1, routed)           0.081    -0.360    stx/data[88]
    SLICE_X11Y127        FDRE                                         r  stx/data_q_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.827    -0.846    stx/clk_out_65mhz
    SLICE_X11Y127        FDRE                                         r  stx/data_q_reg[100]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X11Y127        FDRE (Hold_fdre_C_D)         0.057    -0.535    stx/data_q_reg[100]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 srx/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart5_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.508%)  route 0.118ns (45.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.563    -0.601    srx/clk_out_65mhz
    SLICE_X45Y102        FDRE                                         r  srx/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  srx/data_q_reg[4]/Q
                         net (fo=8, routed)           0.118    -0.342    packetrcv/Q[4]
    SLICE_X42Y102        FDSE                                         r  packetrcv/messagepart5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    packetrcv/clk_out_65mhz
    SLICE_X42Y102        FDSE                                         r  packetrcv/messagepart5_reg[4]/C
                         clock pessimism              0.255    -0.585    
    SLICE_X42Y102        FDSE (Hold_fdse_C_D)         0.063    -0.522    packetrcv/messagepart5_reg[4]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[120]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.393%)  route 0.114ns (44.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.586    -0.578    kbdexport1/clk_out_65mhz
    SLICE_X1Y123         FDRE                                         r  kbdexport1/cstring_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  kbdexport1/cstring_reg[120]/Q
                         net (fo=6, routed)           0.114    -0.324    kbdexport1/currentkeyboard[120]
    SLICE_X2Y122         FDSE                                         r  kbdexport1/messageoutarray3_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.858    -0.815    kbdexport1/clk_out_65mhz
    SLICE_X2Y122         FDSE                                         r  kbdexport1/messageoutarray3_reg[120]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X2Y122         FDSE (Hold_fdse_C_D)         0.059    -0.504    kbdexport1/messageoutarray3_reg[120]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.885%)  route 0.129ns (44.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.562    -0.602    kbdexport1/clk_out_65mhz
    SLICE_X8Y131         FDRE                                         r  kbdexport1/cstring_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  kbdexport1/cstring_reg[37]/Q
                         net (fo=6, routed)           0.129    -0.309    kbdexport1/currentkeyboard[37]
    SLICE_X10Y130        FDSE                                         r  kbdexport1/messageoutarray2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.830    -0.843    kbdexport1/clk_out_65mhz
    SLICE_X10Y130        FDSE                                         r  kbdexport1/messageoutarray2_reg[37]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X10Y130        FDSE (Hold_fdse_C_D)         0.076    -0.492    kbdexport1/messageoutarray2_reg[37]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 srx/data_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.085%)  route 0.125ns (46.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.563    -0.601    srx/clk_out_65mhz
    SLICE_X44Y102        FDRE                                         r  srx/data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  srx/data_q_reg[17]/Q
                         net (fo=8, routed)           0.125    -0.336    packetrcv/Q[17]
    SLICE_X43Y102        FDRE                                         r  packetrcv/messagepart3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    packetrcv/clk_out_65mhz
    SLICE_X43Y102        FDRE                                         r  packetrcv/messagepart3_reg[17]/C
                         clock pessimism              0.255    -0.585    
    SLICE_X43Y102        FDRE (Hold_fdre_C_D)         0.066    -0.519    packetrcv/messagepart3_reg[17]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.116%)  route 0.109ns (39.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.585    -0.579    kbdexport1/clk_out_65mhz
    SLICE_X2Y125         FDRE                                         r  kbdexport1/cstring_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  kbdexport1/cstring_reg[90]/Q
                         net (fo=6, routed)           0.109    -0.306    kbdexport1/currentkeyboard[90]
    SLICE_X0Y125         FDRE                                         r  kbdexport1/messageoutarray1_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.855    -0.818    kbdexport1/clk_out_65mhz
    SLICE_X0Y125         FDRE                                         r  kbdexport1/messageoutarray1_reg[90]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.072    -0.494    kbdexport1/messageoutarray1_reg[90]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 statemachine/nextACK_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.860%)  route 0.148ns (51.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    statemachine/clk_out_65mhz
    SLICE_X13Y112        FDRE                                         r  statemachine/nextACK_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  statemachine/nextACK_reg[23]/Q
                         net (fo=3, routed)           0.148    -0.310    packetgen/nextACK_reg[23]
    SLICE_X12Y112        FDRE                                         r  packetgen/packet_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    packetgen/clk_out_65mhz
    SLICE_X12Y112        FDRE                                         r  packetgen/packet_reg[215]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X12Y112        FDRE (Hold_fdre_C_D)         0.084    -0.501    packetgen/packet_reg[215]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.559    -0.605    packetgen/clk_out_65mhz
    SLICE_X8Y127         FDRE                                         r  packetgen/packet_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  packetgen/packet_reg[60]/Q
                         net (fo=1, routed)           0.112    -0.329    stx/data[53]
    SLICE_X9Y127         FDRE                                         r  stx/data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.827    -0.846    stx/clk_out_65mhz
    SLICE_X9Y127         FDRE                                         r  stx/data_q_reg[60]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X9Y127         FDRE (Hold_fdre_C_D)         0.071    -0.521    stx/data_q_reg[60]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.030%)  route 0.125ns (46.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.589    -0.575    kbdexport1/clk_out_65mhz
    SLICE_X1Y120         FDRE                                         r  kbdexport1/cstring_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  kbdexport1/cstring_reg[2]/Q
                         net (fo=6, routed)           0.125    -0.309    kbdexport1/currentkeyboard[2]
    SLICE_X2Y120         FDSE                                         r  kbdexport1/messageoutarray2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.860    -0.813    kbdexport1/clk_out_65mhz
    SLICE_X2Y120         FDSE                                         r  kbdexport1/messageoutarray2_reg[2]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X2Y120         FDSE (Hold_fdse_C_D)         0.059    -0.502    kbdexport1/messageoutarray2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[255]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.167%)  route 0.146ns (50.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.557    -0.607    packetgen/clk_out_65mhz
    SLICE_X28Y120        FDRE                                         r  packetgen/packet_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  packetgen/packet_reg[255]/Q
                         net (fo=1, routed)           0.146    -0.320    stx/data[194]
    SLICE_X28Y119        FDRE                                         r  stx/data_q_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.826    -0.847    stx/clk_out_65mhz
    SLICE_X28Y119        FDRE                                         r  stx/data_q_reg[255]/C
                         clock pessimism              0.255    -0.592    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.078    -0.514    stx/data_q_reg[255]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y40     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y43     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y50     face/cd_out5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y51     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y53     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y45     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y55     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y54     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y46     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y46     face/cd_in4/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.391ns  (logic 6.536ns (48.809%)  route 6.855ns (51.191%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.830 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.060 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.723    12.783    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.228    13.011 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    13.011    packetgen/checksum[14]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.130    14.823    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.098    14.921    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -13.011    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.350ns  (logic 6.493ns (48.637%)  route 6.857ns (51.363%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.830 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.011 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.724    12.736    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.234    12.970 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.970    packetgen/checksum[15]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.130    14.823    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.098    14.921    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.233ns  (logic 6.375ns (48.176%)  route 6.858ns (51.824%))
  Logic Levels:           29  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.900 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.725    12.626    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.227    12.853 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.853    packetgen/checksum[9]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.130    14.823    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.098    14.921    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.921    
                         arrival time                         -12.853    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.153ns  (logic 6.166ns (46.878%)  route 6.987ns (53.122%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.768    12.676    packetgen/checksum1
    SLICE_X9Y119         LUT2 (Prop_lut2_I1_O)        0.097    12.773 r  packetgen/packet[144]_i_1/O
                         net (fo=1, routed)           0.000    12.773    packetgen/checksum[0]
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[144]/C
                         clock pessimism              0.364    14.972    
                         clock uncertainty           -0.130    14.841    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)        0.030    14.871    packetgen/packet_reg[144]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.161ns  (logic 6.174ns (46.910%)  route 6.987ns (53.089%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.768    12.676    packetgen/checksum1
    SLICE_X9Y119         LUT3 (Prop_lut3_I2_O)        0.105    12.781 r  packetgen/packet[147]_i_1/O
                         net (fo=1, routed)           0.000    12.781    packetgen/checksum[3]
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[147]/C
                         clock pessimism              0.364    14.972    
                         clock uncertainty           -0.130    14.841    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)        0.064    14.905    packetgen/packet_reg[147]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.134ns  (logic 6.461ns (49.193%)  route 6.673ns (50.807%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.830 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.989 f  packetgen/packet_reg[159]_i_2/O[0]
                         net (fo=1, routed)           0.541    12.530    packetgen/packet_reg[159]_i_2_n_7
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.224    12.754 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.754    packetgen/checksum[13]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.130    14.823    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.070    14.893    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 6.407ns (48.741%)  route 6.738ns (51.259%))
  Logic Levels:           29  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 14.605 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.922 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.605    12.528    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X8Y121         LUT3 (Prop_lut3_I0_O)        0.237    12.765 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.765    packetgen/checksum[11]
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.124    14.605    packetgen/clk_out_65mhz
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.364    14.969    
                         clock uncertainty           -0.130    14.838    
    SLICE_X8Y121         FDRE (Setup_fdre_C_D)        0.098    14.936    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.098ns  (logic 6.457ns (49.299%)  route 6.641ns (50.701%))
  Logic Levels:           29  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.975 f  packetgen/packet_reg[156]_i_2/O[3]
                         net (fo=1, routed)           0.508    12.484    packetgen/packet_reg[156]_i_2_n_4
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.234    12.718 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.718    packetgen/checksum[12]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.130    14.823    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.072    14.895    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.089ns  (logic 6.166ns (47.110%)  route 6.923ns (52.890%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.704    12.611    packetgen/checksum1
    SLICE_X10Y120        LUT3 (Prop_lut3_I2_O)        0.097    12.708 r  packetgen/packet[145]_i_1/O
                         net (fo=1, routed)           0.000    12.708    packetgen/checksum[1]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[145]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.130    14.823    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.069    14.892    packetgen/packet_reg[145]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.095ns  (logic 6.166ns (47.087%)  route 6.929ns (52.913%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 14.605 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.710    12.618    packetgen/checksum1
    SLICE_X8Y121         LUT3 (Prop_lut3_I2_O)        0.097    12.715 r  packetgen/packet[146]_i_1/O
                         net (fo=1, routed)           0.000    12.715    packetgen/checksum[2]
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.124    14.605    packetgen/clk_out_65mhz
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[146]/C
                         clock pessimism              0.364    14.969    
                         clock uncertainty           -0.130    14.838    
    SLICE_X8Y121         FDRE (Setup_fdre_C_D)        0.069    14.907    packetgen/packet_reg[146]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  2.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.937%)  route 0.081ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.559    -0.605    packetgen/clk_out_65mhz
    SLICE_X10Y127        FDRE                                         r  packetgen/packet_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  packetgen/packet_reg[100]/Q
                         net (fo=1, routed)           0.081    -0.360    stx/data[88]
    SLICE_X11Y127        FDRE                                         r  stx/data_q_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.827    -0.846    stx/clk_out_65mhz
    SLICE_X11Y127        FDRE                                         r  stx/data_q_reg[100]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X11Y127        FDRE (Hold_fdre_C_D)         0.057    -0.535    stx/data_q_reg[100]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 srx/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart5_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.508%)  route 0.118ns (45.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.563    -0.601    srx/clk_out_65mhz
    SLICE_X45Y102        FDRE                                         r  srx/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  srx/data_q_reg[4]/Q
                         net (fo=8, routed)           0.118    -0.342    packetrcv/Q[4]
    SLICE_X42Y102        FDSE                                         r  packetrcv/messagepart5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    packetrcv/clk_out_65mhz
    SLICE_X42Y102        FDSE                                         r  packetrcv/messagepart5_reg[4]/C
                         clock pessimism              0.255    -0.585    
    SLICE_X42Y102        FDSE (Hold_fdse_C_D)         0.063    -0.522    packetrcv/messagepart5_reg[4]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[120]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.393%)  route 0.114ns (44.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.586    -0.578    kbdexport1/clk_out_65mhz
    SLICE_X1Y123         FDRE                                         r  kbdexport1/cstring_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  kbdexport1/cstring_reg[120]/Q
                         net (fo=6, routed)           0.114    -0.324    kbdexport1/currentkeyboard[120]
    SLICE_X2Y122         FDSE                                         r  kbdexport1/messageoutarray3_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.858    -0.815    kbdexport1/clk_out_65mhz
    SLICE_X2Y122         FDSE                                         r  kbdexport1/messageoutarray3_reg[120]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X2Y122         FDSE (Hold_fdse_C_D)         0.059    -0.504    kbdexport1/messageoutarray3_reg[120]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.885%)  route 0.129ns (44.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.562    -0.602    kbdexport1/clk_out_65mhz
    SLICE_X8Y131         FDRE                                         r  kbdexport1/cstring_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  kbdexport1/cstring_reg[37]/Q
                         net (fo=6, routed)           0.129    -0.309    kbdexport1/currentkeyboard[37]
    SLICE_X10Y130        FDSE                                         r  kbdexport1/messageoutarray2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.830    -0.843    kbdexport1/clk_out_65mhz
    SLICE_X10Y130        FDSE                                         r  kbdexport1/messageoutarray2_reg[37]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X10Y130        FDSE (Hold_fdse_C_D)         0.076    -0.492    kbdexport1/messageoutarray2_reg[37]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 srx/data_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.085%)  route 0.125ns (46.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.563    -0.601    srx/clk_out_65mhz
    SLICE_X44Y102        FDRE                                         r  srx/data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  srx/data_q_reg[17]/Q
                         net (fo=8, routed)           0.125    -0.336    packetrcv/Q[17]
    SLICE_X43Y102        FDRE                                         r  packetrcv/messagepart3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    packetrcv/clk_out_65mhz
    SLICE_X43Y102        FDRE                                         r  packetrcv/messagepart3_reg[17]/C
                         clock pessimism              0.255    -0.585    
    SLICE_X43Y102        FDRE (Hold_fdre_C_D)         0.066    -0.519    packetrcv/messagepart3_reg[17]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.116%)  route 0.109ns (39.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.585    -0.579    kbdexport1/clk_out_65mhz
    SLICE_X2Y125         FDRE                                         r  kbdexport1/cstring_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  kbdexport1/cstring_reg[90]/Q
                         net (fo=6, routed)           0.109    -0.306    kbdexport1/currentkeyboard[90]
    SLICE_X0Y125         FDRE                                         r  kbdexport1/messageoutarray1_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.855    -0.818    kbdexport1/clk_out_65mhz
    SLICE_X0Y125         FDRE                                         r  kbdexport1/messageoutarray1_reg[90]/C
                         clock pessimism              0.252    -0.566    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.072    -0.494    kbdexport1/messageoutarray1_reg[90]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 statemachine/nextACK_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.860%)  route 0.148ns (51.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    statemachine/clk_out_65mhz
    SLICE_X13Y112        FDRE                                         r  statemachine/nextACK_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  statemachine/nextACK_reg[23]/Q
                         net (fo=3, routed)           0.148    -0.310    packetgen/nextACK_reg[23]
    SLICE_X12Y112        FDRE                                         r  packetgen/packet_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    packetgen/clk_out_65mhz
    SLICE_X12Y112        FDRE                                         r  packetgen/packet_reg[215]/C
                         clock pessimism              0.252    -0.585    
    SLICE_X12Y112        FDRE (Hold_fdre_C_D)         0.084    -0.501    packetgen/packet_reg[215]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.559    -0.605    packetgen/clk_out_65mhz
    SLICE_X8Y127         FDRE                                         r  packetgen/packet_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  packetgen/packet_reg[60]/Q
                         net (fo=1, routed)           0.112    -0.329    stx/data[53]
    SLICE_X9Y127         FDRE                                         r  stx/data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.827    -0.846    stx/clk_out_65mhz
    SLICE_X9Y127         FDRE                                         r  stx/data_q_reg[60]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X9Y127         FDRE (Hold_fdre_C_D)         0.071    -0.521    stx/data_q_reg[60]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.030%)  route 0.125ns (46.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.589    -0.575    kbdexport1/clk_out_65mhz
    SLICE_X1Y120         FDRE                                         r  kbdexport1/cstring_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  kbdexport1/cstring_reg[2]/Q
                         net (fo=6, routed)           0.125    -0.309    kbdexport1/currentkeyboard[2]
    SLICE_X2Y120         FDSE                                         r  kbdexport1/messageoutarray2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.860    -0.813    kbdexport1/clk_out_65mhz
    SLICE_X2Y120         FDSE                                         r  kbdexport1/messageoutarray2_reg[2]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X2Y120         FDSE (Hold_fdse_C_D)         0.059    -0.502    kbdexport1/messageoutarray2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[255]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.167%)  route 0.146ns (50.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.557    -0.607    packetgen/clk_out_65mhz
    SLICE_X28Y120        FDRE                                         r  packetgen/packet_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  packetgen/packet_reg[255]/Q
                         net (fo=1, routed)           0.146    -0.320    stx/data[194]
    SLICE_X28Y119        FDRE                                         r  stx/data_q_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.826    -0.847    stx/clk_out_65mhz
    SLICE_X28Y119        FDRE                                         r  stx/data_q_reg[255]/C
                         clock pessimism              0.255    -0.592    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.078    -0.514    stx/data_q_reg[255]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_65mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock65/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y40     face/cd_in5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y43     face/cd_in2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y50     face/cd_out5/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y51     face/cd_out2/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y53     face/cd_incoming/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y45     face/cd_in3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y55     face/cd_outgoing/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y54     face/cd_input/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X0Y46     face/cd_out3/f/B6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         15.385      13.423     RAMB18_X1Y46     face/cd_in4/f/B6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         7.692       6.642      SLICE_X10Y96     kbdexport1/kbd/myps2/fifo_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock65/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   clock65/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock65/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0_1
  To Clock:  clk_out_65mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.391ns  (logic 6.536ns (48.809%)  route 6.855ns (51.191%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.830 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.060 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.723    12.783    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.228    13.011 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    13.011    packetgen/checksum[14]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.098    14.919    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -13.011    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.350ns  (logic 6.493ns (48.637%)  route 6.857ns (51.363%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.830 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.011 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.724    12.736    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.234    12.970 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.970    packetgen/checksum[15]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.098    14.919    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.233ns  (logic 6.375ns (48.176%)  route 6.858ns (51.824%))
  Logic Levels:           29  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.900 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.725    12.626    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.227    12.853 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.853    packetgen/checksum[9]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.098    14.919    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -12.853    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.153ns  (logic 6.166ns (46.878%)  route 6.987ns (53.122%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.768    12.676    packetgen/checksum1
    SLICE_X9Y119         LUT2 (Prop_lut2_I1_O)        0.097    12.773 r  packetgen/packet[144]_i_1/O
                         net (fo=1, routed)           0.000    12.773    packetgen/checksum[0]
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[144]/C
                         clock pessimism              0.364    14.972    
                         clock uncertainty           -0.132    14.839    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)        0.030    14.869    packetgen/packet_reg[144]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.161ns  (logic 6.174ns (46.910%)  route 6.987ns (53.089%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.768    12.676    packetgen/checksum1
    SLICE_X9Y119         LUT3 (Prop_lut3_I2_O)        0.105    12.781 r  packetgen/packet[147]_i_1/O
                         net (fo=1, routed)           0.000    12.781    packetgen/checksum[3]
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[147]/C
                         clock pessimism              0.364    14.972    
                         clock uncertainty           -0.132    14.839    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)        0.064    14.903    packetgen/packet_reg[147]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.134ns  (logic 6.461ns (49.193%)  route 6.673ns (50.807%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.830 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.989 f  packetgen/packet_reg[159]_i_2/O[0]
                         net (fo=1, routed)           0.541    12.530    packetgen/packet_reg[159]_i_2_n_7
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.224    12.754 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.754    packetgen/checksum[13]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.070    14.891    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 6.407ns (48.741%)  route 6.738ns (51.259%))
  Logic Levels:           29  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 14.605 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.922 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.605    12.528    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X8Y121         LUT3 (Prop_lut3_I0_O)        0.237    12.765 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.765    packetgen/checksum[11]
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.124    14.605    packetgen/clk_out_65mhz
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.364    14.969    
                         clock uncertainty           -0.132    14.836    
    SLICE_X8Y121         FDRE (Setup_fdre_C_D)        0.098    14.934    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.098ns  (logic 6.457ns (49.299%)  route 6.641ns (50.701%))
  Logic Levels:           29  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.975 f  packetgen/packet_reg[156]_i_2/O[3]
                         net (fo=1, routed)           0.508    12.484    packetgen/packet_reg[156]_i_2_n_4
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.234    12.718 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.718    packetgen/checksum[12]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.072    14.893    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.089ns  (logic 6.166ns (47.110%)  route 6.923ns (52.890%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.704    12.611    packetgen/checksum1
    SLICE_X10Y120        LUT3 (Prop_lut3_I2_O)        0.097    12.708 r  packetgen/packet[145]_i_1/O
                         net (fo=1, routed)           0.000    12.708    packetgen/checksum[1]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[145]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.069    14.890    packetgen/packet_reg[145]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0 rise@15.385ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.095ns  (logic 6.166ns (47.087%)  route 6.929ns (52.913%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 14.605 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.710    12.618    packetgen/checksum1
    SLICE_X8Y121         LUT3 (Prop_lut3_I2_O)        0.097    12.715 r  packetgen/packet[146]_i_1/O
                         net (fo=1, routed)           0.000    12.715    packetgen/checksum[2]
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.124    14.605    packetgen/clk_out_65mhz
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[146]/C
                         clock pessimism              0.364    14.969    
                         clock uncertainty           -0.132    14.836    
    SLICE_X8Y121         FDRE (Setup_fdre_C_D)        0.069    14.905    packetgen/packet_reg[146]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  2.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.937%)  route 0.081ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.559    -0.605    packetgen/clk_out_65mhz
    SLICE_X10Y127        FDRE                                         r  packetgen/packet_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  packetgen/packet_reg[100]/Q
                         net (fo=1, routed)           0.081    -0.360    stx/data[88]
    SLICE_X11Y127        FDRE                                         r  stx/data_q_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.827    -0.846    stx/clk_out_65mhz
    SLICE_X11Y127        FDRE                                         r  stx/data_q_reg[100]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.132    -0.460    
    SLICE_X11Y127        FDRE (Hold_fdre_C_D)         0.057    -0.403    stx/data_q_reg[100]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 srx/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart5_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.508%)  route 0.118ns (45.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.563    -0.601    srx/clk_out_65mhz
    SLICE_X45Y102        FDRE                                         r  srx/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  srx/data_q_reg[4]/Q
                         net (fo=8, routed)           0.118    -0.342    packetrcv/Q[4]
    SLICE_X42Y102        FDSE                                         r  packetrcv/messagepart5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    packetrcv/clk_out_65mhz
    SLICE_X42Y102        FDSE                                         r  packetrcv/messagepart5_reg[4]/C
                         clock pessimism              0.255    -0.585    
                         clock uncertainty            0.132    -0.453    
    SLICE_X42Y102        FDSE (Hold_fdse_C_D)         0.063    -0.390    packetrcv/messagepart5_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[120]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.393%)  route 0.114ns (44.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.586    -0.578    kbdexport1/clk_out_65mhz
    SLICE_X1Y123         FDRE                                         r  kbdexport1/cstring_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  kbdexport1/cstring_reg[120]/Q
                         net (fo=6, routed)           0.114    -0.324    kbdexport1/currentkeyboard[120]
    SLICE_X2Y122         FDSE                                         r  kbdexport1/messageoutarray3_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.858    -0.815    kbdexport1/clk_out_65mhz
    SLICE_X2Y122         FDSE                                         r  kbdexport1/messageoutarray3_reg[120]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.132    -0.431    
    SLICE_X2Y122         FDSE (Hold_fdse_C_D)         0.059    -0.372    kbdexport1/messageoutarray3_reg[120]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.885%)  route 0.129ns (44.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.562    -0.602    kbdexport1/clk_out_65mhz
    SLICE_X8Y131         FDRE                                         r  kbdexport1/cstring_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  kbdexport1/cstring_reg[37]/Q
                         net (fo=6, routed)           0.129    -0.309    kbdexport1/currentkeyboard[37]
    SLICE_X10Y130        FDSE                                         r  kbdexport1/messageoutarray2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.830    -0.843    kbdexport1/clk_out_65mhz
    SLICE_X10Y130        FDSE                                         r  kbdexport1/messageoutarray2_reg[37]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.132    -0.436    
    SLICE_X10Y130        FDSE (Hold_fdse_C_D)         0.076    -0.360    kbdexport1/messageoutarray2_reg[37]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 srx/data_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.085%)  route 0.125ns (46.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.563    -0.601    srx/clk_out_65mhz
    SLICE_X44Y102        FDRE                                         r  srx/data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  srx/data_q_reg[17]/Q
                         net (fo=8, routed)           0.125    -0.336    packetrcv/Q[17]
    SLICE_X43Y102        FDRE                                         r  packetrcv/messagepart3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    packetrcv/clk_out_65mhz
    SLICE_X43Y102        FDRE                                         r  packetrcv/messagepart3_reg[17]/C
                         clock pessimism              0.255    -0.585    
                         clock uncertainty            0.132    -0.453    
    SLICE_X43Y102        FDRE (Hold_fdre_C_D)         0.066    -0.387    packetrcv/messagepart3_reg[17]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.116%)  route 0.109ns (39.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.585    -0.579    kbdexport1/clk_out_65mhz
    SLICE_X2Y125         FDRE                                         r  kbdexport1/cstring_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  kbdexport1/cstring_reg[90]/Q
                         net (fo=6, routed)           0.109    -0.306    kbdexport1/currentkeyboard[90]
    SLICE_X0Y125         FDRE                                         r  kbdexport1/messageoutarray1_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.855    -0.818    kbdexport1/clk_out_65mhz
    SLICE_X0Y125         FDRE                                         r  kbdexport1/messageoutarray1_reg[90]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.072    -0.362    kbdexport1/messageoutarray1_reg[90]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 statemachine/nextACK_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.860%)  route 0.148ns (51.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    statemachine/clk_out_65mhz
    SLICE_X13Y112        FDRE                                         r  statemachine/nextACK_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  statemachine/nextACK_reg[23]/Q
                         net (fo=3, routed)           0.148    -0.310    packetgen/nextACK_reg[23]
    SLICE_X12Y112        FDRE                                         r  packetgen/packet_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    packetgen/clk_out_65mhz
    SLICE_X12Y112        FDRE                                         r  packetgen/packet_reg[215]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.132    -0.453    
    SLICE_X12Y112        FDRE (Hold_fdre_C_D)         0.084    -0.369    packetgen/packet_reg[215]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.559    -0.605    packetgen/clk_out_65mhz
    SLICE_X8Y127         FDRE                                         r  packetgen/packet_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  packetgen/packet_reg[60]/Q
                         net (fo=1, routed)           0.112    -0.329    stx/data[53]
    SLICE_X9Y127         FDRE                                         r  stx/data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.827    -0.846    stx/clk_out_65mhz
    SLICE_X9Y127         FDRE                                         r  stx/data_q_reg[60]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.132    -0.460    
    SLICE_X9Y127         FDRE (Hold_fdre_C_D)         0.071    -0.389    stx/data_q_reg[60]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.030%)  route 0.125ns (46.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.589    -0.575    kbdexport1/clk_out_65mhz
    SLICE_X1Y120         FDRE                                         r  kbdexport1/cstring_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  kbdexport1/cstring_reg[2]/Q
                         net (fo=6, routed)           0.125    -0.309    kbdexport1/currentkeyboard[2]
    SLICE_X2Y120         FDSE                                         r  kbdexport1/messageoutarray2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.860    -0.813    kbdexport1/clk_out_65mhz
    SLICE_X2Y120         FDSE                                         r  kbdexport1/messageoutarray2_reg[2]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X2Y120         FDSE (Hold_fdse_C_D)         0.059    -0.370    kbdexport1/messageoutarray2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[255]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0 rise@0.000ns - clk_out_65mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.167%)  route 0.146ns (50.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.557    -0.607    packetgen/clk_out_65mhz
    SLICE_X28Y120        FDRE                                         r  packetgen/packet_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  packetgen/packet_reg[255]/Q
                         net (fo=1, routed)           0.146    -0.320    stx/data[194]
    SLICE_X28Y119        FDRE                                         r  stx/data_q_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.826    -0.847    stx/clk_out_65mhz
    SLICE_X28Y119        FDRE                                         r  stx/data_q_reg[255]/C
                         clock pessimism              0.255    -0.592    
                         clock uncertainty            0.132    -0.460    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.078    -0.382    stx/data_q_reg[255]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_65mhz_clk_wiz_0
  To Clock:  clk_out_65mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.391ns  (logic 6.536ns (48.809%)  route 6.855ns (51.191%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.830 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    12.060 f  packetgen/packet_reg[159]_i_2/O[1]
                         net (fo=1, routed)           0.723    12.783    packetgen/packet_reg[159]_i_2_n_6
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.228    13.011 r  packetgen/packet[158]_i_1/O
                         net (fo=1, routed)           0.000    13.011    packetgen/checksum[14]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[158]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.098    14.919    packetgen/packet_reg[158]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -13.011    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.350ns  (logic 6.493ns (48.637%)  route 6.857ns (51.363%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.830 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    12.011 f  packetgen/packet_reg[159]_i_2/O[2]
                         net (fo=1, routed)           0.724    12.736    packetgen/packet_reg[159]_i_2_n_5
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.234    12.970 r  packetgen/packet[159]_i_1/O
                         net (fo=1, routed)           0.000    12.970    packetgen/checksum[15]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[159]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.098    14.919    packetgen/packet_reg[159]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.233ns  (logic 6.375ns (48.176%)  route 6.858ns (51.824%))
  Logic Levels:           29  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.900 f  packetgen/packet_reg[156]_i_2/O[0]
                         net (fo=1, routed)           0.725    12.626    packetgen/packet_reg[156]_i_2_n_7
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.227    12.853 r  packetgen/packet[153]_i_1/O
                         net (fo=1, routed)           0.000    12.853    packetgen/checksum[9]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[153]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.098    14.919    packetgen/packet_reg[153]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -12.853    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.153ns  (logic 6.166ns (46.878%)  route 6.987ns (53.122%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.768    12.676    packetgen/checksum1
    SLICE_X9Y119         LUT2 (Prop_lut2_I1_O)        0.097    12.773 r  packetgen/packet[144]_i_1/O
                         net (fo=1, routed)           0.000    12.773    packetgen/checksum[0]
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[144]/C
                         clock pessimism              0.364    14.972    
                         clock uncertainty           -0.132    14.839    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)        0.030    14.869    packetgen/packet_reg[144]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.161ns  (logic 6.174ns (46.910%)  route 6.987ns (53.089%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.768    12.676    packetgen/checksum1
    SLICE_X9Y119         LUT3 (Prop_lut3_I2_O)        0.105    12.781 r  packetgen/packet[147]_i_1/O
                         net (fo=1, routed)           0.000    12.781    packetgen/checksum[3]
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X9Y119         FDRE                                         r  packetgen/packet_reg[147]/C
                         clock pessimism              0.364    14.972    
                         clock uncertainty           -0.132    14.839    
    SLICE_X9Y119         FDRE (Setup_fdre_C_D)        0.064    14.903    packetgen/packet_reg[147]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.134ns  (logic 6.461ns (49.193%)  route 6.673ns (50.807%))
  Logic Levels:           30  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.830 r  packetgen/packet_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.830    packetgen/packet_reg[156]_i_2_n_0
    SLICE_X9Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.989 f  packetgen/packet_reg[159]_i_2/O[0]
                         net (fo=1, routed)           0.541    12.530    packetgen/packet_reg[159]_i_2_n_7
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.224    12.754 r  packetgen/packet[157]_i_1/O
                         net (fo=1, routed)           0.000    12.754    packetgen/checksum[13]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[157]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.070    14.891    packetgen/packet_reg[157]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -12.754    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.145ns  (logic 6.407ns (48.741%)  route 6.738ns (51.259%))
  Logic Levels:           29  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 14.605 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.922 f  packetgen/packet_reg[156]_i_2/O[2]
                         net (fo=1, routed)           0.605    12.528    packetgen/packet_reg[156]_i_2_n_5
    SLICE_X8Y121         LUT3 (Prop_lut3_I0_O)        0.237    12.765 r  packetgen/packet[155]_i_1/O
                         net (fo=1, routed)           0.000    12.765    packetgen/checksum[11]
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.124    14.605    packetgen/clk_out_65mhz
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[155]/C
                         clock pessimism              0.364    14.969    
                         clock uncertainty           -0.132    14.836    
    SLICE_X8Y121         FDRE (Setup_fdre_C_D)        0.098    14.934    packetgen/packet_reg[155]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.098ns  (logic 6.457ns (49.299%)  route 6.641ns (50.701%))
  Logic Levels:           29  (CARRY4=16 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    10.713 r  packet_reg[151]_i_2/O[1]
                         net (fo=4, routed)           0.408    11.121    packetgen/checksum2[5]
    SLICE_X9Y121         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.620    11.741 r  packetgen/packet_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.741    packetgen/packet_reg[152]_i_2_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.975 f  packetgen/packet_reg[156]_i_2/O[3]
                         net (fo=1, routed)           0.508    12.484    packetgen/packet_reg[156]_i_2_n_4
    SLICE_X10Y120        LUT3 (Prop_lut3_I0_O)        0.234    12.718 r  packetgen/packet[156]_i_1/O
                         net (fo=1, routed)           0.000    12.718    packetgen/checksum[12]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[156]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.072    14.893    packetgen/packet_reg[156]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.089ns  (logic 6.166ns (47.110%)  route 6.923ns (52.890%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 14.608 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.704    12.611    packetgen/checksum1
    SLICE_X10Y120        LUT3 (Prop_lut3_I2_O)        0.097    12.708 r  packetgen/packet[145]_i_1/O
                         net (fo=1, routed)           0.000    12.708    packetgen/checksum[1]
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.127    14.608    packetgen/clk_out_65mhz
    SLICE_X10Y120        FDRE                                         r  packetgen/packet_reg[145]/C
                         clock pessimism              0.346    14.954    
                         clock uncertainty           -0.132    14.821    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)        0.069    14.890    packetgen/packet_reg[145]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 statemachine/SN_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_65mhz_clk_wiz_0_1 rise@15.385ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.095ns  (logic 6.166ns (47.087%)  route 6.929ns (52.913%))
  Logic Levels:           31  (CARRY4=17 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 14.605 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.237    -0.380    statemachine/clk_out_65mhz
    SLICE_X9Y109         FDRE                                         r  statemachine/SN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.341    -0.039 f  statemachine/SN_reg[1]/Q
                         net (fo=15, routed)          0.609     0.570    statemachine/outgoingSEQ[1]
    SLICE_X12Y113        LUT1 (Prop_lut1_I0_O)        0.097     0.667 r  statemachine/packet[126]_i_13/O
                         net (fo=1, routed)           0.000     0.667    statemachine/packet[126]_i_13_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     1.046 r  statemachine/packet_reg[126]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.046    statemachine/packet_reg[126]_i_4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.138 r  statemachine/packet_reg[126]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.138    statemachine/packet_reg[126]_i_24_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.230 r  statemachine/packet_reg[126]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.230    statemachine/packet_reg[126]_i_34_n_0
    SLICE_X12Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.322 r  statemachine/packet_reg[126]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.322    statemachine/packet_reg[126]_i_17_n_0
    SLICE_X12Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     1.414 r  statemachine/packet_reg[126]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.414    statemachine/packet_reg[126]_i_7_n_0
    SLICE_X12Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     1.651 f  statemachine/packet_reg[126]_i_22/O[3]
                         net (fo=1, routed)           0.603     2.253    packetgen/p_0_in[7]
    SLICE_X13Y120        LUT4 (Prop_lut4_I0_O)        0.222     2.475 r  packetgen/packet[126]_i_16/O
                         net (fo=1, routed)           0.419     2.894    packetgen/packet[126]_i_16_n_0
    SLICE_X13Y120        LUT5 (Prop_lut5_I4_O)        0.097     2.991 f  packetgen/packet[126]_i_6/O
                         net (fo=1, routed)           0.376     3.367    packetgen/packet[126]_i_6_n_0
    SLICE_X13Y117        LUT6 (Prop_lut6_I0_O)        0.097     3.464 f  packetgen/packet[126]_i_3/O
                         net (fo=89, routed)          0.634     4.098    kbdexport1/SN_reg[20]
    SLICE_X14Y121        LUT4 (Prop_lut4_I1_O)        0.097     4.195 r  kbdexport1/packet[159]_i_121/O
                         net (fo=2, routed)           0.468     4.664    kbdexport1/packet[159]_i_121_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I4_O)        0.097     4.761 r  kbdexport1/packet[159]_i_125/O
                         net (fo=1, routed)           0.000     4.761    kbdexport1/packet[159]_i_125_n_0
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.173 r  kbdexport1/packet_reg[159]_i_118/CO[3]
                         net (fo=1, routed)           0.000     5.173    kbdexport1/packet_reg[159]_i_118_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.332 r  kbdexport1/packet_reg[147]_i_73/O[0]
                         net (fo=2, routed)           0.428     5.759    statemachine/SN_reg[23]_0[0]
    SLICE_X10Y118        LUT5 (Prop_lut5_I0_O)        0.224     5.983 r  statemachine/packet[159]_i_76/O
                         net (fo=2, routed)           0.440     6.423    statemachine/packet[159]_i_76_n_0
    SLICE_X14Y118        LUT6 (Prop_lut6_I0_O)        0.097     6.520 r  statemachine/packet[159]_i_80/O
                         net (fo=1, routed)           0.000     6.520    statemachine/packet[159]_i_80_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     6.922 r  statemachine/packet_reg[159]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.922    statemachine/packet_reg[159]_i_52_n_0
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     7.079 r  statemachine/packet_reg[147]_i_22/O[0]
                         net (fo=3, routed)           0.629     7.708    statemachine_n_125
    SLICE_X14Y124        LUT3 (Prop_lut3_I1_O)        0.209     7.917 r  packet[159]_i_49/O
                         net (fo=2, routed)           0.330     8.246    packet[159]_i_49_n_0
    SLICE_X14Y124        LUT5 (Prop_lut5_I1_O)        0.097     8.343 r  packet[159]_i_33/O
                         net (fo=2, routed)           0.203     8.546    packet[159]_i_33_n_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I0_O)        0.097     8.643 r  packet[159]_i_37/O
                         net (fo=1, routed)           0.000     8.643    packet[159]_i_37_n_0
    SLICE_X12Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.045 r  packet_reg[159]_i_21/CO[3]
                         net (fo=1, routed)           0.007     9.053    packet_reg[159]_i_21_n_0
    SLICE_X12Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.276 r  packet_reg[147]_i_3/O[1]
                         net (fo=2, routed)           0.580     9.855    p_1_in12_in[1]
    SLICE_X11Y120        LUT2 (Prop_lut2_I0_O)        0.216    10.071 r  packet[147]_i_6/O
                         net (fo=1, routed)           0.000    10.071    packet[147]_i_6_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.483 r  packet_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.483    packet_reg[147]_i_2_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.572 r  packet_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.572    packet_reg[151]_i_2_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.661 r  packet_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.661    packet_reg[155]_i_2_n_0
    SLICE_X11Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    10.895 r  packet_reg[159]_i_3/O[3]
                         net (fo=4, routed)           0.494    11.390    packetgen/checksum2[15]
    SLICE_X10Y122        LUT4 (Prop_lut4_I3_O)        0.234    11.624 r  packetgen/packet[159]_i_17/O
                         net (fo=1, routed)           0.000    11.624    packetgen/packet[159]_i_17_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    11.908 r  packetgen/packet_reg[159]_i_4/CO[3]
                         net (fo=16, routed)          0.710    12.618    packetgen/checksum1
    SLICE_X8Y121         LUT3 (Prop_lut3_I2_O)        0.097    12.715 r  packetgen/packet[146]_i_1/O
                         net (fo=1, routed)           0.000    12.715    packetgen/checksum[2]
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.385    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    16.647 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    17.564    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    12.174 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    13.408    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.480 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        1.124    14.605    packetgen/clk_out_65mhz
    SLICE_X8Y121         FDRE                                         r  packetgen/packet_reg[146]/C
                         clock pessimism              0.364    14.969    
                         clock uncertainty           -0.132    14.836    
    SLICE_X8Y121         FDRE (Setup_fdre_C_D)        0.069    14.905    packetgen/packet_reg[146]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  2.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.937%)  route 0.081ns (33.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.559    -0.605    packetgen/clk_out_65mhz
    SLICE_X10Y127        FDRE                                         r  packetgen/packet_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  packetgen/packet_reg[100]/Q
                         net (fo=1, routed)           0.081    -0.360    stx/data[88]
    SLICE_X11Y127        FDRE                                         r  stx/data_q_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.827    -0.846    stx/clk_out_65mhz
    SLICE_X11Y127        FDRE                                         r  stx/data_q_reg[100]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.132    -0.460    
    SLICE_X11Y127        FDRE (Hold_fdre_C_D)         0.057    -0.403    stx/data_q_reg[100]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 srx/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart5_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.508%)  route 0.118ns (45.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.563    -0.601    srx/clk_out_65mhz
    SLICE_X45Y102        FDRE                                         r  srx/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  srx/data_q_reg[4]/Q
                         net (fo=8, routed)           0.118    -0.342    packetrcv/Q[4]
    SLICE_X42Y102        FDSE                                         r  packetrcv/messagepart5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    packetrcv/clk_out_65mhz
    SLICE_X42Y102        FDSE                                         r  packetrcv/messagepart5_reg[4]/C
                         clock pessimism              0.255    -0.585    
                         clock uncertainty            0.132    -0.453    
    SLICE_X42Y102        FDSE (Hold_fdse_C_D)         0.063    -0.390    packetrcv/messagepart5_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray3_reg[120]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.393%)  route 0.114ns (44.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.586    -0.578    kbdexport1/clk_out_65mhz
    SLICE_X1Y123         FDRE                                         r  kbdexport1/cstring_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  kbdexport1/cstring_reg[120]/Q
                         net (fo=6, routed)           0.114    -0.324    kbdexport1/currentkeyboard[120]
    SLICE_X2Y122         FDSE                                         r  kbdexport1/messageoutarray3_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.858    -0.815    kbdexport1/clk_out_65mhz
    SLICE_X2Y122         FDSE                                         r  kbdexport1/messageoutarray3_reg[120]/C
                         clock pessimism              0.252    -0.563    
                         clock uncertainty            0.132    -0.431    
    SLICE_X2Y122         FDSE (Hold_fdse_C_D)         0.059    -0.372    kbdexport1/messageoutarray3_reg[120]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[37]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.885%)  route 0.129ns (44.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.562    -0.602    kbdexport1/clk_out_65mhz
    SLICE_X8Y131         FDRE                                         r  kbdexport1/cstring_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  kbdexport1/cstring_reg[37]/Q
                         net (fo=6, routed)           0.129    -0.309    kbdexport1/currentkeyboard[37]
    SLICE_X10Y130        FDSE                                         r  kbdexport1/messageoutarray2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.830    -0.843    kbdexport1/clk_out_65mhz
    SLICE_X10Y130        FDSE                                         r  kbdexport1/messageoutarray2_reg[37]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.132    -0.436    
    SLICE_X10Y130        FDSE (Hold_fdse_C_D)         0.076    -0.360    kbdexport1/messageoutarray2_reg[37]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 srx/data_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetrcv/messagepart3_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.085%)  route 0.125ns (46.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.563    -0.601    srx/clk_out_65mhz
    SLICE_X44Y102        FDRE                                         r  srx/data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  srx/data_q_reg[17]/Q
                         net (fo=8, routed)           0.125    -0.336    packetrcv/Q[17]
    SLICE_X43Y102        FDRE                                         r  packetrcv/messagepart3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.833    -0.840    packetrcv/clk_out_65mhz
    SLICE_X43Y102        FDRE                                         r  packetrcv/messagepart3_reg[17]/C
                         clock pessimism              0.255    -0.585    
                         clock uncertainty            0.132    -0.453    
    SLICE_X43Y102        FDRE (Hold_fdre_C_D)         0.066    -0.387    packetrcv/messagepart3_reg[17]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray1_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.116%)  route 0.109ns (39.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.585    -0.579    kbdexport1/clk_out_65mhz
    SLICE_X2Y125         FDRE                                         r  kbdexport1/cstring_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  kbdexport1/cstring_reg[90]/Q
                         net (fo=6, routed)           0.109    -0.306    kbdexport1/currentkeyboard[90]
    SLICE_X0Y125         FDRE                                         r  kbdexport1/messageoutarray1_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.855    -0.818    kbdexport1/clk_out_65mhz
    SLICE_X0Y125         FDRE                                         r  kbdexport1/messageoutarray1_reg[90]/C
                         clock pessimism              0.252    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.072    -0.362    kbdexport1/messageoutarray1_reg[90]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 statemachine/nextACK_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            packetgen/packet_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.860%)  route 0.148ns (51.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.566    -0.598    statemachine/clk_out_65mhz
    SLICE_X13Y112        FDRE                                         r  statemachine/nextACK_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  statemachine/nextACK_reg[23]/Q
                         net (fo=3, routed)           0.148    -0.310    packetgen/nextACK_reg[23]
    SLICE_X12Y112        FDRE                                         r  packetgen/packet_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.836    -0.837    packetgen/clk_out_65mhz
    SLICE_X12Y112        FDRE                                         r  packetgen/packet_reg[215]/C
                         clock pessimism              0.252    -0.585    
                         clock uncertainty            0.132    -0.453    
    SLICE_X12Y112        FDRE (Hold_fdre_C_D)         0.084    -0.369    packetgen/packet_reg[215]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.559    -0.605    packetgen/clk_out_65mhz
    SLICE_X8Y127         FDRE                                         r  packetgen/packet_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  packetgen/packet_reg[60]/Q
                         net (fo=1, routed)           0.112    -0.329    stx/data[53]
    SLICE_X9Y127         FDRE                                         r  stx/data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.827    -0.846    stx/clk_out_65mhz
    SLICE_X9Y127         FDRE                                         r  stx/data_q_reg[60]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.132    -0.460    
    SLICE_X9Y127         FDRE (Hold_fdre_C_D)         0.071    -0.389    stx/data_q_reg[60]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 kbdexport1/cstring_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            kbdexport1/messageoutarray2_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.030%)  route 0.125ns (46.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.589    -0.575    kbdexport1/clk_out_65mhz
    SLICE_X1Y120         FDRE                                         r  kbdexport1/cstring_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  kbdexport1/cstring_reg[2]/Q
                         net (fo=6, routed)           0.125    -0.309    kbdexport1/currentkeyboard[2]
    SLICE_X2Y120         FDSE                                         r  kbdexport1/messageoutarray2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.860    -0.813    kbdexport1/clk_out_65mhz
    SLICE_X2Y120         FDSE                                         r  kbdexport1/messageoutarray2_reg[2]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.132    -0.429    
    SLICE_X2Y120         FDSE (Hold_fdse_C_D)         0.059    -0.370    kbdexport1/messageoutarray2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 packetgen/packet_reg[255]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            stx/data_q_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_65mhz_clk_wiz_0_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_65mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_65mhz_clk_wiz_0_1 rise@0.000ns - clk_out_65mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.167%)  route 0.146ns (50.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_65mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.557    -0.607    packetgen/clk_out_65mhz
    SLICE_X28Y120        FDRE                                         r  packetgen/packet_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  packetgen/packet_reg[255]/Q
                         net (fo=1, routed)           0.146    -0.320    stx/data[194]
    SLICE_X28Y119        FDRE                                         r  stx/data_q_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_65mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clock65/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock65/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock65/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock65/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock65/inst/clk_out_65mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock65/inst/clkout1_buf/O
                         net (fo=2447, routed)        0.826    -0.847    stx/clk_out_65mhz
    SLICE_X28Y119        FDRE                                         r  stx/data_q_reg[255]/C
                         clock pessimism              0.255    -0.592    
                         clock uncertainty            0.132    -0.460    
    SLICE_X28Y119        FDRE (Hold_fdre_C_D)         0.078    -0.382    stx/data_q_reg[255]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.062    





