Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 16:01:17 2022
| Host         : CSE-P07-2165-51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (67)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: AAAAA/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (67)
-------------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   68          inf        0.000                      0                   68           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line28/LDA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.929ns  (logic 4.023ns (50.734%)  route 3.906ns (49.266%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE                         0.000     0.000 r  nolabel_line28/LDA_reg/C
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line28/LDA_reg/Q
                         net (fo=2, routed)           3.906     4.424    LD0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.929 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000     7.929    LD0
    U16                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AAAAA/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.553ns  (logic 1.456ns (31.982%)  route 3.097ns (68.018%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=34, routed)          3.097     4.553    AAAAA/AR[0]
    SLICE_X48Y33         FDCE                                         f  AAAAA/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AAAAA/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.553ns  (logic 1.456ns (31.982%)  route 3.097ns (68.018%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=34, routed)          3.097     4.553    AAAAA/AR[0]
    SLICE_X48Y33         FDCE                                         f  AAAAA/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            AAAAA/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.553ns  (logic 1.456ns (31.982%)  route 3.097ns (68.018%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=34, routed)          3.097     4.553    AAAAA/AR[0]
    SLICE_X48Y33         FDCE                                         f  AAAAA/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AAAAA/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/count_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.463ns  (logic 0.890ns (19.943%)  route 3.573ns (80.057%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDCE                         0.000     0.000 r  AAAAA/count_reg[6]/C
    SLICE_X50Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  AAAAA/count_reg[6]/Q
                         net (fo=2, routed)           0.834     1.352    AAAAA/count[6]
    SLICE_X48Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.476 r  AAAAA/count[31]_i_8/O
                         net (fo=1, routed)           0.717     2.193    AAAAA/count[31]_i_8_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I4_O)        0.124     2.317 r  AAAAA/count[31]_i_4/O
                         net (fo=32, routed)          2.022     4.339    AAAAA/count[31]_i_4_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I2_O)        0.124     4.463 r  AAAAA/count[28]_i_1/O
                         net (fo=1, routed)           0.000     4.463    AAAAA/count_0[28]
    SLICE_X50Y39         FDCE                                         r  AAAAA/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AAAAA/count_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.439ns  (logic 0.890ns (20.051%)  route 3.549ns (79.949%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDCE                         0.000     0.000 r  AAAAA/count_reg[28]/C
    SLICE_X50Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  AAAAA/count_reg[28]/Q
                         net (fo=2, routed)           0.849     1.367    AAAAA/count[28]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     1.491 r  AAAAA/count[31]_i_7/O
                         net (fo=1, routed)           0.636     2.127    AAAAA/count[31]_i_7_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.251 r  AAAAA/count[31]_i_3/O
                         net (fo=32, routed)          2.064     4.315    AAAAA/count[31]_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I1_O)        0.124     4.439 r  AAAAA/clk_out_i_1/O
                         net (fo=1, routed)           0.000     4.439    AAAAA/clk_out_i_1_n_0
    SLICE_X50Y34         FDCE                                         r  AAAAA/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nolabel_line28/LDA_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.430ns  (logic 1.580ns (35.673%)  route 2.849ns (64.327%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=34, routed)          2.849     4.306    nolabel_line28/AR[0]
    SLICE_X50Y33         LUT2 (Prop_lut2_I0_O)        0.124     4.430 r  nolabel_line28/LDA_i_1/O
                         net (fo=1, routed)           0.000     4.430    nolabel_line28/LDA_i_1_n_0
    SLICE_X50Y33         FDRE                                         r  nolabel_line28/LDA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AAAAA/count_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.429ns  (logic 0.890ns (20.097%)  route 3.539ns (79.903%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDCE                         0.000     0.000 r  AAAAA/count_reg[28]/C
    SLICE_X50Y39         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  AAAAA/count_reg[28]/Q
                         net (fo=2, routed)           0.849     1.367    AAAAA/count[28]
    SLICE_X48Y40         LUT4 (Prop_lut4_I1_O)        0.124     1.491 r  AAAAA/count[31]_i_7/O
                         net (fo=1, routed)           0.636     2.127    AAAAA/count[31]_i_7_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I4_O)        0.124     2.251 r  AAAAA/count[31]_i_3/O
                         net (fo=32, routed)          2.054     4.305    AAAAA/count[31]_i_3_n_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I1_O)        0.124     4.429 r  AAAAA/count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.429    AAAAA/count_0[6]
    SLICE_X50Y34         FDCE                                         r  AAAAA/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AAAAA/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/count_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.306ns  (logic 0.890ns (20.667%)  route 3.416ns (79.333%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDCE                         0.000     0.000 r  AAAAA/count_reg[6]/C
    SLICE_X50Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  AAAAA/count_reg[6]/Q
                         net (fo=2, routed)           0.834     1.352    AAAAA/count[6]
    SLICE_X48Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.476 r  AAAAA/count[31]_i_8/O
                         net (fo=1, routed)           0.717     2.193    AAAAA/count[31]_i_8_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I4_O)        0.124     2.317 r  AAAAA/count[31]_i_4/O
                         net (fo=32, routed)          1.866     4.182    AAAAA/count[31]_i_4_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I2_O)        0.124     4.306 r  AAAAA/count[31]_i_1/O
                         net (fo=1, routed)           0.000     4.306    AAAAA/count_0[31]
    SLICE_X48Y40         FDCE                                         r  AAAAA/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AAAAA/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/count_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.294ns  (logic 0.890ns (20.728%)  route 3.404ns (79.272%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDCE                         0.000     0.000 r  AAAAA/count_reg[6]/C
    SLICE_X50Y34         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  AAAAA/count_reg[6]/Q
                         net (fo=2, routed)           0.834     1.352    AAAAA/count[6]
    SLICE_X48Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.476 r  AAAAA/count[31]_i_8/O
                         net (fo=1, routed)           0.717     2.193    AAAAA/count[31]_i_8_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I4_O)        0.124     2.317 r  AAAAA/count[31]_i_4/O
                         net (fo=32, routed)          1.853     4.170    AAAAA/count[31]_i_4_n_0
    SLICE_X50Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.294 r  AAAAA/count[24]_i_1/O
                         net (fo=1, routed)           0.000     4.294    AAAAA/count_0[24]
    SLICE_X50Y38         FDCE                                         r  AAAAA/count_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AAAAA/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDCE                         0.000     0.000 r  AAAAA/count_reg[0]/C
    SLICE_X50Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  AAAAA/count_reg[0]/Q
                         net (fo=3, routed)           0.161     0.325    AAAAA/count[0]
    SLICE_X50Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.370 r  AAAAA/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    AAAAA/count_0[0]
    SLICE_X50Y34         FDCE                                         r  AAAAA/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AAAAA/clk_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDCE                         0.000     0.000 r  AAAAA/clk_out_reg/C
    SLICE_X50Y34         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  AAAAA/clk_out_reg/Q
                         net (fo=2, routed)           0.175     0.339    AAAAA/clk_out_reg_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.045     0.384 r  AAAAA/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.384    AAAAA/clk_out_i_1_n_0
    SLICE_X50Y34         FDCE                                         r  AAAAA/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line28/LDA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line28/LDA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE                         0.000     0.000 r  nolabel_line28/LDA_reg/C
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  nolabel_line28/LDA_reg/Q
                         net (fo=2, routed)           0.177     0.341    nolabel_line28/LD0_OBUF
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.045     0.386 r  nolabel_line28/LDA_i_1/O
                         net (fo=1, routed)           0.000     0.386    nolabel_line28/LDA_i_1_n_0
    SLICE_X50Y33         FDRE                                         r  nolabel_line28/LDA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AAAAA/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.231ns (47.398%)  route 0.256ns (52.602%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE                         0.000     0.000 r  AAAAA/count_reg[3]/C
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  AAAAA/count_reg[3]/Q
                         net (fo=2, routed)           0.134     0.275    AAAAA/count[3]
    SLICE_X48Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.320 r  AAAAA/count[31]_i_4/O
                         net (fo=32, routed)          0.122     0.442    AAAAA/count[31]_i_4_n_0
    SLICE_X48Y33         LUT5 (Prop_lut5_I2_O)        0.045     0.487 r  AAAAA/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.487    AAAAA/count_0[3]
    SLICE_X48Y33         FDCE                                         r  AAAAA/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AAAAA/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/count_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.231ns (45.276%)  route 0.279ns (54.724%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDCE                         0.000     0.000 r  AAAAA/count_reg[25]/C
    SLICE_X48Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  AAAAA/count_reg[25]/Q
                         net (fo=2, routed)           0.135     0.276    AAAAA/count[25]
    SLICE_X48Y39         LUT5 (Prop_lut5_I3_O)        0.045     0.321 r  AAAAA/count[31]_i_3/O
                         net (fo=32, routed)          0.144     0.465    AAAAA/count[31]_i_3_n_0
    SLICE_X48Y39         LUT5 (Prop_lut5_I1_O)        0.045     0.510 r  AAAAA/count[27]_i_1/O
                         net (fo=1, routed)           0.000     0.510    AAAAA/count_0[27]
    SLICE_X48Y39         FDCE                                         r  AAAAA/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AAAAA/count_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.231ns (43.248%)  route 0.303ns (56.752%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDCE                         0.000     0.000 r  AAAAA/count_reg[17]/C
    SLICE_X48Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  AAAAA/count_reg[17]/Q
                         net (fo=2, routed)           0.135     0.276    AAAAA/count[17]
    SLICE_X48Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.321 r  AAAAA/count[31]_i_2/O
                         net (fo=32, routed)          0.168     0.489    AAAAA/count[31]_i_2_n_0
    SLICE_X48Y37         LUT5 (Prop_lut5_I0_O)        0.045     0.534 r  AAAAA/count[19]_i_1/O
                         net (fo=1, routed)           0.000     0.534    AAAAA/count_0[19]
    SLICE_X48Y37         FDCE                                         r  AAAAA/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AAAAA/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/count_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.231ns (43.087%)  route 0.305ns (56.913%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDCE                         0.000     0.000 r  AAAAA/count_reg[25]/C
    SLICE_X48Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  AAAAA/count_reg[25]/Q
                         net (fo=2, routed)           0.135     0.276    AAAAA/count[25]
    SLICE_X48Y39         LUT5 (Prop_lut5_I3_O)        0.045     0.321 r  AAAAA/count[31]_i_3/O
                         net (fo=32, routed)          0.170     0.491    AAAAA/count[31]_i_3_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I1_O)        0.045     0.536 r  AAAAA/count[28]_i_1/O
                         net (fo=1, routed)           0.000     0.536    AAAAA/count_0[28]
    SLICE_X50Y39         FDCE                                         r  AAAAA/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AAAAA/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/count_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.231ns (42.771%)  route 0.309ns (57.229%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDCE                         0.000     0.000 r  AAAAA/count_reg[25]/C
    SLICE_X48Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  AAAAA/count_reg[25]/Q
                         net (fo=2, routed)           0.135     0.276    AAAAA/count[25]
    SLICE_X48Y39         LUT5 (Prop_lut5_I3_O)        0.045     0.321 r  AAAAA/count[31]_i_3/O
                         net (fo=32, routed)          0.174     0.495    AAAAA/count[31]_i_3_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I1_O)        0.045     0.540 r  AAAAA/count[30]_i_1/O
                         net (fo=1, routed)           0.000     0.540    AAAAA/count_0[30]
    SLICE_X48Y40         FDCE                                         r  AAAAA/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AAAAA/count_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/count_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.231ns (42.692%)  route 0.310ns (57.308%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDCE                         0.000     0.000 r  AAAAA/count_reg[25]/C
    SLICE_X48Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  AAAAA/count_reg[25]/Q
                         net (fo=2, routed)           0.135     0.276    AAAAA/count[25]
    SLICE_X48Y39         LUT5 (Prop_lut5_I3_O)        0.045     0.321 r  AAAAA/count[31]_i_3/O
                         net (fo=32, routed)          0.175     0.496    AAAAA/count[31]_i_3_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I1_O)        0.045     0.541 r  AAAAA/count[29]_i_1/O
                         net (fo=1, routed)           0.000     0.541    AAAAA/count_0[29]
    SLICE_X48Y40         FDCE                                         r  AAAAA/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AAAAA/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AAAAA/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.231ns (42.158%)  route 0.317ns (57.842%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE                         0.000     0.000 r  AAAAA/count_reg[3]/C
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  AAAAA/count_reg[3]/Q
                         net (fo=2, routed)           0.134     0.275    AAAAA/count[3]
    SLICE_X48Y33         LUT5 (Prop_lut5_I1_O)        0.045     0.320 r  AAAAA/count[31]_i_4/O
                         net (fo=32, routed)          0.183     0.503    AAAAA/count[31]_i_4_n_0
    SLICE_X48Y34         LUT5 (Prop_lut5_I2_O)        0.045     0.548 r  AAAAA/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.548    AAAAA/count_0[4]
    SLICE_X48Y34         FDCE                                         r  AAAAA/count_reg[4]/D
  -------------------------------------------------------------------    -------------------





