{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523532289427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523532289428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 19:24:49 2018 " "Processing started: Thu Apr 12 19:24:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523532289428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523532289428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523532289428 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523532290134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523532290269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523532290269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave " "Found entity 1: i2c_slave" {  } { { "i2c_slave.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/i2c_slave.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523532290276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523532290276 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "i2c_slave_op i2c_slave_op.v(14) " "Verilog Module Declaration warning at i2c_slave_op.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"i2c_slave_op\"" {  } { { "i2c_slave_op.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/i2c_slave_op.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523532290283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave_op.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_op " "Found entity 1: i2c_slave_op" {  } { { "i2c_slave_op.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/i2c_slave_op.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523532290284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523532290284 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "I2C_MASTER_SUBAD.v(131) " "Verilog HDL warning at I2C_MASTER_SUBAD.v(131): extended using \"x\" or \"z\"" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 131 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1523532290290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master_subad.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master_subad.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER_SUBAD " "Found entity 1: I2C_MASTER_SUBAD" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523532290291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523532290291 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "I2C_wr_subad.v(34) " "Verilog HDL warning at I2C_wr_subad.v(34): extended using \"x\" or \"z\"" {  } { { "I2C_wr_subad.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_wr_subad.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1523532290295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_wr_subad.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_wr_subad.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_wr_subad " "Found entity 1: I2C_wr_subad" {  } { { "I2C_wr_subad.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_wr_subad.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523532290297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523532290297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523532290302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523532290302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523532290307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523532290307 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1523532290314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523532290316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523532290316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "capture_rst top.v(138) " "Verilog HDL Implicit Net warning at top.v(138): created implicit net for \"capture_rst\"" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523532290316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_start top.v(140) " "Verilog HDL Implicit Net warning at top.v(140): created implicit net for \"tx_start\"" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523532290316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_data top.v(141) " "Verilog HDL Implicit Net warning at top.v(141): created implicit net for \"tx_data\"" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523532290316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs232_tx top.v(144) " "Verilog HDL Implicit Net warning at top.v(144): created implicit net for \"rs232_tx\"" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523532290316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523532290388 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(100) " "Verilog HDL or VHDL warning at top.v(100): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1523532290392 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(190) " "Verilog HDL Case Statement information at top.v(190): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 190 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1523532290394 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(237) " "Verilog HDL assignment warning at top.v(237): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523532290395 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523532290427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523532290430 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523532290430 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523532290430 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523532290430 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523532290430 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523532290430 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523532290430 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523532290430 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523532290430 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523532290431 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523532290431 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523532290432 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1523532290432 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290433 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290433 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290433 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290433 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290433 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290433 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523532290434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523532290438 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error uart_tx.v(10) " "Output port \"error\" at uart_tx.v(10) has no driver" {  } { { "uart_tx.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/uart_tx.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1523532290440 "|top|my_uart_tx:my_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MASTER_SUBAD I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance " "Elaborating entity \"I2C_MASTER_SUBAD\" for hierarchy \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\"" {  } { { "top.v" "I2C_MASTER_SUBAD_instance" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523532290442 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290448 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290448 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290448 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290448 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290448 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290448 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290448 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[0\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[0\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290448 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290448 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290448 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290448 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290448 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290449 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290449 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290449 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[1\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[1\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290449 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290449 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290449 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290450 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290450 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290450 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290450 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290450 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[2\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[2\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290450 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290450 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290450 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290451 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290451 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290451 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290451 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290451 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[3\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[3\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290451 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290451 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290451 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290451 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290451 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290452 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290452 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290452 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[4\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[4\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290452 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290452 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290452 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290452 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290452 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290452 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290452 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290452 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[5\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[5\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290452 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290452 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290453 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290453 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290453 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290453 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290453 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290453 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[6\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[6\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290453 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290453 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290453 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290453 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290453 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290453 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[7\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[7\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[8\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[8\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290454 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290455 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290455 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290455 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[9\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[9\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290455 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290455 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290455 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290455 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290455 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290455 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290456 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290456 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[10\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[10\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290456 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290456 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290456 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290456 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290456 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290456 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290457 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290457 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[11\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[11\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290457 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290457 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290457 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[12\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[12\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[13\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[13\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290458 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290459 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290459 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290459 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290459 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290459 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290459 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[14\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[14\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290459 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290459 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290459 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290459 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290459 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290460 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290460 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290460 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[15\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[15\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290460 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290460 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290460 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290460 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290460 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290460 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290460 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290460 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[16\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[16\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290460 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290460 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290460 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[17\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[17\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[18\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[18\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290461 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[19\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[19\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[20\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[20\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290462 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290463 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290463 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290463 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290463 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290463 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[21\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[21\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290463 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290463 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290463 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290463 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290463 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290463 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290463 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290463 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[22\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[22\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290464 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290464 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290464 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290464 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290464 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290464 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290464 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290464 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[23\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[23\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290464 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290464 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290464 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290464 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290465 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290465 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290465 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290465 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[24\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[24\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290465 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290465 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290465 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290465 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290465 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290465 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290465 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290466 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[25\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[25\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290466 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290466 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290466 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290466 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290466 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290466 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290466 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290466 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[26\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[26\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290466 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290466 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290467 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290467 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290467 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290467 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290467 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290467 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[27\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[27\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290467 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290467 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290467 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290467 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290468 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290468 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290468 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290468 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[28\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[28\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290468 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290468 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290468 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290468 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290468 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290468 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290469 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290469 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[29\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[29\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290469 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290469 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290469 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290469 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290469 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290469 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290469 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290469 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[30\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[30\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290469 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290469 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290470 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290470 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290470 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290470 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290470 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290470 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[31\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[31\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290470 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290470 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290470 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290470 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290470 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290470 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290471 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290471 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[32\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[32\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290471 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[0\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[0\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290471 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[1\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[1\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290471 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[2\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[2\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290471 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[3\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[3\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290471 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[4\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[4\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290471 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[5\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[5\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290471 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[6\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[6\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290471 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "send_memory\[33\]\[7\] I2C_MASTER_SUBAD.v(36) " "Inferred latch for \"send_memory\[33\]\[7\]\" at I2C_MASTER_SUBAD.v(36)" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1523532290472 "|top|I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_wr_subad I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance " "Elaborating entity \"I2C_wr_subad\" for hierarchy \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\"" {  } { { "I2C_MASTER_SUBAD.v" "I2C_wr_subad_instance" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523532290473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave i2c_slave:i2c_slave_instance " "Elaborating entity \"i2c_slave\" for hierarchy \"i2c_slave:i2c_slave_instance\"" {  } { { "top.v" "i2c_slave_instance" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523532290477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave_op i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst " "Elaborating entity \"i2c_slave_op\" for hierarchy \"i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\"" {  } { { "i2c_slave.v" "i2c_slave_op_inst" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/i2c_slave.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523532290511 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1523532291582 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[99\] " "Bidir \"BusA\[99\]\" has no driver" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1523532291596 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1523532291596 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "scl_slv i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\|scl_regi " "Converted the fan-out from the tri-state buffer \"scl_slv\" to the node \"i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\|scl_regi\" into an OR gate" {  } { { "top.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.v" 85 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1523532291601 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i2c_slave:i2c_slave_instance\|sda_in i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\|sda_regi " "Converted the fan-out from the tri-state buffer \"i2c_slave:i2c_slave_instance\|sda_in\" to the node \"i2c_slave:i2c_slave_instance\|i2c_slave_op:i2c_slave_op_inst\|sda_regi\" into an OR gate" {  } { { "i2c_slave.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/i2c_slave.v" 21 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1523532291601 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1523532291601 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[7\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[7\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1523532291603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[6\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[6\] " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[6\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[6\]\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1523532291603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[5\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[5\] " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[5\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[5\]\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1523532291603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[4\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[4\] " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[4\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[4\]\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1523532291603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[3\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[3\] " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[3\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[3\]\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1523532291603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[2\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[2\] " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[2\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\[2\]\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1523532291603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[1\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|Selector57 " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[1\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|Selector57\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1523532291603 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[0\] I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|data\[0\]\" to the node \"I2C_MASTER_SUBAD:I2C_MASTER_SUBAD_instance\|I2C_wr_subad:I2C_wr_subad_instance\|data_buf\" into an OR gate" {  } { { "I2C_MASTER_SUBAD.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_MASTER_SUBAD.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1523532291603 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1523532291603 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_wr_subad.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/I2C_wr_subad.v" 113 -1 0 } } { "uart_rx.v" "" { Text "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/uart_rx.v" 42 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1523532292073 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1523532292502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "564 " "Implemented 564 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523532292528 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523532292528 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1523532292528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "557 " "Implemented 557 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523532292528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523532292528 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.map.smsg " "Generated suppressed messages file C:/_Bill/01_GitRepo/mcu_cpld_prd/Auto_Generator/pycpld/quartus-II/top_frdm_lpc824_i2c_2/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523532292654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523532292700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 12 19:24:52 2018 " "Processing ended: Thu Apr 12 19:24:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523532292700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523532292700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523532292700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523532292700 ""}
