<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-svn] r2313 - trunk/src/target
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2009-June/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2313%20-%20trunk/src/target&In-Reply-To=%3C200906210316.n5L3GGZg015032%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001096.html">
   <LINK REL="Next"  HREF="001098.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-svn] r2313 - trunk/src/target</H1>
    <B>duane at mail.berlios.de</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r2313%20-%20trunk/src/target&In-Reply-To=%3C200906210316.n5L3GGZg015032%40sheep.berlios.de%3E"
       TITLE="[Openocd-svn] r2313 - trunk/src/target">duane at mail.berlios.de
       </A><BR>
    <I>Sun Jun 21 05:16:16 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="001096.html">[Openocd-svn] r2312 - trunk/src/target
</A></li>
        <LI>Next message: <A HREF="001098.html">[Openocd-svn] r2314 - trunk/src/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1097">[ date ]</a>
              <a href="thread.html#1097">[ thread ]</a>
              <a href="subject.html#1097">[ subject ]</a>
              <a href="author.html#1097">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: duane
Date: 2009-06-21 05:16:14 +0200 (Sun, 21 Jun 2009)
New Revision: 2313

Modified:
   trunk/src/target/cortex_m3.c
Log:
C99 printf() -Werror fixes

Modified: trunk/src/target/cortex_m3.c
===================================================================
--- trunk/src/target/cortex_m3.c	2009-06-21 03:16:09 UTC (rev 2312)
+++ trunk/src/target/cortex_m3.c	2009-06-21 03:16:14 UTC (rev 2313)
@@ -175,7 +175,7 @@
 	mem_ap_read_atomic_u32(swjdp, NVIC_DFSR, &amp;cortex_m3-&gt;nvic_dfsr);
 	/* Write Debug Fault Status Register to enable processing to resume ?? Try with and without this !! */
 	mem_ap_write_atomic_u32(swjdp, NVIC_DFSR, cortex_m3-&gt;nvic_dfsr);
-	LOG_DEBUG(&quot; NVIC_DFSR 0x%x&quot;, cortex_m3-&gt;nvic_dfsr);
+	LOG_DEBUG(&quot; NVIC_DFSR 0x%&quot; PRIx32 &quot;&quot;, cortex_m3-&gt;nvic_dfsr);
 
 	return ERROR_OK;
 }
@@ -249,7 +249,7 @@
 	cortex_m3_dwt_comparator_t *dwt_list = cortex_m3-&gt;dwt_comparator_list;
 
 	mem_ap_read_atomic_u32(swjdp, DCB_DEMCR, &amp;dcb_demcr);
-	LOG_DEBUG(&quot;DCB_DEMCR = 0x%8.8x&quot;,dcb_demcr);
+	LOG_DEBUG(&quot;DCB_DEMCR = 0x%8.8&quot; PRIx32 &quot;&quot;,dcb_demcr);
 
 	/* this regsiter is used for emulated dcc channel */
 	mem_ap_write_u32(swjdp, DCB_DCRDR, 0);
@@ -366,7 +366,7 @@
 			break;
 	}
 	swjdp_transaction_endcheck(swjdp);
-	LOG_DEBUG(&quot;%s SHCSR 0x%x, SR 0x%x, CFSR 0x%x, AR 0x%x&quot;, armv7m_exception_string(armv7m-&gt;exception_number), \
+	LOG_DEBUG(&quot;%s SHCSR 0x%&quot; PRIx32 &quot;, SR 0x%&quot; PRIx32 &quot;, CFSR 0x%&quot; PRIx32 &quot;, AR 0x%&quot; PRIx32 &quot;&quot;, armv7m_exception_string(armv7m-&gt;exception_number), \
 		shcsr, except_sr, cfsr, except_ar);
 	return ERROR_OK;
 }
@@ -441,7 +441,7 @@
 		cortex_m3_examine_exception_reason(target);
 	}
 
-	LOG_DEBUG(&quot;entered debug state in core mode: %s at PC 0x%x, target-&gt;state: %s&quot;,
+	LOG_DEBUG(&quot;entered debug state in core mode: %s at PC 0x%&quot; PRIx32 &quot;, target-&gt;state: %s&quot;,
 		armv7m_mode_strings[armv7m-&gt;core_mode],
 		*(uint32_t*)(armv7m-&gt;core_cache-&gt;reg_list[15].value),
 		Jim_Nvp_value2name_simple( nvp_target_state, target-&gt;state )-&gt;name);
@@ -485,7 +485,7 @@
 	if (target-&gt;state == TARGET_RESET)
 	{
 		/* Cannot switch context while running so endreset is called with target-&gt;state == TARGET_RESET */
-		LOG_DEBUG(&quot;Exit from reset with dcb_dhcsr 0x%x&quot;, cortex_m3-&gt;dcb_dhcsr);
+		LOG_DEBUG(&quot;Exit from reset with dcb_dhcsr 0x%&quot; PRIx32 &quot;&quot;, cortex_m3-&gt;dcb_dhcsr);
 		cortex_m3_endreset_event(target);
 		target-&gt;state = TARGET_RUNNING;
 		prev_target_state = TARGET_RUNNING;
@@ -595,12 +595,12 @@
 			mem_ap_read_atomic_u32(swjdp, NVIC_DFSR, &amp;cortex_m3-&gt;nvic_dfsr);
 			if ((dcb_dhcsr &amp; S_HALT) &amp;&amp; (cortex_m3-&gt;nvic_dfsr &amp; DFSR_VCATCH))
 			{
-				LOG_DEBUG(&quot;system reset-halted, dcb_dhcsr 0x%x, nvic_dfsr 0x%x&quot;, dcb_dhcsr, cortex_m3-&gt;nvic_dfsr);
+				LOG_DEBUG(&quot;system reset-halted, dcb_dhcsr 0x%&quot; PRIx32 &quot;, nvic_dfsr 0x%&quot; PRIx32 &quot;&quot;, dcb_dhcsr, cortex_m3-&gt;nvic_dfsr);
 				cortex_m3_poll(target);
 				return ERROR_OK;
 			}
 			else
-				LOG_DEBUG(&quot;waiting for system reset-halt, dcb_dhcsr 0x%x, %i ms&quot;, dcb_dhcsr, timeout);
+				LOG_DEBUG(&quot;waiting for system reset-halt, dcb_dhcsr 0x%&quot; PRIx32 &quot;, %i ms&quot;, dcb_dhcsr, timeout);
 		}
 		timeout++;
 		alive_sleep(1);
@@ -664,7 +664,7 @@
 		/* Single step past breakpoint at current address */
 		if ((breakpoint = breakpoint_find(target, resume_pc)))
 		{
-			LOG_DEBUG(&quot;unset breakpoint at 0x%8.8x&quot;, breakpoint-&gt;address);
+			LOG_DEBUG(&quot;unset breakpoint at 0x%8.8&quot; PRIx32 &quot;&quot;, breakpoint-&gt;address);
 			cortex_m3_unset_breakpoint(target, breakpoint);
 			cortex_m3_single_step_core(target);
 			cortex_m3_set_breakpoint(target, breakpoint);
@@ -682,13 +682,13 @@
 	{
 		target-&gt;state = TARGET_RUNNING;
 		target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
-		LOG_DEBUG(&quot;target resumed at 0x%x&quot;, resume_pc);
+		LOG_DEBUG(&quot;target resumed at 0x%&quot; PRIx32 &quot;&quot;, resume_pc);
 	}
 	else
 	{
 		target-&gt;state = TARGET_DEBUG_RUNNING;
 		target_call_event_callbacks(target, TARGET_EVENT_DEBUG_RESUMED);
-		LOG_DEBUG(&quot;target debug resumed at 0x%x&quot;, resume_pc);
+		LOG_DEBUG(&quot;target debug resumed at 0x%&quot; PRIx32 &quot;&quot;, resume_pc);
 	}
 
 	return ERROR_OK;
@@ -734,12 +734,12 @@
 	if (breakpoint)
 		cortex_m3_set_breakpoint(target, breakpoint);
 
-	LOG_DEBUG(&quot;target stepped dcb_dhcsr = 0x%x nvic_icsr = 0x%x&quot;, cortex_m3-&gt;dcb_dhcsr, cortex_m3-&gt;nvic_icsr);
+	LOG_DEBUG(&quot;target stepped dcb_dhcsr = 0x%&quot; PRIx32 &quot; nvic_icsr = 0x%&quot; PRIx32 &quot;&quot;, cortex_m3-&gt;dcb_dhcsr, cortex_m3-&gt;nvic_icsr);
 
 	cortex_m3_debug_entry(target);
 	target_call_event_callbacks(target, TARGET_EVENT_HALTED);
 
-	LOG_DEBUG(&quot;target stepped dcb_dhcsr = 0x%x nvic_icsr = 0x%x&quot;, cortex_m3-&gt;dcb_dhcsr, cortex_m3-&gt;nvic_icsr);
+	LOG_DEBUG(&quot;target stepped dcb_dhcsr = 0x%&quot; PRIx32 &quot; nvic_icsr = 0x%&quot; PRIx32 &quot;&quot;, cortex_m3-&gt;dcb_dhcsr, cortex_m3-&gt;nvic_icsr);
 	return ERROR_OK;
 }
 
@@ -921,7 +921,7 @@
 		comparator_list[fp_num].used = 1;
 		comparator_list[fp_num].fpcr_value = (breakpoint-&gt;address &amp; 0x1FFFFFFC) | hilo | 1;
 		target_write_u32(target, comparator_list[fp_num].fpcr_address, comparator_list[fp_num].fpcr_value);
-		LOG_DEBUG(&quot;fpc_num %i fpcr_value 0x%x&quot;, fp_num, comparator_list[fp_num].fpcr_value);
+		LOG_DEBUG(&quot;fpc_num %i fpcr_value 0x%&quot; PRIx32 &quot;&quot;, fp_num, comparator_list[fp_num].fpcr_value);
 		if (!cortex_m3-&gt;fpb_enabled)
 		{
 			LOG_DEBUG(&quot;FPB wasn't enabled, do it now&quot;);
@@ -1114,7 +1114,7 @@
 		target_write_u32(target, comparator_list[dwt_num].dwt_comparator_address, comparator_list[dwt_num].comp);
 		target_write_u32(target, comparator_list[dwt_num].dwt_comparator_address|0x4, comparator_list[dwt_num].mask);
 		target_write_u32(target, comparator_list[dwt_num].dwt_comparator_address|0x8, comparator_list[dwt_num].function);
-		LOG_DEBUG(&quot;dwt_num %i 0x%x 0x%x 0x%x&quot;, dwt_num, comparator_list[dwt_num].comp, comparator_list[dwt_num].mask, comparator_list[dwt_num].function);
+		LOG_DEBUG(&quot;dwt_num %i 0x%&quot; PRIx32 &quot; 0x%&quot; PRIx32 &quot; 0x%&quot; PRIx32 &quot;&quot;, dwt_num, comparator_list[dwt_num].comp, comparator_list[dwt_num].mask, comparator_list[dwt_num].function);
 	}
 	else
 	{
@@ -1235,7 +1235,7 @@
 			LOG_ERROR(&quot;JTAG failure %i&quot;,retval);
 			return ERROR_JTAG_DEVICE_ERROR;
 		}
-		LOG_DEBUG(&quot;load from core reg %i  value 0x%x&quot;,num,*value);
+		LOG_DEBUG(&quot;load from core reg %i  value 0x%&quot; PRIx32 &quot;&quot;,(int)num,*value);
 	}
 	else if (type == ARMV7M_REGISTER_CORE_SP) /* Special purpose core register */
 	{
@@ -1261,7 +1261,7 @@
 				break;
 		}
 
-		LOG_DEBUG(&quot;load from special reg %i value 0x%x&quot;, num, *value);
+		LOG_DEBUG(&quot;load from special reg %i value 0x%&quot; PRIx32 &quot;&quot;, (int)num, *value);
 	}
 	else
 	{
@@ -1300,7 +1300,7 @@
 			armv7m-&gt;core_cache-&gt;reg_list[num].dirty = armv7m-&gt;core_cache-&gt;reg_list[num].valid;
 			return ERROR_JTAG_DEVICE_ERROR;
 		}
-		LOG_DEBUG(&quot;write core reg %i value 0x%x&quot;, num, value);
+		LOG_DEBUG(&quot;write core reg %i value 0x%&quot; PRIx32 &quot;&quot;, (int)num, value);
 	}
 	else if (type == ARMV7M_REGISTER_CORE_SP) /* Special purpose core register */
 	{
@@ -1329,7 +1329,7 @@
 
 		cortexm3_dap_write_coreregister_u32(swjdp, reg, 20);
 
-		LOG_DEBUG(&quot;write special reg %i value 0x%x &quot;, num, value);
+		LOG_DEBUG(&quot;write special reg %i value 0x%&quot; PRIx32 &quot; &quot;, (int)num, value);
 	}
 	else
 	{
@@ -1441,7 +1441,7 @@
 
 		if (((cpuid &gt;&gt; 4) &amp; 0xc3f) == 0xc23)
 			LOG_DEBUG(&quot;CORTEX-M3 processor detected&quot;);
-		LOG_DEBUG(&quot;cpuid: 0x%8.8x&quot;, cpuid);
+		LOG_DEBUG(&quot;cpuid: 0x%8.8&quot; PRIx32 &quot;&quot;, cpuid);
 
 		target_read_u32(target, NVIC_ICTR, &amp;ictr);
 		cortex_m3-&gt;intlinesnum = (ictr &amp; 0x1F) + 1;
@@ -1449,7 +1449,7 @@
 		for (i = 0; i &lt; cortex_m3-&gt;intlinesnum; i++)
 		{
 			target_read_u32(target, NVIC_ISE0 + 4 * i, cortex_m3-&gt;intsetenable + i);
-			LOG_DEBUG(&quot;interrupt enable[%i] = 0x%8.8x&quot;, i, cortex_m3-&gt;intsetenable[i]);
+			LOG_DEBUG(&quot;interrupt enable[%i] = 0x%8.8&quot; PRIx32 &quot;&quot;, i, cortex_m3-&gt;intsetenable[i]);
 		}
 
 		/* Setup FPB */
@@ -1465,7 +1465,7 @@
 			cortex_m3-&gt;fp_comparator_list[i].type = (i &lt; cortex_m3-&gt;fp_num_code) ? FPCR_CODE : FPCR_LITERAL;
 			cortex_m3-&gt;fp_comparator_list[i].fpcr_address = FP_COMP0 + 4 * i;
 		}
-		LOG_DEBUG(&quot;FPB fpcr 0x%x, numcode %i, numlit %i&quot;, fpcr, cortex_m3-&gt;fp_num_code, cortex_m3-&gt;fp_num_lit);
+		LOG_DEBUG(&quot;FPB fpcr 0x%&quot; PRIx32 &quot;, numcode %i, numlit %i&quot;, fpcr, cortex_m3-&gt;fp_num_code, cortex_m3-&gt;fp_num_lit);
 
 		/* Setup DWT */
 		target_read_u32(target, DWT_CTRL, &amp;dwtcr);


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001096.html">[Openocd-svn] r2312 - trunk/src/target
</A></li>
	<LI>Next message: <A HREF="001098.html">[Openocd-svn] r2314 - trunk/src/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1097">[ date ]</a>
              <a href="thread.html#1097">[ thread ]</a>
              <a href="subject.html#1097">[ subject ]</a>
              <a href="author.html#1097">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
