# Verilog_Training
Sandbox for Verilog and SystemVerilog learning
