
UDS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002ba0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001c  00800060  00002ba0  00002c34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001a  0080007c  0080007c  00002c50  2**0
                  ALLOC
  3 .stab         00002a60  00000000  00000000  00002c50  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001608  00000000  00000000  000056b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00006cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00006df8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00006f68  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00008bb1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00009a9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000a84c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000a9ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000ac39  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b407  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 ea       	ldi	r30, 0xA0	; 160
      68:	fb e2       	ldi	r31, 0x2B	; 43
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 37       	cpi	r26, 0x7C	; 124
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	ac e7       	ldi	r26, 0x7C	; 124
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a6 39       	cpi	r26, 0x96	; 150
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 0d 14 	call	0x281a	; 0x281a <main>
      8a:	0c 94 ce 15 	jmp	0x2b9c	; 0x2b9c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 a9 14 	jmp	0x2952	; 0x2952 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	af e6       	ldi	r26, 0x6F	; 111
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 c5 14 	jmp	0x298a	; 0x298a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 b5 14 	jmp	0x296a	; 0x296a <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 d1 14 	jmp	0x29a2	; 0x29a2 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 b5 14 	jmp	0x296a	; 0x296a <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 d1 14 	jmp	0x29a2	; 0x29a2 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 a9 14 	jmp	0x2952	; 0x2952 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	8f e6       	ldi	r24, 0x6F	; 111
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 c5 14 	jmp	0x298a	; 0x298a <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 b5 14 	jmp	0x296a	; 0x296a <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 d1 14 	jmp	0x29a2	; 0x29a2 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 b5 14 	jmp	0x296a	; 0x296a <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 d1 14 	jmp	0x29a2	; 0x29a2 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 b5 14 	jmp	0x296a	; 0x296a <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 d1 14 	jmp	0x29a2	; 0x29a2 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 b9 14 	jmp	0x2972	; 0x2972 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 d5 14 	jmp	0x29aa	; 0x29aa <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <USART_UCSRC_config>:
#include "USART_private.h"
#include "USART_registers.h"
#include "USART_config.h"

void USART_UCSRC_config(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	27 97       	sbiw	r28, 0x07	; 7
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
	uint8 init_UCPOL, init_UCSZ0, init_UCSZ1, init_USBS, init_UPM0, init_UPM1, init_UMSEL;
	init_UCPOL  = UCPOL;
     b5a:	1f 82       	std	Y+7, r1	; 0x07
	init_UCSZ0  = (UCSZ & 1);
     b5c:	81 e0       	ldi	r24, 0x01	; 1
     b5e:	8e 83       	std	Y+6, r24	; 0x06
	init_UCSZ1  = (UCSZ >> 1) & 1;
     b60:	81 e0       	ldi	r24, 0x01	; 1
     b62:	8d 83       	std	Y+5, r24	; 0x05
	init_USBS   = USBS;
     b64:	1c 82       	std	Y+4, r1	; 0x04
	init_UPM0   = (UPM & 1);
     b66:	1b 82       	std	Y+3, r1	; 0x03
	init_UPM1   = (UPM >> 1);
     b68:	1a 82       	std	Y+2, r1	; 0x02
	init_UMSEL  = 0;
     b6a:	19 82       	std	Y+1, r1	; 0x01

	UCSRC_REG = (1 << UCSRC_URSEL) | (init_UMSEL << UCSRC_UMSEL)
     b6c:	e0 e4       	ldi	r30, 0x40	; 64
     b6e:	f0 e0       	ldi	r31, 0x00	; 0
     b70:	89 81       	ldd	r24, Y+1	; 0x01
     b72:	88 2f       	mov	r24, r24
     b74:	90 e0       	ldi	r25, 0x00	; 0
     b76:	00 24       	eor	r0, r0
     b78:	96 95       	lsr	r25
     b7a:	87 95       	ror	r24
     b7c:	07 94       	ror	r0
     b7e:	96 95       	lsr	r25
     b80:	87 95       	ror	r24
     b82:	07 94       	ror	r0
     b84:	98 2f       	mov	r25, r24
     b86:	80 2d       	mov	r24, r0
     b88:	28 2f       	mov	r18, r24
     b8a:	20 68       	ori	r18, 0x80	; 128
     b8c:	8a 81       	ldd	r24, Y+2	; 0x02
     b8e:	88 2f       	mov	r24, r24
     b90:	90 e0       	ldi	r25, 0x00	; 0
     b92:	88 0f       	add	r24, r24
     b94:	99 1f       	adc	r25, r25
     b96:	82 95       	swap	r24
     b98:	92 95       	swap	r25
     b9a:	90 7f       	andi	r25, 0xF0	; 240
     b9c:	98 27       	eor	r25, r24
     b9e:	80 7f       	andi	r24, 0xF0	; 240
     ba0:	98 27       	eor	r25, r24
     ba2:	28 2b       	or	r18, r24
     ba4:	8b 81       	ldd	r24, Y+3	; 0x03
     ba6:	88 2f       	mov	r24, r24
     ba8:	90 e0       	ldi	r25, 0x00	; 0
     baa:	82 95       	swap	r24
     bac:	92 95       	swap	r25
     bae:	90 7f       	andi	r25, 0xF0	; 240
     bb0:	98 27       	eor	r25, r24
     bb2:	80 7f       	andi	r24, 0xF0	; 240
     bb4:	98 27       	eor	r25, r24
     bb6:	28 2b       	or	r18, r24
     bb8:	8c 81       	ldd	r24, Y+4	; 0x04
     bba:	88 2f       	mov	r24, r24
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	88 0f       	add	r24, r24
     bc0:	99 1f       	adc	r25, r25
     bc2:	88 0f       	add	r24, r24
     bc4:	99 1f       	adc	r25, r25
     bc6:	88 0f       	add	r24, r24
     bc8:	99 1f       	adc	r25, r25
     bca:	28 2b       	or	r18, r24
     bcc:	8d 81       	ldd	r24, Y+5	; 0x05
     bce:	88 2f       	mov	r24, r24
     bd0:	90 e0       	ldi	r25, 0x00	; 0
     bd2:	88 0f       	add	r24, r24
     bd4:	99 1f       	adc	r25, r25
     bd6:	88 0f       	add	r24, r24
     bd8:	99 1f       	adc	r25, r25
     bda:	28 2b       	or	r18, r24
     bdc:	8e 81       	ldd	r24, Y+6	; 0x06
     bde:	88 2f       	mov	r24, r24
     be0:	90 e0       	ldi	r25, 0x00	; 0
     be2:	88 0f       	add	r24, r24
     be4:	99 1f       	adc	r25, r25
     be6:	82 2b       	or	r24, r18
     be8:	80 83       	st	Z, r24
			| (init_UPM1 << UCSRC_UPM1) | (init_UPM0 << UCSRC_UPM0) | (init_USBS << UCSRC_USBS)
			| (init_UCSZ1 << UCSRC_UCSZ1) | (init_UCSZ0 << UCSRC_UCSZ0) | (UCPOL << UCSRC_UCPOL) ;

}
     bea:	27 96       	adiw	r28, 0x07	; 7
     bec:	0f b6       	in	r0, 0x3f	; 63
     bee:	f8 94       	cli
     bf0:	de bf       	out	0x3e, r29	; 62
     bf2:	0f be       	out	0x3f, r0	; 63
     bf4:	cd bf       	out	0x3d, r28	; 61
     bf6:	cf 91       	pop	r28
     bf8:	df 91       	pop	r29
     bfa:	08 95       	ret

00000bfc <USART_init>:
void USART_init(void)
{
     bfc:	df 93       	push	r29
     bfe:	cf 93       	push	r28
     c00:	cd b7       	in	r28, 0x3d	; 61
     c02:	de b7       	in	r29, 0x3e	; 62
// baud rate (ubrrl  ubrrh(bit 7 = 0))
	UBRRL_REG = (uint8) USART_BAUD_RATE;
     c04:	e9 e2       	ldi	r30, 0x29	; 41
     c06:	f0 e0       	ldi	r31, 0x00	; 0
     c08:	87 e6       	ldi	r24, 0x67	; 103
     c0a:	80 83       	st	Z, r24
	UBRRH_REG = (uint8) (USART_BAUD_RATE >> 8);
     c0c:	e0 e4       	ldi	r30, 0x40	; 64
     c0e:	f0 e0       	ldi	r31, 0x00	; 0
     c10:	10 82       	st	Z, r1


	USART_UCSRC_config();
     c12:	0e 94 a3 05 	call	0xb46	; 0xb46 <USART_UCSRC_config>

// frame format (ucsrc (bit 7 = 1))
	UCSRA_REG->U2X =0;
     c16:	eb e2       	ldi	r30, 0x2B	; 43
     c18:	f0 e0       	ldi	r31, 0x00	; 0
     c1a:	80 81       	ld	r24, Z
     c1c:	8d 7f       	andi	r24, 0xFD	; 253
     c1e:	80 83       	st	Z, r24

	// enable tx rx
	UCSRB_REG->TXEN = 1;
     c20:	ea e2       	ldi	r30, 0x2A	; 42
     c22:	f0 e0       	ldi	r31, 0x00	; 0
     c24:	80 81       	ld	r24, Z
     c26:	88 60       	ori	r24, 0x08	; 8
     c28:	80 83       	st	Z, r24
	UCSRB_REG->RXEN = 1;
     c2a:	ea e2       	ldi	r30, 0x2A	; 42
     c2c:	f0 e0       	ldi	r31, 0x00	; 0
     c2e:	80 81       	ld	r24, Z
     c30:	80 61       	ori	r24, 0x10	; 16
     c32:	80 83       	st	Z, r24

}
     c34:	cf 91       	pop	r28
     c36:	df 91       	pop	r29
     c38:	08 95       	ret

00000c3a <USART_TX_polling>:

void USART_TX_polling(uint8 Data)
{
     c3a:	df 93       	push	r29
     c3c:	cf 93       	push	r28
     c3e:	0f 92       	push	r0
     c40:	cd b7       	in	r28, 0x3d	; 61
     c42:	de b7       	in	r29, 0x3e	; 62
     c44:	89 83       	std	Y+1, r24	; 0x01
	while(UCSRA_REG->UDRE != 1);
     c46:	eb e2       	ldi	r30, 0x2B	; 43
     c48:	f0 e0       	ldi	r31, 0x00	; 0
     c4a:	80 81       	ld	r24, Z
     c4c:	80 72       	andi	r24, 0x20	; 32
     c4e:	88 23       	and	r24, r24
     c50:	d1 f3       	breq	.-12     	; 0xc46 <USART_TX_polling+0xc>
	UDR_REG = Data;
     c52:	ec e2       	ldi	r30, 0x2C	; 44
     c54:	f0 e0       	ldi	r31, 0x00	; 0
     c56:	89 81       	ldd	r24, Y+1	; 0x01
     c58:	80 83       	st	Z, r24
	while(UCSRA_REG->TXC  != 1);
     c5a:	eb e2       	ldi	r30, 0x2B	; 43
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	80 81       	ld	r24, Z
     c60:	80 74       	andi	r24, 0x40	; 64
     c62:	88 23       	and	r24, r24
     c64:	d1 f3       	breq	.-12     	; 0xc5a <USART_TX_polling+0x20>

}
     c66:	0f 90       	pop	r0
     c68:	cf 91       	pop	r28
     c6a:	df 91       	pop	r29
     c6c:	08 95       	ret

00000c6e <USART_TX>:
void USART_TX(uint8 Data)
{
     c6e:	df 93       	push	r29
     c70:	cf 93       	push	r28
     c72:	00 d0       	rcall	.+0      	; 0xc74 <USART_TX+0x6>
     c74:	0f 92       	push	r0
     c76:	cd b7       	in	r28, 0x3d	; 61
     c78:	de b7       	in	r29, 0x3e	; 62
     c7a:	89 83       	std	Y+1, r24	; 0x01
	if(UCSRA_REG->UDRE != 1)
     c7c:	eb e2       	ldi	r30, 0x2B	; 43
     c7e:	f0 e0       	ldi	r31, 0x00	; 0
     c80:	80 81       	ld	r24, Z
	{

	}
	UDR_REG = Data;
     c82:	ec e2       	ldi	r30, 0x2C	; 44
     c84:	f0 e0       	ldi	r31, 0x00	; 0
     c86:	89 81       	ldd	r24, Y+1	; 0x01
     c88:	80 83       	st	Z, r24
	if(UCSRA_REG->TXC  != 1)
     c8a:	eb e2       	ldi	r30, 0x2B	; 43
     c8c:	f0 e0       	ldi	r31, 0x00	; 0
     c8e:	80 81       	ld	r24, Z
	{

	}

}
     c90:	0f 90       	pop	r0
     c92:	0f 90       	pop	r0
     c94:	0f 90       	pop	r0
     c96:	cf 91       	pop	r28
     c98:	df 91       	pop	r29
     c9a:	08 95       	ret

00000c9c <USART_RX_polling>:

uint8 USART_RX_polling(void)
{
     c9c:	df 93       	push	r29
     c9e:	cf 93       	push	r28
     ca0:	cd b7       	in	r28, 0x3d	; 61
     ca2:	de b7       	in	r29, 0x3e	; 62
	while(UCSRA_REG->RXC != 1);
     ca4:	eb e2       	ldi	r30, 0x2B	; 43
     ca6:	f0 e0       	ldi	r31, 0x00	; 0
     ca8:	80 81       	ld	r24, Z
     caa:	80 78       	andi	r24, 0x80	; 128
     cac:	88 23       	and	r24, r24
     cae:	d1 f3       	breq	.-12     	; 0xca4 <USART_RX_polling+0x8>
	return UDR_REG;
     cb0:	ec e2       	ldi	r30, 0x2C	; 44
     cb2:	f0 e0       	ldi	r31, 0x00	; 0
     cb4:	80 81       	ld	r24, Z
}
     cb6:	cf 91       	pop	r28
     cb8:	df 91       	pop	r29
     cba:	08 95       	ret

00000cbc <USART_RX>:
uint8 USART_RX(void)
{
     cbc:	df 93       	push	r29
     cbe:	cf 93       	push	r28
     cc0:	0f 92       	push	r0
     cc2:	cd b7       	in	r28, 0x3d	; 61
     cc4:	de b7       	in	r29, 0x3e	; 62
	if(UCSRA_REG->RXC != 1)
     cc6:	eb e2       	ldi	r30, 0x2B	; 43
     cc8:	f0 e0       	ldi	r31, 0x00	; 0
     cca:	80 81       	ld	r24, Z
	{

	}
	return UDR_REG;
     ccc:	ec e2       	ldi	r30, 0x2C	; 44
     cce:	f0 e0       	ldi	r31, 0x00	; 0
     cd0:	80 81       	ld	r24, Z
}
     cd2:	0f 90       	pop	r0
     cd4:	cf 91       	pop	r28
     cd6:	df 91       	pop	r29
     cd8:	08 95       	ret

00000cda <USART_sendingString>:

void USART_sendingString(uint8 *str)
{
     cda:	df 93       	push	r29
     cdc:	cf 93       	push	r28
     cde:	00 d0       	rcall	.+0      	; 0xce0 <USART_sendingString+0x6>
     ce0:	0f 92       	push	r0
     ce2:	cd b7       	in	r28, 0x3d	; 61
     ce4:	de b7       	in	r29, 0x3e	; 62
     ce6:	9b 83       	std	Y+3, r25	; 0x03
     ce8:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0;
     cea:	19 82       	std	Y+1, r1	; 0x01
	for(i =0; str[i] !='\0';i++)
     cec:	19 82       	std	Y+1, r1	; 0x01
     cee:	0e c0       	rjmp	.+28     	; 0xd0c <USART_sendingString+0x32>
	{
		USART_TX_polling(str[i]);
     cf0:	89 81       	ldd	r24, Y+1	; 0x01
     cf2:	28 2f       	mov	r18, r24
     cf4:	30 e0       	ldi	r19, 0x00	; 0
     cf6:	8a 81       	ldd	r24, Y+2	; 0x02
     cf8:	9b 81       	ldd	r25, Y+3	; 0x03
     cfa:	fc 01       	movw	r30, r24
     cfc:	e2 0f       	add	r30, r18
     cfe:	f3 1f       	adc	r31, r19
     d00:	80 81       	ld	r24, Z
     d02:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
}

void USART_sendingString(uint8 *str)
{
	uint8 i=0;
	for(i =0; str[i] !='\0';i++)
     d06:	89 81       	ldd	r24, Y+1	; 0x01
     d08:	8f 5f       	subi	r24, 0xFF	; 255
     d0a:	89 83       	std	Y+1, r24	; 0x01
     d0c:	89 81       	ldd	r24, Y+1	; 0x01
     d0e:	28 2f       	mov	r18, r24
     d10:	30 e0       	ldi	r19, 0x00	; 0
     d12:	8a 81       	ldd	r24, Y+2	; 0x02
     d14:	9b 81       	ldd	r25, Y+3	; 0x03
     d16:	fc 01       	movw	r30, r24
     d18:	e2 0f       	add	r30, r18
     d1a:	f3 1f       	adc	r31, r19
     d1c:	80 81       	ld	r24, Z
     d1e:	88 23       	and	r24, r24
     d20:	39 f7       	brne	.-50     	; 0xcf0 <USART_sendingString+0x16>
	{
		USART_TX_polling(str[i]);
	}
}
     d22:	0f 90       	pop	r0
     d24:	0f 90       	pop	r0
     d26:	0f 90       	pop	r0
     d28:	cf 91       	pop	r28
     d2a:	df 91       	pop	r29
     d2c:	08 95       	ret

00000d2e <USART_receiveString>:

void USART_receiveString(uint8 * str)
{
     d2e:	0f 93       	push	r16
     d30:	1f 93       	push	r17
     d32:	df 93       	push	r29
     d34:	cf 93       	push	r28
     d36:	00 d0       	rcall	.+0      	; 0xd38 <USART_receiveString+0xa>
     d38:	0f 92       	push	r0
     d3a:	cd b7       	in	r28, 0x3d	; 61
     d3c:	de b7       	in	r29, 0x3e	; 62
     d3e:	9b 83       	std	Y+3, r25	; 0x03
     d40:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i=0;
     d42:	19 82       	std	Y+1, r1	; 0x01
	str[i]=USART_RX();
     d44:	89 81       	ldd	r24, Y+1	; 0x01
     d46:	28 2f       	mov	r18, r24
     d48:	30 e0       	ldi	r19, 0x00	; 0
     d4a:	8a 81       	ldd	r24, Y+2	; 0x02
     d4c:	9b 81       	ldd	r25, Y+3	; 0x03
     d4e:	8c 01       	movw	r16, r24
     d50:	02 0f       	add	r16, r18
     d52:	13 1f       	adc	r17, r19
     d54:	0e 94 5e 06 	call	0xcbc	; 0xcbc <USART_RX>
     d58:	f8 01       	movw	r30, r16
     d5a:	80 83       	st	Z, r24
     d5c:	0f c0       	rjmp	.+30     	; 0xd7c <USART_receiveString+0x4e>
	for(;str[i] !='\0';)
	{
		i++;
     d5e:	89 81       	ldd	r24, Y+1	; 0x01
     d60:	8f 5f       	subi	r24, 0xFF	; 255
     d62:	89 83       	std	Y+1, r24	; 0x01
		str[i]=USART_RX_polling();
     d64:	89 81       	ldd	r24, Y+1	; 0x01
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	8a 81       	ldd	r24, Y+2	; 0x02
     d6c:	9b 81       	ldd	r25, Y+3	; 0x03
     d6e:	8c 01       	movw	r16, r24
     d70:	02 0f       	add	r16, r18
     d72:	13 1f       	adc	r17, r19
     d74:	0e 94 4e 06 	call	0xc9c	; 0xc9c <USART_RX_polling>
     d78:	f8 01       	movw	r30, r16
     d7a:	80 83       	st	Z, r24

void USART_receiveString(uint8 * str)
{
	uint8 i=0;
	str[i]=USART_RX();
	for(;str[i] !='\0';)
     d7c:	89 81       	ldd	r24, Y+1	; 0x01
     d7e:	28 2f       	mov	r18, r24
     d80:	30 e0       	ldi	r19, 0x00	; 0
     d82:	8a 81       	ldd	r24, Y+2	; 0x02
     d84:	9b 81       	ldd	r25, Y+3	; 0x03
     d86:	fc 01       	movw	r30, r24
     d88:	e2 0f       	add	r30, r18
     d8a:	f3 1f       	adc	r31, r19
     d8c:	80 81       	ld	r24, Z
     d8e:	88 23       	and	r24, r24
     d90:	31 f7       	brne	.-52     	; 0xd5e <USART_receiveString+0x30>
	{
		i++;
		str[i]=USART_RX_polling();

	}
	str[i]=0;
     d92:	89 81       	ldd	r24, Y+1	; 0x01
     d94:	28 2f       	mov	r18, r24
     d96:	30 e0       	ldi	r19, 0x00	; 0
     d98:	8a 81       	ldd	r24, Y+2	; 0x02
     d9a:	9b 81       	ldd	r25, Y+3	; 0x03
     d9c:	fc 01       	movw	r30, r24
     d9e:	e2 0f       	add	r30, r18
     da0:	f3 1f       	adc	r31, r19
     da2:	10 82       	st	Z, r1
}
     da4:	0f 90       	pop	r0
     da6:	0f 90       	pop	r0
     da8:	0f 90       	pop	r0
     daa:	cf 91       	pop	r28
     dac:	df 91       	pop	r29
     dae:	1f 91       	pop	r17
     db0:	0f 91       	pop	r16
     db2:	08 95       	ret

00000db4 <GPIO_SetupPin_Direction>:
#include "GPIO_Config.h"
#include "GPIO_Private.h"


void GPIO_SetupPin_Direction(uint8 port_id,uint8 pin_num,GPIO_PinDirection direction)
{
     db4:	df 93       	push	r29
     db6:	cf 93       	push	r28
     db8:	00 d0       	rcall	.+0      	; 0xdba <GPIO_SetupPin_Direction+0x6>
     dba:	00 d0       	rcall	.+0      	; 0xdbc <GPIO_SetupPin_Direction+0x8>
     dbc:	0f 92       	push	r0
     dbe:	cd b7       	in	r28, 0x3d	; 61
     dc0:	de b7       	in	r29, 0x3e	; 62
     dc2:	89 83       	std	Y+1, r24	; 0x01
     dc4:	6a 83       	std	Y+2, r22	; 0x02
     dc6:	4b 83       	std	Y+3, r20	; 0x03
	if(pin_num > NUM_OF_PINS || port_id > NUM_OF_PORTS)
     dc8:	8a 81       	ldd	r24, Y+2	; 0x02
     dca:	89 30       	cpi	r24, 0x09	; 9
     dcc:	08 f0       	brcs	.+2      	; 0xdd0 <GPIO_SetupPin_Direction+0x1c>
     dce:	e4 c0       	rjmp	.+456    	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
     dd0:	89 81       	ldd	r24, Y+1	; 0x01
     dd2:	85 30       	cpi	r24, 0x05	; 5
     dd4:	08 f0       	brcs	.+2      	; 0xdd8 <GPIO_SetupPin_Direction+0x24>
     dd6:	e0 c0       	rjmp	.+448    	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
	}
	else
	{


		switch(port_id)
     dd8:	89 81       	ldd	r24, Y+1	; 0x01
     dda:	28 2f       	mov	r18, r24
     ddc:	30 e0       	ldi	r19, 0x00	; 0
     dde:	3d 83       	std	Y+5, r19	; 0x05
     de0:	2c 83       	std	Y+4, r18	; 0x04
     de2:	8c 81       	ldd	r24, Y+4	; 0x04
     de4:	9d 81       	ldd	r25, Y+5	; 0x05
     de6:	81 30       	cpi	r24, 0x01	; 1
     de8:	91 05       	cpc	r25, r1
     dea:	09 f4       	brne	.+2      	; 0xdee <GPIO_SetupPin_Direction+0x3a>
     dec:	47 c0       	rjmp	.+142    	; 0xe7c <GPIO_SetupPin_Direction+0xc8>
     dee:	2c 81       	ldd	r18, Y+4	; 0x04
     df0:	3d 81       	ldd	r19, Y+5	; 0x05
     df2:	22 30       	cpi	r18, 0x02	; 2
     df4:	31 05       	cpc	r19, r1
     df6:	2c f4       	brge	.+10     	; 0xe02 <GPIO_SetupPin_Direction+0x4e>
     df8:	8c 81       	ldd	r24, Y+4	; 0x04
     dfa:	9d 81       	ldd	r25, Y+5	; 0x05
     dfc:	00 97       	sbiw	r24, 0x00	; 0
     dfe:	71 f0       	breq	.+28     	; 0xe1c <GPIO_SetupPin_Direction+0x68>
     e00:	cb c0       	rjmp	.+406    	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
     e02:	2c 81       	ldd	r18, Y+4	; 0x04
     e04:	3d 81       	ldd	r19, Y+5	; 0x05
     e06:	22 30       	cpi	r18, 0x02	; 2
     e08:	31 05       	cpc	r19, r1
     e0a:	09 f4       	brne	.+2      	; 0xe0e <GPIO_SetupPin_Direction+0x5a>
     e0c:	67 c0       	rjmp	.+206    	; 0xedc <GPIO_SetupPin_Direction+0x128>
     e0e:	8c 81       	ldd	r24, Y+4	; 0x04
     e10:	9d 81       	ldd	r25, Y+5	; 0x05
     e12:	83 30       	cpi	r24, 0x03	; 3
     e14:	91 05       	cpc	r25, r1
     e16:	09 f4       	brne	.+2      	; 0xe1a <GPIO_SetupPin_Direction+0x66>
     e18:	91 c0       	rjmp	.+290    	; 0xf3c <GPIO_SetupPin_Direction+0x188>
     e1a:	be c0       	rjmp	.+380    	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
		{
			case PORTA_ID:
				if(direction==PIN_INPUT)
     e1c:	8b 81       	ldd	r24, Y+3	; 0x03
     e1e:	88 23       	and	r24, r24
     e20:	a9 f4       	brne	.+42     	; 0xe4c <GPIO_SetupPin_Direction+0x98>
				{

					CLEAR_BIT(DDRA,pin_num);
     e22:	aa e3       	ldi	r26, 0x3A	; 58
     e24:	b0 e0       	ldi	r27, 0x00	; 0
     e26:	ea e3       	ldi	r30, 0x3A	; 58
     e28:	f0 e0       	ldi	r31, 0x00	; 0
     e2a:	80 81       	ld	r24, Z
     e2c:	48 2f       	mov	r20, r24
     e2e:	8a 81       	ldd	r24, Y+2	; 0x02
     e30:	28 2f       	mov	r18, r24
     e32:	30 e0       	ldi	r19, 0x00	; 0
     e34:	81 e0       	ldi	r24, 0x01	; 1
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	02 2e       	mov	r0, r18
     e3a:	02 c0       	rjmp	.+4      	; 0xe40 <GPIO_SetupPin_Direction+0x8c>
     e3c:	88 0f       	add	r24, r24
     e3e:	99 1f       	adc	r25, r25
     e40:	0a 94       	dec	r0
     e42:	e2 f7       	brpl	.-8      	; 0xe3c <GPIO_SetupPin_Direction+0x88>
     e44:	80 95       	com	r24
     e46:	84 23       	and	r24, r20
     e48:	8c 93       	st	X, r24
     e4a:	a6 c0       	rjmp	.+332    	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
				}
				else if(direction==PIN_OUTPUT)
     e4c:	8b 81       	ldd	r24, Y+3	; 0x03
     e4e:	81 30       	cpi	r24, 0x01	; 1
     e50:	09 f0       	breq	.+2      	; 0xe54 <GPIO_SetupPin_Direction+0xa0>
     e52:	a2 c0       	rjmp	.+324    	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
				{
					SET_BIT(DDRA,pin_num);
     e54:	aa e3       	ldi	r26, 0x3A	; 58
     e56:	b0 e0       	ldi	r27, 0x00	; 0
     e58:	ea e3       	ldi	r30, 0x3A	; 58
     e5a:	f0 e0       	ldi	r31, 0x00	; 0
     e5c:	80 81       	ld	r24, Z
     e5e:	48 2f       	mov	r20, r24
     e60:	8a 81       	ldd	r24, Y+2	; 0x02
     e62:	28 2f       	mov	r18, r24
     e64:	30 e0       	ldi	r19, 0x00	; 0
     e66:	81 e0       	ldi	r24, 0x01	; 1
     e68:	90 e0       	ldi	r25, 0x00	; 0
     e6a:	02 2e       	mov	r0, r18
     e6c:	02 c0       	rjmp	.+4      	; 0xe72 <GPIO_SetupPin_Direction+0xbe>
     e6e:	88 0f       	add	r24, r24
     e70:	99 1f       	adc	r25, r25
     e72:	0a 94       	dec	r0
     e74:	e2 f7       	brpl	.-8      	; 0xe6e <GPIO_SetupPin_Direction+0xba>
     e76:	84 2b       	or	r24, r20
     e78:	8c 93       	st	X, r24
     e7a:	8e c0       	rjmp	.+284    	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
				}
				break;
			case PORTB_ID:
				if(direction==PIN_INPUT)
     e7c:	8b 81       	ldd	r24, Y+3	; 0x03
     e7e:	88 23       	and	r24, r24
     e80:	a9 f4       	brne	.+42     	; 0xeac <GPIO_SetupPin_Direction+0xf8>
				{
					CLEAR_BIT(DDRB,pin_num);
     e82:	a7 e3       	ldi	r26, 0x37	; 55
     e84:	b0 e0       	ldi	r27, 0x00	; 0
     e86:	e7 e3       	ldi	r30, 0x37	; 55
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	80 81       	ld	r24, Z
     e8c:	48 2f       	mov	r20, r24
     e8e:	8a 81       	ldd	r24, Y+2	; 0x02
     e90:	28 2f       	mov	r18, r24
     e92:	30 e0       	ldi	r19, 0x00	; 0
     e94:	81 e0       	ldi	r24, 0x01	; 1
     e96:	90 e0       	ldi	r25, 0x00	; 0
     e98:	02 2e       	mov	r0, r18
     e9a:	02 c0       	rjmp	.+4      	; 0xea0 <GPIO_SetupPin_Direction+0xec>
     e9c:	88 0f       	add	r24, r24
     e9e:	99 1f       	adc	r25, r25
     ea0:	0a 94       	dec	r0
     ea2:	e2 f7       	brpl	.-8      	; 0xe9c <GPIO_SetupPin_Direction+0xe8>
     ea4:	80 95       	com	r24
     ea6:	84 23       	and	r24, r20
     ea8:	8c 93       	st	X, r24
     eaa:	76 c0       	rjmp	.+236    	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
				}
				else if(direction==PIN_OUTPUT)
     eac:	8b 81       	ldd	r24, Y+3	; 0x03
     eae:	81 30       	cpi	r24, 0x01	; 1
     eb0:	09 f0       	breq	.+2      	; 0xeb4 <GPIO_SetupPin_Direction+0x100>
     eb2:	72 c0       	rjmp	.+228    	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
				{
					SET_BIT(DDRB,pin_num);
     eb4:	a7 e3       	ldi	r26, 0x37	; 55
     eb6:	b0 e0       	ldi	r27, 0x00	; 0
     eb8:	e7 e3       	ldi	r30, 0x37	; 55
     eba:	f0 e0       	ldi	r31, 0x00	; 0
     ebc:	80 81       	ld	r24, Z
     ebe:	48 2f       	mov	r20, r24
     ec0:	8a 81       	ldd	r24, Y+2	; 0x02
     ec2:	28 2f       	mov	r18, r24
     ec4:	30 e0       	ldi	r19, 0x00	; 0
     ec6:	81 e0       	ldi	r24, 0x01	; 1
     ec8:	90 e0       	ldi	r25, 0x00	; 0
     eca:	02 2e       	mov	r0, r18
     ecc:	02 c0       	rjmp	.+4      	; 0xed2 <GPIO_SetupPin_Direction+0x11e>
     ece:	88 0f       	add	r24, r24
     ed0:	99 1f       	adc	r25, r25
     ed2:	0a 94       	dec	r0
     ed4:	e2 f7       	brpl	.-8      	; 0xece <GPIO_SetupPin_Direction+0x11a>
     ed6:	84 2b       	or	r24, r20
     ed8:	8c 93       	st	X, r24
     eda:	5e c0       	rjmp	.+188    	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
				}
				break;
			case PORTC_ID:
				if(direction==PIN_INPUT)
     edc:	8b 81       	ldd	r24, Y+3	; 0x03
     ede:	88 23       	and	r24, r24
     ee0:	a9 f4       	brne	.+42     	; 0xf0c <GPIO_SetupPin_Direction+0x158>
				{
					CLEAR_BIT(DDRC,pin_num);
     ee2:	a4 e3       	ldi	r26, 0x34	; 52
     ee4:	b0 e0       	ldi	r27, 0x00	; 0
     ee6:	e4 e3       	ldi	r30, 0x34	; 52
     ee8:	f0 e0       	ldi	r31, 0x00	; 0
     eea:	80 81       	ld	r24, Z
     eec:	48 2f       	mov	r20, r24
     eee:	8a 81       	ldd	r24, Y+2	; 0x02
     ef0:	28 2f       	mov	r18, r24
     ef2:	30 e0       	ldi	r19, 0x00	; 0
     ef4:	81 e0       	ldi	r24, 0x01	; 1
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	02 2e       	mov	r0, r18
     efa:	02 c0       	rjmp	.+4      	; 0xf00 <GPIO_SetupPin_Direction+0x14c>
     efc:	88 0f       	add	r24, r24
     efe:	99 1f       	adc	r25, r25
     f00:	0a 94       	dec	r0
     f02:	e2 f7       	brpl	.-8      	; 0xefc <GPIO_SetupPin_Direction+0x148>
     f04:	80 95       	com	r24
     f06:	84 23       	and	r24, r20
     f08:	8c 93       	st	X, r24
     f0a:	46 c0       	rjmp	.+140    	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
				}
				else if(direction==PIN_OUTPUT)
     f0c:	8b 81       	ldd	r24, Y+3	; 0x03
     f0e:	81 30       	cpi	r24, 0x01	; 1
     f10:	09 f0       	breq	.+2      	; 0xf14 <GPIO_SetupPin_Direction+0x160>
     f12:	42 c0       	rjmp	.+132    	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
				{
					SET_BIT(DDRC,pin_num);
     f14:	a4 e3       	ldi	r26, 0x34	; 52
     f16:	b0 e0       	ldi	r27, 0x00	; 0
     f18:	e4 e3       	ldi	r30, 0x34	; 52
     f1a:	f0 e0       	ldi	r31, 0x00	; 0
     f1c:	80 81       	ld	r24, Z
     f1e:	48 2f       	mov	r20, r24
     f20:	8a 81       	ldd	r24, Y+2	; 0x02
     f22:	28 2f       	mov	r18, r24
     f24:	30 e0       	ldi	r19, 0x00	; 0
     f26:	81 e0       	ldi	r24, 0x01	; 1
     f28:	90 e0       	ldi	r25, 0x00	; 0
     f2a:	02 2e       	mov	r0, r18
     f2c:	02 c0       	rjmp	.+4      	; 0xf32 <GPIO_SetupPin_Direction+0x17e>
     f2e:	88 0f       	add	r24, r24
     f30:	99 1f       	adc	r25, r25
     f32:	0a 94       	dec	r0
     f34:	e2 f7       	brpl	.-8      	; 0xf2e <GPIO_SetupPin_Direction+0x17a>
     f36:	84 2b       	or	r24, r20
     f38:	8c 93       	st	X, r24
     f3a:	2e c0       	rjmp	.+92     	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
				}
				break;
			case PORTD_ID:
				if(direction==PIN_INPUT)
     f3c:	8b 81       	ldd	r24, Y+3	; 0x03
     f3e:	88 23       	and	r24, r24
     f40:	a9 f4       	brne	.+42     	; 0xf6c <GPIO_SetupPin_Direction+0x1b8>
				{
					CLEAR_BIT(DDRD,pin_num);
     f42:	a1 e3       	ldi	r26, 0x31	; 49
     f44:	b0 e0       	ldi	r27, 0x00	; 0
     f46:	e1 e3       	ldi	r30, 0x31	; 49
     f48:	f0 e0       	ldi	r31, 0x00	; 0
     f4a:	80 81       	ld	r24, Z
     f4c:	48 2f       	mov	r20, r24
     f4e:	8a 81       	ldd	r24, Y+2	; 0x02
     f50:	28 2f       	mov	r18, r24
     f52:	30 e0       	ldi	r19, 0x00	; 0
     f54:	81 e0       	ldi	r24, 0x01	; 1
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	02 2e       	mov	r0, r18
     f5a:	02 c0       	rjmp	.+4      	; 0xf60 <GPIO_SetupPin_Direction+0x1ac>
     f5c:	88 0f       	add	r24, r24
     f5e:	99 1f       	adc	r25, r25
     f60:	0a 94       	dec	r0
     f62:	e2 f7       	brpl	.-8      	; 0xf5c <GPIO_SetupPin_Direction+0x1a8>
     f64:	80 95       	com	r24
     f66:	84 23       	and	r24, r20
     f68:	8c 93       	st	X, r24
     f6a:	16 c0       	rjmp	.+44     	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
				}
				else if(direction==PIN_OUTPUT)
     f6c:	8b 81       	ldd	r24, Y+3	; 0x03
     f6e:	81 30       	cpi	r24, 0x01	; 1
     f70:	99 f4       	brne	.+38     	; 0xf98 <GPIO_SetupPin_Direction+0x1e4>
				{
					SET_BIT(DDRD,pin_num);
     f72:	a1 e3       	ldi	r26, 0x31	; 49
     f74:	b0 e0       	ldi	r27, 0x00	; 0
     f76:	e1 e3       	ldi	r30, 0x31	; 49
     f78:	f0 e0       	ldi	r31, 0x00	; 0
     f7a:	80 81       	ld	r24, Z
     f7c:	48 2f       	mov	r20, r24
     f7e:	8a 81       	ldd	r24, Y+2	; 0x02
     f80:	28 2f       	mov	r18, r24
     f82:	30 e0       	ldi	r19, 0x00	; 0
     f84:	81 e0       	ldi	r24, 0x01	; 1
     f86:	90 e0       	ldi	r25, 0x00	; 0
     f88:	02 2e       	mov	r0, r18
     f8a:	02 c0       	rjmp	.+4      	; 0xf90 <GPIO_SetupPin_Direction+0x1dc>
     f8c:	88 0f       	add	r24, r24
     f8e:	99 1f       	adc	r25, r25
     f90:	0a 94       	dec	r0
     f92:	e2 f7       	brpl	.-8      	; 0xf8c <GPIO_SetupPin_Direction+0x1d8>
     f94:	84 2b       	or	r24, r20
     f96:	8c 93       	st	X, r24
				}
				break;

			}
	}
}
     f98:	0f 90       	pop	r0
     f9a:	0f 90       	pop	r0
     f9c:	0f 90       	pop	r0
     f9e:	0f 90       	pop	r0
     fa0:	0f 90       	pop	r0
     fa2:	cf 91       	pop	r28
     fa4:	df 91       	pop	r29
     fa6:	08 95       	ret

00000fa8 <GPIO_SetupPort_Direction>:
void GPIO_SetupPort_Direction(uint8 port_id,GPIO_PortDirection direction)
{
     fa8:	df 93       	push	r29
     faa:	cf 93       	push	r28
     fac:	00 d0       	rcall	.+0      	; 0xfae <GPIO_SetupPort_Direction+0x6>
     fae:	00 d0       	rcall	.+0      	; 0xfb0 <GPIO_SetupPort_Direction+0x8>
     fb0:	cd b7       	in	r28, 0x3d	; 61
     fb2:	de b7       	in	r29, 0x3e	; 62
     fb4:	89 83       	std	Y+1, r24	; 0x01
     fb6:	6a 83       	std	Y+2, r22	; 0x02
	if(port_id > NUM_OF_PORTS)
     fb8:	89 81       	ldd	r24, Y+1	; 0x01
     fba:	85 30       	cpi	r24, 0x05	; 5
     fbc:	08 f0       	brcs	.+2      	; 0xfc0 <GPIO_SetupPort_Direction+0x18>
     fbe:	5a c0       	rjmp	.+180    	; 0x1074 <GPIO_SetupPort_Direction+0xcc>
	{

	}
	else
	{
		switch(port_id)
     fc0:	89 81       	ldd	r24, Y+1	; 0x01
     fc2:	28 2f       	mov	r18, r24
     fc4:	30 e0       	ldi	r19, 0x00	; 0
     fc6:	3c 83       	std	Y+4, r19	; 0x04
     fc8:	2b 83       	std	Y+3, r18	; 0x03
     fca:	8b 81       	ldd	r24, Y+3	; 0x03
     fcc:	9c 81       	ldd	r25, Y+4	; 0x04
     fce:	81 30       	cpi	r24, 0x01	; 1
     fd0:	91 05       	cpc	r25, r1
     fd2:	21 f1       	breq	.+72     	; 0x101c <GPIO_SetupPort_Direction+0x74>
     fd4:	2b 81       	ldd	r18, Y+3	; 0x03
     fd6:	3c 81       	ldd	r19, Y+4	; 0x04
     fd8:	22 30       	cpi	r18, 0x02	; 2
     fda:	31 05       	cpc	r19, r1
     fdc:	2c f4       	brge	.+10     	; 0xfe8 <GPIO_SetupPort_Direction+0x40>
     fde:	8b 81       	ldd	r24, Y+3	; 0x03
     fe0:	9c 81       	ldd	r25, Y+4	; 0x04
     fe2:	00 97       	sbiw	r24, 0x00	; 0
     fe4:	61 f0       	breq	.+24     	; 0xffe <GPIO_SetupPort_Direction+0x56>
     fe6:	46 c0       	rjmp	.+140    	; 0x1074 <GPIO_SetupPort_Direction+0xcc>
     fe8:	2b 81       	ldd	r18, Y+3	; 0x03
     fea:	3c 81       	ldd	r19, Y+4	; 0x04
     fec:	22 30       	cpi	r18, 0x02	; 2
     fee:	31 05       	cpc	r19, r1
     ff0:	21 f1       	breq	.+72     	; 0x103a <GPIO_SetupPort_Direction+0x92>
     ff2:	8b 81       	ldd	r24, Y+3	; 0x03
     ff4:	9c 81       	ldd	r25, Y+4	; 0x04
     ff6:	83 30       	cpi	r24, 0x03	; 3
     ff8:	91 05       	cpc	r25, r1
     ffa:	71 f1       	breq	.+92     	; 0x1058 <GPIO_SetupPort_Direction+0xb0>
     ffc:	3b c0       	rjmp	.+118    	; 0x1074 <GPIO_SetupPort_Direction+0xcc>
			{
			case PORTA_ID:
				if(direction==Port_INPUT)
     ffe:	8a 81       	ldd	r24, Y+2	; 0x02
    1000:	88 23       	and	r24, r24
    1002:	21 f4       	brne	.+8      	; 0x100c <GPIO_SetupPort_Direction+0x64>
				{

					CLEAR_BYTE(DDRA);
    1004:	ea e3       	ldi	r30, 0x3A	; 58
    1006:	f0 e0       	ldi	r31, 0x00	; 0
    1008:	10 82       	st	Z, r1
    100a:	34 c0       	rjmp	.+104    	; 0x1074 <GPIO_SetupPort_Direction+0xcc>
				}
				else if(direction==port_OUTPUT)
    100c:	8a 81       	ldd	r24, Y+2	; 0x02
    100e:	81 30       	cpi	r24, 0x01	; 1
    1010:	89 f5       	brne	.+98     	; 0x1074 <GPIO_SetupPort_Direction+0xcc>
				{
					SET_BYTE(DDRA,0xFF);
    1012:	ea e3       	ldi	r30, 0x3A	; 58
    1014:	f0 e0       	ldi	r31, 0x00	; 0
    1016:	8f ef       	ldi	r24, 0xFF	; 255
    1018:	80 83       	st	Z, r24
    101a:	2c c0       	rjmp	.+88     	; 0x1074 <GPIO_SetupPort_Direction+0xcc>
				}
				break;
			case PORTB_ID:
				if(direction==Port_INPUT)
    101c:	8a 81       	ldd	r24, Y+2	; 0x02
    101e:	88 23       	and	r24, r24
    1020:	21 f4       	brne	.+8      	; 0x102a <GPIO_SetupPort_Direction+0x82>
				{

					CLEAR_BYTE(DDRB);
    1022:	e7 e3       	ldi	r30, 0x37	; 55
    1024:	f0 e0       	ldi	r31, 0x00	; 0
    1026:	10 82       	st	Z, r1
    1028:	25 c0       	rjmp	.+74     	; 0x1074 <GPIO_SetupPort_Direction+0xcc>
				}
				else if(direction==port_OUTPUT)
    102a:	8a 81       	ldd	r24, Y+2	; 0x02
    102c:	81 30       	cpi	r24, 0x01	; 1
    102e:	11 f5       	brne	.+68     	; 0x1074 <GPIO_SetupPort_Direction+0xcc>
				{
					SET_BYTE(DDRB,0xFF);
    1030:	e7 e3       	ldi	r30, 0x37	; 55
    1032:	f0 e0       	ldi	r31, 0x00	; 0
    1034:	8f ef       	ldi	r24, 0xFF	; 255
    1036:	80 83       	st	Z, r24
    1038:	1d c0       	rjmp	.+58     	; 0x1074 <GPIO_SetupPort_Direction+0xcc>
				}
				break;
			case PORTC_ID:
				if(direction==Port_INPUT)
    103a:	8a 81       	ldd	r24, Y+2	; 0x02
    103c:	88 23       	and	r24, r24
    103e:	21 f4       	brne	.+8      	; 0x1048 <GPIO_SetupPort_Direction+0xa0>
				{

					CLEAR_BYTE(DDRC);
    1040:	e4 e3       	ldi	r30, 0x34	; 52
    1042:	f0 e0       	ldi	r31, 0x00	; 0
    1044:	10 82       	st	Z, r1
    1046:	16 c0       	rjmp	.+44     	; 0x1074 <GPIO_SetupPort_Direction+0xcc>
				}
				else if(direction==port_OUTPUT)
    1048:	8a 81       	ldd	r24, Y+2	; 0x02
    104a:	81 30       	cpi	r24, 0x01	; 1
    104c:	99 f4       	brne	.+38     	; 0x1074 <GPIO_SetupPort_Direction+0xcc>
				{
					SET_BYTE(DDRC,0xFF);
    104e:	e4 e3       	ldi	r30, 0x34	; 52
    1050:	f0 e0       	ldi	r31, 0x00	; 0
    1052:	8f ef       	ldi	r24, 0xFF	; 255
    1054:	80 83       	st	Z, r24
    1056:	0e c0       	rjmp	.+28     	; 0x1074 <GPIO_SetupPort_Direction+0xcc>
				}
				break;
			case PORTD_ID:
				if(direction==Port_INPUT)
    1058:	8a 81       	ldd	r24, Y+2	; 0x02
    105a:	88 23       	and	r24, r24
    105c:	21 f4       	brne	.+8      	; 0x1066 <GPIO_SetupPort_Direction+0xbe>
				{

					CLEAR_BYTE(DDRD);
    105e:	e1 e3       	ldi	r30, 0x31	; 49
    1060:	f0 e0       	ldi	r31, 0x00	; 0
    1062:	10 82       	st	Z, r1
    1064:	07 c0       	rjmp	.+14     	; 0x1074 <GPIO_SetupPort_Direction+0xcc>
				}
				else if(direction==port_OUTPUT)
    1066:	8a 81       	ldd	r24, Y+2	; 0x02
    1068:	81 30       	cpi	r24, 0x01	; 1
    106a:	21 f4       	brne	.+8      	; 0x1074 <GPIO_SetupPort_Direction+0xcc>
				{
					SET_BYTE(DDRD,0xFF);
    106c:	e1 e3       	ldi	r30, 0x31	; 49
    106e:	f0 e0       	ldi	r31, 0x00	; 0
    1070:	8f ef       	ldi	r24, 0xFF	; 255
    1072:	80 83       	st	Z, r24
				}
				break;

			}
	}
}
    1074:	0f 90       	pop	r0
    1076:	0f 90       	pop	r0
    1078:	0f 90       	pop	r0
    107a:	0f 90       	pop	r0
    107c:	cf 91       	pop	r28
    107e:	df 91       	pop	r29
    1080:	08 95       	ret

00001082 <GPIO_SetupPin_Value>:

void GPIO_SetupPin_Value(uint8 port_id,uint8 pin_num,uint8 pin_value)
{
    1082:	df 93       	push	r29
    1084:	cf 93       	push	r28
    1086:	00 d0       	rcall	.+0      	; 0x1088 <GPIO_SetupPin_Value+0x6>
    1088:	00 d0       	rcall	.+0      	; 0x108a <GPIO_SetupPin_Value+0x8>
    108a:	0f 92       	push	r0
    108c:	cd b7       	in	r28, 0x3d	; 61
    108e:	de b7       	in	r29, 0x3e	; 62
    1090:	89 83       	std	Y+1, r24	; 0x01
    1092:	6a 83       	std	Y+2, r22	; 0x02
    1094:	4b 83       	std	Y+3, r20	; 0x03

		switch(port_id)
    1096:	89 81       	ldd	r24, Y+1	; 0x01
    1098:	28 2f       	mov	r18, r24
    109a:	30 e0       	ldi	r19, 0x00	; 0
    109c:	3d 83       	std	Y+5, r19	; 0x05
    109e:	2c 83       	std	Y+4, r18	; 0x04
    10a0:	8c 81       	ldd	r24, Y+4	; 0x04
    10a2:	9d 81       	ldd	r25, Y+5	; 0x05
    10a4:	81 30       	cpi	r24, 0x01	; 1
    10a6:	91 05       	cpc	r25, r1
    10a8:	09 f4       	brne	.+2      	; 0x10ac <GPIO_SetupPin_Value+0x2a>
    10aa:	47 c0       	rjmp	.+142    	; 0x113a <GPIO_SetupPin_Value+0xb8>
    10ac:	2c 81       	ldd	r18, Y+4	; 0x04
    10ae:	3d 81       	ldd	r19, Y+5	; 0x05
    10b0:	22 30       	cpi	r18, 0x02	; 2
    10b2:	31 05       	cpc	r19, r1
    10b4:	2c f4       	brge	.+10     	; 0x10c0 <GPIO_SetupPin_Value+0x3e>
    10b6:	8c 81       	ldd	r24, Y+4	; 0x04
    10b8:	9d 81       	ldd	r25, Y+5	; 0x05
    10ba:	00 97       	sbiw	r24, 0x00	; 0
    10bc:	71 f0       	breq	.+28     	; 0x10da <GPIO_SetupPin_Value+0x58>
    10be:	cb c0       	rjmp	.+406    	; 0x1256 <GPIO_SetupPin_Value+0x1d4>
    10c0:	2c 81       	ldd	r18, Y+4	; 0x04
    10c2:	3d 81       	ldd	r19, Y+5	; 0x05
    10c4:	22 30       	cpi	r18, 0x02	; 2
    10c6:	31 05       	cpc	r19, r1
    10c8:	09 f4       	brne	.+2      	; 0x10cc <GPIO_SetupPin_Value+0x4a>
    10ca:	67 c0       	rjmp	.+206    	; 0x119a <GPIO_SetupPin_Value+0x118>
    10cc:	8c 81       	ldd	r24, Y+4	; 0x04
    10ce:	9d 81       	ldd	r25, Y+5	; 0x05
    10d0:	83 30       	cpi	r24, 0x03	; 3
    10d2:	91 05       	cpc	r25, r1
    10d4:	09 f4       	brne	.+2      	; 0x10d8 <GPIO_SetupPin_Value+0x56>
    10d6:	91 c0       	rjmp	.+290    	; 0x11fa <GPIO_SetupPin_Value+0x178>
    10d8:	be c0       	rjmp	.+380    	; 0x1256 <GPIO_SetupPin_Value+0x1d4>
			{
			case PORTA_ID:
				if(pin_value ==LOGIC_LOW)
    10da:	8b 81       	ldd	r24, Y+3	; 0x03
    10dc:	88 23       	and	r24, r24
    10de:	a9 f4       	brne	.+42     	; 0x110a <GPIO_SetupPin_Value+0x88>
				{
					CLEAR_BIT(PORTA,pin_num);
    10e0:	ab e3       	ldi	r26, 0x3B	; 59
    10e2:	b0 e0       	ldi	r27, 0x00	; 0
    10e4:	eb e3       	ldi	r30, 0x3B	; 59
    10e6:	f0 e0       	ldi	r31, 0x00	; 0
    10e8:	80 81       	ld	r24, Z
    10ea:	48 2f       	mov	r20, r24
    10ec:	8a 81       	ldd	r24, Y+2	; 0x02
    10ee:	28 2f       	mov	r18, r24
    10f0:	30 e0       	ldi	r19, 0x00	; 0
    10f2:	81 e0       	ldi	r24, 0x01	; 1
    10f4:	90 e0       	ldi	r25, 0x00	; 0
    10f6:	02 2e       	mov	r0, r18
    10f8:	02 c0       	rjmp	.+4      	; 0x10fe <GPIO_SetupPin_Value+0x7c>
    10fa:	88 0f       	add	r24, r24
    10fc:	99 1f       	adc	r25, r25
    10fe:	0a 94       	dec	r0
    1100:	e2 f7       	brpl	.-8      	; 0x10fa <GPIO_SetupPin_Value+0x78>
    1102:	80 95       	com	r24
    1104:	84 23       	and	r24, r20
    1106:	8c 93       	st	X, r24
    1108:	a6 c0       	rjmp	.+332    	; 0x1256 <GPIO_SetupPin_Value+0x1d4>
				}
				else if(pin_value == LOGIC_HIGH)
    110a:	8b 81       	ldd	r24, Y+3	; 0x03
    110c:	81 30       	cpi	r24, 0x01	; 1
    110e:	09 f0       	breq	.+2      	; 0x1112 <GPIO_SetupPin_Value+0x90>
    1110:	a2 c0       	rjmp	.+324    	; 0x1256 <GPIO_SetupPin_Value+0x1d4>
				{
					SET_BIT(PORTA,pin_num);
    1112:	ab e3       	ldi	r26, 0x3B	; 59
    1114:	b0 e0       	ldi	r27, 0x00	; 0
    1116:	eb e3       	ldi	r30, 0x3B	; 59
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	80 81       	ld	r24, Z
    111c:	48 2f       	mov	r20, r24
    111e:	8a 81       	ldd	r24, Y+2	; 0x02
    1120:	28 2f       	mov	r18, r24
    1122:	30 e0       	ldi	r19, 0x00	; 0
    1124:	81 e0       	ldi	r24, 0x01	; 1
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	02 2e       	mov	r0, r18
    112a:	02 c0       	rjmp	.+4      	; 0x1130 <GPIO_SetupPin_Value+0xae>
    112c:	88 0f       	add	r24, r24
    112e:	99 1f       	adc	r25, r25
    1130:	0a 94       	dec	r0
    1132:	e2 f7       	brpl	.-8      	; 0x112c <GPIO_SetupPin_Value+0xaa>
    1134:	84 2b       	or	r24, r20
    1136:	8c 93       	st	X, r24
    1138:	8e c0       	rjmp	.+284    	; 0x1256 <GPIO_SetupPin_Value+0x1d4>
				}

				break;
			case PORTB_ID:
				if(pin_value ==LOGIC_LOW)
    113a:	8b 81       	ldd	r24, Y+3	; 0x03
    113c:	88 23       	and	r24, r24
    113e:	a9 f4       	brne	.+42     	; 0x116a <GPIO_SetupPin_Value+0xe8>
				{
					CLEAR_BIT(PORTB,pin_num);
    1140:	a8 e3       	ldi	r26, 0x38	; 56
    1142:	b0 e0       	ldi	r27, 0x00	; 0
    1144:	e8 e3       	ldi	r30, 0x38	; 56
    1146:	f0 e0       	ldi	r31, 0x00	; 0
    1148:	80 81       	ld	r24, Z
    114a:	48 2f       	mov	r20, r24
    114c:	8a 81       	ldd	r24, Y+2	; 0x02
    114e:	28 2f       	mov	r18, r24
    1150:	30 e0       	ldi	r19, 0x00	; 0
    1152:	81 e0       	ldi	r24, 0x01	; 1
    1154:	90 e0       	ldi	r25, 0x00	; 0
    1156:	02 2e       	mov	r0, r18
    1158:	02 c0       	rjmp	.+4      	; 0x115e <GPIO_SetupPin_Value+0xdc>
    115a:	88 0f       	add	r24, r24
    115c:	99 1f       	adc	r25, r25
    115e:	0a 94       	dec	r0
    1160:	e2 f7       	brpl	.-8      	; 0x115a <GPIO_SetupPin_Value+0xd8>
    1162:	80 95       	com	r24
    1164:	84 23       	and	r24, r20
    1166:	8c 93       	st	X, r24
    1168:	76 c0       	rjmp	.+236    	; 0x1256 <GPIO_SetupPin_Value+0x1d4>
				}
				else if(pin_value == LOGIC_HIGH)
    116a:	8b 81       	ldd	r24, Y+3	; 0x03
    116c:	81 30       	cpi	r24, 0x01	; 1
    116e:	09 f0       	breq	.+2      	; 0x1172 <GPIO_SetupPin_Value+0xf0>
    1170:	72 c0       	rjmp	.+228    	; 0x1256 <GPIO_SetupPin_Value+0x1d4>
				{
					SET_BIT(PORTB,pin_num);
    1172:	a8 e3       	ldi	r26, 0x38	; 56
    1174:	b0 e0       	ldi	r27, 0x00	; 0
    1176:	e8 e3       	ldi	r30, 0x38	; 56
    1178:	f0 e0       	ldi	r31, 0x00	; 0
    117a:	80 81       	ld	r24, Z
    117c:	48 2f       	mov	r20, r24
    117e:	8a 81       	ldd	r24, Y+2	; 0x02
    1180:	28 2f       	mov	r18, r24
    1182:	30 e0       	ldi	r19, 0x00	; 0
    1184:	81 e0       	ldi	r24, 0x01	; 1
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	02 2e       	mov	r0, r18
    118a:	02 c0       	rjmp	.+4      	; 0x1190 <GPIO_SetupPin_Value+0x10e>
    118c:	88 0f       	add	r24, r24
    118e:	99 1f       	adc	r25, r25
    1190:	0a 94       	dec	r0
    1192:	e2 f7       	brpl	.-8      	; 0x118c <GPIO_SetupPin_Value+0x10a>
    1194:	84 2b       	or	r24, r20
    1196:	8c 93       	st	X, r24
    1198:	5e c0       	rjmp	.+188    	; 0x1256 <GPIO_SetupPin_Value+0x1d4>
				}
				break;
			case PORTC_ID:
				if(pin_value ==LOGIC_LOW)
    119a:	8b 81       	ldd	r24, Y+3	; 0x03
    119c:	88 23       	and	r24, r24
    119e:	a9 f4       	brne	.+42     	; 0x11ca <GPIO_SetupPin_Value+0x148>
				{
					CLEAR_BIT(PORTC,pin_num);
    11a0:	a5 e3       	ldi	r26, 0x35	; 53
    11a2:	b0 e0       	ldi	r27, 0x00	; 0
    11a4:	e5 e3       	ldi	r30, 0x35	; 53
    11a6:	f0 e0       	ldi	r31, 0x00	; 0
    11a8:	80 81       	ld	r24, Z
    11aa:	48 2f       	mov	r20, r24
    11ac:	8a 81       	ldd	r24, Y+2	; 0x02
    11ae:	28 2f       	mov	r18, r24
    11b0:	30 e0       	ldi	r19, 0x00	; 0
    11b2:	81 e0       	ldi	r24, 0x01	; 1
    11b4:	90 e0       	ldi	r25, 0x00	; 0
    11b6:	02 2e       	mov	r0, r18
    11b8:	02 c0       	rjmp	.+4      	; 0x11be <GPIO_SetupPin_Value+0x13c>
    11ba:	88 0f       	add	r24, r24
    11bc:	99 1f       	adc	r25, r25
    11be:	0a 94       	dec	r0
    11c0:	e2 f7       	brpl	.-8      	; 0x11ba <GPIO_SetupPin_Value+0x138>
    11c2:	80 95       	com	r24
    11c4:	84 23       	and	r24, r20
    11c6:	8c 93       	st	X, r24
    11c8:	46 c0       	rjmp	.+140    	; 0x1256 <GPIO_SetupPin_Value+0x1d4>
				}
				else if(pin_value == LOGIC_HIGH)
    11ca:	8b 81       	ldd	r24, Y+3	; 0x03
    11cc:	81 30       	cpi	r24, 0x01	; 1
    11ce:	09 f0       	breq	.+2      	; 0x11d2 <GPIO_SetupPin_Value+0x150>
    11d0:	42 c0       	rjmp	.+132    	; 0x1256 <GPIO_SetupPin_Value+0x1d4>
				{
					SET_BIT(PORTC,pin_num);
    11d2:	a5 e3       	ldi	r26, 0x35	; 53
    11d4:	b0 e0       	ldi	r27, 0x00	; 0
    11d6:	e5 e3       	ldi	r30, 0x35	; 53
    11d8:	f0 e0       	ldi	r31, 0x00	; 0
    11da:	80 81       	ld	r24, Z
    11dc:	48 2f       	mov	r20, r24
    11de:	8a 81       	ldd	r24, Y+2	; 0x02
    11e0:	28 2f       	mov	r18, r24
    11e2:	30 e0       	ldi	r19, 0x00	; 0
    11e4:	81 e0       	ldi	r24, 0x01	; 1
    11e6:	90 e0       	ldi	r25, 0x00	; 0
    11e8:	02 2e       	mov	r0, r18
    11ea:	02 c0       	rjmp	.+4      	; 0x11f0 <GPIO_SetupPin_Value+0x16e>
    11ec:	88 0f       	add	r24, r24
    11ee:	99 1f       	adc	r25, r25
    11f0:	0a 94       	dec	r0
    11f2:	e2 f7       	brpl	.-8      	; 0x11ec <GPIO_SetupPin_Value+0x16a>
    11f4:	84 2b       	or	r24, r20
    11f6:	8c 93       	st	X, r24
    11f8:	2e c0       	rjmp	.+92     	; 0x1256 <GPIO_SetupPin_Value+0x1d4>
				}
				break;
			case PORTD_ID:
				if(pin_value ==LOGIC_LOW)
    11fa:	8b 81       	ldd	r24, Y+3	; 0x03
    11fc:	88 23       	and	r24, r24
    11fe:	a9 f4       	brne	.+42     	; 0x122a <GPIO_SetupPin_Value+0x1a8>
				{
					CLEAR_BIT(PORTD,pin_num);
    1200:	a2 e3       	ldi	r26, 0x32	; 50
    1202:	b0 e0       	ldi	r27, 0x00	; 0
    1204:	e2 e3       	ldi	r30, 0x32	; 50
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	80 81       	ld	r24, Z
    120a:	48 2f       	mov	r20, r24
    120c:	8a 81       	ldd	r24, Y+2	; 0x02
    120e:	28 2f       	mov	r18, r24
    1210:	30 e0       	ldi	r19, 0x00	; 0
    1212:	81 e0       	ldi	r24, 0x01	; 1
    1214:	90 e0       	ldi	r25, 0x00	; 0
    1216:	02 2e       	mov	r0, r18
    1218:	02 c0       	rjmp	.+4      	; 0x121e <GPIO_SetupPin_Value+0x19c>
    121a:	88 0f       	add	r24, r24
    121c:	99 1f       	adc	r25, r25
    121e:	0a 94       	dec	r0
    1220:	e2 f7       	brpl	.-8      	; 0x121a <GPIO_SetupPin_Value+0x198>
    1222:	80 95       	com	r24
    1224:	84 23       	and	r24, r20
    1226:	8c 93       	st	X, r24
    1228:	16 c0       	rjmp	.+44     	; 0x1256 <GPIO_SetupPin_Value+0x1d4>
				}
				else if(pin_value == LOGIC_HIGH)
    122a:	8b 81       	ldd	r24, Y+3	; 0x03
    122c:	81 30       	cpi	r24, 0x01	; 1
    122e:	99 f4       	brne	.+38     	; 0x1256 <GPIO_SetupPin_Value+0x1d4>
				{
					SET_BIT(PORTD,pin_num);
    1230:	a2 e3       	ldi	r26, 0x32	; 50
    1232:	b0 e0       	ldi	r27, 0x00	; 0
    1234:	e2 e3       	ldi	r30, 0x32	; 50
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	80 81       	ld	r24, Z
    123a:	48 2f       	mov	r20, r24
    123c:	8a 81       	ldd	r24, Y+2	; 0x02
    123e:	28 2f       	mov	r18, r24
    1240:	30 e0       	ldi	r19, 0x00	; 0
    1242:	81 e0       	ldi	r24, 0x01	; 1
    1244:	90 e0       	ldi	r25, 0x00	; 0
    1246:	02 2e       	mov	r0, r18
    1248:	02 c0       	rjmp	.+4      	; 0x124e <GPIO_SetupPin_Value+0x1cc>
    124a:	88 0f       	add	r24, r24
    124c:	99 1f       	adc	r25, r25
    124e:	0a 94       	dec	r0
    1250:	e2 f7       	brpl	.-8      	; 0x124a <GPIO_SetupPin_Value+0x1c8>
    1252:	84 2b       	or	r24, r20
    1254:	8c 93       	st	X, r24
				}
				break;

			}

}
    1256:	0f 90       	pop	r0
    1258:	0f 90       	pop	r0
    125a:	0f 90       	pop	r0
    125c:	0f 90       	pop	r0
    125e:	0f 90       	pop	r0
    1260:	cf 91       	pop	r28
    1262:	df 91       	pop	r29
    1264:	08 95       	ret

00001266 <GPIO_SetupPort_Value>:
void GPIO_SetupPort_Value(uint8 port_id,uint8 port_value)
{
    1266:	df 93       	push	r29
    1268:	cf 93       	push	r28
    126a:	00 d0       	rcall	.+0      	; 0x126c <GPIO_SetupPort_Value+0x6>
    126c:	00 d0       	rcall	.+0      	; 0x126e <GPIO_SetupPort_Value+0x8>
    126e:	cd b7       	in	r28, 0x3d	; 61
    1270:	de b7       	in	r29, 0x3e	; 62
    1272:	89 83       	std	Y+1, r24	; 0x01
    1274:	6a 83       	std	Y+2, r22	; 0x02
	if( port_id > NUM_OF_PORTS)
    1276:	89 81       	ldd	r24, Y+1	; 0x01
    1278:	85 30       	cpi	r24, 0x05	; 5
    127a:	90 f5       	brcc	.+100    	; 0x12e0 <GPIO_SetupPort_Value+0x7a>
	}
	else
	{


		switch(port_id)
    127c:	89 81       	ldd	r24, Y+1	; 0x01
    127e:	28 2f       	mov	r18, r24
    1280:	30 e0       	ldi	r19, 0x00	; 0
    1282:	3c 83       	std	Y+4, r19	; 0x04
    1284:	2b 83       	std	Y+3, r18	; 0x03
    1286:	8b 81       	ldd	r24, Y+3	; 0x03
    1288:	9c 81       	ldd	r25, Y+4	; 0x04
    128a:	81 30       	cpi	r24, 0x01	; 1
    128c:	91 05       	cpc	r25, r1
    128e:	d1 f0       	breq	.+52     	; 0x12c4 <GPIO_SetupPort_Value+0x5e>
    1290:	2b 81       	ldd	r18, Y+3	; 0x03
    1292:	3c 81       	ldd	r19, Y+4	; 0x04
    1294:	22 30       	cpi	r18, 0x02	; 2
    1296:	31 05       	cpc	r19, r1
    1298:	2c f4       	brge	.+10     	; 0x12a4 <GPIO_SetupPort_Value+0x3e>
    129a:	8b 81       	ldd	r24, Y+3	; 0x03
    129c:	9c 81       	ldd	r25, Y+4	; 0x04
    129e:	00 97       	sbiw	r24, 0x00	; 0
    12a0:	61 f0       	breq	.+24     	; 0x12ba <GPIO_SetupPort_Value+0x54>
    12a2:	1e c0       	rjmp	.+60     	; 0x12e0 <GPIO_SetupPort_Value+0x7a>
    12a4:	2b 81       	ldd	r18, Y+3	; 0x03
    12a6:	3c 81       	ldd	r19, Y+4	; 0x04
    12a8:	22 30       	cpi	r18, 0x02	; 2
    12aa:	31 05       	cpc	r19, r1
    12ac:	81 f0       	breq	.+32     	; 0x12ce <GPIO_SetupPort_Value+0x68>
    12ae:	8b 81       	ldd	r24, Y+3	; 0x03
    12b0:	9c 81       	ldd	r25, Y+4	; 0x04
    12b2:	83 30       	cpi	r24, 0x03	; 3
    12b4:	91 05       	cpc	r25, r1
    12b6:	81 f0       	breq	.+32     	; 0x12d8 <GPIO_SetupPort_Value+0x72>
    12b8:	13 c0       	rjmp	.+38     	; 0x12e0 <GPIO_SetupPort_Value+0x7a>
			{
			case PORTA_ID:
				PORTA=port_value;
    12ba:	eb e3       	ldi	r30, 0x3B	; 59
    12bc:	f0 e0       	ldi	r31, 0x00	; 0
    12be:	8a 81       	ldd	r24, Y+2	; 0x02
    12c0:	80 83       	st	Z, r24
    12c2:	0e c0       	rjmp	.+28     	; 0x12e0 <GPIO_SetupPort_Value+0x7a>

				break;
			case PORTB_ID:
				PORTB=port_value;
    12c4:	e8 e3       	ldi	r30, 0x38	; 56
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	8a 81       	ldd	r24, Y+2	; 0x02
    12ca:	80 83       	st	Z, r24
    12cc:	09 c0       	rjmp	.+18     	; 0x12e0 <GPIO_SetupPort_Value+0x7a>
				break;
			case PORTC_ID:
				PORTC=port_value;
    12ce:	e5 e3       	ldi	r30, 0x35	; 53
    12d0:	f0 e0       	ldi	r31, 0x00	; 0
    12d2:	8a 81       	ldd	r24, Y+2	; 0x02
    12d4:	80 83       	st	Z, r24
    12d6:	04 c0       	rjmp	.+8      	; 0x12e0 <GPIO_SetupPort_Value+0x7a>
				break;
			case PORTD_ID:
				PORTD=port_value;
    12d8:	e2 e3       	ldi	r30, 0x32	; 50
    12da:	f0 e0       	ldi	r31, 0x00	; 0
    12dc:	8a 81       	ldd	r24, Y+2	; 0x02
    12de:	80 83       	st	Z, r24
				break;

			}
	}
}
    12e0:	0f 90       	pop	r0
    12e2:	0f 90       	pop	r0
    12e4:	0f 90       	pop	r0
    12e6:	0f 90       	pop	r0
    12e8:	cf 91       	pop	r28
    12ea:	df 91       	pop	r29
    12ec:	08 95       	ret

000012ee <GPIO_GetPin_Value>:
uint8 GPIO_GetPin_Value(uint8 port_id,uint8 pin_num)
{
    12ee:	df 93       	push	r29
    12f0:	cf 93       	push	r28
    12f2:	00 d0       	rcall	.+0      	; 0x12f4 <GPIO_GetPin_Value+0x6>
    12f4:	00 d0       	rcall	.+0      	; 0x12f6 <GPIO_GetPin_Value+0x8>
    12f6:	0f 92       	push	r0
    12f8:	cd b7       	in	r28, 0x3d	; 61
    12fa:	de b7       	in	r29, 0x3e	; 62
    12fc:	8a 83       	std	Y+2, r24	; 0x02
    12fe:	6b 83       	std	Y+3, r22	; 0x03
	uint8 valu=0;
    1300:	19 82       	std	Y+1, r1	; 0x01
	if(pin_num > NUM_OF_PINS || port_id > NUM_OF_PORTS)
    1302:	8b 81       	ldd	r24, Y+3	; 0x03
    1304:	89 30       	cpi	r24, 0x09	; 9
    1306:	08 f0       	brcs	.+2      	; 0x130a <GPIO_GetPin_Value+0x1c>
    1308:	6b c0       	rjmp	.+214    	; 0x13e0 <GPIO_GetPin_Value+0xf2>
    130a:	8a 81       	ldd	r24, Y+2	; 0x02
    130c:	85 30       	cpi	r24, 0x05	; 5
    130e:	08 f0       	brcs	.+2      	; 0x1312 <GPIO_GetPin_Value+0x24>
    1310:	67 c0       	rjmp	.+206    	; 0x13e0 <GPIO_GetPin_Value+0xf2>

	}
   else
	{

	switch(port_id)
    1312:	8a 81       	ldd	r24, Y+2	; 0x02
    1314:	28 2f       	mov	r18, r24
    1316:	30 e0       	ldi	r19, 0x00	; 0
    1318:	3d 83       	std	Y+5, r19	; 0x05
    131a:	2c 83       	std	Y+4, r18	; 0x04
    131c:	4c 81       	ldd	r20, Y+4	; 0x04
    131e:	5d 81       	ldd	r21, Y+5	; 0x05
    1320:	41 30       	cpi	r20, 0x01	; 1
    1322:	51 05       	cpc	r21, r1
    1324:	41 f1       	breq	.+80     	; 0x1376 <GPIO_GetPin_Value+0x88>
    1326:	8c 81       	ldd	r24, Y+4	; 0x04
    1328:	9d 81       	ldd	r25, Y+5	; 0x05
    132a:	82 30       	cpi	r24, 0x02	; 2
    132c:	91 05       	cpc	r25, r1
    132e:	34 f4       	brge	.+12     	; 0x133c <GPIO_GetPin_Value+0x4e>
    1330:	2c 81       	ldd	r18, Y+4	; 0x04
    1332:	3d 81       	ldd	r19, Y+5	; 0x05
    1334:	21 15       	cp	r18, r1
    1336:	31 05       	cpc	r19, r1
    1338:	61 f0       	breq	.+24     	; 0x1352 <GPIO_GetPin_Value+0x64>
    133a:	52 c0       	rjmp	.+164    	; 0x13e0 <GPIO_GetPin_Value+0xf2>
    133c:	4c 81       	ldd	r20, Y+4	; 0x04
    133e:	5d 81       	ldd	r21, Y+5	; 0x05
    1340:	42 30       	cpi	r20, 0x02	; 2
    1342:	51 05       	cpc	r21, r1
    1344:	51 f1       	breq	.+84     	; 0x139a <GPIO_GetPin_Value+0xac>
    1346:	8c 81       	ldd	r24, Y+4	; 0x04
    1348:	9d 81       	ldd	r25, Y+5	; 0x05
    134a:	83 30       	cpi	r24, 0x03	; 3
    134c:	91 05       	cpc	r25, r1
    134e:	b9 f1       	breq	.+110    	; 0x13be <GPIO_GetPin_Value+0xd0>
    1350:	47 c0       	rjmp	.+142    	; 0x13e0 <GPIO_GetPin_Value+0xf2>
		{
		case PORTA_ID:
			valu=GET_BIT(PINA,pin_num);
    1352:	e9 e3       	ldi	r30, 0x39	; 57
    1354:	f0 e0       	ldi	r31, 0x00	; 0
    1356:	80 81       	ld	r24, Z
    1358:	28 2f       	mov	r18, r24
    135a:	30 e0       	ldi	r19, 0x00	; 0
    135c:	8b 81       	ldd	r24, Y+3	; 0x03
    135e:	88 2f       	mov	r24, r24
    1360:	90 e0       	ldi	r25, 0x00	; 0
    1362:	a9 01       	movw	r20, r18
    1364:	02 c0       	rjmp	.+4      	; 0x136a <GPIO_GetPin_Value+0x7c>
    1366:	55 95       	asr	r21
    1368:	47 95       	ror	r20
    136a:	8a 95       	dec	r24
    136c:	e2 f7       	brpl	.-8      	; 0x1366 <GPIO_GetPin_Value+0x78>
    136e:	ca 01       	movw	r24, r20
    1370:	81 70       	andi	r24, 0x01	; 1
    1372:	89 83       	std	Y+1, r24	; 0x01
    1374:	35 c0       	rjmp	.+106    	; 0x13e0 <GPIO_GetPin_Value+0xf2>

			break;
		case PORTB_ID:
			valu= GET_BIT(PINB,pin_num);
    1376:	e6 e3       	ldi	r30, 0x36	; 54
    1378:	f0 e0       	ldi	r31, 0x00	; 0
    137a:	80 81       	ld	r24, Z
    137c:	28 2f       	mov	r18, r24
    137e:	30 e0       	ldi	r19, 0x00	; 0
    1380:	8b 81       	ldd	r24, Y+3	; 0x03
    1382:	88 2f       	mov	r24, r24
    1384:	90 e0       	ldi	r25, 0x00	; 0
    1386:	a9 01       	movw	r20, r18
    1388:	02 c0       	rjmp	.+4      	; 0x138e <GPIO_GetPin_Value+0xa0>
    138a:	55 95       	asr	r21
    138c:	47 95       	ror	r20
    138e:	8a 95       	dec	r24
    1390:	e2 f7       	brpl	.-8      	; 0x138a <GPIO_GetPin_Value+0x9c>
    1392:	ca 01       	movw	r24, r20
    1394:	81 70       	andi	r24, 0x01	; 1
    1396:	89 83       	std	Y+1, r24	; 0x01
    1398:	23 c0       	rjmp	.+70     	; 0x13e0 <GPIO_GetPin_Value+0xf2>
			break;
		case PORTC_ID:
			valu= GET_BIT(PINC,pin_num);
    139a:	e3 e3       	ldi	r30, 0x33	; 51
    139c:	f0 e0       	ldi	r31, 0x00	; 0
    139e:	80 81       	ld	r24, Z
    13a0:	28 2f       	mov	r18, r24
    13a2:	30 e0       	ldi	r19, 0x00	; 0
    13a4:	8b 81       	ldd	r24, Y+3	; 0x03
    13a6:	88 2f       	mov	r24, r24
    13a8:	90 e0       	ldi	r25, 0x00	; 0
    13aa:	a9 01       	movw	r20, r18
    13ac:	02 c0       	rjmp	.+4      	; 0x13b2 <GPIO_GetPin_Value+0xc4>
    13ae:	55 95       	asr	r21
    13b0:	47 95       	ror	r20
    13b2:	8a 95       	dec	r24
    13b4:	e2 f7       	brpl	.-8      	; 0x13ae <GPIO_GetPin_Value+0xc0>
    13b6:	ca 01       	movw	r24, r20
    13b8:	81 70       	andi	r24, 0x01	; 1
    13ba:	89 83       	std	Y+1, r24	; 0x01
    13bc:	11 c0       	rjmp	.+34     	; 0x13e0 <GPIO_GetPin_Value+0xf2>
			break;
		case PORTD_ID:
			valu= GET_BIT(PIND,pin_num);
    13be:	e0 e3       	ldi	r30, 0x30	; 48
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	80 81       	ld	r24, Z
    13c4:	28 2f       	mov	r18, r24
    13c6:	30 e0       	ldi	r19, 0x00	; 0
    13c8:	8b 81       	ldd	r24, Y+3	; 0x03
    13ca:	88 2f       	mov	r24, r24
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	a9 01       	movw	r20, r18
    13d0:	02 c0       	rjmp	.+4      	; 0x13d6 <GPIO_GetPin_Value+0xe8>
    13d2:	55 95       	asr	r21
    13d4:	47 95       	ror	r20
    13d6:	8a 95       	dec	r24
    13d8:	e2 f7       	brpl	.-8      	; 0x13d2 <GPIO_GetPin_Value+0xe4>
    13da:	ca 01       	movw	r24, r20
    13dc:	81 70       	andi	r24, 0x01	; 1
    13de:	89 83       	std	Y+1, r24	; 0x01
			break;

		}

}
	return valu;
    13e0:	89 81       	ldd	r24, Y+1	; 0x01
}
    13e2:	0f 90       	pop	r0
    13e4:	0f 90       	pop	r0
    13e6:	0f 90       	pop	r0
    13e8:	0f 90       	pop	r0
    13ea:	0f 90       	pop	r0
    13ec:	cf 91       	pop	r28
    13ee:	df 91       	pop	r29
    13f0:	08 95       	ret

000013f2 <GPIO_GetPort_Value>:
uint8 GPIO_GetPort_Value(uint8 port_id)
{
    13f2:	df 93       	push	r29
    13f4:	cf 93       	push	r28
    13f6:	00 d0       	rcall	.+0      	; 0x13f8 <GPIO_GetPort_Value+0x6>
    13f8:	00 d0       	rcall	.+0      	; 0x13fa <GPIO_GetPort_Value+0x8>
    13fa:	cd b7       	in	r28, 0x3d	; 61
    13fc:	de b7       	in	r29, 0x3e	; 62
    13fe:	8a 83       	std	Y+2, r24	; 0x02
	uint8 pin=0x00;
    1400:	19 82       	std	Y+1, r1	; 0x01
	if( port_id > NUM_OF_PORTS)
    1402:	8a 81       	ldd	r24, Y+2	; 0x02
    1404:	85 30       	cpi	r24, 0x05	; 5
    1406:	90 f5       	brcc	.+100    	; 0x146c <GPIO_GetPort_Value+0x7a>

	}
	else
	{

		switch(port_id)
    1408:	8a 81       	ldd	r24, Y+2	; 0x02
    140a:	28 2f       	mov	r18, r24
    140c:	30 e0       	ldi	r19, 0x00	; 0
    140e:	3c 83       	std	Y+4, r19	; 0x04
    1410:	2b 83       	std	Y+3, r18	; 0x03
    1412:	8b 81       	ldd	r24, Y+3	; 0x03
    1414:	9c 81       	ldd	r25, Y+4	; 0x04
    1416:	81 30       	cpi	r24, 0x01	; 1
    1418:	91 05       	cpc	r25, r1
    141a:	d1 f0       	breq	.+52     	; 0x1450 <GPIO_GetPort_Value+0x5e>
    141c:	2b 81       	ldd	r18, Y+3	; 0x03
    141e:	3c 81       	ldd	r19, Y+4	; 0x04
    1420:	22 30       	cpi	r18, 0x02	; 2
    1422:	31 05       	cpc	r19, r1
    1424:	2c f4       	brge	.+10     	; 0x1430 <GPIO_GetPort_Value+0x3e>
    1426:	8b 81       	ldd	r24, Y+3	; 0x03
    1428:	9c 81       	ldd	r25, Y+4	; 0x04
    142a:	00 97       	sbiw	r24, 0x00	; 0
    142c:	61 f0       	breq	.+24     	; 0x1446 <GPIO_GetPort_Value+0x54>
    142e:	1e c0       	rjmp	.+60     	; 0x146c <GPIO_GetPort_Value+0x7a>
    1430:	2b 81       	ldd	r18, Y+3	; 0x03
    1432:	3c 81       	ldd	r19, Y+4	; 0x04
    1434:	22 30       	cpi	r18, 0x02	; 2
    1436:	31 05       	cpc	r19, r1
    1438:	81 f0       	breq	.+32     	; 0x145a <GPIO_GetPort_Value+0x68>
    143a:	8b 81       	ldd	r24, Y+3	; 0x03
    143c:	9c 81       	ldd	r25, Y+4	; 0x04
    143e:	83 30       	cpi	r24, 0x03	; 3
    1440:	91 05       	cpc	r25, r1
    1442:	81 f0       	breq	.+32     	; 0x1464 <GPIO_GetPort_Value+0x72>
    1444:	13 c0       	rjmp	.+38     	; 0x146c <GPIO_GetPort_Value+0x7a>
			{
			case PORTA_ID:
				pin= PINA;
    1446:	e9 e3       	ldi	r30, 0x39	; 57
    1448:	f0 e0       	ldi	r31, 0x00	; 0
    144a:	80 81       	ld	r24, Z
    144c:	89 83       	std	Y+1, r24	; 0x01
    144e:	0e c0       	rjmp	.+28     	; 0x146c <GPIO_GetPort_Value+0x7a>
				break;
			case PORTB_ID:
				pin= PINB;
    1450:	e6 e3       	ldi	r30, 0x36	; 54
    1452:	f0 e0       	ldi	r31, 0x00	; 0
    1454:	80 81       	ld	r24, Z
    1456:	89 83       	std	Y+1, r24	; 0x01
    1458:	09 c0       	rjmp	.+18     	; 0x146c <GPIO_GetPort_Value+0x7a>
				break;
			case PORTC_ID:
				pin= PINC;
    145a:	e3 e3       	ldi	r30, 0x33	; 51
    145c:	f0 e0       	ldi	r31, 0x00	; 0
    145e:	80 81       	ld	r24, Z
    1460:	89 83       	std	Y+1, r24	; 0x01
    1462:	04 c0       	rjmp	.+8      	; 0x146c <GPIO_GetPort_Value+0x7a>
				break;
			case PORTD_ID:
				pin= PIND;
    1464:	e0 e3       	ldi	r30, 0x30	; 48
    1466:	f0 e0       	ldi	r31, 0x00	; 0
    1468:	80 81       	ld	r24, Z
    146a:	89 83       	std	Y+1, r24	; 0x01
				break;
			}
	}
	return pin;
    146c:	89 81       	ldd	r24, Y+1	; 0x01
}
    146e:	0f 90       	pop	r0
    1470:	0f 90       	pop	r0
    1472:	0f 90       	pop	r0
    1474:	0f 90       	pop	r0
    1476:	cf 91       	pop	r28
    1478:	df 91       	pop	r29
    147a:	08 95       	ret

0000147c <GPIO_TogglePin_Value>:
void GPIO_TogglePin_Value(uint8 port_id,uint8 pin_num)
{
    147c:	df 93       	push	r29
    147e:	cf 93       	push	r28
    1480:	00 d0       	rcall	.+0      	; 0x1482 <GPIO_TogglePin_Value+0x6>
    1482:	00 d0       	rcall	.+0      	; 0x1484 <GPIO_TogglePin_Value+0x8>
    1484:	cd b7       	in	r28, 0x3d	; 61
    1486:	de b7       	in	r29, 0x3e	; 62
    1488:	89 83       	std	Y+1, r24	; 0x01
    148a:	6a 83       	std	Y+2, r22	; 0x02
	if(pin_num > NUM_OF_PINS || port_id > NUM_OF_PORTS)
    148c:	8a 81       	ldd	r24, Y+2	; 0x02
    148e:	89 30       	cpi	r24, 0x09	; 9
    1490:	08 f0       	brcs	.+2      	; 0x1494 <GPIO_TogglePin_Value+0x18>
    1492:	72 c0       	rjmp	.+228    	; 0x1578 <GPIO_TogglePin_Value+0xfc>
    1494:	89 81       	ldd	r24, Y+1	; 0x01
    1496:	85 30       	cpi	r24, 0x05	; 5
    1498:	08 f0       	brcs	.+2      	; 0x149c <GPIO_TogglePin_Value+0x20>
    149a:	6e c0       	rjmp	.+220    	; 0x1578 <GPIO_TogglePin_Value+0xfc>
	{

	}
	else
	{
		switch(port_id)
    149c:	89 81       	ldd	r24, Y+1	; 0x01
    149e:	28 2f       	mov	r18, r24
    14a0:	30 e0       	ldi	r19, 0x00	; 0
    14a2:	3c 83       	std	Y+4, r19	; 0x04
    14a4:	2b 83       	std	Y+3, r18	; 0x03
    14a6:	8b 81       	ldd	r24, Y+3	; 0x03
    14a8:	9c 81       	ldd	r25, Y+4	; 0x04
    14aa:	81 30       	cpi	r24, 0x01	; 1
    14ac:	91 05       	cpc	r25, r1
    14ae:	49 f1       	breq	.+82     	; 0x1502 <GPIO_TogglePin_Value+0x86>
    14b0:	2b 81       	ldd	r18, Y+3	; 0x03
    14b2:	3c 81       	ldd	r19, Y+4	; 0x04
    14b4:	22 30       	cpi	r18, 0x02	; 2
    14b6:	31 05       	cpc	r19, r1
    14b8:	2c f4       	brge	.+10     	; 0x14c4 <GPIO_TogglePin_Value+0x48>
    14ba:	8b 81       	ldd	r24, Y+3	; 0x03
    14bc:	9c 81       	ldd	r25, Y+4	; 0x04
    14be:	00 97       	sbiw	r24, 0x00	; 0
    14c0:	61 f0       	breq	.+24     	; 0x14da <GPIO_TogglePin_Value+0x5e>
    14c2:	5a c0       	rjmp	.+180    	; 0x1578 <GPIO_TogglePin_Value+0xfc>
    14c4:	2b 81       	ldd	r18, Y+3	; 0x03
    14c6:	3c 81       	ldd	r19, Y+4	; 0x04
    14c8:	22 30       	cpi	r18, 0x02	; 2
    14ca:	31 05       	cpc	r19, r1
    14cc:	71 f1       	breq	.+92     	; 0x152a <GPIO_TogglePin_Value+0xae>
    14ce:	8b 81       	ldd	r24, Y+3	; 0x03
    14d0:	9c 81       	ldd	r25, Y+4	; 0x04
    14d2:	83 30       	cpi	r24, 0x03	; 3
    14d4:	91 05       	cpc	r25, r1
    14d6:	e9 f1       	breq	.+122    	; 0x1552 <GPIO_TogglePin_Value+0xd6>
    14d8:	4f c0       	rjmp	.+158    	; 0x1578 <GPIO_TogglePin_Value+0xfc>
		{
			case PORTA_ID:
				TOGGLE_BIT(PORTA,pin_num);
    14da:	ab e3       	ldi	r26, 0x3B	; 59
    14dc:	b0 e0       	ldi	r27, 0x00	; 0
    14de:	eb e3       	ldi	r30, 0x3B	; 59
    14e0:	f0 e0       	ldi	r31, 0x00	; 0
    14e2:	80 81       	ld	r24, Z
    14e4:	48 2f       	mov	r20, r24
    14e6:	8a 81       	ldd	r24, Y+2	; 0x02
    14e8:	28 2f       	mov	r18, r24
    14ea:	30 e0       	ldi	r19, 0x00	; 0
    14ec:	81 e0       	ldi	r24, 0x01	; 1
    14ee:	90 e0       	ldi	r25, 0x00	; 0
    14f0:	02 2e       	mov	r0, r18
    14f2:	02 c0       	rjmp	.+4      	; 0x14f8 <GPIO_TogglePin_Value+0x7c>
    14f4:	88 0f       	add	r24, r24
    14f6:	99 1f       	adc	r25, r25
    14f8:	0a 94       	dec	r0
    14fa:	e2 f7       	brpl	.-8      	; 0x14f4 <GPIO_TogglePin_Value+0x78>
    14fc:	84 27       	eor	r24, r20
    14fe:	8c 93       	st	X, r24
    1500:	3b c0       	rjmp	.+118    	; 0x1578 <GPIO_TogglePin_Value+0xfc>
				break;

			case PORTB_ID:
				TOGGLE_BIT(PORTB,pin_num);
    1502:	a8 e3       	ldi	r26, 0x38	; 56
    1504:	b0 e0       	ldi	r27, 0x00	; 0
    1506:	e8 e3       	ldi	r30, 0x38	; 56
    1508:	f0 e0       	ldi	r31, 0x00	; 0
    150a:	80 81       	ld	r24, Z
    150c:	48 2f       	mov	r20, r24
    150e:	8a 81       	ldd	r24, Y+2	; 0x02
    1510:	28 2f       	mov	r18, r24
    1512:	30 e0       	ldi	r19, 0x00	; 0
    1514:	81 e0       	ldi	r24, 0x01	; 1
    1516:	90 e0       	ldi	r25, 0x00	; 0
    1518:	02 2e       	mov	r0, r18
    151a:	02 c0       	rjmp	.+4      	; 0x1520 <GPIO_TogglePin_Value+0xa4>
    151c:	88 0f       	add	r24, r24
    151e:	99 1f       	adc	r25, r25
    1520:	0a 94       	dec	r0
    1522:	e2 f7       	brpl	.-8      	; 0x151c <GPIO_TogglePin_Value+0xa0>
    1524:	84 27       	eor	r24, r20
    1526:	8c 93       	st	X, r24
    1528:	27 c0       	rjmp	.+78     	; 0x1578 <GPIO_TogglePin_Value+0xfc>
				break;

			case PORTC_ID:
				TOGGLE_BIT(PORTC,pin_num);
    152a:	a5 e3       	ldi	r26, 0x35	; 53
    152c:	b0 e0       	ldi	r27, 0x00	; 0
    152e:	e5 e3       	ldi	r30, 0x35	; 53
    1530:	f0 e0       	ldi	r31, 0x00	; 0
    1532:	80 81       	ld	r24, Z
    1534:	48 2f       	mov	r20, r24
    1536:	8a 81       	ldd	r24, Y+2	; 0x02
    1538:	28 2f       	mov	r18, r24
    153a:	30 e0       	ldi	r19, 0x00	; 0
    153c:	81 e0       	ldi	r24, 0x01	; 1
    153e:	90 e0       	ldi	r25, 0x00	; 0
    1540:	02 2e       	mov	r0, r18
    1542:	02 c0       	rjmp	.+4      	; 0x1548 <GPIO_TogglePin_Value+0xcc>
    1544:	88 0f       	add	r24, r24
    1546:	99 1f       	adc	r25, r25
    1548:	0a 94       	dec	r0
    154a:	e2 f7       	brpl	.-8      	; 0x1544 <GPIO_TogglePin_Value+0xc8>
    154c:	84 27       	eor	r24, r20
    154e:	8c 93       	st	X, r24
    1550:	13 c0       	rjmp	.+38     	; 0x1578 <GPIO_TogglePin_Value+0xfc>
				break;

			case PORTD_ID:
				TOGGLE_BIT(PORTD,pin_num);
    1552:	a2 e3       	ldi	r26, 0x32	; 50
    1554:	b0 e0       	ldi	r27, 0x00	; 0
    1556:	e2 e3       	ldi	r30, 0x32	; 50
    1558:	f0 e0       	ldi	r31, 0x00	; 0
    155a:	80 81       	ld	r24, Z
    155c:	48 2f       	mov	r20, r24
    155e:	8a 81       	ldd	r24, Y+2	; 0x02
    1560:	28 2f       	mov	r18, r24
    1562:	30 e0       	ldi	r19, 0x00	; 0
    1564:	81 e0       	ldi	r24, 0x01	; 1
    1566:	90 e0       	ldi	r25, 0x00	; 0
    1568:	02 2e       	mov	r0, r18
    156a:	02 c0       	rjmp	.+4      	; 0x1570 <GPIO_TogglePin_Value+0xf4>
    156c:	88 0f       	add	r24, r24
    156e:	99 1f       	adc	r25, r25
    1570:	0a 94       	dec	r0
    1572:	e2 f7       	brpl	.-8      	; 0x156c <GPIO_TogglePin_Value+0xf0>
    1574:	84 27       	eor	r24, r20
    1576:	8c 93       	st	X, r24
				break;

			}
	}

}
    1578:	0f 90       	pop	r0
    157a:	0f 90       	pop	r0
    157c:	0f 90       	pop	r0
    157e:	0f 90       	pop	r0
    1580:	cf 91       	pop	r28
    1582:	df 91       	pop	r29
    1584:	08 95       	ret

00001586 <recieve_SID>:
#include "../../MCAL/UART/USART_registers.h"
#include "../../MCAL/UART/USART_interface.h"
#include "uds.h"


void recieve_SID(uint8 *access){
    1586:	0f 93       	push	r16
    1588:	1f 93       	push	r17
    158a:	df 93       	push	r29
    158c:	cf 93       	push	r28
    158e:	00 d0       	rcall	.+0      	; 0x1590 <recieve_SID+0xa>
    1590:	cd b7       	in	r28, 0x3d	; 61
    1592:	de b7       	in	r29, 0x3e	; 62
    1594:	9a 83       	std	Y+2, r25	; 0x02
    1596:	89 83       	std	Y+1, r24	; 0x01
	access[0]=USART_RX_polling();
    1598:	0e 94 4e 06 	call	0xc9c	; 0xc9c <USART_RX_polling>
    159c:	e9 81       	ldd	r30, Y+1	; 0x01
    159e:	fa 81       	ldd	r31, Y+2	; 0x02
    15a0:	80 83       	st	Z, r24
	access[1]=USART_RX_polling();
    15a2:	89 81       	ldd	r24, Y+1	; 0x01
    15a4:	9a 81       	ldd	r25, Y+2	; 0x02
    15a6:	8c 01       	movw	r16, r24
    15a8:	0f 5f       	subi	r16, 0xFF	; 255
    15aa:	1f 4f       	sbci	r17, 0xFF	; 255
    15ac:	0e 94 4e 06 	call	0xc9c	; 0xc9c <USART_RX_polling>
    15b0:	f8 01       	movw	r30, r16
    15b2:	80 83       	st	Z, r24
	USART_TX_polling(' ');
    15b4:	80 e2       	ldi	r24, 0x20	; 32
    15b6:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>

}
    15ba:	0f 90       	pop	r0
    15bc:	0f 90       	pop	r0
    15be:	cf 91       	pop	r28
    15c0:	df 91       	pop	r29
    15c2:	1f 91       	pop	r17
    15c4:	0f 91       	pop	r16
    15c6:	08 95       	ret

000015c8 <security_access_request>:
uint8 security_access_request(uint8 *sfid,uint8 *g_seed,uint8 *g_encrypted_seed)
{
    15c8:	ef 92       	push	r14
    15ca:	ff 92       	push	r15
    15cc:	0f 93       	push	r16
    15ce:	df 93       	push	r29
    15d0:	cf 93       	push	r28
    15d2:	cd b7       	in	r28, 0x3d	; 61
    15d4:	de b7       	in	r29, 0x3e	; 62
    15d6:	2f 97       	sbiw	r28, 0x0f	; 15
    15d8:	0f b6       	in	r0, 0x3f	; 63
    15da:	f8 94       	cli
    15dc:	de bf       	out	0x3e, r29	; 62
    15de:	0f be       	out	0x3f, r0	; 63
    15e0:	cd bf       	out	0x3d, r28	; 61
    15e2:	9b 87       	std	Y+11, r25	; 0x0b
    15e4:	8a 87       	std	Y+10, r24	; 0x0a
    15e6:	7d 87       	std	Y+13, r23	; 0x0d
    15e8:	6c 87       	std	Y+12, r22	; 0x0c
    15ea:	5f 87       	std	Y+15, r21	; 0x0f
    15ec:	4e 87       	std	Y+14, r20	; 0x0e

	uint8 l_key[8] = {0};
    15ee:	88 e0       	ldi	r24, 0x08	; 8
    15f0:	fe 01       	movw	r30, r28
    15f2:	32 96       	adiw	r30, 0x02	; 2
    15f4:	df 01       	movw	r26, r30
    15f6:	98 2f       	mov	r25, r24
    15f8:	1d 92       	st	X+, r1
    15fa:	9a 95       	dec	r25
    15fc:	e9 f7       	brne	.-6      	; 0x15f8 <security_access_request+0x30>
	uint8 Secure_Access;
	//recieve sub service ID
	recieve_SID(sfid);
    15fe:	8a 85       	ldd	r24, Y+10	; 0x0a
    1600:	9b 85       	ldd	r25, Y+11	; 0x0b
    1602:	0e 94 c3 0a 	call	0x1586	; 0x1586 <recieve_SID>
	if(sfid[0] == '0' && sfid[1] == '1')
    1606:	ea 85       	ldd	r30, Y+10	; 0x0a
    1608:	fb 85       	ldd	r31, Y+11	; 0x0b
    160a:	80 81       	ld	r24, Z
    160c:	80 33       	cpi	r24, 0x30	; 48
    160e:	09 f0       	breq	.+2      	; 0x1612 <security_access_request+0x4a>
    1610:	4e c0       	rjmp	.+156    	; 0x16ae <security_access_request+0xe6>
    1612:	8a 85       	ldd	r24, Y+10	; 0x0a
    1614:	9b 85       	ldd	r25, Y+11	; 0x0b
    1616:	fc 01       	movw	r30, r24
    1618:	31 96       	adiw	r30, 0x01	; 1
    161a:	80 81       	ld	r24, Z
    161c:	81 33       	cpi	r24, 0x31	; 49
    161e:	09 f0       	breq	.+2      	; 0x1622 <security_access_request+0x5a>
    1620:	46 c0       	rjmp	.+140    	; 0x16ae <security_access_request+0xe6>
	{
		request_for_key(sfid,g_seed,g_encrypted_seed);
    1622:	8a 85       	ldd	r24, Y+10	; 0x0a
    1624:	9b 85       	ldd	r25, Y+11	; 0x0b
    1626:	2c 85       	ldd	r18, Y+12	; 0x0c
    1628:	3d 85       	ldd	r19, Y+13	; 0x0d
    162a:	4e 85       	ldd	r20, Y+14	; 0x0e
    162c:	5f 85       	ldd	r21, Y+15	; 0x0f
    162e:	b9 01       	movw	r22, r18
    1630:	0e 94 aa 0c 	call	0x1954	; 0x1954 <request_for_key>
		//wait for 27 SID again but with sub service ID = 02
		recieve_SID(sfid);
    1634:	8a 85       	ldd	r24, Y+10	; 0x0a
    1636:	9b 85       	ldd	r25, Y+11	; 0x0b
    1638:	0e 94 c3 0a 	call	0x1586	; 0x1586 <recieve_SID>
		if(sfid[0] == '2' && sfid[1] == '7')
    163c:	ea 85       	ldd	r30, Y+10	; 0x0a
    163e:	fb 85       	ldd	r31, Y+11	; 0x0b
    1640:	80 81       	ld	r24, Z
    1642:	82 33       	cpi	r24, 0x32	; 50
    1644:	a1 f5       	brne	.+104    	; 0x16ae <security_access_request+0xe6>
    1646:	8a 85       	ldd	r24, Y+10	; 0x0a
    1648:	9b 85       	ldd	r25, Y+11	; 0x0b
    164a:	fc 01       	movw	r30, r24
    164c:	31 96       	adiw	r30, 0x01	; 1
    164e:	80 81       	ld	r24, Z
    1650:	87 33       	cpi	r24, 0x37	; 55
    1652:	69 f5       	brne	.+90     	; 0x16ae <security_access_request+0xe6>
		{
			recieve_SID(sfid);
    1654:	8a 85       	ldd	r24, Y+10	; 0x0a
    1656:	9b 85       	ldd	r25, Y+11	; 0x0b
    1658:	0e 94 c3 0a 	call	0x1586	; 0x1586 <recieve_SID>
			if(sfid[0] == '0' && sfid[1] == '2')
    165c:	ea 85       	ldd	r30, Y+10	; 0x0a
    165e:	fb 85       	ldd	r31, Y+11	; 0x0b
    1660:	80 81       	ld	r24, Z
    1662:	80 33       	cpi	r24, 0x30	; 48
    1664:	21 f5       	brne	.+72     	; 0x16ae <security_access_request+0xe6>
    1666:	8a 85       	ldd	r24, Y+10	; 0x0a
    1668:	9b 85       	ldd	r25, Y+11	; 0x0b
    166a:	fc 01       	movw	r30, r24
    166c:	31 96       	adiw	r30, 0x01	; 1
    166e:	80 81       	ld	r24, Z
    1670:	82 33       	cpi	r24, 0x32	; 50
    1672:	e9 f4       	brne	.+58     	; 0x16ae <security_access_request+0xe6>
			{
				//now receive the encrypted seed
				send_key(l_key, 8);
    1674:	ce 01       	movw	r24, r28
    1676:	02 96       	adiw	r24, 0x02	; 2
    1678:	68 e0       	ldi	r22, 0x08	; 8
    167a:	0e 94 3a 0c 	call	0x1874	; 0x1874 <send_key>
				//check the data
				Secure_Access = verify_key(l_key, g_encrypted_seed);
    167e:	ce 01       	movw	r24, r28
    1680:	02 96       	adiw	r24, 0x02	; 2
    1682:	2e 85       	ldd	r18, Y+14	; 0x0e
    1684:	3f 85       	ldd	r19, Y+15	; 0x0f
    1686:	b9 01       	movw	r22, r18
    1688:	0e 94 fe 0b 	call	0x17fc	; 0x17fc <verify_key>
    168c:	89 83       	std	Y+1, r24	; 0x01
				if(Secure_Access == 1)
    168e:	89 81       	ldd	r24, Y+1	; 0x01
    1690:	81 30       	cpi	r24, 0x01	; 1
    1692:	51 f4       	brne	.+20     	; 0x16a8 <security_access_request+0xe0>
				{
					//secure_access_positive_response();
					Positive_Response(SA_SID_1, SA_SID_2, SA_KEY_1, SA_KEY_2, 0, 0);
    1694:	82 e3       	ldi	r24, 0x32	; 50
    1696:	67 e3       	ldi	r22, 0x37	; 55
    1698:	40 e3       	ldi	r20, 0x30	; 48
    169a:	22 e3       	ldi	r18, 0x32	; 50
    169c:	00 e0       	ldi	r16, 0x00	; 0
    169e:	ee 24       	eor	r14, r14
    16a0:	ff 24       	eor	r15, r15
    16a2:	0e 94 64 0b 	call	0x16c8	; 0x16c8 <Positive_Response>
    16a6:	03 c0       	rjmp	.+6      	; 0x16ae <security_access_request+0xe6>
				}
				else{
					send_wrong_Frame(27);
    16a8:	8b e1       	ldi	r24, 0x1B	; 27
    16aa:	0e 94 b0 0b 	call	0x1760	; 0x1760 <send_wrong_Frame>
			}


		}
	}
	return Secure_Access;
    16ae:	89 81       	ldd	r24, Y+1	; 0x01
}
    16b0:	2f 96       	adiw	r28, 0x0f	; 15
    16b2:	0f b6       	in	r0, 0x3f	; 63
    16b4:	f8 94       	cli
    16b6:	de bf       	out	0x3e, r29	; 62
    16b8:	0f be       	out	0x3f, r0	; 63
    16ba:	cd bf       	out	0x3d, r28	; 61
    16bc:	cf 91       	pop	r28
    16be:	df 91       	pop	r29
    16c0:	0f 91       	pop	r16
    16c2:	ff 90       	pop	r15
    16c4:	ef 90       	pop	r14
    16c6:	08 95       	ret

000016c8 <Positive_Response>:
void Positive_Response(uint8 First_digit_SID, uint8 Second_digit_SID, uint8 First_digit_SSID, uint8 Second_digit_SSID,uint8 flag ,uint8 *routine){
    16c8:	ef 92       	push	r14
    16ca:	ff 92       	push	r15
    16cc:	0f 93       	push	r16
    16ce:	df 93       	push	r29
    16d0:	cf 93       	push	r28
    16d2:	cd b7       	in	r28, 0x3d	; 61
    16d4:	de b7       	in	r29, 0x3e	; 62
    16d6:	28 97       	sbiw	r28, 0x08	; 8
    16d8:	0f b6       	in	r0, 0x3f	; 63
    16da:	f8 94       	cli
    16dc:	de bf       	out	0x3e, r29	; 62
    16de:	0f be       	out	0x3f, r0	; 63
    16e0:	cd bf       	out	0x3d, r28	; 61
    16e2:	8a 83       	std	Y+2, r24	; 0x02
    16e4:	6b 83       	std	Y+3, r22	; 0x03
    16e6:	4c 83       	std	Y+4, r20	; 0x04
    16e8:	2d 83       	std	Y+5, r18	; 0x05
    16ea:	0e 83       	std	Y+6, r16	; 0x06
    16ec:	f8 86       	std	Y+8, r15	; 0x08
    16ee:	ef 82       	std	Y+7, r14	; 0x07

	USART_TX_polling(' ');
    16f0:	80 e2       	ldi	r24, 0x20	; 32
    16f2:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
	// ackt for accept response
	USART_TX_polling(First_digit_SID + 4);
    16f6:	8a 81       	ldd	r24, Y+2	; 0x02
    16f8:	8c 5f       	subi	r24, 0xFC	; 252
    16fa:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
	USART_TX_polling(Second_digit_SID);
    16fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1700:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
	USART_TX_polling(' ');
    1704:	80 e2       	ldi	r24, 0x20	; 32
    1706:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
	USART_TX_polling(First_digit_SSID);
    170a:	8c 81       	ldd	r24, Y+4	; 0x04
    170c:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
	USART_TX_polling(Second_digit_SSID);
    1710:	8d 81       	ldd	r24, Y+5	; 0x05
    1712:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
	USART_TX_polling(' ');
    1716:	80 e2       	ldi	r24, 0x20	; 32
    1718:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>

	if(flag == 1){
    171c:	8e 81       	ldd	r24, Y+6	; 0x06
    171e:	81 30       	cpi	r24, 0x01	; 1
    1720:	99 f4       	brne	.+38     	; 0x1748 <Positive_Response+0x80>
		for(uint8 i = 0 ; i < 4 ; i++){
    1722:	19 82       	std	Y+1, r1	; 0x01
    1724:	0e c0       	rjmp	.+28     	; 0x1742 <Positive_Response+0x7a>
			USART_TX_polling(routine[i]);
    1726:	89 81       	ldd	r24, Y+1	; 0x01
    1728:	28 2f       	mov	r18, r24
    172a:	30 e0       	ldi	r19, 0x00	; 0
    172c:	8f 81       	ldd	r24, Y+7	; 0x07
    172e:	98 85       	ldd	r25, Y+8	; 0x08
    1730:	fc 01       	movw	r30, r24
    1732:	e2 0f       	add	r30, r18
    1734:	f3 1f       	adc	r31, r19
    1736:	80 81       	ld	r24, Z
    1738:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
	USART_TX_polling(First_digit_SSID);
	USART_TX_polling(Second_digit_SSID);
	USART_TX_polling(' ');

	if(flag == 1){
		for(uint8 i = 0 ; i < 4 ; i++){
    173c:	89 81       	ldd	r24, Y+1	; 0x01
    173e:	8f 5f       	subi	r24, 0xFF	; 255
    1740:	89 83       	std	Y+1, r24	; 0x01
    1742:	89 81       	ldd	r24, Y+1	; 0x01
    1744:	84 30       	cpi	r24, 0x04	; 4
    1746:	78 f3       	brcs	.-34     	; 0x1726 <Positive_Response+0x5e>
			USART_TX_polling(routine[i]);
		}
	}


}
    1748:	28 96       	adiw	r28, 0x08	; 8
    174a:	0f b6       	in	r0, 0x3f	; 63
    174c:	f8 94       	cli
    174e:	de bf       	out	0x3e, r29	; 62
    1750:	0f be       	out	0x3f, r0	; 63
    1752:	cd bf       	out	0x3d, r28	; 61
    1754:	cf 91       	pop	r28
    1756:	df 91       	pop	r29
    1758:	0f 91       	pop	r16
    175a:	ff 90       	pop	r15
    175c:	ef 90       	pop	r14
    175e:	08 95       	ret

00001760 <send_wrong_Frame>:
void send_wrong_Frame(uint8 SID){
    1760:	df 93       	push	r29
    1762:	cf 93       	push	r28
    1764:	00 d0       	rcall	.+0      	; 0x1766 <send_wrong_Frame+0x6>
    1766:	0f 92       	push	r0
    1768:	cd b7       	in	r28, 0x3d	; 61
    176a:	de b7       	in	r29, 0x3e	; 62
    176c:	89 83       	std	Y+1, r24	; 0x01
	//7f
	USART_TX_polling(' ');
    176e:	80 e2       	ldi	r24, 0x20	; 32
    1770:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
	USART_TX_polling(NEGATIVE_RESPONSE_ID_1);
    1774:	87 e3       	ldi	r24, 0x37	; 55
    1776:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
	USART_TX_polling(NEGATIVE_RESPONSE_ID_2);
    177a:	86 e4       	ldi	r24, 0x46	; 70
    177c:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
	USART_TX_polling(' ');
    1780:	80 e2       	ldi	r24, 0x20	; 32
    1782:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>

	switch(SID){
    1786:	89 81       	ldd	r24, Y+1	; 0x01
    1788:	28 2f       	mov	r18, r24
    178a:	30 e0       	ldi	r19, 0x00	; 0
    178c:	3b 83       	std	Y+3, r19	; 0x03
    178e:	2a 83       	std	Y+2, r18	; 0x02
    1790:	8a 81       	ldd	r24, Y+2	; 0x02
    1792:	9b 81       	ldd	r25, Y+3	; 0x03
    1794:	8b 31       	cpi	r24, 0x1B	; 27
    1796:	91 05       	cpc	r25, r1
    1798:	31 f0       	breq	.+12     	; 0x17a6 <send_wrong_Frame+0x46>
    179a:	2a 81       	ldd	r18, Y+2	; 0x02
    179c:	3b 81       	ldd	r19, Y+3	; 0x03
    179e:	2f 31       	cpi	r18, 0x1F	; 31
    17a0:	31 05       	cpc	r19, r1
    17a2:	a1 f0       	breq	.+40     	; 0x17cc <send_wrong_Frame+0x6c>
    17a4:	25 c0       	rjmp	.+74     	; 0x17f0 <send_wrong_Frame+0x90>
	case 27: //27 35
		USART_TX_polling(SA_SID_1);
    17a6:	82 e3       	ldi	r24, 0x32	; 50
    17a8:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
		USART_TX_polling(SA_SID_2);
    17ac:	87 e3       	ldi	r24, 0x37	; 55
    17ae:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>

		USART_TX_polling(' ');
    17b2:	80 e2       	ldi	r24, 0x20	; 32
    17b4:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>

		USART_TX_polling(NRC_WRONG_KEY_1);
    17b8:	83 e3       	ldi	r24, 0x33	; 51
    17ba:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
		USART_TX_polling(NRC_WRONG_KEY_2);
    17be:	85 e3       	ldi	r24, 0x35	; 53
    17c0:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
		USART_TX_polling(' ');
    17c4:	80 e2       	ldi	r24, 0x20	; 32
    17c6:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
    17ca:	12 c0       	rjmp	.+36     	; 0x17f0 <send_wrong_Frame+0x90>
		break;
	case 31: //31 33
		//31
		USART_TX_polling(SR_SID_1);
    17cc:	83 e3       	ldi	r24, 0x33	; 51
    17ce:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
		USART_TX_polling(SR_SID_2);
    17d2:	81 e3       	ldi	r24, 0x31	; 49
    17d4:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>

		USART_TX_polling(' ');
    17d8:	80 e2       	ldi	r24, 0x20	; 32
    17da:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
		//33
		USART_TX_polling(NRC_NO_ACCESS);
    17de:	83 e3       	ldi	r24, 0x33	; 51
    17e0:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
		USART_TX_polling(NRC_NO_ACCESS);
    17e4:	83 e3       	ldi	r24, 0x33	; 51
    17e6:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>

		USART_TX_polling(' ');
    17ea:	80 e2       	ldi	r24, 0x20	; 32
    17ec:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
		break;
	}
}
    17f0:	0f 90       	pop	r0
    17f2:	0f 90       	pop	r0
    17f4:	0f 90       	pop	r0
    17f6:	cf 91       	pop	r28
    17f8:	df 91       	pop	r29
    17fa:	08 95       	ret

000017fc <verify_key>:

uint8 verify_key(uint8 *key, uint8 *my_key)
{
    17fc:	df 93       	push	r29
    17fe:	cf 93       	push	r28
    1800:	cd b7       	in	r28, 0x3d	; 61
    1802:	de b7       	in	r29, 0x3e	; 62
    1804:	27 97       	sbiw	r28, 0x07	; 7
    1806:	0f b6       	in	r0, 0x3f	; 63
    1808:	f8 94       	cli
    180a:	de bf       	out	0x3e, r29	; 62
    180c:	0f be       	out	0x3f, r0	; 63
    180e:	cd bf       	out	0x3d, r28	; 61
    1810:	9c 83       	std	Y+4, r25	; 0x04
    1812:	8b 83       	std	Y+3, r24	; 0x03
    1814:	7e 83       	std	Y+6, r23	; 0x06
    1816:	6d 83       	std	Y+5, r22	; 0x05

	//flag = 1 means keys is identical
	uint8 flag = 1;
    1818:	81 e0       	ldi	r24, 0x01	; 1
    181a:	8a 83       	std	Y+2, r24	; 0x02

	for(uint8 i = 0 ; i < 8 ; i++){
    181c:	19 82       	std	Y+1, r1	; 0x01
    181e:	1b c0       	rjmp	.+54     	; 0x1856 <verify_key+0x5a>
		if(key[i] != my_key[i]){
    1820:	89 81       	ldd	r24, Y+1	; 0x01
    1822:	28 2f       	mov	r18, r24
    1824:	30 e0       	ldi	r19, 0x00	; 0
    1826:	8b 81       	ldd	r24, Y+3	; 0x03
    1828:	9c 81       	ldd	r25, Y+4	; 0x04
    182a:	fc 01       	movw	r30, r24
    182c:	e2 0f       	add	r30, r18
    182e:	f3 1f       	adc	r31, r19
    1830:	40 81       	ld	r20, Z
    1832:	89 81       	ldd	r24, Y+1	; 0x01
    1834:	28 2f       	mov	r18, r24
    1836:	30 e0       	ldi	r19, 0x00	; 0
    1838:	8d 81       	ldd	r24, Y+5	; 0x05
    183a:	9e 81       	ldd	r25, Y+6	; 0x06
    183c:	fc 01       	movw	r30, r24
    183e:	e2 0f       	add	r30, r18
    1840:	f3 1f       	adc	r31, r19
    1842:	80 81       	ld	r24, Z
    1844:	48 17       	cp	r20, r24
    1846:	21 f0       	breq	.+8      	; 0x1850 <verify_key+0x54>

			//flag = 0 means keys is not the same
			flag = 0;
    1848:	1a 82       	std	Y+2, r1	; 0x02
			return flag;
    184a:	8a 81       	ldd	r24, Y+2	; 0x02
    184c:	8f 83       	std	Y+7, r24	; 0x07
    184e:	08 c0       	rjmp	.+16     	; 0x1860 <verify_key+0x64>
{

	//flag = 1 means keys is identical
	uint8 flag = 1;

	for(uint8 i = 0 ; i < 8 ; i++){
    1850:	89 81       	ldd	r24, Y+1	; 0x01
    1852:	8f 5f       	subi	r24, 0xFF	; 255
    1854:	89 83       	std	Y+1, r24	; 0x01
    1856:	89 81       	ldd	r24, Y+1	; 0x01
    1858:	88 30       	cpi	r24, 0x08	; 8
    185a:	10 f3       	brcs	.-60     	; 0x1820 <verify_key+0x24>
			return flag;

		}
	}

	return flag;
    185c:	8a 81       	ldd	r24, Y+2	; 0x02
    185e:	8f 83       	std	Y+7, r24	; 0x07
    1860:	8f 81       	ldd	r24, Y+7	; 0x07
}
    1862:	27 96       	adiw	r28, 0x07	; 7
    1864:	0f b6       	in	r0, 0x3f	; 63
    1866:	f8 94       	cli
    1868:	de bf       	out	0x3e, r29	; 62
    186a:	0f be       	out	0x3f, r0	; 63
    186c:	cd bf       	out	0x3d, r28	; 61
    186e:	cf 91       	pop	r28
    1870:	df 91       	pop	r29
    1872:	08 95       	ret

00001874 <send_key>:
void send_key(uint8 *ptr_data, uint8 size){
    1874:	0f 93       	push	r16
    1876:	1f 93       	push	r17
    1878:	df 93       	push	r29
    187a:	cf 93       	push	r28
    187c:	00 d0       	rcall	.+0      	; 0x187e <send_key+0xa>
    187e:	00 d0       	rcall	.+0      	; 0x1880 <send_key+0xc>
    1880:	cd b7       	in	r28, 0x3d	; 61
    1882:	de b7       	in	r29, 0x3e	; 62
    1884:	9b 83       	std	Y+3, r25	; 0x03
    1886:	8a 83       	std	Y+2, r24	; 0x02
    1888:	6c 83       	std	Y+4, r22	; 0x04
	for(uint8 i = 0 ; i < size ; i++){
    188a:	19 82       	std	Y+1, r1	; 0x01
    188c:	0f c0       	rjmp	.+30     	; 0x18ac <send_key+0x38>
		ptr_data[i]=USART_RX_polling();
    188e:	89 81       	ldd	r24, Y+1	; 0x01
    1890:	28 2f       	mov	r18, r24
    1892:	30 e0       	ldi	r19, 0x00	; 0
    1894:	8a 81       	ldd	r24, Y+2	; 0x02
    1896:	9b 81       	ldd	r25, Y+3	; 0x03
    1898:	8c 01       	movw	r16, r24
    189a:	02 0f       	add	r16, r18
    189c:	13 1f       	adc	r17, r19
    189e:	0e 94 4e 06 	call	0xc9c	; 0xc9c <USART_RX_polling>
    18a2:	f8 01       	movw	r30, r16
    18a4:	80 83       	st	Z, r24
	}

	return flag;
}
void send_key(uint8 *ptr_data, uint8 size){
	for(uint8 i = 0 ; i < size ; i++){
    18a6:	89 81       	ldd	r24, Y+1	; 0x01
    18a8:	8f 5f       	subi	r24, 0xFF	; 255
    18aa:	89 83       	std	Y+1, r24	; 0x01
    18ac:	99 81       	ldd	r25, Y+1	; 0x01
    18ae:	8c 81       	ldd	r24, Y+4	; 0x04
    18b0:	98 17       	cp	r25, r24
    18b2:	68 f3       	brcs	.-38     	; 0x188e <send_key+0x1a>
		ptr_data[i]=USART_RX_polling();
	}

	USART_TX_polling(' ');
    18b4:	80 e2       	ldi	r24, 0x20	; 32
    18b6:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
}
    18ba:	0f 90       	pop	r0
    18bc:	0f 90       	pop	r0
    18be:	0f 90       	pop	r0
    18c0:	0f 90       	pop	r0
    18c2:	cf 91       	pop	r28
    18c4:	df 91       	pop	r29
    18c6:	1f 91       	pop	r17
    18c8:	0f 91       	pop	r16
    18ca:	08 95       	ret

000018cc <generate_seed>:
void generate_seed(uint8 *seed_ptr, uint8 *encrypted_ptr){
    18cc:	0f 93       	push	r16
    18ce:	1f 93       	push	r17
    18d0:	df 93       	push	r29
    18d2:	cf 93       	push	r28
    18d4:	00 d0       	rcall	.+0      	; 0x18d6 <generate_seed+0xa>
    18d6:	00 d0       	rcall	.+0      	; 0x18d8 <generate_seed+0xc>
    18d8:	0f 92       	push	r0
    18da:	cd b7       	in	r28, 0x3d	; 61
    18dc:	de b7       	in	r29, 0x3e	; 62
    18de:	9b 83       	std	Y+3, r25	; 0x03
    18e0:	8a 83       	std	Y+2, r24	; 0x02
    18e2:	7d 83       	std	Y+5, r23	; 0x05
    18e4:	6c 83       	std	Y+4, r22	; 0x04

	for(uint8 i = 0 ; i < 8 ; i++){
    18e6:	19 82       	std	Y+1, r1	; 0x01
    18e8:	28 c0       	rjmp	.+80     	; 0x193a <generate_seed+0x6e>
		// Generate a random digit between 0 and 7 and add 48 to convert it to ASCII
		seed_ptr[i] = rand()%8 + 48;
    18ea:	89 81       	ldd	r24, Y+1	; 0x01
    18ec:	28 2f       	mov	r18, r24
    18ee:	30 e0       	ldi	r19, 0x00	; 0
    18f0:	8a 81       	ldd	r24, Y+2	; 0x02
    18f2:	9b 81       	ldd	r25, Y+3	; 0x03
    18f4:	8c 01       	movw	r16, r24
    18f6:	02 0f       	add	r16, r18
    18f8:	13 1f       	adc	r17, r19
    18fa:	0e 94 31 15 	call	0x2a62	; 0x2a62 <rand>
    18fe:	28 e0       	ldi	r18, 0x08	; 8
    1900:	30 e0       	ldi	r19, 0x00	; 0
    1902:	b9 01       	movw	r22, r18
    1904:	0e 94 82 14 	call	0x2904	; 0x2904 <__divmodhi4>
    1908:	80 5d       	subi	r24, 0xD0	; 208
    190a:	f8 01       	movw	r30, r16
    190c:	80 83       	st	Z, r24
		// Encrypt the generated digit by adding 2
		encrypted_ptr[i] = seed_ptr[i] + 1;
    190e:	89 81       	ldd	r24, Y+1	; 0x01
    1910:	28 2f       	mov	r18, r24
    1912:	30 e0       	ldi	r19, 0x00	; 0
    1914:	8c 81       	ldd	r24, Y+4	; 0x04
    1916:	9d 81       	ldd	r25, Y+5	; 0x05
    1918:	dc 01       	movw	r26, r24
    191a:	a2 0f       	add	r26, r18
    191c:	b3 1f       	adc	r27, r19
    191e:	89 81       	ldd	r24, Y+1	; 0x01
    1920:	28 2f       	mov	r18, r24
    1922:	30 e0       	ldi	r19, 0x00	; 0
    1924:	8a 81       	ldd	r24, Y+2	; 0x02
    1926:	9b 81       	ldd	r25, Y+3	; 0x03
    1928:	fc 01       	movw	r30, r24
    192a:	e2 0f       	add	r30, r18
    192c:	f3 1f       	adc	r31, r19
    192e:	80 81       	ld	r24, Z
    1930:	8f 5f       	subi	r24, 0xFF	; 255
    1932:	8c 93       	st	X, r24

	USART_TX_polling(' ');
}
void generate_seed(uint8 *seed_ptr, uint8 *encrypted_ptr){

	for(uint8 i = 0 ; i < 8 ; i++){
    1934:	89 81       	ldd	r24, Y+1	; 0x01
    1936:	8f 5f       	subi	r24, 0xFF	; 255
    1938:	89 83       	std	Y+1, r24	; 0x01
    193a:	89 81       	ldd	r24, Y+1	; 0x01
    193c:	88 30       	cpi	r24, 0x08	; 8
    193e:	a8 f2       	brcs	.-86     	; 0x18ea <generate_seed+0x1e>
		seed_ptr[i] = rand()%8 + 48;
		// Encrypt the generated digit by adding 2
		encrypted_ptr[i] = seed_ptr[i] + 1;
	}

}
    1940:	0f 90       	pop	r0
    1942:	0f 90       	pop	r0
    1944:	0f 90       	pop	r0
    1946:	0f 90       	pop	r0
    1948:	0f 90       	pop	r0
    194a:	cf 91       	pop	r28
    194c:	df 91       	pop	r29
    194e:	1f 91       	pop	r17
    1950:	0f 91       	pop	r16
    1952:	08 95       	ret

00001954 <request_for_key>:

void request_for_key(uint8 *sfid,uint8 *g_seed,uint8 *g_encrypted_seed){
    1954:	df 93       	push	r29
    1956:	cf 93       	push	r28
    1958:	cd b7       	in	r28, 0x3d	; 61
    195a:	de b7       	in	r29, 0x3e	; 62
    195c:	27 97       	sbiw	r28, 0x07	; 7
    195e:	0f b6       	in	r0, 0x3f	; 63
    1960:	f8 94       	cli
    1962:	de bf       	out	0x3e, r29	; 62
    1964:	0f be       	out	0x3f, r0	; 63
    1966:	cd bf       	out	0x3d, r28	; 61
    1968:	9b 83       	std	Y+3, r25	; 0x03
    196a:	8a 83       	std	Y+2, r24	; 0x02
    196c:	7d 83       	std	Y+5, r23	; 0x05
    196e:	6c 83       	std	Y+4, r22	; 0x04
    1970:	5f 83       	std	Y+7, r21	; 0x07
    1972:	4e 83       	std	Y+6, r20	; 0x06

	generate_seed(g_seed, g_encrypted_seed);
    1974:	8c 81       	ldd	r24, Y+4	; 0x04
    1976:	9d 81       	ldd	r25, Y+5	; 0x05
    1978:	2e 81       	ldd	r18, Y+6	; 0x06
    197a:	3f 81       	ldd	r19, Y+7	; 0x07
    197c:	b9 01       	movw	r22, r18
    197e:	0e 94 66 0c 	call	0x18cc	; 0x18cc <generate_seed>



	//send 27 + 40  (Postive Responce ID FOR security access id)
	USART_TX_polling('6');
    1982:	86 e3       	ldi	r24, 0x36	; 54
    1984:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
	USART_TX_polling('7');
    1988:	87 e3       	ldi	r24, 0x37	; 55
    198a:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>

	USART_TX_polling(' ');
    198e:	80 e2       	ldi	r24, 0x20	; 32
    1990:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>

	//send 01
	USART_TX_polling(sfid[0]);
    1994:	ea 81       	ldd	r30, Y+2	; 0x02
    1996:	fb 81       	ldd	r31, Y+3	; 0x03
    1998:	80 81       	ld	r24, Z
    199a:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
	USART_TX_polling(sfid[1]);
    199e:	8a 81       	ldd	r24, Y+2	; 0x02
    19a0:	9b 81       	ldd	r25, Y+3	; 0x03
    19a2:	fc 01       	movw	r30, r24
    19a4:	31 96       	adiw	r30, 0x01	; 1
    19a6:	80 81       	ld	r24, Z
    19a8:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>

	//send the seed
	for(uint8 i = 0 ; i < 8 ; i++){
    19ac:	19 82       	std	Y+1, r1	; 0x01
    19ae:	18 c0       	rjmp	.+48     	; 0x19e0 <request_for_key+0x8c>

		if(i%2 == 0){
    19b0:	89 81       	ldd	r24, Y+1	; 0x01
    19b2:	88 2f       	mov	r24, r24
    19b4:	90 e0       	ldi	r25, 0x00	; 0
    19b6:	81 70       	andi	r24, 0x01	; 1
    19b8:	90 70       	andi	r25, 0x00	; 0
    19ba:	00 97       	sbiw	r24, 0x00	; 0
    19bc:	19 f4       	brne	.+6      	; 0x19c4 <request_for_key+0x70>
			USART_TX_polling(' ');
    19be:	80 e2       	ldi	r24, 0x20	; 32
    19c0:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
		}
		USART_TX_polling(g_seed[i]);
    19c4:	89 81       	ldd	r24, Y+1	; 0x01
    19c6:	28 2f       	mov	r18, r24
    19c8:	30 e0       	ldi	r19, 0x00	; 0
    19ca:	8c 81       	ldd	r24, Y+4	; 0x04
    19cc:	9d 81       	ldd	r25, Y+5	; 0x05
    19ce:	fc 01       	movw	r30, r24
    19d0:	e2 0f       	add	r30, r18
    19d2:	f3 1f       	adc	r31, r19
    19d4:	80 81       	ld	r24, Z
    19d6:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
	//send 01
	USART_TX_polling(sfid[0]);
	USART_TX_polling(sfid[1]);

	//send the seed
	for(uint8 i = 0 ; i < 8 ; i++){
    19da:	89 81       	ldd	r24, Y+1	; 0x01
    19dc:	8f 5f       	subi	r24, 0xFF	; 255
    19de:	89 83       	std	Y+1, r24	; 0x01
    19e0:	89 81       	ldd	r24, Y+1	; 0x01
    19e2:	88 30       	cpi	r24, 0x08	; 8
    19e4:	28 f3       	brcs	.-54     	; 0x19b0 <request_for_key+0x5c>
		if(i%2 == 0){
			USART_TX_polling(' ');
		}
		USART_TX_polling(g_seed[i]);
	}
	USART_TX_polling(' ');
    19e6:	80 e2       	ldi	r24, 0x20	; 32
    19e8:	0e 94 1d 06 	call	0xc3a	; 0xc3a <USART_TX_polling>
}
    19ec:	27 96       	adiw	r28, 0x07	; 7
    19ee:	0f b6       	in	r0, 0x3f	; 63
    19f0:	f8 94       	cli
    19f2:	de bf       	out	0x3e, r29	; 62
    19f4:	0f be       	out	0x3f, r0	; 63
    19f6:	cd bf       	out	0x3d, r28	; 61
    19f8:	cf 91       	pop	r28
    19fa:	df 91       	pop	r29
    19fc:	08 95       	ret

000019fe <LED_setUpDirection>:
 */

#include "LED.h"

void LED_setUpDirection(uint8 port_id,uint8 pin_num,GPIO_PinDirection direction)
{
    19fe:	df 93       	push	r29
    1a00:	cf 93       	push	r28
    1a02:	00 d0       	rcall	.+0      	; 0x1a04 <LED_setUpDirection+0x6>
    1a04:	0f 92       	push	r0
    1a06:	cd b7       	in	r28, 0x3d	; 61
    1a08:	de b7       	in	r29, 0x3e	; 62
    1a0a:	89 83       	std	Y+1, r24	; 0x01
    1a0c:	6a 83       	std	Y+2, r22	; 0x02
    1a0e:	4b 83       	std	Y+3, r20	; 0x03
	GPIO_SetupPin_Direction(port_id,pin_num, direction);
    1a10:	89 81       	ldd	r24, Y+1	; 0x01
    1a12:	6a 81       	ldd	r22, Y+2	; 0x02
    1a14:	4b 81       	ldd	r20, Y+3	; 0x03
    1a16:	0e 94 da 06 	call	0xdb4	; 0xdb4 <GPIO_SetupPin_Direction>


}
    1a1a:	0f 90       	pop	r0
    1a1c:	0f 90       	pop	r0
    1a1e:	0f 90       	pop	r0
    1a20:	cf 91       	pop	r28
    1a22:	df 91       	pop	r29
    1a24:	08 95       	ret

00001a26 <LED_ON>:

void LED_ON(uint8 port_id,uint8 pin_num)
{
    1a26:	df 93       	push	r29
    1a28:	cf 93       	push	r28
    1a2a:	00 d0       	rcall	.+0      	; 0x1a2c <LED_ON+0x6>
    1a2c:	cd b7       	in	r28, 0x3d	; 61
    1a2e:	de b7       	in	r29, 0x3e	; 62
    1a30:	89 83       	std	Y+1, r24	; 0x01
    1a32:	6a 83       	std	Y+2, r22	; 0x02
	GPIO_SetupPin_Value(port_id,pin_num,LOGIC_HIGH);
    1a34:	89 81       	ldd	r24, Y+1	; 0x01
    1a36:	6a 81       	ldd	r22, Y+2	; 0x02
    1a38:	41 e0       	ldi	r20, 0x01	; 1
    1a3a:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
}
    1a3e:	0f 90       	pop	r0
    1a40:	0f 90       	pop	r0
    1a42:	cf 91       	pop	r28
    1a44:	df 91       	pop	r29
    1a46:	08 95       	ret

00001a48 <LED_OFF>:
void LED_OFF(uint8 port_id,uint8 pin_num)
{
    1a48:	df 93       	push	r29
    1a4a:	cf 93       	push	r28
    1a4c:	00 d0       	rcall	.+0      	; 0x1a4e <LED_OFF+0x6>
    1a4e:	cd b7       	in	r28, 0x3d	; 61
    1a50:	de b7       	in	r29, 0x3e	; 62
    1a52:	89 83       	std	Y+1, r24	; 0x01
    1a54:	6a 83       	std	Y+2, r22	; 0x02
	GPIO_SetupPin_Value(port_id,pin_num,LOGIC_LOW);
    1a56:	89 81       	ldd	r24, Y+1	; 0x01
    1a58:	6a 81       	ldd	r22, Y+2	; 0x02
    1a5a:	40 e0       	ldi	r20, 0x00	; 0
    1a5c:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
}
    1a60:	0f 90       	pop	r0
    1a62:	0f 90       	pop	r0
    1a64:	cf 91       	pop	r28
    1a66:	df 91       	pop	r29
    1a68:	08 95       	ret

00001a6a <LED_Toggle>:

void LED_Toggle(uint8 port_id, uint8 pin_num)
{
    1a6a:	df 93       	push	r29
    1a6c:	cf 93       	push	r28
    1a6e:	00 d0       	rcall	.+0      	; 0x1a70 <LED_Toggle+0x6>
    1a70:	cd b7       	in	r28, 0x3d	; 61
    1a72:	de b7       	in	r29, 0x3e	; 62
    1a74:	89 83       	std	Y+1, r24	; 0x01
    1a76:	6a 83       	std	Y+2, r22	; 0x02
	GPIO_TogglePin_Value(port_id, pin_num);
    1a78:	89 81       	ldd	r24, Y+1	; 0x01
    1a7a:	6a 81       	ldd	r22, Y+2	; 0x02
    1a7c:	0e 94 3e 0a 	call	0x147c	; 0x147c <GPIO_TogglePin_Value>
}
    1a80:	0f 90       	pop	r0
    1a82:	0f 90       	pop	r0
    1a84:	cf 91       	pop	r28
    1a86:	df 91       	pop	r29
    1a88:	08 95       	ret

00001a8a <LCD_init>:
 *                      Functions Definitions                                  *
 *******************************************************************************/
static uint8 InitFinished = 0;

void LCD_init(void)
{
    1a8a:	df 93       	push	r29
    1a8c:	cf 93       	push	r28
    1a8e:	cd b7       	in	r28, 0x3d	; 61
    1a90:	de b7       	in	r29, 0x3e	; 62
    1a92:	e8 97       	sbiw	r28, 0x38	; 56
    1a94:	0f b6       	in	r0, 0x3f	; 63
    1a96:	f8 94       	cli
    1a98:	de bf       	out	0x3e, r29	; 62
    1a9a:	0f be       	out	0x3f, r0	; 63
    1a9c:	cd bf       	out	0x3d, r28	; 61
	GPIO_SetupPin_Direction(PORTB_ID,LCD_PIN1,PIN_OUTPUT);/*D4*/
    1a9e:	81 e0       	ldi	r24, 0x01	; 1
    1aa0:	60 e0       	ldi	r22, 0x00	; 0
    1aa2:	41 e0       	ldi	r20, 0x01	; 1
    1aa4:	0e 94 da 06 	call	0xdb4	; 0xdb4 <GPIO_SetupPin_Direction>
	GPIO_SetupPin_Direction(PORTB_ID,LCD_PIN2,PIN_OUTPUT);/*D5*/
    1aa8:	81 e0       	ldi	r24, 0x01	; 1
    1aaa:	61 e0       	ldi	r22, 0x01	; 1
    1aac:	41 e0       	ldi	r20, 0x01	; 1
    1aae:	0e 94 da 06 	call	0xdb4	; 0xdb4 <GPIO_SetupPin_Direction>
	GPIO_SetupPin_Direction(PORTB_ID,LCD_PIN3,PIN_OUTPUT);/*D6*/
    1ab2:	81 e0       	ldi	r24, 0x01	; 1
    1ab4:	62 e0       	ldi	r22, 0x02	; 2
    1ab6:	41 e0       	ldi	r20, 0x01	; 1
    1ab8:	0e 94 da 06 	call	0xdb4	; 0xdb4 <GPIO_SetupPin_Direction>
	GPIO_SetupPin_Direction(PORTB_ID,LCD_PIN4,PIN_OUTPUT);/*D7*/
    1abc:	81 e0       	ldi	r24, 0x01	; 1
    1abe:	63 e0       	ldi	r22, 0x03	; 3
    1ac0:	41 e0       	ldi	r20, 0x01	; 1
    1ac2:	0e 94 da 06 	call	0xdb4	; 0xdb4 <GPIO_SetupPin_Direction>

	GPIO_SetupPin_Direction(PORTA_ID,LCD_RS_PIN,PIN_OUTPUT);/*RS*/
    1ac6:	80 e0       	ldi	r24, 0x00	; 0
    1ac8:	63 e0       	ldi	r22, 0x03	; 3
    1aca:	41 e0       	ldi	r20, 0x01	; 1
    1acc:	0e 94 da 06 	call	0xdb4	; 0xdb4 <GPIO_SetupPin_Direction>
	GPIO_SetupPin_Direction(PORTA_ID,LCD_EN_PIN,PIN_OUTPUT); /*EN*/
    1ad0:	80 e0       	ldi	r24, 0x00	; 0
    1ad2:	62 e0       	ldi	r22, 0x02	; 2
    1ad4:	41 e0       	ldi	r20, 0x01	; 1
    1ad6:	0e 94 da 06 	call	0xdb4	; 0xdb4 <GPIO_SetupPin_Direction>
    1ada:	80 e0       	ldi	r24, 0x00	; 0
    1adc:	90 e0       	ldi	r25, 0x00	; 0
    1ade:	a0 e2       	ldi	r26, 0x20	; 32
    1ae0:	b2 e4       	ldi	r27, 0x42	; 66
    1ae2:	8d ab       	std	Y+53, r24	; 0x35
    1ae4:	9e ab       	std	Y+54, r25	; 0x36
    1ae6:	af ab       	std	Y+55, r26	; 0x37
    1ae8:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1aea:	6d a9       	ldd	r22, Y+53	; 0x35
    1aec:	7e a9       	ldd	r23, Y+54	; 0x36
    1aee:	8f a9       	ldd	r24, Y+55	; 0x37
    1af0:	98 ad       	ldd	r25, Y+56	; 0x38
    1af2:	20 e0       	ldi	r18, 0x00	; 0
    1af4:	30 e0       	ldi	r19, 0x00	; 0
    1af6:	4a e7       	ldi	r20, 0x7A	; 122
    1af8:	53 e4       	ldi	r21, 0x43	; 67
    1afa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1afe:	dc 01       	movw	r26, r24
    1b00:	cb 01       	movw	r24, r22
    1b02:	89 ab       	std	Y+49, r24	; 0x31
    1b04:	9a ab       	std	Y+50, r25	; 0x32
    1b06:	ab ab       	std	Y+51, r26	; 0x33
    1b08:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1b0a:	69 a9       	ldd	r22, Y+49	; 0x31
    1b0c:	7a a9       	ldd	r23, Y+50	; 0x32
    1b0e:	8b a9       	ldd	r24, Y+51	; 0x33
    1b10:	9c a9       	ldd	r25, Y+52	; 0x34
    1b12:	20 e0       	ldi	r18, 0x00	; 0
    1b14:	30 e0       	ldi	r19, 0x00	; 0
    1b16:	40 e8       	ldi	r20, 0x80	; 128
    1b18:	5f e3       	ldi	r21, 0x3F	; 63
    1b1a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1b1e:	88 23       	and	r24, r24
    1b20:	2c f4       	brge	.+10     	; 0x1b2c <LCD_init+0xa2>
		__ticks = 1;
    1b22:	81 e0       	ldi	r24, 0x01	; 1
    1b24:	90 e0       	ldi	r25, 0x00	; 0
    1b26:	98 ab       	std	Y+48, r25	; 0x30
    1b28:	8f a7       	std	Y+47, r24	; 0x2f
    1b2a:	3f c0       	rjmp	.+126    	; 0x1baa <LCD_init+0x120>
	else if (__tmp > 65535)
    1b2c:	69 a9       	ldd	r22, Y+49	; 0x31
    1b2e:	7a a9       	ldd	r23, Y+50	; 0x32
    1b30:	8b a9       	ldd	r24, Y+51	; 0x33
    1b32:	9c a9       	ldd	r25, Y+52	; 0x34
    1b34:	20 e0       	ldi	r18, 0x00	; 0
    1b36:	3f ef       	ldi	r19, 0xFF	; 255
    1b38:	4f e7       	ldi	r20, 0x7F	; 127
    1b3a:	57 e4       	ldi	r21, 0x47	; 71
    1b3c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1b40:	18 16       	cp	r1, r24
    1b42:	4c f5       	brge	.+82     	; 0x1b96 <LCD_init+0x10c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b44:	6d a9       	ldd	r22, Y+53	; 0x35
    1b46:	7e a9       	ldd	r23, Y+54	; 0x36
    1b48:	8f a9       	ldd	r24, Y+55	; 0x37
    1b4a:	98 ad       	ldd	r25, Y+56	; 0x38
    1b4c:	20 e0       	ldi	r18, 0x00	; 0
    1b4e:	30 e0       	ldi	r19, 0x00	; 0
    1b50:	40 e2       	ldi	r20, 0x20	; 32
    1b52:	51 e4       	ldi	r21, 0x41	; 65
    1b54:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b58:	dc 01       	movw	r26, r24
    1b5a:	cb 01       	movw	r24, r22
    1b5c:	bc 01       	movw	r22, r24
    1b5e:	cd 01       	movw	r24, r26
    1b60:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b64:	dc 01       	movw	r26, r24
    1b66:	cb 01       	movw	r24, r22
    1b68:	98 ab       	std	Y+48, r25	; 0x30
    1b6a:	8f a7       	std	Y+47, r24	; 0x2f
    1b6c:	0f c0       	rjmp	.+30     	; 0x1b8c <LCD_init+0x102>
    1b6e:	89 e1       	ldi	r24, 0x19	; 25
    1b70:	90 e0       	ldi	r25, 0x00	; 0
    1b72:	9e a7       	std	Y+46, r25	; 0x2e
    1b74:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1b76:	8d a5       	ldd	r24, Y+45	; 0x2d
    1b78:	9e a5       	ldd	r25, Y+46	; 0x2e
    1b7a:	01 97       	sbiw	r24, 0x01	; 1
    1b7c:	f1 f7       	brne	.-4      	; 0x1b7a <LCD_init+0xf0>
    1b7e:	9e a7       	std	Y+46, r25	; 0x2e
    1b80:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b82:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b84:	98 a9       	ldd	r25, Y+48	; 0x30
    1b86:	01 97       	sbiw	r24, 0x01	; 1
    1b88:	98 ab       	std	Y+48, r25	; 0x30
    1b8a:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b8c:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b8e:	98 a9       	ldd	r25, Y+48	; 0x30
    1b90:	00 97       	sbiw	r24, 0x00	; 0
    1b92:	69 f7       	brne	.-38     	; 0x1b6e <LCD_init+0xe4>
    1b94:	14 c0       	rjmp	.+40     	; 0x1bbe <LCD_init+0x134>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b96:	69 a9       	ldd	r22, Y+49	; 0x31
    1b98:	7a a9       	ldd	r23, Y+50	; 0x32
    1b9a:	8b a9       	ldd	r24, Y+51	; 0x33
    1b9c:	9c a9       	ldd	r25, Y+52	; 0x34
    1b9e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ba2:	dc 01       	movw	r26, r24
    1ba4:	cb 01       	movw	r24, r22
    1ba6:	98 ab       	std	Y+48, r25	; 0x30
    1ba8:	8f a7       	std	Y+47, r24	; 0x2f
    1baa:	8f a5       	ldd	r24, Y+47	; 0x2f
    1bac:	98 a9       	ldd	r25, Y+48	; 0x30
    1bae:	9c a7       	std	Y+44, r25	; 0x2c
    1bb0:	8b a7       	std	Y+43, r24	; 0x2b
    1bb2:	8b a5       	ldd	r24, Y+43	; 0x2b
    1bb4:	9c a5       	ldd	r25, Y+44	; 0x2c
    1bb6:	01 97       	sbiw	r24, 0x01	; 1
    1bb8:	f1 f7       	brne	.-4      	; 0x1bb6 <LCD_init+0x12c>
    1bba:	9c a7       	std	Y+44, r25	; 0x2c
    1bbc:	8b a7       	std	Y+43, r24	; 0x2b

	_delay_ms(40);

	LCD_writeCommand(0x20);
    1bbe:	80 e2       	ldi	r24, 0x20	; 32
    1bc0:	0e 94 56 0f 	call	0x1eac	; 0x1eac <LCD_writeCommand>
	LCD_writeCommand(0x20);
    1bc4:	80 e2       	ldi	r24, 0x20	; 32
    1bc6:	0e 94 56 0f 	call	0x1eac	; 0x1eac <LCD_writeCommand>
	LCD_writeCommand(0x80);
    1bca:	80 e8       	ldi	r24, 0x80	; 128
    1bcc:	0e 94 56 0f 	call	0x1eac	; 0x1eac <LCD_writeCommand>
    1bd0:	80 e0       	ldi	r24, 0x00	; 0
    1bd2:	90 e0       	ldi	r25, 0x00	; 0
    1bd4:	a0 e2       	ldi	r26, 0x20	; 32
    1bd6:	b2 e4       	ldi	r27, 0x42	; 66
    1bd8:	8f a3       	std	Y+39, r24	; 0x27
    1bda:	98 a7       	std	Y+40, r25	; 0x28
    1bdc:	a9 a7       	std	Y+41, r26	; 0x29
    1bde:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1be0:	6f a1       	ldd	r22, Y+39	; 0x27
    1be2:	78 a5       	ldd	r23, Y+40	; 0x28
    1be4:	89 a5       	ldd	r24, Y+41	; 0x29
    1be6:	9a a5       	ldd	r25, Y+42	; 0x2a
    1be8:	20 e0       	ldi	r18, 0x00	; 0
    1bea:	30 e0       	ldi	r19, 0x00	; 0
    1bec:	4a e7       	ldi	r20, 0x7A	; 122
    1bee:	53 e4       	ldi	r21, 0x43	; 67
    1bf0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bf4:	dc 01       	movw	r26, r24
    1bf6:	cb 01       	movw	r24, r22
    1bf8:	8b a3       	std	Y+35, r24	; 0x23
    1bfa:	9c a3       	std	Y+36, r25	; 0x24
    1bfc:	ad a3       	std	Y+37, r26	; 0x25
    1bfe:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1c00:	6b a1       	ldd	r22, Y+35	; 0x23
    1c02:	7c a1       	ldd	r23, Y+36	; 0x24
    1c04:	8d a1       	ldd	r24, Y+37	; 0x25
    1c06:	9e a1       	ldd	r25, Y+38	; 0x26
    1c08:	20 e0       	ldi	r18, 0x00	; 0
    1c0a:	30 e0       	ldi	r19, 0x00	; 0
    1c0c:	40 e8       	ldi	r20, 0x80	; 128
    1c0e:	5f e3       	ldi	r21, 0x3F	; 63
    1c10:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c14:	88 23       	and	r24, r24
    1c16:	2c f4       	brge	.+10     	; 0x1c22 <LCD_init+0x198>
		__ticks = 1;
    1c18:	81 e0       	ldi	r24, 0x01	; 1
    1c1a:	90 e0       	ldi	r25, 0x00	; 0
    1c1c:	9a a3       	std	Y+34, r25	; 0x22
    1c1e:	89 a3       	std	Y+33, r24	; 0x21
    1c20:	3f c0       	rjmp	.+126    	; 0x1ca0 <LCD_init+0x216>
	else if (__tmp > 65535)
    1c22:	6b a1       	ldd	r22, Y+35	; 0x23
    1c24:	7c a1       	ldd	r23, Y+36	; 0x24
    1c26:	8d a1       	ldd	r24, Y+37	; 0x25
    1c28:	9e a1       	ldd	r25, Y+38	; 0x26
    1c2a:	20 e0       	ldi	r18, 0x00	; 0
    1c2c:	3f ef       	ldi	r19, 0xFF	; 255
    1c2e:	4f e7       	ldi	r20, 0x7F	; 127
    1c30:	57 e4       	ldi	r21, 0x47	; 71
    1c32:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c36:	18 16       	cp	r1, r24
    1c38:	4c f5       	brge	.+82     	; 0x1c8c <LCD_init+0x202>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c3a:	6f a1       	ldd	r22, Y+39	; 0x27
    1c3c:	78 a5       	ldd	r23, Y+40	; 0x28
    1c3e:	89 a5       	ldd	r24, Y+41	; 0x29
    1c40:	9a a5       	ldd	r25, Y+42	; 0x2a
    1c42:	20 e0       	ldi	r18, 0x00	; 0
    1c44:	30 e0       	ldi	r19, 0x00	; 0
    1c46:	40 e2       	ldi	r20, 0x20	; 32
    1c48:	51 e4       	ldi	r21, 0x41	; 65
    1c4a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c4e:	dc 01       	movw	r26, r24
    1c50:	cb 01       	movw	r24, r22
    1c52:	bc 01       	movw	r22, r24
    1c54:	cd 01       	movw	r24, r26
    1c56:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c5a:	dc 01       	movw	r26, r24
    1c5c:	cb 01       	movw	r24, r22
    1c5e:	9a a3       	std	Y+34, r25	; 0x22
    1c60:	89 a3       	std	Y+33, r24	; 0x21
    1c62:	0f c0       	rjmp	.+30     	; 0x1c82 <LCD_init+0x1f8>
    1c64:	89 e1       	ldi	r24, 0x19	; 25
    1c66:	90 e0       	ldi	r25, 0x00	; 0
    1c68:	98 a3       	std	Y+32, r25	; 0x20
    1c6a:	8f 8f       	std	Y+31, r24	; 0x1f
    1c6c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1c6e:	98 a1       	ldd	r25, Y+32	; 0x20
    1c70:	01 97       	sbiw	r24, 0x01	; 1
    1c72:	f1 f7       	brne	.-4      	; 0x1c70 <LCD_init+0x1e6>
    1c74:	98 a3       	std	Y+32, r25	; 0x20
    1c76:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c78:	89 a1       	ldd	r24, Y+33	; 0x21
    1c7a:	9a a1       	ldd	r25, Y+34	; 0x22
    1c7c:	01 97       	sbiw	r24, 0x01	; 1
    1c7e:	9a a3       	std	Y+34, r25	; 0x22
    1c80:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c82:	89 a1       	ldd	r24, Y+33	; 0x21
    1c84:	9a a1       	ldd	r25, Y+34	; 0x22
    1c86:	00 97       	sbiw	r24, 0x00	; 0
    1c88:	69 f7       	brne	.-38     	; 0x1c64 <LCD_init+0x1da>
    1c8a:	14 c0       	rjmp	.+40     	; 0x1cb4 <LCD_init+0x22a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c8c:	6b a1       	ldd	r22, Y+35	; 0x23
    1c8e:	7c a1       	ldd	r23, Y+36	; 0x24
    1c90:	8d a1       	ldd	r24, Y+37	; 0x25
    1c92:	9e a1       	ldd	r25, Y+38	; 0x26
    1c94:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c98:	dc 01       	movw	r26, r24
    1c9a:	cb 01       	movw	r24, r22
    1c9c:	9a a3       	std	Y+34, r25	; 0x22
    1c9e:	89 a3       	std	Y+33, r24	; 0x21
    1ca0:	89 a1       	ldd	r24, Y+33	; 0x21
    1ca2:	9a a1       	ldd	r25, Y+34	; 0x22
    1ca4:	9e 8f       	std	Y+30, r25	; 0x1e
    1ca6:	8d 8f       	std	Y+29, r24	; 0x1d
    1ca8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1caa:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1cac:	01 97       	sbiw	r24, 0x01	; 1
    1cae:	f1 f7       	brne	.-4      	; 0x1cac <LCD_init+0x222>
    1cb0:	9e 8f       	std	Y+30, r25	; 0x1e
    1cb2:	8d 8f       	std	Y+29, r24	; 0x1d

	_delay_ms(40);

	LCD_writeCommand(0x00);
    1cb4:	80 e0       	ldi	r24, 0x00	; 0
    1cb6:	0e 94 56 0f 	call	0x1eac	; 0x1eac <LCD_writeCommand>
	LCD_writeCommand(0xc0);
    1cba:	80 ec       	ldi	r24, 0xC0	; 192
    1cbc:	0e 94 56 0f 	call	0x1eac	; 0x1eac <LCD_writeCommand>
    1cc0:	80 e0       	ldi	r24, 0x00	; 0
    1cc2:	90 e0       	ldi	r25, 0x00	; 0
    1cc4:	a0 e2       	ldi	r26, 0x20	; 32
    1cc6:	b2 e4       	ldi	r27, 0x42	; 66
    1cc8:	89 8f       	std	Y+25, r24	; 0x19
    1cca:	9a 8f       	std	Y+26, r25	; 0x1a
    1ccc:	ab 8f       	std	Y+27, r26	; 0x1b
    1cce:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cd0:	69 8d       	ldd	r22, Y+25	; 0x19
    1cd2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1cd4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1cd6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1cd8:	20 e0       	ldi	r18, 0x00	; 0
    1cda:	30 e0       	ldi	r19, 0x00	; 0
    1cdc:	4a e7       	ldi	r20, 0x7A	; 122
    1cde:	53 e4       	ldi	r21, 0x43	; 67
    1ce0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ce4:	dc 01       	movw	r26, r24
    1ce6:	cb 01       	movw	r24, r22
    1ce8:	8d 8b       	std	Y+21, r24	; 0x15
    1cea:	9e 8b       	std	Y+22, r25	; 0x16
    1cec:	af 8b       	std	Y+23, r26	; 0x17
    1cee:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1cf0:	6d 89       	ldd	r22, Y+21	; 0x15
    1cf2:	7e 89       	ldd	r23, Y+22	; 0x16
    1cf4:	8f 89       	ldd	r24, Y+23	; 0x17
    1cf6:	98 8d       	ldd	r25, Y+24	; 0x18
    1cf8:	20 e0       	ldi	r18, 0x00	; 0
    1cfa:	30 e0       	ldi	r19, 0x00	; 0
    1cfc:	40 e8       	ldi	r20, 0x80	; 128
    1cfe:	5f e3       	ldi	r21, 0x3F	; 63
    1d00:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1d04:	88 23       	and	r24, r24
    1d06:	2c f4       	brge	.+10     	; 0x1d12 <LCD_init+0x288>
		__ticks = 1;
    1d08:	81 e0       	ldi	r24, 0x01	; 1
    1d0a:	90 e0       	ldi	r25, 0x00	; 0
    1d0c:	9c 8b       	std	Y+20, r25	; 0x14
    1d0e:	8b 8b       	std	Y+19, r24	; 0x13
    1d10:	3f c0       	rjmp	.+126    	; 0x1d90 <LCD_init+0x306>
	else if (__tmp > 65535)
    1d12:	6d 89       	ldd	r22, Y+21	; 0x15
    1d14:	7e 89       	ldd	r23, Y+22	; 0x16
    1d16:	8f 89       	ldd	r24, Y+23	; 0x17
    1d18:	98 8d       	ldd	r25, Y+24	; 0x18
    1d1a:	20 e0       	ldi	r18, 0x00	; 0
    1d1c:	3f ef       	ldi	r19, 0xFF	; 255
    1d1e:	4f e7       	ldi	r20, 0x7F	; 127
    1d20:	57 e4       	ldi	r21, 0x47	; 71
    1d22:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1d26:	18 16       	cp	r1, r24
    1d28:	4c f5       	brge	.+82     	; 0x1d7c <LCD_init+0x2f2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d2a:	69 8d       	ldd	r22, Y+25	; 0x19
    1d2c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d2e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d30:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d32:	20 e0       	ldi	r18, 0x00	; 0
    1d34:	30 e0       	ldi	r19, 0x00	; 0
    1d36:	40 e2       	ldi	r20, 0x20	; 32
    1d38:	51 e4       	ldi	r21, 0x41	; 65
    1d3a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d3e:	dc 01       	movw	r26, r24
    1d40:	cb 01       	movw	r24, r22
    1d42:	bc 01       	movw	r22, r24
    1d44:	cd 01       	movw	r24, r26
    1d46:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d4a:	dc 01       	movw	r26, r24
    1d4c:	cb 01       	movw	r24, r22
    1d4e:	9c 8b       	std	Y+20, r25	; 0x14
    1d50:	8b 8b       	std	Y+19, r24	; 0x13
    1d52:	0f c0       	rjmp	.+30     	; 0x1d72 <LCD_init+0x2e8>
    1d54:	89 e1       	ldi	r24, 0x19	; 25
    1d56:	90 e0       	ldi	r25, 0x00	; 0
    1d58:	9a 8b       	std	Y+18, r25	; 0x12
    1d5a:	89 8b       	std	Y+17, r24	; 0x11
    1d5c:	89 89       	ldd	r24, Y+17	; 0x11
    1d5e:	9a 89       	ldd	r25, Y+18	; 0x12
    1d60:	01 97       	sbiw	r24, 0x01	; 1
    1d62:	f1 f7       	brne	.-4      	; 0x1d60 <LCD_init+0x2d6>
    1d64:	9a 8b       	std	Y+18, r25	; 0x12
    1d66:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d68:	8b 89       	ldd	r24, Y+19	; 0x13
    1d6a:	9c 89       	ldd	r25, Y+20	; 0x14
    1d6c:	01 97       	sbiw	r24, 0x01	; 1
    1d6e:	9c 8b       	std	Y+20, r25	; 0x14
    1d70:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d72:	8b 89       	ldd	r24, Y+19	; 0x13
    1d74:	9c 89       	ldd	r25, Y+20	; 0x14
    1d76:	00 97       	sbiw	r24, 0x00	; 0
    1d78:	69 f7       	brne	.-38     	; 0x1d54 <LCD_init+0x2ca>
    1d7a:	14 c0       	rjmp	.+40     	; 0x1da4 <LCD_init+0x31a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d7c:	6d 89       	ldd	r22, Y+21	; 0x15
    1d7e:	7e 89       	ldd	r23, Y+22	; 0x16
    1d80:	8f 89       	ldd	r24, Y+23	; 0x17
    1d82:	98 8d       	ldd	r25, Y+24	; 0x18
    1d84:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d88:	dc 01       	movw	r26, r24
    1d8a:	cb 01       	movw	r24, r22
    1d8c:	9c 8b       	std	Y+20, r25	; 0x14
    1d8e:	8b 8b       	std	Y+19, r24	; 0x13
    1d90:	8b 89       	ldd	r24, Y+19	; 0x13
    1d92:	9c 89       	ldd	r25, Y+20	; 0x14
    1d94:	98 8b       	std	Y+16, r25	; 0x10
    1d96:	8f 87       	std	Y+15, r24	; 0x0f
    1d98:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d9a:	98 89       	ldd	r25, Y+16	; 0x10
    1d9c:	01 97       	sbiw	r24, 0x01	; 1
    1d9e:	f1 f7       	brne	.-4      	; 0x1d9c <LCD_init+0x312>
    1da0:	98 8b       	std	Y+16, r25	; 0x10
    1da2:	8f 87       	std	Y+15, r24	; 0x0f

	_delay_ms(40);

	LCD_writeCommand(0x00);
    1da4:	80 e0       	ldi	r24, 0x00	; 0
    1da6:	0e 94 56 0f 	call	0x1eac	; 0x1eac <LCD_writeCommand>
	LCD_writeCommand(0x10);
    1daa:	80 e1       	ldi	r24, 0x10	; 16
    1dac:	0e 94 56 0f 	call	0x1eac	; 0x1eac <LCD_writeCommand>
    1db0:	80 e0       	ldi	r24, 0x00	; 0
    1db2:	90 e0       	ldi	r25, 0x00	; 0
    1db4:	a0 e0       	ldi	r26, 0x00	; 0
    1db6:	b0 e4       	ldi	r27, 0x40	; 64
    1db8:	8b 87       	std	Y+11, r24	; 0x0b
    1dba:	9c 87       	std	Y+12, r25	; 0x0c
    1dbc:	ad 87       	std	Y+13, r26	; 0x0d
    1dbe:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1dc0:	6b 85       	ldd	r22, Y+11	; 0x0b
    1dc2:	7c 85       	ldd	r23, Y+12	; 0x0c
    1dc4:	8d 85       	ldd	r24, Y+13	; 0x0d
    1dc6:	9e 85       	ldd	r25, Y+14	; 0x0e
    1dc8:	20 e0       	ldi	r18, 0x00	; 0
    1dca:	30 e0       	ldi	r19, 0x00	; 0
    1dcc:	4a e7       	ldi	r20, 0x7A	; 122
    1dce:	53 e4       	ldi	r21, 0x43	; 67
    1dd0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dd4:	dc 01       	movw	r26, r24
    1dd6:	cb 01       	movw	r24, r22
    1dd8:	8f 83       	std	Y+7, r24	; 0x07
    1dda:	98 87       	std	Y+8, r25	; 0x08
    1ddc:	a9 87       	std	Y+9, r26	; 0x09
    1dde:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1de0:	6f 81       	ldd	r22, Y+7	; 0x07
    1de2:	78 85       	ldd	r23, Y+8	; 0x08
    1de4:	89 85       	ldd	r24, Y+9	; 0x09
    1de6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1de8:	20 e0       	ldi	r18, 0x00	; 0
    1dea:	30 e0       	ldi	r19, 0x00	; 0
    1dec:	40 e8       	ldi	r20, 0x80	; 128
    1dee:	5f e3       	ldi	r21, 0x3F	; 63
    1df0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1df4:	88 23       	and	r24, r24
    1df6:	2c f4       	brge	.+10     	; 0x1e02 <LCD_init+0x378>
		__ticks = 1;
    1df8:	81 e0       	ldi	r24, 0x01	; 1
    1dfa:	90 e0       	ldi	r25, 0x00	; 0
    1dfc:	9e 83       	std	Y+6, r25	; 0x06
    1dfe:	8d 83       	std	Y+5, r24	; 0x05
    1e00:	3f c0       	rjmp	.+126    	; 0x1e80 <LCD_init+0x3f6>
	else if (__tmp > 65535)
    1e02:	6f 81       	ldd	r22, Y+7	; 0x07
    1e04:	78 85       	ldd	r23, Y+8	; 0x08
    1e06:	89 85       	ldd	r24, Y+9	; 0x09
    1e08:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e0a:	20 e0       	ldi	r18, 0x00	; 0
    1e0c:	3f ef       	ldi	r19, 0xFF	; 255
    1e0e:	4f e7       	ldi	r20, 0x7F	; 127
    1e10:	57 e4       	ldi	r21, 0x47	; 71
    1e12:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1e16:	18 16       	cp	r1, r24
    1e18:	4c f5       	brge	.+82     	; 0x1e6c <LCD_init+0x3e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e1a:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e1c:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e1e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e20:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e22:	20 e0       	ldi	r18, 0x00	; 0
    1e24:	30 e0       	ldi	r19, 0x00	; 0
    1e26:	40 e2       	ldi	r20, 0x20	; 32
    1e28:	51 e4       	ldi	r21, 0x41	; 65
    1e2a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e2e:	dc 01       	movw	r26, r24
    1e30:	cb 01       	movw	r24, r22
    1e32:	bc 01       	movw	r22, r24
    1e34:	cd 01       	movw	r24, r26
    1e36:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e3a:	dc 01       	movw	r26, r24
    1e3c:	cb 01       	movw	r24, r22
    1e3e:	9e 83       	std	Y+6, r25	; 0x06
    1e40:	8d 83       	std	Y+5, r24	; 0x05
    1e42:	0f c0       	rjmp	.+30     	; 0x1e62 <LCD_init+0x3d8>
    1e44:	89 e1       	ldi	r24, 0x19	; 25
    1e46:	90 e0       	ldi	r25, 0x00	; 0
    1e48:	9c 83       	std	Y+4, r25	; 0x04
    1e4a:	8b 83       	std	Y+3, r24	; 0x03
    1e4c:	8b 81       	ldd	r24, Y+3	; 0x03
    1e4e:	9c 81       	ldd	r25, Y+4	; 0x04
    1e50:	01 97       	sbiw	r24, 0x01	; 1
    1e52:	f1 f7       	brne	.-4      	; 0x1e50 <LCD_init+0x3c6>
    1e54:	9c 83       	std	Y+4, r25	; 0x04
    1e56:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e58:	8d 81       	ldd	r24, Y+5	; 0x05
    1e5a:	9e 81       	ldd	r25, Y+6	; 0x06
    1e5c:	01 97       	sbiw	r24, 0x01	; 1
    1e5e:	9e 83       	std	Y+6, r25	; 0x06
    1e60:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e62:	8d 81       	ldd	r24, Y+5	; 0x05
    1e64:	9e 81       	ldd	r25, Y+6	; 0x06
    1e66:	00 97       	sbiw	r24, 0x00	; 0
    1e68:	69 f7       	brne	.-38     	; 0x1e44 <LCD_init+0x3ba>
    1e6a:	14 c0       	rjmp	.+40     	; 0x1e94 <LCD_init+0x40a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e6c:	6f 81       	ldd	r22, Y+7	; 0x07
    1e6e:	78 85       	ldd	r23, Y+8	; 0x08
    1e70:	89 85       	ldd	r24, Y+9	; 0x09
    1e72:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e74:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e78:	dc 01       	movw	r26, r24
    1e7a:	cb 01       	movw	r24, r22
    1e7c:	9e 83       	std	Y+6, r25	; 0x06
    1e7e:	8d 83       	std	Y+5, r24	; 0x05
    1e80:	8d 81       	ldd	r24, Y+5	; 0x05
    1e82:	9e 81       	ldd	r25, Y+6	; 0x06
    1e84:	9a 83       	std	Y+2, r25	; 0x02
    1e86:	89 83       	std	Y+1, r24	; 0x01
    1e88:	89 81       	ldd	r24, Y+1	; 0x01
    1e8a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e8c:	01 97       	sbiw	r24, 0x01	; 1
    1e8e:	f1 f7       	brne	.-4      	; 0x1e8c <LCD_init+0x402>
    1e90:	9a 83       	std	Y+2, r25	; 0x02
    1e92:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(2);

	InitFinished = 1;
    1e94:	81 e0       	ldi	r24, 0x01	; 1
    1e96:	80 93 7c 00 	sts	0x007C, r24
}
    1e9a:	e8 96       	adiw	r28, 0x38	; 56
    1e9c:	0f b6       	in	r0, 0x3f	; 63
    1e9e:	f8 94       	cli
    1ea0:	de bf       	out	0x3e, r29	; 62
    1ea2:	0f be       	out	0x3f, r0	; 63
    1ea4:	cd bf       	out	0x3d, r28	; 61
    1ea6:	cf 91       	pop	r28
    1ea8:	df 91       	pop	r29
    1eaa:	08 95       	ret

00001eac <LCD_writeCommand>:

void LCD_writeCommand(uint8 command)
{
    1eac:	df 93       	push	r29
    1eae:	cf 93       	push	r28
    1eb0:	cd b7       	in	r28, 0x3d	; 61
    1eb2:	de b7       	in	r29, 0x3e	; 62
    1eb4:	ab 97       	sbiw	r28, 0x2b	; 43
    1eb6:	0f b6       	in	r0, 0x3f	; 63
    1eb8:	f8 94       	cli
    1eba:	de bf       	out	0x3e, r29	; 62
    1ebc:	0f be       	out	0x3f, r0	; 63
    1ebe:	cd bf       	out	0x3d, r28	; 61
    1ec0:	8b a7       	std	Y+43, r24	; 0x2b
	GPIO_SetupPin_Value(PORTA_ID,LCD_RS_PIN,LOGIC_LOW);/*RS*/
    1ec2:	80 e0       	ldi	r24, 0x00	; 0
    1ec4:	63 e0       	ldi	r22, 0x03	; 3
    1ec6:	40 e0       	ldi	r20, 0x00	; 0
    1ec8:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>

	GPIO_SetupPin_Value(PORTB_ID,LCD_PIN1,GET_BIT(command,4));
    1ecc:	8b a5       	ldd	r24, Y+43	; 0x2b
    1ece:	82 95       	swap	r24
    1ed0:	8f 70       	andi	r24, 0x0F	; 15
    1ed2:	98 2f       	mov	r25, r24
    1ed4:	91 70       	andi	r25, 0x01	; 1
    1ed6:	81 e0       	ldi	r24, 0x01	; 1
    1ed8:	60 e0       	ldi	r22, 0x00	; 0
    1eda:	49 2f       	mov	r20, r25
    1edc:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
	GPIO_SetupPin_Value(PORTB_ID,LCD_PIN2,GET_BIT(command,5));
    1ee0:	8b a5       	ldd	r24, Y+43	; 0x2b
    1ee2:	82 95       	swap	r24
    1ee4:	86 95       	lsr	r24
    1ee6:	87 70       	andi	r24, 0x07	; 7
    1ee8:	98 2f       	mov	r25, r24
    1eea:	91 70       	andi	r25, 0x01	; 1
    1eec:	81 e0       	ldi	r24, 0x01	; 1
    1eee:	61 e0       	ldi	r22, 0x01	; 1
    1ef0:	49 2f       	mov	r20, r25
    1ef2:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
	GPIO_SetupPin_Value(PORTB_ID,LCD_PIN3,GET_BIT(command,6));
    1ef6:	8b a5       	ldd	r24, Y+43	; 0x2b
    1ef8:	82 95       	swap	r24
    1efa:	86 95       	lsr	r24
    1efc:	86 95       	lsr	r24
    1efe:	83 70       	andi	r24, 0x03	; 3
    1f00:	98 2f       	mov	r25, r24
    1f02:	91 70       	andi	r25, 0x01	; 1
    1f04:	81 e0       	ldi	r24, 0x01	; 1
    1f06:	62 e0       	ldi	r22, 0x02	; 2
    1f08:	49 2f       	mov	r20, r25
    1f0a:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
	GPIO_SetupPin_Value(PORTB_ID,LCD_PIN4,GET_BIT(command,7));
    1f0e:	8b a5       	ldd	r24, Y+43	; 0x2b
    1f10:	98 2f       	mov	r25, r24
    1f12:	99 1f       	adc	r25, r25
    1f14:	99 27       	eor	r25, r25
    1f16:	99 1f       	adc	r25, r25
    1f18:	81 e0       	ldi	r24, 0x01	; 1
    1f1a:	63 e0       	ldi	r22, 0x03	; 3
    1f1c:	49 2f       	mov	r20, r25
    1f1e:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>

	GPIO_SetupPin_Value(PORTA_ID,LCD_EN_PIN,LOGIC_HIGH);/*EN*/
    1f22:	80 e0       	ldi	r24, 0x00	; 0
    1f24:	62 e0       	ldi	r22, 0x02	; 2
    1f26:	41 e0       	ldi	r20, 0x01	; 1
    1f28:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
    1f2c:	80 e0       	ldi	r24, 0x00	; 0
    1f2e:	90 e0       	ldi	r25, 0x00	; 0
    1f30:	a0 e8       	ldi	r26, 0x80	; 128
    1f32:	b0 e4       	ldi	r27, 0x40	; 64
    1f34:	8f a3       	std	Y+39, r24	; 0x27
    1f36:	98 a7       	std	Y+40, r25	; 0x28
    1f38:	a9 a7       	std	Y+41, r26	; 0x29
    1f3a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f3c:	6f a1       	ldd	r22, Y+39	; 0x27
    1f3e:	78 a5       	ldd	r23, Y+40	; 0x28
    1f40:	89 a5       	ldd	r24, Y+41	; 0x29
    1f42:	9a a5       	ldd	r25, Y+42	; 0x2a
    1f44:	20 e0       	ldi	r18, 0x00	; 0
    1f46:	30 e0       	ldi	r19, 0x00	; 0
    1f48:	4a e7       	ldi	r20, 0x7A	; 122
    1f4a:	53 e4       	ldi	r21, 0x43	; 67
    1f4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f50:	dc 01       	movw	r26, r24
    1f52:	cb 01       	movw	r24, r22
    1f54:	8b a3       	std	Y+35, r24	; 0x23
    1f56:	9c a3       	std	Y+36, r25	; 0x24
    1f58:	ad a3       	std	Y+37, r26	; 0x25
    1f5a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1f5c:	6b a1       	ldd	r22, Y+35	; 0x23
    1f5e:	7c a1       	ldd	r23, Y+36	; 0x24
    1f60:	8d a1       	ldd	r24, Y+37	; 0x25
    1f62:	9e a1       	ldd	r25, Y+38	; 0x26
    1f64:	20 e0       	ldi	r18, 0x00	; 0
    1f66:	30 e0       	ldi	r19, 0x00	; 0
    1f68:	40 e8       	ldi	r20, 0x80	; 128
    1f6a:	5f e3       	ldi	r21, 0x3F	; 63
    1f6c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f70:	88 23       	and	r24, r24
    1f72:	2c f4       	brge	.+10     	; 0x1f7e <LCD_writeCommand+0xd2>
		__ticks = 1;
    1f74:	81 e0       	ldi	r24, 0x01	; 1
    1f76:	90 e0       	ldi	r25, 0x00	; 0
    1f78:	9a a3       	std	Y+34, r25	; 0x22
    1f7a:	89 a3       	std	Y+33, r24	; 0x21
    1f7c:	3f c0       	rjmp	.+126    	; 0x1ffc <LCD_writeCommand+0x150>
	else if (__tmp > 65535)
    1f7e:	6b a1       	ldd	r22, Y+35	; 0x23
    1f80:	7c a1       	ldd	r23, Y+36	; 0x24
    1f82:	8d a1       	ldd	r24, Y+37	; 0x25
    1f84:	9e a1       	ldd	r25, Y+38	; 0x26
    1f86:	20 e0       	ldi	r18, 0x00	; 0
    1f88:	3f ef       	ldi	r19, 0xFF	; 255
    1f8a:	4f e7       	ldi	r20, 0x7F	; 127
    1f8c:	57 e4       	ldi	r21, 0x47	; 71
    1f8e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f92:	18 16       	cp	r1, r24
    1f94:	4c f5       	brge	.+82     	; 0x1fe8 <LCD_writeCommand+0x13c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f96:	6f a1       	ldd	r22, Y+39	; 0x27
    1f98:	78 a5       	ldd	r23, Y+40	; 0x28
    1f9a:	89 a5       	ldd	r24, Y+41	; 0x29
    1f9c:	9a a5       	ldd	r25, Y+42	; 0x2a
    1f9e:	20 e0       	ldi	r18, 0x00	; 0
    1fa0:	30 e0       	ldi	r19, 0x00	; 0
    1fa2:	40 e2       	ldi	r20, 0x20	; 32
    1fa4:	51 e4       	ldi	r21, 0x41	; 65
    1fa6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1faa:	dc 01       	movw	r26, r24
    1fac:	cb 01       	movw	r24, r22
    1fae:	bc 01       	movw	r22, r24
    1fb0:	cd 01       	movw	r24, r26
    1fb2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fb6:	dc 01       	movw	r26, r24
    1fb8:	cb 01       	movw	r24, r22
    1fba:	9a a3       	std	Y+34, r25	; 0x22
    1fbc:	89 a3       	std	Y+33, r24	; 0x21
    1fbe:	0f c0       	rjmp	.+30     	; 0x1fde <LCD_writeCommand+0x132>
    1fc0:	89 e1       	ldi	r24, 0x19	; 25
    1fc2:	90 e0       	ldi	r25, 0x00	; 0
    1fc4:	98 a3       	std	Y+32, r25	; 0x20
    1fc6:	8f 8f       	std	Y+31, r24	; 0x1f
    1fc8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1fca:	98 a1       	ldd	r25, Y+32	; 0x20
    1fcc:	01 97       	sbiw	r24, 0x01	; 1
    1fce:	f1 f7       	brne	.-4      	; 0x1fcc <LCD_writeCommand+0x120>
    1fd0:	98 a3       	std	Y+32, r25	; 0x20
    1fd2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fd4:	89 a1       	ldd	r24, Y+33	; 0x21
    1fd6:	9a a1       	ldd	r25, Y+34	; 0x22
    1fd8:	01 97       	sbiw	r24, 0x01	; 1
    1fda:	9a a3       	std	Y+34, r25	; 0x22
    1fdc:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fde:	89 a1       	ldd	r24, Y+33	; 0x21
    1fe0:	9a a1       	ldd	r25, Y+34	; 0x22
    1fe2:	00 97       	sbiw	r24, 0x00	; 0
    1fe4:	69 f7       	brne	.-38     	; 0x1fc0 <LCD_writeCommand+0x114>
    1fe6:	14 c0       	rjmp	.+40     	; 0x2010 <LCD_writeCommand+0x164>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fe8:	6b a1       	ldd	r22, Y+35	; 0x23
    1fea:	7c a1       	ldd	r23, Y+36	; 0x24
    1fec:	8d a1       	ldd	r24, Y+37	; 0x25
    1fee:	9e a1       	ldd	r25, Y+38	; 0x26
    1ff0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ff4:	dc 01       	movw	r26, r24
    1ff6:	cb 01       	movw	r24, r22
    1ff8:	9a a3       	std	Y+34, r25	; 0x22
    1ffa:	89 a3       	std	Y+33, r24	; 0x21
    1ffc:	89 a1       	ldd	r24, Y+33	; 0x21
    1ffe:	9a a1       	ldd	r25, Y+34	; 0x22
    2000:	9e 8f       	std	Y+30, r25	; 0x1e
    2002:	8d 8f       	std	Y+29, r24	; 0x1d
    2004:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2006:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2008:	01 97       	sbiw	r24, 0x01	; 1
    200a:	f1 f7       	brne	.-4      	; 0x2008 <LCD_writeCommand+0x15c>
    200c:	9e 8f       	std	Y+30, r25	; 0x1e
    200e:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(4);
	GPIO_SetupPin_Value(PORTA_ID,LCD_EN_PIN,LOGIC_LOW);/*EN*/
    2010:	80 e0       	ldi	r24, 0x00	; 0
    2012:	62 e0       	ldi	r22, 0x02	; 2
    2014:	40 e0       	ldi	r20, 0x00	; 0
    2016:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>

	// _delay_ms(4);

	if(InitFinished)
    201a:	80 91 7c 00 	lds	r24, 0x007C
    201e:	88 23       	and	r24, r24
    2020:	09 f4       	brne	.+2      	; 0x2024 <LCD_writeCommand+0x178>
    2022:	a2 c0       	rjmp	.+324    	; 0x2168 <LCD_writeCommand+0x2bc>
	{
		GPIO_SetupPin_Value(PORTB_ID,LCD_PIN1,GET_BIT(command,0));
    2024:	8b a5       	ldd	r24, Y+43	; 0x2b
    2026:	98 2f       	mov	r25, r24
    2028:	91 70       	andi	r25, 0x01	; 1
    202a:	81 e0       	ldi	r24, 0x01	; 1
    202c:	60 e0       	ldi	r22, 0x00	; 0
    202e:	49 2f       	mov	r20, r25
    2030:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
		GPIO_SetupPin_Value(PORTB_ID,LCD_PIN2,GET_BIT(command,1));
    2034:	8b a5       	ldd	r24, Y+43	; 0x2b
    2036:	86 95       	lsr	r24
    2038:	98 2f       	mov	r25, r24
    203a:	91 70       	andi	r25, 0x01	; 1
    203c:	81 e0       	ldi	r24, 0x01	; 1
    203e:	61 e0       	ldi	r22, 0x01	; 1
    2040:	49 2f       	mov	r20, r25
    2042:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
		GPIO_SetupPin_Value(PORTB_ID,LCD_PIN3,GET_BIT(command,2));
    2046:	8b a5       	ldd	r24, Y+43	; 0x2b
    2048:	86 95       	lsr	r24
    204a:	86 95       	lsr	r24
    204c:	98 2f       	mov	r25, r24
    204e:	91 70       	andi	r25, 0x01	; 1
    2050:	81 e0       	ldi	r24, 0x01	; 1
    2052:	62 e0       	ldi	r22, 0x02	; 2
    2054:	49 2f       	mov	r20, r25
    2056:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
		GPIO_SetupPin_Value(PORTB_ID,LCD_PIN4,GET_BIT(command,3));
    205a:	8b a5       	ldd	r24, Y+43	; 0x2b
    205c:	86 95       	lsr	r24
    205e:	86 95       	lsr	r24
    2060:	86 95       	lsr	r24
    2062:	98 2f       	mov	r25, r24
    2064:	91 70       	andi	r25, 0x01	; 1
    2066:	81 e0       	ldi	r24, 0x01	; 1
    2068:	63 e0       	ldi	r22, 0x03	; 3
    206a:	49 2f       	mov	r20, r25
    206c:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>

		GPIO_SetupPin_Value(PORTA_ID,LCD_EN_PIN,LOGIC_HIGH);/*EN*/
    2070:	80 e0       	ldi	r24, 0x00	; 0
    2072:	62 e0       	ldi	r22, 0x02	; 2
    2074:	41 e0       	ldi	r20, 0x01	; 1
    2076:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
    207a:	80 e0       	ldi	r24, 0x00	; 0
    207c:	90 e0       	ldi	r25, 0x00	; 0
    207e:	a0 e8       	ldi	r26, 0x80	; 128
    2080:	b0 e4       	ldi	r27, 0x40	; 64
    2082:	89 8f       	std	Y+25, r24	; 0x19
    2084:	9a 8f       	std	Y+26, r25	; 0x1a
    2086:	ab 8f       	std	Y+27, r26	; 0x1b
    2088:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    208a:	69 8d       	ldd	r22, Y+25	; 0x19
    208c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    208e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2090:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2092:	20 e0       	ldi	r18, 0x00	; 0
    2094:	30 e0       	ldi	r19, 0x00	; 0
    2096:	4a e7       	ldi	r20, 0x7A	; 122
    2098:	53 e4       	ldi	r21, 0x43	; 67
    209a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    209e:	dc 01       	movw	r26, r24
    20a0:	cb 01       	movw	r24, r22
    20a2:	8d 8b       	std	Y+21, r24	; 0x15
    20a4:	9e 8b       	std	Y+22, r25	; 0x16
    20a6:	af 8b       	std	Y+23, r26	; 0x17
    20a8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    20aa:	6d 89       	ldd	r22, Y+21	; 0x15
    20ac:	7e 89       	ldd	r23, Y+22	; 0x16
    20ae:	8f 89       	ldd	r24, Y+23	; 0x17
    20b0:	98 8d       	ldd	r25, Y+24	; 0x18
    20b2:	20 e0       	ldi	r18, 0x00	; 0
    20b4:	30 e0       	ldi	r19, 0x00	; 0
    20b6:	40 e8       	ldi	r20, 0x80	; 128
    20b8:	5f e3       	ldi	r21, 0x3F	; 63
    20ba:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    20be:	88 23       	and	r24, r24
    20c0:	2c f4       	brge	.+10     	; 0x20cc <LCD_writeCommand+0x220>
		__ticks = 1;
    20c2:	81 e0       	ldi	r24, 0x01	; 1
    20c4:	90 e0       	ldi	r25, 0x00	; 0
    20c6:	9c 8b       	std	Y+20, r25	; 0x14
    20c8:	8b 8b       	std	Y+19, r24	; 0x13
    20ca:	3f c0       	rjmp	.+126    	; 0x214a <LCD_writeCommand+0x29e>
	else if (__tmp > 65535)
    20cc:	6d 89       	ldd	r22, Y+21	; 0x15
    20ce:	7e 89       	ldd	r23, Y+22	; 0x16
    20d0:	8f 89       	ldd	r24, Y+23	; 0x17
    20d2:	98 8d       	ldd	r25, Y+24	; 0x18
    20d4:	20 e0       	ldi	r18, 0x00	; 0
    20d6:	3f ef       	ldi	r19, 0xFF	; 255
    20d8:	4f e7       	ldi	r20, 0x7F	; 127
    20da:	57 e4       	ldi	r21, 0x47	; 71
    20dc:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    20e0:	18 16       	cp	r1, r24
    20e2:	4c f5       	brge	.+82     	; 0x2136 <LCD_writeCommand+0x28a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20e4:	69 8d       	ldd	r22, Y+25	; 0x19
    20e6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    20e8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    20ea:	9c 8d       	ldd	r25, Y+28	; 0x1c
    20ec:	20 e0       	ldi	r18, 0x00	; 0
    20ee:	30 e0       	ldi	r19, 0x00	; 0
    20f0:	40 e2       	ldi	r20, 0x20	; 32
    20f2:	51 e4       	ldi	r21, 0x41	; 65
    20f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20f8:	dc 01       	movw	r26, r24
    20fa:	cb 01       	movw	r24, r22
    20fc:	bc 01       	movw	r22, r24
    20fe:	cd 01       	movw	r24, r26
    2100:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2104:	dc 01       	movw	r26, r24
    2106:	cb 01       	movw	r24, r22
    2108:	9c 8b       	std	Y+20, r25	; 0x14
    210a:	8b 8b       	std	Y+19, r24	; 0x13
    210c:	0f c0       	rjmp	.+30     	; 0x212c <LCD_writeCommand+0x280>
    210e:	89 e1       	ldi	r24, 0x19	; 25
    2110:	90 e0       	ldi	r25, 0x00	; 0
    2112:	9a 8b       	std	Y+18, r25	; 0x12
    2114:	89 8b       	std	Y+17, r24	; 0x11
    2116:	89 89       	ldd	r24, Y+17	; 0x11
    2118:	9a 89       	ldd	r25, Y+18	; 0x12
    211a:	01 97       	sbiw	r24, 0x01	; 1
    211c:	f1 f7       	brne	.-4      	; 0x211a <LCD_writeCommand+0x26e>
    211e:	9a 8b       	std	Y+18, r25	; 0x12
    2120:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2122:	8b 89       	ldd	r24, Y+19	; 0x13
    2124:	9c 89       	ldd	r25, Y+20	; 0x14
    2126:	01 97       	sbiw	r24, 0x01	; 1
    2128:	9c 8b       	std	Y+20, r25	; 0x14
    212a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    212c:	8b 89       	ldd	r24, Y+19	; 0x13
    212e:	9c 89       	ldd	r25, Y+20	; 0x14
    2130:	00 97       	sbiw	r24, 0x00	; 0
    2132:	69 f7       	brne	.-38     	; 0x210e <LCD_writeCommand+0x262>
    2134:	14 c0       	rjmp	.+40     	; 0x215e <LCD_writeCommand+0x2b2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2136:	6d 89       	ldd	r22, Y+21	; 0x15
    2138:	7e 89       	ldd	r23, Y+22	; 0x16
    213a:	8f 89       	ldd	r24, Y+23	; 0x17
    213c:	98 8d       	ldd	r25, Y+24	; 0x18
    213e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2142:	dc 01       	movw	r26, r24
    2144:	cb 01       	movw	r24, r22
    2146:	9c 8b       	std	Y+20, r25	; 0x14
    2148:	8b 8b       	std	Y+19, r24	; 0x13
    214a:	8b 89       	ldd	r24, Y+19	; 0x13
    214c:	9c 89       	ldd	r25, Y+20	; 0x14
    214e:	98 8b       	std	Y+16, r25	; 0x10
    2150:	8f 87       	std	Y+15, r24	; 0x0f
    2152:	8f 85       	ldd	r24, Y+15	; 0x0f
    2154:	98 89       	ldd	r25, Y+16	; 0x10
    2156:	01 97       	sbiw	r24, 0x01	; 1
    2158:	f1 f7       	brne	.-4      	; 0x2156 <LCD_writeCommand+0x2aa>
    215a:	98 8b       	std	Y+16, r25	; 0x10
    215c:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(4);
		GPIO_SetupPin_Value(PORTA_ID,LCD_EN_PIN,LOGIC_LOW);/*EN*/
    215e:	80 e0       	ldi	r24, 0x00	; 0
    2160:	62 e0       	ldi	r22, 0x02	; 2
    2162:	40 e0       	ldi	r20, 0x00	; 0
    2164:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
    2168:	80 e0       	ldi	r24, 0x00	; 0
    216a:	90 e0       	ldi	r25, 0x00	; 0
    216c:	a0 e8       	ldi	r26, 0x80	; 128
    216e:	b0 e4       	ldi	r27, 0x40	; 64
    2170:	8b 87       	std	Y+11, r24	; 0x0b
    2172:	9c 87       	std	Y+12, r25	; 0x0c
    2174:	ad 87       	std	Y+13, r26	; 0x0d
    2176:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2178:	6b 85       	ldd	r22, Y+11	; 0x0b
    217a:	7c 85       	ldd	r23, Y+12	; 0x0c
    217c:	8d 85       	ldd	r24, Y+13	; 0x0d
    217e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2180:	20 e0       	ldi	r18, 0x00	; 0
    2182:	30 e0       	ldi	r19, 0x00	; 0
    2184:	4a e7       	ldi	r20, 0x7A	; 122
    2186:	53 e4       	ldi	r21, 0x43	; 67
    2188:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    218c:	dc 01       	movw	r26, r24
    218e:	cb 01       	movw	r24, r22
    2190:	8f 83       	std	Y+7, r24	; 0x07
    2192:	98 87       	std	Y+8, r25	; 0x08
    2194:	a9 87       	std	Y+9, r26	; 0x09
    2196:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2198:	6f 81       	ldd	r22, Y+7	; 0x07
    219a:	78 85       	ldd	r23, Y+8	; 0x08
    219c:	89 85       	ldd	r24, Y+9	; 0x09
    219e:	9a 85       	ldd	r25, Y+10	; 0x0a
    21a0:	20 e0       	ldi	r18, 0x00	; 0
    21a2:	30 e0       	ldi	r19, 0x00	; 0
    21a4:	40 e8       	ldi	r20, 0x80	; 128
    21a6:	5f e3       	ldi	r21, 0x3F	; 63
    21a8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    21ac:	88 23       	and	r24, r24
    21ae:	2c f4       	brge	.+10     	; 0x21ba <LCD_writeCommand+0x30e>
		__ticks = 1;
    21b0:	81 e0       	ldi	r24, 0x01	; 1
    21b2:	90 e0       	ldi	r25, 0x00	; 0
    21b4:	9e 83       	std	Y+6, r25	; 0x06
    21b6:	8d 83       	std	Y+5, r24	; 0x05
    21b8:	3f c0       	rjmp	.+126    	; 0x2238 <LCD_writeCommand+0x38c>
	else if (__tmp > 65535)
    21ba:	6f 81       	ldd	r22, Y+7	; 0x07
    21bc:	78 85       	ldd	r23, Y+8	; 0x08
    21be:	89 85       	ldd	r24, Y+9	; 0x09
    21c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    21c2:	20 e0       	ldi	r18, 0x00	; 0
    21c4:	3f ef       	ldi	r19, 0xFF	; 255
    21c6:	4f e7       	ldi	r20, 0x7F	; 127
    21c8:	57 e4       	ldi	r21, 0x47	; 71
    21ca:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    21ce:	18 16       	cp	r1, r24
    21d0:	4c f5       	brge	.+82     	; 0x2224 <LCD_writeCommand+0x378>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21d2:	6b 85       	ldd	r22, Y+11	; 0x0b
    21d4:	7c 85       	ldd	r23, Y+12	; 0x0c
    21d6:	8d 85       	ldd	r24, Y+13	; 0x0d
    21d8:	9e 85       	ldd	r25, Y+14	; 0x0e
    21da:	20 e0       	ldi	r18, 0x00	; 0
    21dc:	30 e0       	ldi	r19, 0x00	; 0
    21de:	40 e2       	ldi	r20, 0x20	; 32
    21e0:	51 e4       	ldi	r21, 0x41	; 65
    21e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21e6:	dc 01       	movw	r26, r24
    21e8:	cb 01       	movw	r24, r22
    21ea:	bc 01       	movw	r22, r24
    21ec:	cd 01       	movw	r24, r26
    21ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21f2:	dc 01       	movw	r26, r24
    21f4:	cb 01       	movw	r24, r22
    21f6:	9e 83       	std	Y+6, r25	; 0x06
    21f8:	8d 83       	std	Y+5, r24	; 0x05
    21fa:	0f c0       	rjmp	.+30     	; 0x221a <LCD_writeCommand+0x36e>
    21fc:	89 e1       	ldi	r24, 0x19	; 25
    21fe:	90 e0       	ldi	r25, 0x00	; 0
    2200:	9c 83       	std	Y+4, r25	; 0x04
    2202:	8b 83       	std	Y+3, r24	; 0x03
    2204:	8b 81       	ldd	r24, Y+3	; 0x03
    2206:	9c 81       	ldd	r25, Y+4	; 0x04
    2208:	01 97       	sbiw	r24, 0x01	; 1
    220a:	f1 f7       	brne	.-4      	; 0x2208 <LCD_writeCommand+0x35c>
    220c:	9c 83       	std	Y+4, r25	; 0x04
    220e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2210:	8d 81       	ldd	r24, Y+5	; 0x05
    2212:	9e 81       	ldd	r25, Y+6	; 0x06
    2214:	01 97       	sbiw	r24, 0x01	; 1
    2216:	9e 83       	std	Y+6, r25	; 0x06
    2218:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    221a:	8d 81       	ldd	r24, Y+5	; 0x05
    221c:	9e 81       	ldd	r25, Y+6	; 0x06
    221e:	00 97       	sbiw	r24, 0x00	; 0
    2220:	69 f7       	brne	.-38     	; 0x21fc <LCD_writeCommand+0x350>
    2222:	14 c0       	rjmp	.+40     	; 0x224c <LCD_writeCommand+0x3a0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2224:	6f 81       	ldd	r22, Y+7	; 0x07
    2226:	78 85       	ldd	r23, Y+8	; 0x08
    2228:	89 85       	ldd	r24, Y+9	; 0x09
    222a:	9a 85       	ldd	r25, Y+10	; 0x0a
    222c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2230:	dc 01       	movw	r26, r24
    2232:	cb 01       	movw	r24, r22
    2234:	9e 83       	std	Y+6, r25	; 0x06
    2236:	8d 83       	std	Y+5, r24	; 0x05
    2238:	8d 81       	ldd	r24, Y+5	; 0x05
    223a:	9e 81       	ldd	r25, Y+6	; 0x06
    223c:	9a 83       	std	Y+2, r25	; 0x02
    223e:	89 83       	std	Y+1, r24	; 0x01
    2240:	89 81       	ldd	r24, Y+1	; 0x01
    2242:	9a 81       	ldd	r25, Y+2	; 0x02
    2244:	01 97       	sbiw	r24, 0x01	; 1
    2246:	f1 f7       	brne	.-4      	; 0x2244 <LCD_writeCommand+0x398>
    2248:	9a 83       	std	Y+2, r25	; 0x02
    224a:	89 83       	std	Y+1, r24	; 0x01
	}
	_delay_ms(4);
}
    224c:	ab 96       	adiw	r28, 0x2b	; 43
    224e:	0f b6       	in	r0, 0x3f	; 63
    2250:	f8 94       	cli
    2252:	de bf       	out	0x3e, r29	; 62
    2254:	0f be       	out	0x3f, r0	; 63
    2256:	cd bf       	out	0x3d, r28	; 61
    2258:	cf 91       	pop	r28
    225a:	df 91       	pop	r29
    225c:	08 95       	ret

0000225e <LCD_writeData>:
void LCD_writeData(uint8 command)
{
    225e:	df 93       	push	r29
    2260:	cf 93       	push	r28
    2262:	cd b7       	in	r28, 0x3d	; 61
    2264:	de b7       	in	r29, 0x3e	; 62
    2266:	e9 97       	sbiw	r28, 0x39	; 57
    2268:	0f b6       	in	r0, 0x3f	; 63
    226a:	f8 94       	cli
    226c:	de bf       	out	0x3e, r29	; 62
    226e:	0f be       	out	0x3f, r0	; 63
    2270:	cd bf       	out	0x3d, r28	; 61
    2272:	89 af       	std	Y+57, r24	; 0x39

	GPIO_SetupPin_Value(PORTA_ID,LCD_RS_PIN,LOGIC_HIGH);
    2274:	80 e0       	ldi	r24, 0x00	; 0
    2276:	63 e0       	ldi	r22, 0x03	; 3
    2278:	41 e0       	ldi	r20, 0x01	; 1
    227a:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>

	GPIO_SetupPin_Value(PORTB_ID,LCD_PIN1,GET_BIT(command,4));
    227e:	89 ad       	ldd	r24, Y+57	; 0x39
    2280:	82 95       	swap	r24
    2282:	8f 70       	andi	r24, 0x0F	; 15
    2284:	98 2f       	mov	r25, r24
    2286:	91 70       	andi	r25, 0x01	; 1
    2288:	81 e0       	ldi	r24, 0x01	; 1
    228a:	60 e0       	ldi	r22, 0x00	; 0
    228c:	49 2f       	mov	r20, r25
    228e:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
	GPIO_SetupPin_Value(PORTB_ID,LCD_PIN2,GET_BIT(command,5));
    2292:	89 ad       	ldd	r24, Y+57	; 0x39
    2294:	82 95       	swap	r24
    2296:	86 95       	lsr	r24
    2298:	87 70       	andi	r24, 0x07	; 7
    229a:	98 2f       	mov	r25, r24
    229c:	91 70       	andi	r25, 0x01	; 1
    229e:	81 e0       	ldi	r24, 0x01	; 1
    22a0:	61 e0       	ldi	r22, 0x01	; 1
    22a2:	49 2f       	mov	r20, r25
    22a4:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
	GPIO_SetupPin_Value(PORTB_ID,LCD_PIN3,GET_BIT(command,6));
    22a8:	89 ad       	ldd	r24, Y+57	; 0x39
    22aa:	82 95       	swap	r24
    22ac:	86 95       	lsr	r24
    22ae:	86 95       	lsr	r24
    22b0:	83 70       	andi	r24, 0x03	; 3
    22b2:	98 2f       	mov	r25, r24
    22b4:	91 70       	andi	r25, 0x01	; 1
    22b6:	81 e0       	ldi	r24, 0x01	; 1
    22b8:	62 e0       	ldi	r22, 0x02	; 2
    22ba:	49 2f       	mov	r20, r25
    22bc:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
	GPIO_SetupPin_Value(PORTB_ID,LCD_PIN4,GET_BIT(command,7));
    22c0:	89 ad       	ldd	r24, Y+57	; 0x39
    22c2:	98 2f       	mov	r25, r24
    22c4:	99 1f       	adc	r25, r25
    22c6:	99 27       	eor	r25, r25
    22c8:	99 1f       	adc	r25, r25
    22ca:	81 e0       	ldi	r24, 0x01	; 1
    22cc:	63 e0       	ldi	r22, 0x03	; 3
    22ce:	49 2f       	mov	r20, r25
    22d0:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>

	GPIO_SetupPin_Value(PORTA_ID,LCD_EN_PIN,LOGIC_HIGH);/*EN*/
    22d4:	80 e0       	ldi	r24, 0x00	; 0
    22d6:	62 e0       	ldi	r22, 0x02	; 2
    22d8:	41 e0       	ldi	r20, 0x01	; 1
    22da:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
    22de:	80 e0       	ldi	r24, 0x00	; 0
    22e0:	90 e0       	ldi	r25, 0x00	; 0
    22e2:	a0 e0       	ldi	r26, 0x00	; 0
    22e4:	b0 e4       	ldi	r27, 0x40	; 64
    22e6:	8d ab       	std	Y+53, r24	; 0x35
    22e8:	9e ab       	std	Y+54, r25	; 0x36
    22ea:	af ab       	std	Y+55, r26	; 0x37
    22ec:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22ee:	6d a9       	ldd	r22, Y+53	; 0x35
    22f0:	7e a9       	ldd	r23, Y+54	; 0x36
    22f2:	8f a9       	ldd	r24, Y+55	; 0x37
    22f4:	98 ad       	ldd	r25, Y+56	; 0x38
    22f6:	20 e0       	ldi	r18, 0x00	; 0
    22f8:	30 e0       	ldi	r19, 0x00	; 0
    22fa:	4a e7       	ldi	r20, 0x7A	; 122
    22fc:	53 e4       	ldi	r21, 0x43	; 67
    22fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2302:	dc 01       	movw	r26, r24
    2304:	cb 01       	movw	r24, r22
    2306:	89 ab       	std	Y+49, r24	; 0x31
    2308:	9a ab       	std	Y+50, r25	; 0x32
    230a:	ab ab       	std	Y+51, r26	; 0x33
    230c:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    230e:	69 a9       	ldd	r22, Y+49	; 0x31
    2310:	7a a9       	ldd	r23, Y+50	; 0x32
    2312:	8b a9       	ldd	r24, Y+51	; 0x33
    2314:	9c a9       	ldd	r25, Y+52	; 0x34
    2316:	20 e0       	ldi	r18, 0x00	; 0
    2318:	30 e0       	ldi	r19, 0x00	; 0
    231a:	40 e8       	ldi	r20, 0x80	; 128
    231c:	5f e3       	ldi	r21, 0x3F	; 63
    231e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2322:	88 23       	and	r24, r24
    2324:	2c f4       	brge	.+10     	; 0x2330 <LCD_writeData+0xd2>
		__ticks = 1;
    2326:	81 e0       	ldi	r24, 0x01	; 1
    2328:	90 e0       	ldi	r25, 0x00	; 0
    232a:	98 ab       	std	Y+48, r25	; 0x30
    232c:	8f a7       	std	Y+47, r24	; 0x2f
    232e:	3f c0       	rjmp	.+126    	; 0x23ae <LCD_writeData+0x150>
	else if (__tmp > 65535)
    2330:	69 a9       	ldd	r22, Y+49	; 0x31
    2332:	7a a9       	ldd	r23, Y+50	; 0x32
    2334:	8b a9       	ldd	r24, Y+51	; 0x33
    2336:	9c a9       	ldd	r25, Y+52	; 0x34
    2338:	20 e0       	ldi	r18, 0x00	; 0
    233a:	3f ef       	ldi	r19, 0xFF	; 255
    233c:	4f e7       	ldi	r20, 0x7F	; 127
    233e:	57 e4       	ldi	r21, 0x47	; 71
    2340:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2344:	18 16       	cp	r1, r24
    2346:	4c f5       	brge	.+82     	; 0x239a <LCD_writeData+0x13c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2348:	6d a9       	ldd	r22, Y+53	; 0x35
    234a:	7e a9       	ldd	r23, Y+54	; 0x36
    234c:	8f a9       	ldd	r24, Y+55	; 0x37
    234e:	98 ad       	ldd	r25, Y+56	; 0x38
    2350:	20 e0       	ldi	r18, 0x00	; 0
    2352:	30 e0       	ldi	r19, 0x00	; 0
    2354:	40 e2       	ldi	r20, 0x20	; 32
    2356:	51 e4       	ldi	r21, 0x41	; 65
    2358:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    235c:	dc 01       	movw	r26, r24
    235e:	cb 01       	movw	r24, r22
    2360:	bc 01       	movw	r22, r24
    2362:	cd 01       	movw	r24, r26
    2364:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2368:	dc 01       	movw	r26, r24
    236a:	cb 01       	movw	r24, r22
    236c:	98 ab       	std	Y+48, r25	; 0x30
    236e:	8f a7       	std	Y+47, r24	; 0x2f
    2370:	0f c0       	rjmp	.+30     	; 0x2390 <LCD_writeData+0x132>
    2372:	89 e1       	ldi	r24, 0x19	; 25
    2374:	90 e0       	ldi	r25, 0x00	; 0
    2376:	9e a7       	std	Y+46, r25	; 0x2e
    2378:	8d a7       	std	Y+45, r24	; 0x2d
    237a:	8d a5       	ldd	r24, Y+45	; 0x2d
    237c:	9e a5       	ldd	r25, Y+46	; 0x2e
    237e:	01 97       	sbiw	r24, 0x01	; 1
    2380:	f1 f7       	brne	.-4      	; 0x237e <LCD_writeData+0x120>
    2382:	9e a7       	std	Y+46, r25	; 0x2e
    2384:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2386:	8f a5       	ldd	r24, Y+47	; 0x2f
    2388:	98 a9       	ldd	r25, Y+48	; 0x30
    238a:	01 97       	sbiw	r24, 0x01	; 1
    238c:	98 ab       	std	Y+48, r25	; 0x30
    238e:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2390:	8f a5       	ldd	r24, Y+47	; 0x2f
    2392:	98 a9       	ldd	r25, Y+48	; 0x30
    2394:	00 97       	sbiw	r24, 0x00	; 0
    2396:	69 f7       	brne	.-38     	; 0x2372 <LCD_writeData+0x114>
    2398:	14 c0       	rjmp	.+40     	; 0x23c2 <LCD_writeData+0x164>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    239a:	69 a9       	ldd	r22, Y+49	; 0x31
    239c:	7a a9       	ldd	r23, Y+50	; 0x32
    239e:	8b a9       	ldd	r24, Y+51	; 0x33
    23a0:	9c a9       	ldd	r25, Y+52	; 0x34
    23a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23a6:	dc 01       	movw	r26, r24
    23a8:	cb 01       	movw	r24, r22
    23aa:	98 ab       	std	Y+48, r25	; 0x30
    23ac:	8f a7       	std	Y+47, r24	; 0x2f
    23ae:	8f a5       	ldd	r24, Y+47	; 0x2f
    23b0:	98 a9       	ldd	r25, Y+48	; 0x30
    23b2:	9c a7       	std	Y+44, r25	; 0x2c
    23b4:	8b a7       	std	Y+43, r24	; 0x2b
    23b6:	8b a5       	ldd	r24, Y+43	; 0x2b
    23b8:	9c a5       	ldd	r25, Y+44	; 0x2c
    23ba:	01 97       	sbiw	r24, 0x01	; 1
    23bc:	f1 f7       	brne	.-4      	; 0x23ba <LCD_writeData+0x15c>
    23be:	9c a7       	std	Y+44, r25	; 0x2c
    23c0:	8b a7       	std	Y+43, r24	; 0x2b
    _delay_ms(2);
	GPIO_SetupPin_Value(PORTA_ID,LCD_EN_PIN,LOGIC_LOW);/*EN*/
    23c2:	80 e0       	ldi	r24, 0x00	; 0
    23c4:	62 e0       	ldi	r22, 0x02	; 2
    23c6:	40 e0       	ldi	r20, 0x00	; 0
    23c8:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
    23cc:	80 e0       	ldi	r24, 0x00	; 0
    23ce:	90 e0       	ldi	r25, 0x00	; 0
    23d0:	a0 e0       	ldi	r26, 0x00	; 0
    23d2:	b0 e4       	ldi	r27, 0x40	; 64
    23d4:	8f a3       	std	Y+39, r24	; 0x27
    23d6:	98 a7       	std	Y+40, r25	; 0x28
    23d8:	a9 a7       	std	Y+41, r26	; 0x29
    23da:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23dc:	6f a1       	ldd	r22, Y+39	; 0x27
    23de:	78 a5       	ldd	r23, Y+40	; 0x28
    23e0:	89 a5       	ldd	r24, Y+41	; 0x29
    23e2:	9a a5       	ldd	r25, Y+42	; 0x2a
    23e4:	20 e0       	ldi	r18, 0x00	; 0
    23e6:	30 e0       	ldi	r19, 0x00	; 0
    23e8:	4a e7       	ldi	r20, 0x7A	; 122
    23ea:	53 e4       	ldi	r21, 0x43	; 67
    23ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23f0:	dc 01       	movw	r26, r24
    23f2:	cb 01       	movw	r24, r22
    23f4:	8b a3       	std	Y+35, r24	; 0x23
    23f6:	9c a3       	std	Y+36, r25	; 0x24
    23f8:	ad a3       	std	Y+37, r26	; 0x25
    23fa:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    23fc:	6b a1       	ldd	r22, Y+35	; 0x23
    23fe:	7c a1       	ldd	r23, Y+36	; 0x24
    2400:	8d a1       	ldd	r24, Y+37	; 0x25
    2402:	9e a1       	ldd	r25, Y+38	; 0x26
    2404:	20 e0       	ldi	r18, 0x00	; 0
    2406:	30 e0       	ldi	r19, 0x00	; 0
    2408:	40 e8       	ldi	r20, 0x80	; 128
    240a:	5f e3       	ldi	r21, 0x3F	; 63
    240c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2410:	88 23       	and	r24, r24
    2412:	2c f4       	brge	.+10     	; 0x241e <LCD_writeData+0x1c0>
		__ticks = 1;
    2414:	81 e0       	ldi	r24, 0x01	; 1
    2416:	90 e0       	ldi	r25, 0x00	; 0
    2418:	9a a3       	std	Y+34, r25	; 0x22
    241a:	89 a3       	std	Y+33, r24	; 0x21
    241c:	3f c0       	rjmp	.+126    	; 0x249c <LCD_writeData+0x23e>
	else if (__tmp > 65535)
    241e:	6b a1       	ldd	r22, Y+35	; 0x23
    2420:	7c a1       	ldd	r23, Y+36	; 0x24
    2422:	8d a1       	ldd	r24, Y+37	; 0x25
    2424:	9e a1       	ldd	r25, Y+38	; 0x26
    2426:	20 e0       	ldi	r18, 0x00	; 0
    2428:	3f ef       	ldi	r19, 0xFF	; 255
    242a:	4f e7       	ldi	r20, 0x7F	; 127
    242c:	57 e4       	ldi	r21, 0x47	; 71
    242e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2432:	18 16       	cp	r1, r24
    2434:	4c f5       	brge	.+82     	; 0x2488 <LCD_writeData+0x22a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2436:	6f a1       	ldd	r22, Y+39	; 0x27
    2438:	78 a5       	ldd	r23, Y+40	; 0x28
    243a:	89 a5       	ldd	r24, Y+41	; 0x29
    243c:	9a a5       	ldd	r25, Y+42	; 0x2a
    243e:	20 e0       	ldi	r18, 0x00	; 0
    2440:	30 e0       	ldi	r19, 0x00	; 0
    2442:	40 e2       	ldi	r20, 0x20	; 32
    2444:	51 e4       	ldi	r21, 0x41	; 65
    2446:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    244a:	dc 01       	movw	r26, r24
    244c:	cb 01       	movw	r24, r22
    244e:	bc 01       	movw	r22, r24
    2450:	cd 01       	movw	r24, r26
    2452:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2456:	dc 01       	movw	r26, r24
    2458:	cb 01       	movw	r24, r22
    245a:	9a a3       	std	Y+34, r25	; 0x22
    245c:	89 a3       	std	Y+33, r24	; 0x21
    245e:	0f c0       	rjmp	.+30     	; 0x247e <LCD_writeData+0x220>
    2460:	89 e1       	ldi	r24, 0x19	; 25
    2462:	90 e0       	ldi	r25, 0x00	; 0
    2464:	98 a3       	std	Y+32, r25	; 0x20
    2466:	8f 8f       	std	Y+31, r24	; 0x1f
    2468:	8f 8d       	ldd	r24, Y+31	; 0x1f
    246a:	98 a1       	ldd	r25, Y+32	; 0x20
    246c:	01 97       	sbiw	r24, 0x01	; 1
    246e:	f1 f7       	brne	.-4      	; 0x246c <LCD_writeData+0x20e>
    2470:	98 a3       	std	Y+32, r25	; 0x20
    2472:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2474:	89 a1       	ldd	r24, Y+33	; 0x21
    2476:	9a a1       	ldd	r25, Y+34	; 0x22
    2478:	01 97       	sbiw	r24, 0x01	; 1
    247a:	9a a3       	std	Y+34, r25	; 0x22
    247c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    247e:	89 a1       	ldd	r24, Y+33	; 0x21
    2480:	9a a1       	ldd	r25, Y+34	; 0x22
    2482:	00 97       	sbiw	r24, 0x00	; 0
    2484:	69 f7       	brne	.-38     	; 0x2460 <LCD_writeData+0x202>
    2486:	14 c0       	rjmp	.+40     	; 0x24b0 <LCD_writeData+0x252>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2488:	6b a1       	ldd	r22, Y+35	; 0x23
    248a:	7c a1       	ldd	r23, Y+36	; 0x24
    248c:	8d a1       	ldd	r24, Y+37	; 0x25
    248e:	9e a1       	ldd	r25, Y+38	; 0x26
    2490:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2494:	dc 01       	movw	r26, r24
    2496:	cb 01       	movw	r24, r22
    2498:	9a a3       	std	Y+34, r25	; 0x22
    249a:	89 a3       	std	Y+33, r24	; 0x21
    249c:	89 a1       	ldd	r24, Y+33	; 0x21
    249e:	9a a1       	ldd	r25, Y+34	; 0x22
    24a0:	9e 8f       	std	Y+30, r25	; 0x1e
    24a2:	8d 8f       	std	Y+29, r24	; 0x1d
    24a4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    24a6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    24a8:	01 97       	sbiw	r24, 0x01	; 1
    24aa:	f1 f7       	brne	.-4      	; 0x24a8 <LCD_writeData+0x24a>
    24ac:	9e 8f       	std	Y+30, r25	; 0x1e
    24ae:	8d 8f       	std	Y+29, r24	; 0x1d
	 _delay_ms(2);

	GPIO_SetupPin_Value(PORTB_ID,LCD_PIN1,GET_BIT(command,0));
    24b0:	89 ad       	ldd	r24, Y+57	; 0x39
    24b2:	98 2f       	mov	r25, r24
    24b4:	91 70       	andi	r25, 0x01	; 1
    24b6:	81 e0       	ldi	r24, 0x01	; 1
    24b8:	60 e0       	ldi	r22, 0x00	; 0
    24ba:	49 2f       	mov	r20, r25
    24bc:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
	GPIO_SetupPin_Value(PORTB_ID,LCD_PIN2,GET_BIT(command,1));
    24c0:	89 ad       	ldd	r24, Y+57	; 0x39
    24c2:	86 95       	lsr	r24
    24c4:	98 2f       	mov	r25, r24
    24c6:	91 70       	andi	r25, 0x01	; 1
    24c8:	81 e0       	ldi	r24, 0x01	; 1
    24ca:	61 e0       	ldi	r22, 0x01	; 1
    24cc:	49 2f       	mov	r20, r25
    24ce:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
	GPIO_SetupPin_Value(PORTB_ID,LCD_PIN3,GET_BIT(command,2));
    24d2:	89 ad       	ldd	r24, Y+57	; 0x39
    24d4:	86 95       	lsr	r24
    24d6:	86 95       	lsr	r24
    24d8:	98 2f       	mov	r25, r24
    24da:	91 70       	andi	r25, 0x01	; 1
    24dc:	81 e0       	ldi	r24, 0x01	; 1
    24de:	62 e0       	ldi	r22, 0x02	; 2
    24e0:	49 2f       	mov	r20, r25
    24e2:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
	GPIO_SetupPin_Value(PORTB_ID,LCD_PIN4,GET_BIT(command,3));
    24e6:	89 ad       	ldd	r24, Y+57	; 0x39
    24e8:	86 95       	lsr	r24
    24ea:	86 95       	lsr	r24
    24ec:	86 95       	lsr	r24
    24ee:	98 2f       	mov	r25, r24
    24f0:	91 70       	andi	r25, 0x01	; 1
    24f2:	81 e0       	ldi	r24, 0x01	; 1
    24f4:	63 e0       	ldi	r22, 0x03	; 3
    24f6:	49 2f       	mov	r20, r25
    24f8:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>


	GPIO_SetupPin_Value(PORTA_ID,LCD_EN_PIN,LOGIC_HIGH);/*EN*/
    24fc:	80 e0       	ldi	r24, 0x00	; 0
    24fe:	62 e0       	ldi	r22, 0x02	; 2
    2500:	41 e0       	ldi	r20, 0x01	; 1
    2502:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
    2506:	80 e0       	ldi	r24, 0x00	; 0
    2508:	90 e0       	ldi	r25, 0x00	; 0
    250a:	a0 e0       	ldi	r26, 0x00	; 0
    250c:	b0 e4       	ldi	r27, 0x40	; 64
    250e:	89 8f       	std	Y+25, r24	; 0x19
    2510:	9a 8f       	std	Y+26, r25	; 0x1a
    2512:	ab 8f       	std	Y+27, r26	; 0x1b
    2514:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2516:	69 8d       	ldd	r22, Y+25	; 0x19
    2518:	7a 8d       	ldd	r23, Y+26	; 0x1a
    251a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    251c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    251e:	20 e0       	ldi	r18, 0x00	; 0
    2520:	30 e0       	ldi	r19, 0x00	; 0
    2522:	4a e7       	ldi	r20, 0x7A	; 122
    2524:	53 e4       	ldi	r21, 0x43	; 67
    2526:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    252a:	dc 01       	movw	r26, r24
    252c:	cb 01       	movw	r24, r22
    252e:	8d 8b       	std	Y+21, r24	; 0x15
    2530:	9e 8b       	std	Y+22, r25	; 0x16
    2532:	af 8b       	std	Y+23, r26	; 0x17
    2534:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2536:	6d 89       	ldd	r22, Y+21	; 0x15
    2538:	7e 89       	ldd	r23, Y+22	; 0x16
    253a:	8f 89       	ldd	r24, Y+23	; 0x17
    253c:	98 8d       	ldd	r25, Y+24	; 0x18
    253e:	20 e0       	ldi	r18, 0x00	; 0
    2540:	30 e0       	ldi	r19, 0x00	; 0
    2542:	40 e8       	ldi	r20, 0x80	; 128
    2544:	5f e3       	ldi	r21, 0x3F	; 63
    2546:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    254a:	88 23       	and	r24, r24
    254c:	2c f4       	brge	.+10     	; 0x2558 <LCD_writeData+0x2fa>
		__ticks = 1;
    254e:	81 e0       	ldi	r24, 0x01	; 1
    2550:	90 e0       	ldi	r25, 0x00	; 0
    2552:	9c 8b       	std	Y+20, r25	; 0x14
    2554:	8b 8b       	std	Y+19, r24	; 0x13
    2556:	3f c0       	rjmp	.+126    	; 0x25d6 <LCD_writeData+0x378>
	else if (__tmp > 65535)
    2558:	6d 89       	ldd	r22, Y+21	; 0x15
    255a:	7e 89       	ldd	r23, Y+22	; 0x16
    255c:	8f 89       	ldd	r24, Y+23	; 0x17
    255e:	98 8d       	ldd	r25, Y+24	; 0x18
    2560:	20 e0       	ldi	r18, 0x00	; 0
    2562:	3f ef       	ldi	r19, 0xFF	; 255
    2564:	4f e7       	ldi	r20, 0x7F	; 127
    2566:	57 e4       	ldi	r21, 0x47	; 71
    2568:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    256c:	18 16       	cp	r1, r24
    256e:	4c f5       	brge	.+82     	; 0x25c2 <LCD_writeData+0x364>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2570:	69 8d       	ldd	r22, Y+25	; 0x19
    2572:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2574:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2576:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2578:	20 e0       	ldi	r18, 0x00	; 0
    257a:	30 e0       	ldi	r19, 0x00	; 0
    257c:	40 e2       	ldi	r20, 0x20	; 32
    257e:	51 e4       	ldi	r21, 0x41	; 65
    2580:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2584:	dc 01       	movw	r26, r24
    2586:	cb 01       	movw	r24, r22
    2588:	bc 01       	movw	r22, r24
    258a:	cd 01       	movw	r24, r26
    258c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2590:	dc 01       	movw	r26, r24
    2592:	cb 01       	movw	r24, r22
    2594:	9c 8b       	std	Y+20, r25	; 0x14
    2596:	8b 8b       	std	Y+19, r24	; 0x13
    2598:	0f c0       	rjmp	.+30     	; 0x25b8 <LCD_writeData+0x35a>
    259a:	89 e1       	ldi	r24, 0x19	; 25
    259c:	90 e0       	ldi	r25, 0x00	; 0
    259e:	9a 8b       	std	Y+18, r25	; 0x12
    25a0:	89 8b       	std	Y+17, r24	; 0x11
    25a2:	89 89       	ldd	r24, Y+17	; 0x11
    25a4:	9a 89       	ldd	r25, Y+18	; 0x12
    25a6:	01 97       	sbiw	r24, 0x01	; 1
    25a8:	f1 f7       	brne	.-4      	; 0x25a6 <LCD_writeData+0x348>
    25aa:	9a 8b       	std	Y+18, r25	; 0x12
    25ac:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    25ae:	8b 89       	ldd	r24, Y+19	; 0x13
    25b0:	9c 89       	ldd	r25, Y+20	; 0x14
    25b2:	01 97       	sbiw	r24, 0x01	; 1
    25b4:	9c 8b       	std	Y+20, r25	; 0x14
    25b6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    25b8:	8b 89       	ldd	r24, Y+19	; 0x13
    25ba:	9c 89       	ldd	r25, Y+20	; 0x14
    25bc:	00 97       	sbiw	r24, 0x00	; 0
    25be:	69 f7       	brne	.-38     	; 0x259a <LCD_writeData+0x33c>
    25c0:	14 c0       	rjmp	.+40     	; 0x25ea <LCD_writeData+0x38c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    25c2:	6d 89       	ldd	r22, Y+21	; 0x15
    25c4:	7e 89       	ldd	r23, Y+22	; 0x16
    25c6:	8f 89       	ldd	r24, Y+23	; 0x17
    25c8:	98 8d       	ldd	r25, Y+24	; 0x18
    25ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25ce:	dc 01       	movw	r26, r24
    25d0:	cb 01       	movw	r24, r22
    25d2:	9c 8b       	std	Y+20, r25	; 0x14
    25d4:	8b 8b       	std	Y+19, r24	; 0x13
    25d6:	8b 89       	ldd	r24, Y+19	; 0x13
    25d8:	9c 89       	ldd	r25, Y+20	; 0x14
    25da:	98 8b       	std	Y+16, r25	; 0x10
    25dc:	8f 87       	std	Y+15, r24	; 0x0f
    25de:	8f 85       	ldd	r24, Y+15	; 0x0f
    25e0:	98 89       	ldd	r25, Y+16	; 0x10
    25e2:	01 97       	sbiw	r24, 0x01	; 1
    25e4:	f1 f7       	brne	.-4      	; 0x25e2 <LCD_writeData+0x384>
    25e6:	98 8b       	std	Y+16, r25	; 0x10
    25e8:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(2);
	GPIO_SetupPin_Value(PORTA_ID,LCD_EN_PIN,LOGIC_LOW);/*EN*/
    25ea:	80 e0       	ldi	r24, 0x00	; 0
    25ec:	62 e0       	ldi	r22, 0x02	; 2
    25ee:	40 e0       	ldi	r20, 0x00	; 0
    25f0:	0e 94 41 08 	call	0x1082	; 0x1082 <GPIO_SetupPin_Value>
    25f4:	80 e0       	ldi	r24, 0x00	; 0
    25f6:	90 e0       	ldi	r25, 0x00	; 0
    25f8:	a0 e0       	ldi	r26, 0x00	; 0
    25fa:	b0 e4       	ldi	r27, 0x40	; 64
    25fc:	8b 87       	std	Y+11, r24	; 0x0b
    25fe:	9c 87       	std	Y+12, r25	; 0x0c
    2600:	ad 87       	std	Y+13, r26	; 0x0d
    2602:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2604:	6b 85       	ldd	r22, Y+11	; 0x0b
    2606:	7c 85       	ldd	r23, Y+12	; 0x0c
    2608:	8d 85       	ldd	r24, Y+13	; 0x0d
    260a:	9e 85       	ldd	r25, Y+14	; 0x0e
    260c:	20 e0       	ldi	r18, 0x00	; 0
    260e:	30 e0       	ldi	r19, 0x00	; 0
    2610:	4a e7       	ldi	r20, 0x7A	; 122
    2612:	53 e4       	ldi	r21, 0x43	; 67
    2614:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2618:	dc 01       	movw	r26, r24
    261a:	cb 01       	movw	r24, r22
    261c:	8f 83       	std	Y+7, r24	; 0x07
    261e:	98 87       	std	Y+8, r25	; 0x08
    2620:	a9 87       	std	Y+9, r26	; 0x09
    2622:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2624:	6f 81       	ldd	r22, Y+7	; 0x07
    2626:	78 85       	ldd	r23, Y+8	; 0x08
    2628:	89 85       	ldd	r24, Y+9	; 0x09
    262a:	9a 85       	ldd	r25, Y+10	; 0x0a
    262c:	20 e0       	ldi	r18, 0x00	; 0
    262e:	30 e0       	ldi	r19, 0x00	; 0
    2630:	40 e8       	ldi	r20, 0x80	; 128
    2632:	5f e3       	ldi	r21, 0x3F	; 63
    2634:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2638:	88 23       	and	r24, r24
    263a:	2c f4       	brge	.+10     	; 0x2646 <LCD_writeData+0x3e8>
		__ticks = 1;
    263c:	81 e0       	ldi	r24, 0x01	; 1
    263e:	90 e0       	ldi	r25, 0x00	; 0
    2640:	9e 83       	std	Y+6, r25	; 0x06
    2642:	8d 83       	std	Y+5, r24	; 0x05
    2644:	3f c0       	rjmp	.+126    	; 0x26c4 <LCD_writeData+0x466>
	else if (__tmp > 65535)
    2646:	6f 81       	ldd	r22, Y+7	; 0x07
    2648:	78 85       	ldd	r23, Y+8	; 0x08
    264a:	89 85       	ldd	r24, Y+9	; 0x09
    264c:	9a 85       	ldd	r25, Y+10	; 0x0a
    264e:	20 e0       	ldi	r18, 0x00	; 0
    2650:	3f ef       	ldi	r19, 0xFF	; 255
    2652:	4f e7       	ldi	r20, 0x7F	; 127
    2654:	57 e4       	ldi	r21, 0x47	; 71
    2656:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    265a:	18 16       	cp	r1, r24
    265c:	4c f5       	brge	.+82     	; 0x26b0 <LCD_writeData+0x452>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    265e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2660:	7c 85       	ldd	r23, Y+12	; 0x0c
    2662:	8d 85       	ldd	r24, Y+13	; 0x0d
    2664:	9e 85       	ldd	r25, Y+14	; 0x0e
    2666:	20 e0       	ldi	r18, 0x00	; 0
    2668:	30 e0       	ldi	r19, 0x00	; 0
    266a:	40 e2       	ldi	r20, 0x20	; 32
    266c:	51 e4       	ldi	r21, 0x41	; 65
    266e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2672:	dc 01       	movw	r26, r24
    2674:	cb 01       	movw	r24, r22
    2676:	bc 01       	movw	r22, r24
    2678:	cd 01       	movw	r24, r26
    267a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    267e:	dc 01       	movw	r26, r24
    2680:	cb 01       	movw	r24, r22
    2682:	9e 83       	std	Y+6, r25	; 0x06
    2684:	8d 83       	std	Y+5, r24	; 0x05
    2686:	0f c0       	rjmp	.+30     	; 0x26a6 <LCD_writeData+0x448>
    2688:	89 e1       	ldi	r24, 0x19	; 25
    268a:	90 e0       	ldi	r25, 0x00	; 0
    268c:	9c 83       	std	Y+4, r25	; 0x04
    268e:	8b 83       	std	Y+3, r24	; 0x03
    2690:	8b 81       	ldd	r24, Y+3	; 0x03
    2692:	9c 81       	ldd	r25, Y+4	; 0x04
    2694:	01 97       	sbiw	r24, 0x01	; 1
    2696:	f1 f7       	brne	.-4      	; 0x2694 <LCD_writeData+0x436>
    2698:	9c 83       	std	Y+4, r25	; 0x04
    269a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    269c:	8d 81       	ldd	r24, Y+5	; 0x05
    269e:	9e 81       	ldd	r25, Y+6	; 0x06
    26a0:	01 97       	sbiw	r24, 0x01	; 1
    26a2:	9e 83       	std	Y+6, r25	; 0x06
    26a4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26a6:	8d 81       	ldd	r24, Y+5	; 0x05
    26a8:	9e 81       	ldd	r25, Y+6	; 0x06
    26aa:	00 97       	sbiw	r24, 0x00	; 0
    26ac:	69 f7       	brne	.-38     	; 0x2688 <LCD_writeData+0x42a>
    26ae:	14 c0       	rjmp	.+40     	; 0x26d8 <LCD_writeData+0x47a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26b0:	6f 81       	ldd	r22, Y+7	; 0x07
    26b2:	78 85       	ldd	r23, Y+8	; 0x08
    26b4:	89 85       	ldd	r24, Y+9	; 0x09
    26b6:	9a 85       	ldd	r25, Y+10	; 0x0a
    26b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26bc:	dc 01       	movw	r26, r24
    26be:	cb 01       	movw	r24, r22
    26c0:	9e 83       	std	Y+6, r25	; 0x06
    26c2:	8d 83       	std	Y+5, r24	; 0x05
    26c4:	8d 81       	ldd	r24, Y+5	; 0x05
    26c6:	9e 81       	ldd	r25, Y+6	; 0x06
    26c8:	9a 83       	std	Y+2, r25	; 0x02
    26ca:	89 83       	std	Y+1, r24	; 0x01
    26cc:	89 81       	ldd	r24, Y+1	; 0x01
    26ce:	9a 81       	ldd	r25, Y+2	; 0x02
    26d0:	01 97       	sbiw	r24, 0x01	; 1
    26d2:	f1 f7       	brne	.-4      	; 0x26d0 <LCD_writeData+0x472>
    26d4:	9a 83       	std	Y+2, r25	; 0x02
    26d6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    26d8:	e9 96       	adiw	r28, 0x39	; 57
    26da:	0f b6       	in	r0, 0x3f	; 63
    26dc:	f8 94       	cli
    26de:	de bf       	out	0x3e, r29	; 62
    26e0:	0f be       	out	0x3f, r0	; 63
    26e2:	cd bf       	out	0x3d, r28	; 61
    26e4:	cf 91       	pop	r28
    26e6:	df 91       	pop	r29
    26e8:	08 95       	ret

000026ea <LCD_goToRowColumn>:
void LCD_goToRowColumn(uint8 row,uint8 col)
{
    26ea:	df 93       	push	r29
    26ec:	cf 93       	push	r28
    26ee:	00 d0       	rcall	.+0      	; 0x26f0 <LCD_goToRowColumn+0x6>
    26f0:	00 d0       	rcall	.+0      	; 0x26f2 <LCD_goToRowColumn+0x8>
    26f2:	0f 92       	push	r0
    26f4:	cd b7       	in	r28, 0x3d	; 61
    26f6:	de b7       	in	r29, 0x3e	; 62
    26f8:	8a 83       	std	Y+2, r24	; 0x02
    26fa:	6b 83       	std	Y+3, r22	; 0x03
	uint8 Address;

	/* first of all calculate the required address */
	switch(row)
    26fc:	8a 81       	ldd	r24, Y+2	; 0x02
    26fe:	28 2f       	mov	r18, r24
    2700:	30 e0       	ldi	r19, 0x00	; 0
    2702:	3d 83       	std	Y+5, r19	; 0x05
    2704:	2c 83       	std	Y+4, r18	; 0x04
    2706:	8c 81       	ldd	r24, Y+4	; 0x04
    2708:	9d 81       	ldd	r25, Y+5	; 0x05
    270a:	81 30       	cpi	r24, 0x01	; 1
    270c:	91 05       	cpc	r25, r1
    270e:	c9 f0       	breq	.+50     	; 0x2742 <LCD_goToRowColumn+0x58>
    2710:	2c 81       	ldd	r18, Y+4	; 0x04
    2712:	3d 81       	ldd	r19, Y+5	; 0x05
    2714:	22 30       	cpi	r18, 0x02	; 2
    2716:	31 05       	cpc	r19, r1
    2718:	2c f4       	brge	.+10     	; 0x2724 <LCD_goToRowColumn+0x3a>
    271a:	8c 81       	ldd	r24, Y+4	; 0x04
    271c:	9d 81       	ldd	r25, Y+5	; 0x05
    271e:	00 97       	sbiw	r24, 0x00	; 0
    2720:	61 f0       	breq	.+24     	; 0x273a <LCD_goToRowColumn+0x50>
    2722:	1a c0       	rjmp	.+52     	; 0x2758 <LCD_goToRowColumn+0x6e>
    2724:	2c 81       	ldd	r18, Y+4	; 0x04
    2726:	3d 81       	ldd	r19, Y+5	; 0x05
    2728:	22 30       	cpi	r18, 0x02	; 2
    272a:	31 05       	cpc	r19, r1
    272c:	71 f0       	breq	.+28     	; 0x274a <LCD_goToRowColumn+0x60>
    272e:	8c 81       	ldd	r24, Y+4	; 0x04
    2730:	9d 81       	ldd	r25, Y+5	; 0x05
    2732:	83 30       	cpi	r24, 0x03	; 3
    2734:	91 05       	cpc	r25, r1
    2736:	69 f0       	breq	.+26     	; 0x2752 <LCD_goToRowColumn+0x68>
    2738:	0f c0       	rjmp	.+30     	; 0x2758 <LCD_goToRowColumn+0x6e>
	{
		case 0:
				Address=0x80+col;
    273a:	8b 81       	ldd	r24, Y+3	; 0x03
    273c:	80 58       	subi	r24, 0x80	; 128
    273e:	89 83       	std	Y+1, r24	; 0x01
    2740:	0b c0       	rjmp	.+22     	; 0x2758 <LCD_goToRowColumn+0x6e>
				break;
		case 1:
				Address=0xC0+col;
    2742:	8b 81       	ldd	r24, Y+3	; 0x03
    2744:	80 54       	subi	r24, 0x40	; 64
    2746:	89 83       	std	Y+1, r24	; 0x01
    2748:	07 c0       	rjmp	.+14     	; 0x2758 <LCD_goToRowColumn+0x6e>
				break;
		case 2:
				Address=0x94+col;
    274a:	8b 81       	ldd	r24, Y+3	; 0x03
    274c:	8c 56       	subi	r24, 0x6C	; 108
    274e:	89 83       	std	Y+1, r24	; 0x01
    2750:	03 c0       	rjmp	.+6      	; 0x2758 <LCD_goToRowColumn+0x6e>
				break;
		case 3:
				Address=0xD4+col;
    2752:	8b 81       	ldd	r24, Y+3	; 0x03
    2754:	8c 52       	subi	r24, 0x2C	; 44
    2756:	89 83       	std	Y+1, r24	; 0x01
				break;
	}
	/* to write to a specific address in the LCD
	 * we need to apply the corresponding command 0b10000000+Address */
	LCD_writeCommand(Address);
    2758:	89 81       	ldd	r24, Y+1	; 0x01
    275a:	0e 94 56 0f 	call	0x1eac	; 0x1eac <LCD_writeCommand>
}
    275e:	0f 90       	pop	r0
    2760:	0f 90       	pop	r0
    2762:	0f 90       	pop	r0
    2764:	0f 90       	pop	r0
    2766:	0f 90       	pop	r0
    2768:	cf 91       	pop	r28
    276a:	df 91       	pop	r29
    276c:	08 95       	ret

0000276e <LCD_displayString>:

void LCD_displayString(const char *Str)
{
    276e:	df 93       	push	r29
    2770:	cf 93       	push	r28
    2772:	00 d0       	rcall	.+0      	; 0x2774 <LCD_displayString+0x6>
    2774:	0f 92       	push	r0
    2776:	cd b7       	in	r28, 0x3d	; 61
    2778:	de b7       	in	r29, 0x3e	; 62
    277a:	9b 83       	std	Y+3, r25	; 0x03
    277c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    277e:	19 82       	std	Y+1, r1	; 0x01
    2780:	0e c0       	rjmp	.+28     	; 0x279e <LCD_displayString+0x30>
	while(Str[i] != '\0')
	{
		LCD_writeData(Str[i]);
    2782:	89 81       	ldd	r24, Y+1	; 0x01
    2784:	28 2f       	mov	r18, r24
    2786:	30 e0       	ldi	r19, 0x00	; 0
    2788:	8a 81       	ldd	r24, Y+2	; 0x02
    278a:	9b 81       	ldd	r25, Y+3	; 0x03
    278c:	fc 01       	movw	r30, r24
    278e:	e2 0f       	add	r30, r18
    2790:	f3 1f       	adc	r31, r19
    2792:	80 81       	ld	r24, Z
    2794:	0e 94 2f 11 	call	0x225e	; 0x225e <LCD_writeData>
		i++;
    2798:	89 81       	ldd	r24, Y+1	; 0x01
    279a:	8f 5f       	subi	r24, 0xFF	; 255
    279c:	89 83       	std	Y+1, r24	; 0x01
}

void LCD_displayString(const char *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
    279e:	89 81       	ldd	r24, Y+1	; 0x01
    27a0:	28 2f       	mov	r18, r24
    27a2:	30 e0       	ldi	r19, 0x00	; 0
    27a4:	8a 81       	ldd	r24, Y+2	; 0x02
    27a6:	9b 81       	ldd	r25, Y+3	; 0x03
    27a8:	fc 01       	movw	r30, r24
    27aa:	e2 0f       	add	r30, r18
    27ac:	f3 1f       	adc	r31, r19
    27ae:	80 81       	ld	r24, Z
    27b0:	88 23       	and	r24, r24
    27b2:	39 f7       	brne	.-50     	; 0x2782 <LCD_displayString+0x14>
	{
		LCD_writeData(Str[i]);
		i++;
	}
}
    27b4:	0f 90       	pop	r0
    27b6:	0f 90       	pop	r0
    27b8:	0f 90       	pop	r0
    27ba:	cf 91       	pop	r28
    27bc:	df 91       	pop	r29
    27be:	08 95       	ret

000027c0 <LCD_clearScreen>:
void LCD_clearScreen(void)
{
    27c0:	df 93       	push	r29
    27c2:	cf 93       	push	r28
    27c4:	cd b7       	in	r28, 0x3d	; 61
    27c6:	de b7       	in	r29, 0x3e	; 62
	LCD_writeCommand(CLEAR_COMMAND); //clear display
    27c8:	81 e0       	ldi	r24, 0x01	; 1
    27ca:	0e 94 56 0f 	call	0x1eac	; 0x1eac <LCD_writeCommand>
}
    27ce:	cf 91       	pop	r28
    27d0:	df 91       	pop	r29
    27d2:	08 95       	ret

000027d4 <LCD_intgerToString>:

void LCD_intgerToString(int data)
{
    27d4:	df 93       	push	r29
    27d6:	cf 93       	push	r28
    27d8:	cd b7       	in	r28, 0x3d	; 61
    27da:	de b7       	in	r29, 0x3e	; 62
    27dc:	62 97       	sbiw	r28, 0x12	; 18
    27de:	0f b6       	in	r0, 0x3f	; 63
    27e0:	f8 94       	cli
    27e2:	de bf       	out	0x3e, r29	; 62
    27e4:	0f be       	out	0x3f, r0	; 63
    27e6:	cd bf       	out	0x3d, r28	; 61
    27e8:	9a 8b       	std	Y+18, r25	; 0x12
    27ea:	89 8b       	std	Y+17, r24	; 0x11
   char buff[16]; /* String to hold the ascii result */
   itoa(data,buff,10); /* 10 for decimal */
    27ec:	89 89       	ldd	r24, Y+17	; 0x11
    27ee:	9a 89       	ldd	r25, Y+18	; 0x12
    27f0:	9e 01       	movw	r18, r28
    27f2:	2f 5f       	subi	r18, 0xFF	; 255
    27f4:	3f 4f       	sbci	r19, 0xFF	; 255
    27f6:	b9 01       	movw	r22, r18
    27f8:	4a e0       	ldi	r20, 0x0A	; 10
    27fa:	50 e0       	ldi	r21, 0x00	; 0
    27fc:	0e 94 41 15 	call	0x2a82	; 0x2a82 <itoa>
   LCD_displayString(buff);
    2800:	ce 01       	movw	r24, r28
    2802:	01 96       	adiw	r24, 0x01	; 1
    2804:	0e 94 b7 13 	call	0x276e	; 0x276e <LCD_displayString>
}
    2808:	62 96       	adiw	r28, 0x12	; 18
    280a:	0f b6       	in	r0, 0x3f	; 63
    280c:	f8 94       	cli
    280e:	de bf       	out	0x3e, r29	; 62
    2810:	0f be       	out	0x3f, r0	; 63
    2812:	cd bf       	out	0x3d, r28	; 61
    2814:	cf 91       	pop	r28
    2816:	df 91       	pop	r29
    2818:	08 95       	ret

0000281a <main>:
uint8 g_seed[8] = {0};
uint8 g_encrypted_seed[8] = {0};
uint8 Secure_Access;
uint8 g_key[4] = {0};
int main(void)
{
    281a:	ef 92       	push	r14
    281c:	ff 92       	push	r15
    281e:	0f 93       	push	r16
    2820:	df 93       	push	r29
    2822:	cf 93       	push	r28
    2824:	cd b7       	in	r28, 0x3d	; 61
    2826:	de b7       	in	r29, 0x3e	; 62

		LED_setUpDirection(PORTA_ID, 7, PIN_OUTPUT);
    2828:	80 e0       	ldi	r24, 0x00	; 0
    282a:	67 e0       	ldi	r22, 0x07	; 7
    282c:	41 e0       	ldi	r20, 0x01	; 1
    282e:	0e 94 ff 0c 	call	0x19fe	; 0x19fe <LED_setUpDirection>
		LCD_init();
    2832:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <LCD_init>
		LCD_goToRowColumn(0, 1);
    2836:	80 e0       	ldi	r24, 0x00	; 0
    2838:	61 e0       	ldi	r22, 0x01	; 1
    283a:	0e 94 75 13 	call	0x26ea	; 0x26ea <LCD_goToRowColumn>
		USART_init();
    283e:	0e 94 fe 05 	call	0xbfc	; 0xbfc <USART_init>

	while(1)
	{
		//RECIVE ServiceID--->27  OR 31
		recieve_SID(access);
    2842:	8d e7       	ldi	r24, 0x7D	; 125
    2844:	90 e0       	ldi	r25, 0x00	; 0
    2846:	0e 94 c3 0a 	call	0x1586	; 0x1586 <recieve_SID>


		if(access[0] == '2' && access[1] == '7')
    284a:	80 91 7d 00 	lds	r24, 0x007D
    284e:	82 33       	cpi	r24, 0x32	; 50
    2850:	81 f4       	brne	.+32     	; 0x2872 <main+0x58>
    2852:	80 91 7e 00 	lds	r24, 0x007E
    2856:	87 33       	cpi	r24, 0x37	; 55
    2858:	61 f4       	brne	.+24     	; 0x2872 <main+0x58>
		{
			Secure_Access=security_access_request(sfid,g_seed,g_encrypted_seed);
    285a:	8f e7       	ldi	r24, 0x7F	; 127
    285c:	90 e0       	ldi	r25, 0x00	; 0
    285e:	21 e8       	ldi	r18, 0x81	; 129
    2860:	30 e0       	ldi	r19, 0x00	; 0
    2862:	49 e8       	ldi	r20, 0x89	; 137
    2864:	50 e0       	ldi	r21, 0x00	; 0
    2866:	b9 01       	movw	r22, r18
    2868:	0e 94 e4 0a 	call	0x15c8	; 0x15c8 <security_access_request>
    286c:	80 93 95 00 	sts	0x0095, r24
    2870:	e8 cf       	rjmp	.-48     	; 0x2842 <main+0x28>

		}
		else if(access[0] == '3' && access[1] == '1')
    2872:	80 91 7d 00 	lds	r24, 0x007D
    2876:	83 33       	cpi	r24, 0x33	; 51
    2878:	21 f7       	brne	.-56     	; 0x2842 <main+0x28>
    287a:	80 91 7e 00 	lds	r24, 0x007E
    287e:	81 33       	cpi	r24, 0x31	; 49
    2880:	01 f7       	brne	.-64     	; 0x2842 <main+0x28>
		{
			if(Secure_Access == 1)
    2882:	80 91 95 00 	lds	r24, 0x0095
    2886:	81 30       	cpi	r24, 0x01	; 1
    2888:	81 f5       	brne	.+96     	; 0x28ea <main+0xd0>
			{
				//receive 01
				recieve_SID(sfid);
    288a:	8f e7       	ldi	r24, 0x7F	; 127
    288c:	90 e0       	ldi	r25, 0x00	; 0
    288e:	0e 94 c3 0a 	call	0x1586	; 0x1586 <recieve_SID>
				send_key(g_key,4);
    2892:	81 e9       	ldi	r24, 0x91	; 145
    2894:	90 e0       	ldi	r25, 0x00	; 0
    2896:	64 e0       	ldi	r22, 0x04	; 4
    2898:	0e 94 3a 0c 	call	0x1874	; 0x1874 <send_key>
				if(g_key[0] == 'A' && g_key[1] == 'A' && g_key[2] == '0' && g_key[3] == '0')
    289c:	80 91 91 00 	lds	r24, 0x0091
    28a0:	81 34       	cpi	r24, 0x41	; 65
    28a2:	79 f6       	brne	.-98     	; 0x2842 <main+0x28>
    28a4:	80 91 92 00 	lds	r24, 0x0092
    28a8:	81 34       	cpi	r24, 0x41	; 65
    28aa:	59 f6       	brne	.-106    	; 0x2842 <main+0x28>
    28ac:	80 91 93 00 	lds	r24, 0x0093
    28b0:	80 33       	cpi	r24, 0x30	; 48
    28b2:	39 f6       	brne	.-114    	; 0x2842 <main+0x28>
    28b4:	80 91 94 00 	lds	r24, 0x0094
    28b8:	80 33       	cpi	r24, 0x30	; 48
    28ba:	19 f6       	brne	.-122    	; 0x2842 <main+0x28>
				{
					LED_ON(PORTA_ID, 7); // high for led
    28bc:	80 e0       	ldi	r24, 0x00	; 0
    28be:	67 e0       	ldi	r22, 0x07	; 7
    28c0:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <LED_ON>
					LCD_goToRowColumn(0, 0);
    28c4:	80 e0       	ldi	r24, 0x00	; 0
    28c6:	60 e0       	ldi	r22, 0x00	; 0
    28c8:	0e 94 75 13 	call	0x26ea	; 0x26ea <LCD_goToRowColumn>
					LCD_displayString("Congratulation");
    28cc:	80 e6       	ldi	r24, 0x60	; 96
    28ce:	90 e0       	ldi	r25, 0x00	; 0
    28d0:	0e 94 b7 13 	call	0x276e	; 0x276e <LCD_displayString>
					Positive_Response(SR_SID_1, SR_SID_2, SR_SSID_1, SR_SSID_2, 1, g_key);
    28d4:	e1 e9       	ldi	r30, 0x91	; 145
    28d6:	f0 e0       	ldi	r31, 0x00	; 0
    28d8:	83 e3       	ldi	r24, 0x33	; 51
    28da:	61 e3       	ldi	r22, 0x31	; 49
    28dc:	40 e3       	ldi	r20, 0x30	; 48
    28de:	21 e3       	ldi	r18, 0x31	; 49
    28e0:	01 e0       	ldi	r16, 0x01	; 1
    28e2:	7f 01       	movw	r14, r30
    28e4:	0e 94 64 0b 	call	0x16c8	; 0x16c8 <Positive_Response>
    28e8:	ac cf       	rjmp	.-168    	; 0x2842 <main+0x28>

				}
			}
			else
			{
				recieve_SID(access);
    28ea:	8d e7       	ldi	r24, 0x7D	; 125
    28ec:	90 e0       	ldi	r25, 0x00	; 0
    28ee:	0e 94 c3 0a 	call	0x1586	; 0x1586 <recieve_SID>
				send_key(g_key, 4);
    28f2:	81 e9       	ldi	r24, 0x91	; 145
    28f4:	90 e0       	ldi	r25, 0x00	; 0
    28f6:	64 e0       	ldi	r22, 0x04	; 4
    28f8:	0e 94 3a 0c 	call	0x1874	; 0x1874 <send_key>
				send_wrong_Frame(31);
    28fc:	8f e1       	ldi	r24, 0x1F	; 31
    28fe:	0e 94 b0 0b 	call	0x1760	; 0x1760 <send_wrong_Frame>
    2902:	9f cf       	rjmp	.-194    	; 0x2842 <main+0x28>

00002904 <__divmodhi4>:
    2904:	97 fb       	bst	r25, 7
    2906:	09 2e       	mov	r0, r25
    2908:	07 26       	eor	r0, r23
    290a:	0a d0       	rcall	.+20     	; 0x2920 <__divmodhi4_neg1>
    290c:	77 fd       	sbrc	r23, 7
    290e:	04 d0       	rcall	.+8      	; 0x2918 <__divmodhi4_neg2>
    2910:	0c d0       	rcall	.+24     	; 0x292a <__udivmodhi4>
    2912:	06 d0       	rcall	.+12     	; 0x2920 <__divmodhi4_neg1>
    2914:	00 20       	and	r0, r0
    2916:	1a f4       	brpl	.+6      	; 0x291e <__divmodhi4_exit>

00002918 <__divmodhi4_neg2>:
    2918:	70 95       	com	r23
    291a:	61 95       	neg	r22
    291c:	7f 4f       	sbci	r23, 0xFF	; 255

0000291e <__divmodhi4_exit>:
    291e:	08 95       	ret

00002920 <__divmodhi4_neg1>:
    2920:	f6 f7       	brtc	.-4      	; 0x291e <__divmodhi4_exit>
    2922:	90 95       	com	r25
    2924:	81 95       	neg	r24
    2926:	9f 4f       	sbci	r25, 0xFF	; 255
    2928:	08 95       	ret

0000292a <__udivmodhi4>:
    292a:	aa 1b       	sub	r26, r26
    292c:	bb 1b       	sub	r27, r27
    292e:	51 e1       	ldi	r21, 0x11	; 17
    2930:	07 c0       	rjmp	.+14     	; 0x2940 <__udivmodhi4_ep>

00002932 <__udivmodhi4_loop>:
    2932:	aa 1f       	adc	r26, r26
    2934:	bb 1f       	adc	r27, r27
    2936:	a6 17       	cp	r26, r22
    2938:	b7 07       	cpc	r27, r23
    293a:	10 f0       	brcs	.+4      	; 0x2940 <__udivmodhi4_ep>
    293c:	a6 1b       	sub	r26, r22
    293e:	b7 0b       	sbc	r27, r23

00002940 <__udivmodhi4_ep>:
    2940:	88 1f       	adc	r24, r24
    2942:	99 1f       	adc	r25, r25
    2944:	5a 95       	dec	r21
    2946:	a9 f7       	brne	.-22     	; 0x2932 <__udivmodhi4_loop>
    2948:	80 95       	com	r24
    294a:	90 95       	com	r25
    294c:	bc 01       	movw	r22, r24
    294e:	cd 01       	movw	r24, r26
    2950:	08 95       	ret

00002952 <__prologue_saves__>:
    2952:	2f 92       	push	r2
    2954:	3f 92       	push	r3
    2956:	4f 92       	push	r4
    2958:	5f 92       	push	r5
    295a:	6f 92       	push	r6
    295c:	7f 92       	push	r7
    295e:	8f 92       	push	r8
    2960:	9f 92       	push	r9
    2962:	af 92       	push	r10
    2964:	bf 92       	push	r11
    2966:	cf 92       	push	r12
    2968:	df 92       	push	r13
    296a:	ef 92       	push	r14
    296c:	ff 92       	push	r15
    296e:	0f 93       	push	r16
    2970:	1f 93       	push	r17
    2972:	cf 93       	push	r28
    2974:	df 93       	push	r29
    2976:	cd b7       	in	r28, 0x3d	; 61
    2978:	de b7       	in	r29, 0x3e	; 62
    297a:	ca 1b       	sub	r28, r26
    297c:	db 0b       	sbc	r29, r27
    297e:	0f b6       	in	r0, 0x3f	; 63
    2980:	f8 94       	cli
    2982:	de bf       	out	0x3e, r29	; 62
    2984:	0f be       	out	0x3f, r0	; 63
    2986:	cd bf       	out	0x3d, r28	; 61
    2988:	09 94       	ijmp

0000298a <__epilogue_restores__>:
    298a:	2a 88       	ldd	r2, Y+18	; 0x12
    298c:	39 88       	ldd	r3, Y+17	; 0x11
    298e:	48 88       	ldd	r4, Y+16	; 0x10
    2990:	5f 84       	ldd	r5, Y+15	; 0x0f
    2992:	6e 84       	ldd	r6, Y+14	; 0x0e
    2994:	7d 84       	ldd	r7, Y+13	; 0x0d
    2996:	8c 84       	ldd	r8, Y+12	; 0x0c
    2998:	9b 84       	ldd	r9, Y+11	; 0x0b
    299a:	aa 84       	ldd	r10, Y+10	; 0x0a
    299c:	b9 84       	ldd	r11, Y+9	; 0x09
    299e:	c8 84       	ldd	r12, Y+8	; 0x08
    29a0:	df 80       	ldd	r13, Y+7	; 0x07
    29a2:	ee 80       	ldd	r14, Y+6	; 0x06
    29a4:	fd 80       	ldd	r15, Y+5	; 0x05
    29a6:	0c 81       	ldd	r16, Y+4	; 0x04
    29a8:	1b 81       	ldd	r17, Y+3	; 0x03
    29aa:	aa 81       	ldd	r26, Y+2	; 0x02
    29ac:	b9 81       	ldd	r27, Y+1	; 0x01
    29ae:	ce 0f       	add	r28, r30
    29b0:	d1 1d       	adc	r29, r1
    29b2:	0f b6       	in	r0, 0x3f	; 63
    29b4:	f8 94       	cli
    29b6:	de bf       	out	0x3e, r29	; 62
    29b8:	0f be       	out	0x3f, r0	; 63
    29ba:	cd bf       	out	0x3d, r28	; 61
    29bc:	ed 01       	movw	r28, r26
    29be:	08 95       	ret

000029c0 <do_rand>:
    29c0:	a0 e0       	ldi	r26, 0x00	; 0
    29c2:	b0 e0       	ldi	r27, 0x00	; 0
    29c4:	e6 ee       	ldi	r30, 0xE6	; 230
    29c6:	f4 e1       	ldi	r31, 0x14	; 20
    29c8:	0c 94 b1 14 	jmp	0x2962	; 0x2962 <__prologue_saves__+0x10>
    29cc:	ec 01       	movw	r28, r24
    29ce:	a8 80       	ld	r10, Y
    29d0:	b9 80       	ldd	r11, Y+1	; 0x01
    29d2:	ca 80       	ldd	r12, Y+2	; 0x02
    29d4:	db 80       	ldd	r13, Y+3	; 0x03
    29d6:	a1 14       	cp	r10, r1
    29d8:	b1 04       	cpc	r11, r1
    29da:	c1 04       	cpc	r12, r1
    29dc:	d1 04       	cpc	r13, r1
    29de:	41 f4       	brne	.+16     	; 0x29f0 <do_rand+0x30>
    29e0:	84 e2       	ldi	r24, 0x24	; 36
    29e2:	a8 2e       	mov	r10, r24
    29e4:	89 ed       	ldi	r24, 0xD9	; 217
    29e6:	b8 2e       	mov	r11, r24
    29e8:	8b e5       	ldi	r24, 0x5B	; 91
    29ea:	c8 2e       	mov	r12, r24
    29ec:	87 e0       	ldi	r24, 0x07	; 7
    29ee:	d8 2e       	mov	r13, r24
    29f0:	c6 01       	movw	r24, r12
    29f2:	b5 01       	movw	r22, r10
    29f4:	2d e1       	ldi	r18, 0x1D	; 29
    29f6:	33 ef       	ldi	r19, 0xF3	; 243
    29f8:	41 e0       	ldi	r20, 0x01	; 1
    29fa:	50 e0       	ldi	r21, 0x00	; 0
    29fc:	0e 94 91 15 	call	0x2b22	; 0x2b22 <__divmodsi4>
    2a00:	27 ea       	ldi	r18, 0xA7	; 167
    2a02:	31 e4       	ldi	r19, 0x41	; 65
    2a04:	40 e0       	ldi	r20, 0x00	; 0
    2a06:	50 e0       	ldi	r21, 0x00	; 0
    2a08:	0e 94 72 15 	call	0x2ae4	; 0x2ae4 <__mulsi3>
    2a0c:	7b 01       	movw	r14, r22
    2a0e:	8c 01       	movw	r16, r24
    2a10:	c6 01       	movw	r24, r12
    2a12:	b5 01       	movw	r22, r10
    2a14:	2d e1       	ldi	r18, 0x1D	; 29
    2a16:	33 ef       	ldi	r19, 0xF3	; 243
    2a18:	41 e0       	ldi	r20, 0x01	; 1
    2a1a:	50 e0       	ldi	r21, 0x00	; 0
    2a1c:	0e 94 91 15 	call	0x2b22	; 0x2b22 <__divmodsi4>
    2a20:	ca 01       	movw	r24, r20
    2a22:	b9 01       	movw	r22, r18
    2a24:	2c ee       	ldi	r18, 0xEC	; 236
    2a26:	34 ef       	ldi	r19, 0xF4	; 244
    2a28:	4f ef       	ldi	r20, 0xFF	; 255
    2a2a:	5f ef       	ldi	r21, 0xFF	; 255
    2a2c:	0e 94 72 15 	call	0x2ae4	; 0x2ae4 <__mulsi3>
    2a30:	6e 0d       	add	r22, r14
    2a32:	7f 1d       	adc	r23, r15
    2a34:	80 1f       	adc	r24, r16
    2a36:	91 1f       	adc	r25, r17
    2a38:	97 ff       	sbrs	r25, 7
    2a3a:	04 c0       	rjmp	.+8      	; 0x2a44 <do_rand+0x84>
    2a3c:	61 50       	subi	r22, 0x01	; 1
    2a3e:	70 40       	sbci	r23, 0x00	; 0
    2a40:	80 40       	sbci	r24, 0x00	; 0
    2a42:	90 48       	sbci	r25, 0x80	; 128
    2a44:	68 83       	st	Y, r22
    2a46:	79 83       	std	Y+1, r23	; 0x01
    2a48:	8a 83       	std	Y+2, r24	; 0x02
    2a4a:	9b 83       	std	Y+3, r25	; 0x03
    2a4c:	9b 01       	movw	r18, r22
    2a4e:	3f 77       	andi	r19, 0x7F	; 127
    2a50:	c9 01       	movw	r24, r18
    2a52:	cd b7       	in	r28, 0x3d	; 61
    2a54:	de b7       	in	r29, 0x3e	; 62
    2a56:	ea e0       	ldi	r30, 0x0A	; 10
    2a58:	0c 94 cd 14 	jmp	0x299a	; 0x299a <__epilogue_restores__+0x10>

00002a5c <rand_r>:
    2a5c:	0e 94 e0 14 	call	0x29c0	; 0x29c0 <do_rand>
    2a60:	08 95       	ret

00002a62 <rand>:
    2a62:	87 e7       	ldi	r24, 0x77	; 119
    2a64:	90 e0       	ldi	r25, 0x00	; 0
    2a66:	0e 94 e0 14 	call	0x29c0	; 0x29c0 <do_rand>
    2a6a:	08 95       	ret

00002a6c <srand>:
    2a6c:	a0 e0       	ldi	r26, 0x00	; 0
    2a6e:	b0 e0       	ldi	r27, 0x00	; 0
    2a70:	80 93 77 00 	sts	0x0077, r24
    2a74:	90 93 78 00 	sts	0x0078, r25
    2a78:	a0 93 79 00 	sts	0x0079, r26
    2a7c:	b0 93 7a 00 	sts	0x007A, r27
    2a80:	08 95       	ret

00002a82 <itoa>:
    2a82:	fb 01       	movw	r30, r22
    2a84:	9f 01       	movw	r18, r30
    2a86:	e8 94       	clt
    2a88:	42 30       	cpi	r20, 0x02	; 2
    2a8a:	c4 f0       	brlt	.+48     	; 0x2abc <itoa+0x3a>
    2a8c:	45 32       	cpi	r20, 0x25	; 37
    2a8e:	b4 f4       	brge	.+44     	; 0x2abc <itoa+0x3a>
    2a90:	4a 30       	cpi	r20, 0x0A	; 10
    2a92:	29 f4       	brne	.+10     	; 0x2a9e <itoa+0x1c>
    2a94:	97 fb       	bst	r25, 7
    2a96:	1e f4       	brtc	.+6      	; 0x2a9e <itoa+0x1c>
    2a98:	90 95       	com	r25
    2a9a:	81 95       	neg	r24
    2a9c:	9f 4f       	sbci	r25, 0xFF	; 255
    2a9e:	64 2f       	mov	r22, r20
    2aa0:	77 27       	eor	r23, r23
    2aa2:	0e 94 95 14 	call	0x292a	; 0x292a <__udivmodhi4>
    2aa6:	80 5d       	subi	r24, 0xD0	; 208
    2aa8:	8a 33       	cpi	r24, 0x3A	; 58
    2aaa:	0c f0       	brlt	.+2      	; 0x2aae <itoa+0x2c>
    2aac:	89 5d       	subi	r24, 0xD9	; 217
    2aae:	81 93       	st	Z+, r24
    2ab0:	cb 01       	movw	r24, r22
    2ab2:	00 97       	sbiw	r24, 0x00	; 0
    2ab4:	a1 f7       	brne	.-24     	; 0x2a9e <itoa+0x1c>
    2ab6:	16 f4       	brtc	.+4      	; 0x2abc <itoa+0x3a>
    2ab8:	5d e2       	ldi	r21, 0x2D	; 45
    2aba:	51 93       	st	Z+, r21
    2abc:	10 82       	st	Z, r1
    2abe:	c9 01       	movw	r24, r18
    2ac0:	0c 94 62 15 	jmp	0x2ac4	; 0x2ac4 <strrev>

00002ac4 <strrev>:
    2ac4:	dc 01       	movw	r26, r24
    2ac6:	fc 01       	movw	r30, r24
    2ac8:	67 2f       	mov	r22, r23
    2aca:	71 91       	ld	r23, Z+
    2acc:	77 23       	and	r23, r23
    2ace:	e1 f7       	brne	.-8      	; 0x2ac8 <strrev+0x4>
    2ad0:	32 97       	sbiw	r30, 0x02	; 2
    2ad2:	04 c0       	rjmp	.+8      	; 0x2adc <strrev+0x18>
    2ad4:	7c 91       	ld	r23, X
    2ad6:	6d 93       	st	X+, r22
    2ad8:	70 83       	st	Z, r23
    2ada:	62 91       	ld	r22, -Z
    2adc:	ae 17       	cp	r26, r30
    2ade:	bf 07       	cpc	r27, r31
    2ae0:	c8 f3       	brcs	.-14     	; 0x2ad4 <strrev+0x10>
    2ae2:	08 95       	ret

00002ae4 <__mulsi3>:
    2ae4:	62 9f       	mul	r22, r18
    2ae6:	d0 01       	movw	r26, r0
    2ae8:	73 9f       	mul	r23, r19
    2aea:	f0 01       	movw	r30, r0
    2aec:	82 9f       	mul	r24, r18
    2aee:	e0 0d       	add	r30, r0
    2af0:	f1 1d       	adc	r31, r1
    2af2:	64 9f       	mul	r22, r20
    2af4:	e0 0d       	add	r30, r0
    2af6:	f1 1d       	adc	r31, r1
    2af8:	92 9f       	mul	r25, r18
    2afa:	f0 0d       	add	r31, r0
    2afc:	83 9f       	mul	r24, r19
    2afe:	f0 0d       	add	r31, r0
    2b00:	74 9f       	mul	r23, r20
    2b02:	f0 0d       	add	r31, r0
    2b04:	65 9f       	mul	r22, r21
    2b06:	f0 0d       	add	r31, r0
    2b08:	99 27       	eor	r25, r25
    2b0a:	72 9f       	mul	r23, r18
    2b0c:	b0 0d       	add	r27, r0
    2b0e:	e1 1d       	adc	r30, r1
    2b10:	f9 1f       	adc	r31, r25
    2b12:	63 9f       	mul	r22, r19
    2b14:	b0 0d       	add	r27, r0
    2b16:	e1 1d       	adc	r30, r1
    2b18:	f9 1f       	adc	r31, r25
    2b1a:	bd 01       	movw	r22, r26
    2b1c:	cf 01       	movw	r24, r30
    2b1e:	11 24       	eor	r1, r1
    2b20:	08 95       	ret

00002b22 <__divmodsi4>:
    2b22:	97 fb       	bst	r25, 7
    2b24:	09 2e       	mov	r0, r25
    2b26:	05 26       	eor	r0, r21
    2b28:	0e d0       	rcall	.+28     	; 0x2b46 <__divmodsi4_neg1>
    2b2a:	57 fd       	sbrc	r21, 7
    2b2c:	04 d0       	rcall	.+8      	; 0x2b36 <__divmodsi4_neg2>
    2b2e:	14 d0       	rcall	.+40     	; 0x2b58 <__udivmodsi4>
    2b30:	0a d0       	rcall	.+20     	; 0x2b46 <__divmodsi4_neg1>
    2b32:	00 1c       	adc	r0, r0
    2b34:	38 f4       	brcc	.+14     	; 0x2b44 <__divmodsi4_exit>

00002b36 <__divmodsi4_neg2>:
    2b36:	50 95       	com	r21
    2b38:	40 95       	com	r20
    2b3a:	30 95       	com	r19
    2b3c:	21 95       	neg	r18
    2b3e:	3f 4f       	sbci	r19, 0xFF	; 255
    2b40:	4f 4f       	sbci	r20, 0xFF	; 255
    2b42:	5f 4f       	sbci	r21, 0xFF	; 255

00002b44 <__divmodsi4_exit>:
    2b44:	08 95       	ret

00002b46 <__divmodsi4_neg1>:
    2b46:	f6 f7       	brtc	.-4      	; 0x2b44 <__divmodsi4_exit>
    2b48:	90 95       	com	r25
    2b4a:	80 95       	com	r24
    2b4c:	70 95       	com	r23
    2b4e:	61 95       	neg	r22
    2b50:	7f 4f       	sbci	r23, 0xFF	; 255
    2b52:	8f 4f       	sbci	r24, 0xFF	; 255
    2b54:	9f 4f       	sbci	r25, 0xFF	; 255
    2b56:	08 95       	ret

00002b58 <__udivmodsi4>:
    2b58:	a1 e2       	ldi	r26, 0x21	; 33
    2b5a:	1a 2e       	mov	r1, r26
    2b5c:	aa 1b       	sub	r26, r26
    2b5e:	bb 1b       	sub	r27, r27
    2b60:	fd 01       	movw	r30, r26
    2b62:	0d c0       	rjmp	.+26     	; 0x2b7e <__udivmodsi4_ep>

00002b64 <__udivmodsi4_loop>:
    2b64:	aa 1f       	adc	r26, r26
    2b66:	bb 1f       	adc	r27, r27
    2b68:	ee 1f       	adc	r30, r30
    2b6a:	ff 1f       	adc	r31, r31
    2b6c:	a2 17       	cp	r26, r18
    2b6e:	b3 07       	cpc	r27, r19
    2b70:	e4 07       	cpc	r30, r20
    2b72:	f5 07       	cpc	r31, r21
    2b74:	20 f0       	brcs	.+8      	; 0x2b7e <__udivmodsi4_ep>
    2b76:	a2 1b       	sub	r26, r18
    2b78:	b3 0b       	sbc	r27, r19
    2b7a:	e4 0b       	sbc	r30, r20
    2b7c:	f5 0b       	sbc	r31, r21

00002b7e <__udivmodsi4_ep>:
    2b7e:	66 1f       	adc	r22, r22
    2b80:	77 1f       	adc	r23, r23
    2b82:	88 1f       	adc	r24, r24
    2b84:	99 1f       	adc	r25, r25
    2b86:	1a 94       	dec	r1
    2b88:	69 f7       	brne	.-38     	; 0x2b64 <__udivmodsi4_loop>
    2b8a:	60 95       	com	r22
    2b8c:	70 95       	com	r23
    2b8e:	80 95       	com	r24
    2b90:	90 95       	com	r25
    2b92:	9b 01       	movw	r18, r22
    2b94:	ac 01       	movw	r20, r24
    2b96:	bd 01       	movw	r22, r26
    2b98:	cf 01       	movw	r24, r30
    2b9a:	08 95       	ret

00002b9c <_exit>:
    2b9c:	f8 94       	cli

00002b9e <__stop_program>:
    2b9e:	ff cf       	rjmp	.-2      	; 0x2b9e <__stop_program>
