/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [6:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_27z;
  wire [9:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_1z[1] ^ celloutsig_1_5z[0]);
  assign celloutsig_0_4z = ~(celloutsig_0_3z[2] ^ celloutsig_0_3z[0]);
  assign celloutsig_1_18z = ~(celloutsig_1_3z[0] ^ celloutsig_1_13z);
  assign celloutsig_0_11z = ~(celloutsig_0_8z[2] ^ celloutsig_0_2z);
  assign celloutsig_0_19z = ~(celloutsig_0_9z ^ celloutsig_0_5z);
  assign celloutsig_0_0z = in_data[32:24] >= in_data[33:25];
  assign celloutsig_1_11z = { celloutsig_1_1z[1:0], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z } >= { in_data[108], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_3z[5:1] >= celloutsig_1_3z[5:1];
  assign celloutsig_0_6z = { in_data[70:62], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } >= { in_data[12:7], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_7z = celloutsig_0_3z[3:1] >= { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_14z = { in_data[13:9], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z } >= { celloutsig_0_12z[5:1], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_16z = { in_data[14:3], celloutsig_0_12z, celloutsig_0_11z } >= in_data[73:54];
  assign celloutsig_0_2z = { in_data[9:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } >= in_data[71:57];
  assign celloutsig_1_7z = celloutsig_1_2z[3:0] % { 1'h1, celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z } % { 1'h1, celloutsig_0_3z[2:0] };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_6z } % { 1'h1, celloutsig_0_3z[1], in_data[0] };
  assign celloutsig_0_13z = { in_data[85:81], celloutsig_0_2z } % { 1'h1, celloutsig_0_12z[4:0] };
  assign celloutsig_0_15z = { celloutsig_0_8z[1:0], celloutsig_0_10z, celloutsig_0_10z } % { 1'h1, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_15z } % { 1'h1, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[35:33] };
  assign celloutsig_1_3z = { celloutsig_1_2z[0], celloutsig_1_2z } % { 1'h1, celloutsig_1_2z[4:1], in_data[96] };
  assign celloutsig_1_13z = | { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z[3:0], celloutsig_1_1z, in_data[155:153], in_data[150:142] };
  assign celloutsig_0_5z = | in_data[22:6];
  assign celloutsig_0_9z = | { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, in_data[22:6], celloutsig_0_0z };
  assign celloutsig_0_1z = | in_data[67:65];
  assign celloutsig_1_0z = | in_data[155:153];
  assign celloutsig_1_4z = | { celloutsig_1_2z[1:0], in_data[155:153] };
  assign celloutsig_0_27z = { celloutsig_0_15z[1:0], celloutsig_0_0z } - { celloutsig_0_13z[2:1], celloutsig_0_19z };
  assign celloutsig_1_1z = in_data[137:135] - { in_data[113:112], celloutsig_1_0z };
  assign celloutsig_1_2z = { celloutsig_1_1z[1:0], celloutsig_1_1z } - in_data[109:105];
  assign celloutsig_1_5z = { in_data[173:172], celloutsig_1_4z } - { in_data[135:134], celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_12z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_12z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
