<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>FoMR: Shrinking the Control and Data Flow Latencies of Single Thread Executions for Emerging Workloads</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>10/01/2019</AwardEffectiveDate>
<AwardExpirationDate>09/30/2022</AwardExpirationDate>
<AwardTotalIntnAmount>200000.00</AwardTotalIntnAmount>
<AwardAmount>200000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Yuanyuan Yang</SignBlockName>
<PO_EMAI>yyang@nsf.gov</PO_EMAI>
<PO_PHON>7032928067</PO_PHON>
</ProgramOfficer>
<AbstractNarration>Edge devices such as AR/VR glasses, smart cameras, gaming consoles are permeating rapidly through society for performing numerous applications in surveillance, multi-user gaming, immersive social networking, autonomous control, etc. While one would want to perform all of the data processing at these edge devices, resource constraints with the need for accessing a broader corpus of data, require offloading the computations to a back-end server. These computations are usually parallelized for their throughput needs, but the slowest thread still impacts the latency/responsiveness to the edge device/user.  The highly interactive nature of these workloads, thus, makes it imperative to ensure that no thread is left behind, and individual data path of each thread is maximally utilized. This project seeks to address this challenge and work to eliminate the mismatch in responsiveness across various applications run at edge devices. The investigators aim to offer a graduate level course on this subject, help enhance the related undergraduate courses, conduct summer camps for middle school girls.&lt;br/&gt;&lt;br/&gt;This project proposes three optimizations each for reducing control and data flow latencies in the normal data path for the emerging edge-serving workloads. The three control flow optimizations include: (i) cross-stack code layouts for better instruction locality, (ii) identifying and boosting the fetch bandwidth of critical instruction chains (CritICs), and (iii) improving branch prediction accuracy especially in shared libraries/OS by leveraging application/data knowledge. On the data flow side, the three optimizations try to leverage the importance of data content: (i) identifying frequent data flow sequences across the entire software stack and memorizing them, (ii) developing content-aware tiling techniques for code generation to reduce re-use distance between same/similar content, and (iii) dynamically leveraging approximations.&lt;br/&gt;&lt;br/&gt;This award reflects NSF's statutory mission and has been deemed worthy of support through evaluation using the Foundation's intellectual merit and broader impacts review criteria.</AbstractNarration>
<MinAmdLetterDate>08/05/2019</MinAmdLetterDate>
<MaxAmdLetterDate>08/05/2019</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.070</CFDA_NUM>
<NSF_PAR_USE_FLAG>1</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>1912495</AwardID>
<Investigator>
<FirstName>Chitaranjan</FirstName>
<LastName>Das</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Chitaranjan Das</PI_FULL_NAME>
<EmailAddress>cxd12@psu.edu</EmailAddress>
<PI_PHON>8148650194</PI_PHON>
<NSF_ID>000358842</NSF_ID>
<StartDate>08/05/2019</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Anand</FirstName>
<LastName>Sivasubramaniam</LastName>
<PI_MID_INIT/>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Anand Sivasubramaniam</PI_FULL_NAME>
<EmailAddress>axs53@psu.edu</EmailAddress>
<PI_PHON>8148651406</PI_PHON>
<NSF_ID>000258710</NSF_ID>
<StartDate>08/05/2019</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Pennsylvania State Univ University Park</Name>
<CityName>University Park</CityName>
<CountyName>CENTRE</CountyName>
<ZipCode>168021503</ZipCode>
<PhoneNumber>8148651372</PhoneNumber>
<StreetAddress>201 Old Main</StreetAddress>
<StreetAddress2/>
<CountryName>United States</CountryName>
<StateName>Pennsylvania</StateName>
<StateCode>PA</StateCode>
<CONGRESSDISTRICT>05</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>PA05</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>003403953</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>PENNSYLVANIA STATE UNIVERSITY, THE</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM>003403953</ORG_PRNT_DUNS_NUM>
</Institution>
<Performance_Institution>
<Name><![CDATA[Pennsylvania State Univ University Park]]></Name>
<CityName>University Park</CityName>
<CountyName>CENTRE</CountyName>
<StateCode>PA</StateCode>
<ZipCode>168021503</ZipCode>
<StreetAddress><![CDATA[201 Old Main]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>Pennsylvania</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>05</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>PA05</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<ProgramElement>
<Code>7798</Code>
<Text>Software &amp; Hardware Foundation</Text>
</ProgramElement>
<ProgramReference>
<Code>021Z</Code>
<Text>Industry Partnerships</Text>
</ProgramReference>
<ProgramReference>
<Code>7798</Code>
<Text>SOFTWARE &amp; HARDWARE FOUNDATION</Text>
</ProgramReference>
<ProgramReference>
<Code>7941</Code>
<Text>COMPUTER ARCHITECTURE</Text>
</ProgramReference>
<ProgramReference>
<Code>8585</Code>
<Text>NSF/Intel Partnership Projects</Text>
</ProgramReference>
<Appropriation>
<Code>0119</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2019~200000</FUND_OBLG>
</Award>
</rootTag>
