// Generated by CIRCT unknown git version
module Ram_1w_1rs(	// file.cleaned.mlir:2:3
  input        wr_clk,	// file.cleaned.mlir:2:28
               wr_en,	// file.cleaned.mlir:2:45
  input  [1:0] wr_mask,	// file.cleaned.mlir:2:61
               wr_addr,	// file.cleaned.mlir:2:79
               wr_data,	// file.cleaned.mlir:2:97
  input        rd_clk,	// file.cleaned.mlir:2:115
               rd_en,	// file.cleaned.mlir:2:132
  input  [1:0] rd_addr,	// file.cleaned.mlir:2:148
  output [1:0] rd_data	// file.cleaned.mlir:2:167
);

  assign rd_data = 2'h0;	// file.cleaned.mlir:3:14, :4:5
endmodule

