

================================================================
== Synthesis Summary Report of 'fir_n11_strm'
================================================================
+ General Information: 
    * Date:           Sun Oct  1 10:41:06 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        hls_ipp
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |           |           |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |    LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+-----------+-----+
    |+ fir_n11_strm                      |     -|  0.38|    11019|  1.102e+05|         -|    11020|     -|        no|     -|  33 (15%)|  3024 (2%)|  1409 (2%)|    -|
    | + fir_n11_strm_Pipeline_XFER_LOOP  |     -|  0.38|    11016|  1.102e+05|         -|    11016|     -|        no|     -|  33 (15%)|  2834 (2%)|  1153 (2%)|    -|
    |  o XFER_LOOP                       |    II|  7.30|    11014|  1.101e+05|        15|       11|  1000|       yes|     -|         -|          -|          -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 64     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | regXferLeng | 0x10   | 32    | W      | Data signal of regXferLeng       |                                                                      |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface   | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| pstrmInput  | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| pstrmOutput | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+---------------------------------------------+
| Argument    | Direction | Datatype                                    |
+-------------+-----------+---------------------------------------------+
| pstrmInput  | in        | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>* |
| pstrmOutput | out       | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>* |
| an32Coef    | in        | int*                                        |
| regXferLeng | in        | ap_uint<32>                                 |
+-------------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+-------------+---------------+-----------+---------------------------------------+
| Argument    | HW Interface  | HW Type   | HW Info                               |
+-------------+---------------+-----------+---------------------------------------+
| pstrmInput  | pstrmInput    | interface |                                       |
| pstrmOutput | pstrmOutput   | interface |                                       |
| an32Coef    | s_axi_control | memory    | name=an32Coef offset=64 range=64      |
| regXferLeng | s_axi_control | register  | name=regXferLeng offset=0x10 range=32 |
+-------------+---------------+-----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+------------------------------------+-----+--------+--------------+-----+--------+---------+
| + fir_n11_strm                     | 33  |        |              |     |        |         |
|   ret_V_fu_171_p2                  | -   |        | ret_V        | add | fabric | 0       |
|  + fir_n11_strm_Pipeline_XFER_LOOP | 33  |        |              |     |        |         |
|    n32XferCnt_1_fu_335_p2          | -   |        | n32XferCnt_1 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U10          | 3   |        | mul_ln36     | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U11          | 3   |        | mul_ln36_1   | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U4           | 3   |        | mul_ln36_2   | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U5           | 3   |        | mul_ln36_3   | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U6           | 3   |        | mul_ln36_4   | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U7           | 3   |        | mul_ln36_5   | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U8           | 3   |        | mul_ln36_6   | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U9           | 3   |        | mul_ln36_7   | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U1           | 3   |        | mul_ln36_8   | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U2           | 3   |        | mul_ln36_9   | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U3           | 3   |        | mul_ln36_10  | mul | auto   | 1       |
|    add_ln36_fu_530_p2              | -   |        | add_ln36     | add | fabric | 0       |
|    add_ln36_4_fu_516_p2            | -   |        | add_ln36_4   | add | fabric | 0       |
+------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------------+
| Type      | Options                                       | Location                                                        | Messages                                                              |
+-----------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------------+
| interface | m_axi depth=600 port=pstrmInput offset=slave  | hls_ipp/solution1/directives.tcl:7 in fir_n11_strm, pstrmInput  | Unsupported interface port data type in '#pragma HLS interface m_axi' |
| interface | m_axi depth=600 port=pstrmOutput offset=slave | hls_ipp/solution1/directives.tcl:8 in fir_n11_strm, pstrmOutput | Unsupported interface port data type in '#pragma HLS interface m_axi' |
+-----------+-----------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------------+

* Valid Pragma Syntax
+----------------+-------------------------------------+------------------------------------------------------------------+
| Type           | Options                             | Location                                                         |
+----------------+-------------------------------------+------------------------------------------------------------------+
| interface      | s_axilite port=regXferLeng          | hls_FIRN11Stream/FIR.cpp:6 in fir_n11_strm, regXferLeng          |
| interface      | s_axilite port=an32Coef             | hls_FIRN11Stream/FIR.cpp:7 in fir_n11_strm, an32Coef             |
| interface      | axis register both port=pstrmOutput | hls_FIRN11Stream/FIR.cpp:8 in fir_n11_strm, pstrmOutput          |
| interface      | axis register both port=pstrmInput  | hls_FIRN11Stream/FIR.cpp:9 in fir_n11_strm, pstrmInput           |
| interface      | s_axilite port=return               | hls_FIRN11Stream/FIR.cpp:10 in fir_n11_strm, return              |
| loop_tripcount | min=0 max=1000                      | hls_FIRN11Stream/FIR.cpp:23 in fir_n11_strm                      |
| interface      | s_axilite port=an32Coef             | hls_ipp/solution1/directives.tcl:9 in fir_n11_strm, an32Coef     |
| interface      | s_axilite port=regXferLeng          | hls_ipp/solution1/directives.tcl:10 in fir_n11_strm, regXferLeng |
| interface      | s_axilite port=return               | hls_ipp/solution1/directives.tcl:6 in fir_n11_strm, return       |
+----------------+-------------------------------------+------------------------------------------------------------------+


