<stg><name>conv_7x7_Pipeline_CHANNEL_COMB</name>


<trans_list>

<trans id="247" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %lhs = alloca i32 1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %chan = alloca i32 1

]]></Node>
<StgValue><ssdm name="chan"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %select_ln44_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln44_3

]]></Node>
<StgValue><ssdm name="select_ln44_3_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %select_ln41_4_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln41_4

]]></Node>
<StgValue><ssdm name="select_ln41_4_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %sub_ln1319_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln1319

]]></Node>
<StgValue><ssdm name="sub_ln1319_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="6">
<![CDATA[
newFuncRoot:7 %sub_ln1319_cast = sext i6 %sub_ln1319_read

]]></Node>
<StgValue><ssdm name="sub_ln1319_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i2 0, i2 %chan

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i6 0, i6 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i16 0, i16 %lhs

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body20:0 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body20:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body20:2 %icmp_ln52 = icmp_eq  i8 %indvar_flatten_load, i8 147

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body20:3 %add_ln52_5 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln52_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body20:4 %br_ln52 = br i1 %icmp_ln52, void %for.inc43, void %for.end45.exitStub

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc43:1 %x_load = load i6 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc43:6 %icmp_ln67 = icmp_eq  i6 %x_load, i6 49

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc43:7 %select_ln52 = select i1 %icmp_ln67, i6 0, i6 %x_load

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc43:146 %x_1 = add i6 %select_ln52, i6 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc43:147 %store_ln67 = store i8 %add_ln52_5, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc43:149 %store_ln67 = store i6 %x_1, i6 %x

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc43:2 %chan_load = load i2 %chan

]]></Node>
<StgValue><ssdm name="chan_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc43:3 %add_ln52 = add i2 %chan_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc43:8 %select_ln52_1 = select i1 %icmp_ln67, i2 %add_ln52, i2 %chan_load

]]></Node>
<StgValue><ssdm name="select_ln52_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="2">
<![CDATA[
for.inc43:9 %zext_ln1317 = zext i2 %select_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln1317"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc43:12 %add_ln1319 = add i7 %sub_ln1319_cast, i7 %zext_ln1317

]]></Node>
<StgValue><ssdm name="add_ln1319"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="6">
<![CDATA[
for.inc43:17 %select_ln52_cast = zext i6 %select_ln52

]]></Node>
<StgValue><ssdm name="select_ln52_cast"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc43:18 %mul = mul i13 %select_ln52_cast, i13 74

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc43:19 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul, i32 9, i32 12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc43:21 %trunc_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %mul, i32 9, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc43:22 %icmp_ln69 = icmp_ne  i3 %trunc_ln3, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc43:23 %add_ln69 = add i3 %trunc_ln3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc43:24 %j = select i1 %icmp_ln69, i3 %trunc_ln3, i3 %add_ln69

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc43:148 %store_ln67 = store i2 %select_ln52_1, i2 %chan

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="2">
<![CDATA[
for.inc43:10 %zext_ln1317_1 = zext i2 %select_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln1317_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc43:11 %mul_ln1317 = mul i8 %zext_ln1317_1, i8 52

]]></Node>
<StgValue><ssdm name="mul_ln1317"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc43:13 %shl_ln1319 = shl i7 %add_ln1319, i7 3

]]></Node>
<StgValue><ssdm name="shl_ln1319"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc43:14 %sub_ln1319_1 = sub i7 %shl_ln1319, i7 %add_ln1319

]]></Node>
<StgValue><ssdm name="sub_ln1319_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="4">
<![CDATA[
for.inc43:20 %i = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc43:26 %add_ln70 = add i6 %i, i6 %select_ln41_4_read

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="6">
<![CDATA[
for.inc43:27 %zext_ln1317_2 = zext i6 %add_ln70

]]></Node>
<StgValue><ssdm name="zext_ln1317_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc43:28 %add_ln1317 = add i8 %mul_ln1317, i8 %zext_ln1317_2

]]></Node>
<StgValue><ssdm name="add_ln1317"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="8">
<![CDATA[
for.inc43:29 %zext_ln1317_3 = zext i8 %add_ln1317

]]></Node>
<StgValue><ssdm name="zext_ln1317_3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:30 %X_buf_0_addr = getelementptr i16 %X_buf_0, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_0_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:31 %X_buf_1_addr = getelementptr i16 %X_buf_1, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_1_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:32 %X_buf_2_addr = getelementptr i16 %X_buf_2, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_2_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:33 %X_buf_3_addr = getelementptr i16 %X_buf_3, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_3_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:34 %X_buf_4_addr = getelementptr i16 %X_buf_4, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_4_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:35 %X_buf_5_addr = getelementptr i16 %X_buf_5, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_5_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:36 %X_buf_6_addr = getelementptr i16 %X_buf_6, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_6_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:37 %X_buf_7_addr = getelementptr i16 %X_buf_7, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_7_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:38 %X_buf_8_addr = getelementptr i16 %X_buf_8, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_8_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:39 %X_buf_9_addr = getelementptr i16 %X_buf_9, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_9_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:40 %X_buf_10_addr = getelementptr i16 %X_buf_10, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_10_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:41 %X_buf_11_addr = getelementptr i16 %X_buf_11, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_11_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:42 %X_buf_12_addr = getelementptr i16 %X_buf_12, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_12_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:43 %X_buf_13_addr = getelementptr i16 %X_buf_13, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_13_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:44 %X_buf_14_addr = getelementptr i16 %X_buf_14, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_14_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:45 %X_buf_15_addr = getelementptr i16 %X_buf_15, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_15_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:46 %X_buf_16_addr = getelementptr i16 %X_buf_16, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_16_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:47 %X_buf_17_addr = getelementptr i16 %X_buf_17, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_17_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:48 %X_buf_18_addr = getelementptr i16 %X_buf_18, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_18_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:49 %X_buf_19_addr = getelementptr i16 %X_buf_19, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_19_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:50 %X_buf_20_addr = getelementptr i16 %X_buf_20, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_20_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:51 %X_buf_21_addr = getelementptr i16 %X_buf_21, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_21_addr"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:52 %X_buf_22_addr = getelementptr i16 %X_buf_22, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_22_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:53 %X_buf_23_addr = getelementptr i16 %X_buf_23, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_23_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:54 %X_buf_24_addr = getelementptr i16 %X_buf_24, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_24_addr"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:55 %X_buf_25_addr = getelementptr i16 %X_buf_25, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_25_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:56 %X_buf_26_addr = getelementptr i16 %X_buf_26, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_26_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:57 %X_buf_27_addr = getelementptr i16 %X_buf_27, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_27_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:58 %X_buf_28_addr = getelementptr i16 %X_buf_28, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_28_addr"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:59 %X_buf_29_addr = getelementptr i16 %X_buf_29, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_29_addr"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:60 %X_buf_30_addr = getelementptr i16 %X_buf_30, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_30_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:61 %X_buf_31_addr = getelementptr i16 %X_buf_31, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_31_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:62 %X_buf_32_addr = getelementptr i16 %X_buf_32, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_32_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:63 %X_buf_33_addr = getelementptr i16 %X_buf_33, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_33_addr"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:64 %X_buf_34_addr = getelementptr i16 %X_buf_34, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_34_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:65 %X_buf_35_addr = getelementptr i16 %X_buf_35, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_35_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:66 %X_buf_36_addr = getelementptr i16 %X_buf_36, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_36_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:67 %X_buf_37_addr = getelementptr i16 %X_buf_37, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_37_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:68 %X_buf_38_addr = getelementptr i16 %X_buf_38, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_38_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:69 %X_buf_39_addr = getelementptr i16 %X_buf_39, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_39_addr"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:70 %X_buf_40_addr = getelementptr i16 %X_buf_40, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_40_addr"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:71 %X_buf_41_addr = getelementptr i16 %X_buf_41, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_41_addr"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:72 %X_buf_42_addr = getelementptr i16 %X_buf_42, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_42_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:73 %X_buf_43_addr = getelementptr i16 %X_buf_43, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_43_addr"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:74 %X_buf_44_addr = getelementptr i16 %X_buf_44, i64 0, i64 %zext_ln1317_3

]]></Node>
<StgValue><ssdm name="X_buf_44_addr"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="3">
<![CDATA[
for.inc43:76 %zext_ln1319 = zext i3 %j

]]></Node>
<StgValue><ssdm name="zext_ln1319"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc43:77 %add_ln1319_1 = add i7 %sub_ln1319_1, i7 %zext_ln1319

]]></Node>
<StgValue><ssdm name="add_ln1319_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="7">
<![CDATA[
for.inc43:78 %zext_ln1319_1 = zext i7 %add_ln1319_1

]]></Node>
<StgValue><ssdm name="zext_ln1319_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:79 %W_buf_0_addr = getelementptr i16 %W_buf_0, i64 0, i64 %zext_ln1319_1

]]></Node>
<StgValue><ssdm name="W_buf_0_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:80 %W_buf_1_addr = getelementptr i16 %W_buf_1, i64 0, i64 %zext_ln1319_1

]]></Node>
<StgValue><ssdm name="W_buf_1_addr"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:81 %W_buf_2_addr = getelementptr i16 %W_buf_2, i64 0, i64 %zext_ln1319_1

]]></Node>
<StgValue><ssdm name="W_buf_2_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:82 %W_buf_3_addr = getelementptr i16 %W_buf_3, i64 0, i64 %zext_ln1319_1

]]></Node>
<StgValue><ssdm name="W_buf_3_addr"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:83 %W_buf_4_addr = getelementptr i16 %W_buf_4, i64 0, i64 %zext_ln1319_1

]]></Node>
<StgValue><ssdm name="W_buf_4_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:84 %W_buf_5_addr = getelementptr i16 %W_buf_5, i64 0, i64 %zext_ln1319_1

]]></Node>
<StgValue><ssdm name="W_buf_5_addr"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc43:85 %W_buf_6_addr = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_1

]]></Node>
<StgValue><ssdm name="W_buf_6_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:86 %X_buf_0_load = load i8 %X_buf_0_addr

]]></Node>
<StgValue><ssdm name="X_buf_0_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:87 %X_buf_1_load = load i8 %X_buf_1_addr

]]></Node>
<StgValue><ssdm name="X_buf_1_load"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:88 %X_buf_2_load = load i8 %X_buf_2_addr

]]></Node>
<StgValue><ssdm name="X_buf_2_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:89 %X_buf_3_load = load i8 %X_buf_3_addr

]]></Node>
<StgValue><ssdm name="X_buf_3_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:90 %X_buf_4_load = load i8 %X_buf_4_addr

]]></Node>
<StgValue><ssdm name="X_buf_4_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:91 %X_buf_5_load = load i8 %X_buf_5_addr

]]></Node>
<StgValue><ssdm name="X_buf_5_load"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:92 %X_buf_6_load = load i8 %X_buf_6_addr

]]></Node>
<StgValue><ssdm name="X_buf_6_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:93 %X_buf_7_load = load i8 %X_buf_7_addr

]]></Node>
<StgValue><ssdm name="X_buf_7_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:94 %X_buf_8_load = load i8 %X_buf_8_addr

]]></Node>
<StgValue><ssdm name="X_buf_8_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:95 %X_buf_9_load = load i8 %X_buf_9_addr

]]></Node>
<StgValue><ssdm name="X_buf_9_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:96 %X_buf_10_load = load i8 %X_buf_10_addr

]]></Node>
<StgValue><ssdm name="X_buf_10_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:97 %X_buf_11_load = load i8 %X_buf_11_addr

]]></Node>
<StgValue><ssdm name="X_buf_11_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:98 %X_buf_12_load = load i8 %X_buf_12_addr

]]></Node>
<StgValue><ssdm name="X_buf_12_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:99 %X_buf_13_load = load i8 %X_buf_13_addr

]]></Node>
<StgValue><ssdm name="X_buf_13_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:100 %X_buf_14_load = load i8 %X_buf_14_addr

]]></Node>
<StgValue><ssdm name="X_buf_14_load"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:101 %X_buf_15_load = load i8 %X_buf_15_addr

]]></Node>
<StgValue><ssdm name="X_buf_15_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:102 %X_buf_16_load = load i8 %X_buf_16_addr

]]></Node>
<StgValue><ssdm name="X_buf_16_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:103 %X_buf_17_load = load i8 %X_buf_17_addr

]]></Node>
<StgValue><ssdm name="X_buf_17_load"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:104 %X_buf_18_load = load i8 %X_buf_18_addr

]]></Node>
<StgValue><ssdm name="X_buf_18_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:105 %X_buf_19_load = load i8 %X_buf_19_addr

]]></Node>
<StgValue><ssdm name="X_buf_19_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:106 %X_buf_20_load = load i8 %X_buf_20_addr

]]></Node>
<StgValue><ssdm name="X_buf_20_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:107 %X_buf_21_load = load i8 %X_buf_21_addr

]]></Node>
<StgValue><ssdm name="X_buf_21_load"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:108 %X_buf_22_load = load i8 %X_buf_22_addr

]]></Node>
<StgValue><ssdm name="X_buf_22_load"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:109 %X_buf_23_load = load i8 %X_buf_23_addr

]]></Node>
<StgValue><ssdm name="X_buf_23_load"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:110 %X_buf_24_load = load i8 %X_buf_24_addr

]]></Node>
<StgValue><ssdm name="X_buf_24_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:111 %X_buf_25_load = load i8 %X_buf_25_addr

]]></Node>
<StgValue><ssdm name="X_buf_25_load"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:112 %X_buf_26_load = load i8 %X_buf_26_addr

]]></Node>
<StgValue><ssdm name="X_buf_26_load"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:113 %X_buf_27_load = load i8 %X_buf_27_addr

]]></Node>
<StgValue><ssdm name="X_buf_27_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:114 %X_buf_28_load = load i8 %X_buf_28_addr

]]></Node>
<StgValue><ssdm name="X_buf_28_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:115 %X_buf_29_load = load i8 %X_buf_29_addr

]]></Node>
<StgValue><ssdm name="X_buf_29_load"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:116 %X_buf_30_load = load i8 %X_buf_30_addr

]]></Node>
<StgValue><ssdm name="X_buf_30_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:117 %X_buf_31_load = load i8 %X_buf_31_addr

]]></Node>
<StgValue><ssdm name="X_buf_31_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:118 %X_buf_32_load = load i8 %X_buf_32_addr

]]></Node>
<StgValue><ssdm name="X_buf_32_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:119 %X_buf_33_load = load i8 %X_buf_33_addr

]]></Node>
<StgValue><ssdm name="X_buf_33_load"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:120 %X_buf_34_load = load i8 %X_buf_34_addr

]]></Node>
<StgValue><ssdm name="X_buf_34_load"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:121 %X_buf_35_load = load i8 %X_buf_35_addr

]]></Node>
<StgValue><ssdm name="X_buf_35_load"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:122 %X_buf_36_load = load i8 %X_buf_36_addr

]]></Node>
<StgValue><ssdm name="X_buf_36_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:123 %X_buf_37_load = load i8 %X_buf_37_addr

]]></Node>
<StgValue><ssdm name="X_buf_37_load"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:124 %X_buf_38_load = load i8 %X_buf_38_addr

]]></Node>
<StgValue><ssdm name="X_buf_38_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:125 %X_buf_39_load = load i8 %X_buf_39_addr

]]></Node>
<StgValue><ssdm name="X_buf_39_load"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:126 %X_buf_40_load = load i8 %X_buf_40_addr

]]></Node>
<StgValue><ssdm name="X_buf_40_load"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:127 %X_buf_41_load = load i8 %X_buf_41_addr

]]></Node>
<StgValue><ssdm name="X_buf_41_load"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:128 %X_buf_42_load = load i8 %X_buf_42_addr

]]></Node>
<StgValue><ssdm name="X_buf_42_load"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:129 %X_buf_43_load = load i8 %X_buf_43_addr

]]></Node>
<StgValue><ssdm name="X_buf_43_load"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:130 %X_buf_44_load = load i8 %X_buf_44_addr

]]></Node>
<StgValue><ssdm name="X_buf_44_load"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="7">
<![CDATA[
for.inc43:133 %W_buf_0_load = load i7 %W_buf_0_addr

]]></Node>
<StgValue><ssdm name="W_buf_0_load"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="7">
<![CDATA[
for.inc43:134 %W_buf_1_load = load i7 %W_buf_1_addr

]]></Node>
<StgValue><ssdm name="W_buf_1_load"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="7">
<![CDATA[
for.inc43:135 %W_buf_2_load = load i7 %W_buf_2_addr

]]></Node>
<StgValue><ssdm name="W_buf_2_load"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="7">
<![CDATA[
for.inc43:136 %W_buf_3_load = load i7 %W_buf_3_addr

]]></Node>
<StgValue><ssdm name="W_buf_3_load"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="7">
<![CDATA[
for.inc43:137 %W_buf_4_load = load i7 %W_buf_4_addr

]]></Node>
<StgValue><ssdm name="W_buf_4_load"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="7">
<![CDATA[
for.inc43:138 %W_buf_5_load = load i7 %W_buf_5_addr

]]></Node>
<StgValue><ssdm name="W_buf_5_load"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="7">
<![CDATA[
for.inc43:139 %W_buf_6_load = load i7 %W_buf_6_addr

]]></Node>
<StgValue><ssdm name="W_buf_6_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="3">
<![CDATA[
for.inc43:25 %zext_ln69 = zext i3 %j

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc43:75 %add_ln70_1 = add i6 %zext_ln69, i6 %select_ln44_3_read

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:86 %X_buf_0_load = load i8 %X_buf_0_addr

]]></Node>
<StgValue><ssdm name="X_buf_0_load"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:87 %X_buf_1_load = load i8 %X_buf_1_addr

]]></Node>
<StgValue><ssdm name="X_buf_1_load"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:88 %X_buf_2_load = load i8 %X_buf_2_addr

]]></Node>
<StgValue><ssdm name="X_buf_2_load"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:89 %X_buf_3_load = load i8 %X_buf_3_addr

]]></Node>
<StgValue><ssdm name="X_buf_3_load"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:90 %X_buf_4_load = load i8 %X_buf_4_addr

]]></Node>
<StgValue><ssdm name="X_buf_4_load"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:91 %X_buf_5_load = load i8 %X_buf_5_addr

]]></Node>
<StgValue><ssdm name="X_buf_5_load"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:92 %X_buf_6_load = load i8 %X_buf_6_addr

]]></Node>
<StgValue><ssdm name="X_buf_6_load"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:93 %X_buf_7_load = load i8 %X_buf_7_addr

]]></Node>
<StgValue><ssdm name="X_buf_7_load"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:94 %X_buf_8_load = load i8 %X_buf_8_addr

]]></Node>
<StgValue><ssdm name="X_buf_8_load"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:95 %X_buf_9_load = load i8 %X_buf_9_addr

]]></Node>
<StgValue><ssdm name="X_buf_9_load"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:96 %X_buf_10_load = load i8 %X_buf_10_addr

]]></Node>
<StgValue><ssdm name="X_buf_10_load"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:97 %X_buf_11_load = load i8 %X_buf_11_addr

]]></Node>
<StgValue><ssdm name="X_buf_11_load"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:98 %X_buf_12_load = load i8 %X_buf_12_addr

]]></Node>
<StgValue><ssdm name="X_buf_12_load"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:99 %X_buf_13_load = load i8 %X_buf_13_addr

]]></Node>
<StgValue><ssdm name="X_buf_13_load"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:100 %X_buf_14_load = load i8 %X_buf_14_addr

]]></Node>
<StgValue><ssdm name="X_buf_14_load"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:101 %X_buf_15_load = load i8 %X_buf_15_addr

]]></Node>
<StgValue><ssdm name="X_buf_15_load"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:102 %X_buf_16_load = load i8 %X_buf_16_addr

]]></Node>
<StgValue><ssdm name="X_buf_16_load"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:103 %X_buf_17_load = load i8 %X_buf_17_addr

]]></Node>
<StgValue><ssdm name="X_buf_17_load"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:104 %X_buf_18_load = load i8 %X_buf_18_addr

]]></Node>
<StgValue><ssdm name="X_buf_18_load"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:105 %X_buf_19_load = load i8 %X_buf_19_addr

]]></Node>
<StgValue><ssdm name="X_buf_19_load"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:106 %X_buf_20_load = load i8 %X_buf_20_addr

]]></Node>
<StgValue><ssdm name="X_buf_20_load"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:107 %X_buf_21_load = load i8 %X_buf_21_addr

]]></Node>
<StgValue><ssdm name="X_buf_21_load"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:108 %X_buf_22_load = load i8 %X_buf_22_addr

]]></Node>
<StgValue><ssdm name="X_buf_22_load"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:109 %X_buf_23_load = load i8 %X_buf_23_addr

]]></Node>
<StgValue><ssdm name="X_buf_23_load"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:110 %X_buf_24_load = load i8 %X_buf_24_addr

]]></Node>
<StgValue><ssdm name="X_buf_24_load"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:111 %X_buf_25_load = load i8 %X_buf_25_addr

]]></Node>
<StgValue><ssdm name="X_buf_25_load"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:112 %X_buf_26_load = load i8 %X_buf_26_addr

]]></Node>
<StgValue><ssdm name="X_buf_26_load"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:113 %X_buf_27_load = load i8 %X_buf_27_addr

]]></Node>
<StgValue><ssdm name="X_buf_27_load"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:114 %X_buf_28_load = load i8 %X_buf_28_addr

]]></Node>
<StgValue><ssdm name="X_buf_28_load"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:115 %X_buf_29_load = load i8 %X_buf_29_addr

]]></Node>
<StgValue><ssdm name="X_buf_29_load"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:116 %X_buf_30_load = load i8 %X_buf_30_addr

]]></Node>
<StgValue><ssdm name="X_buf_30_load"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:117 %X_buf_31_load = load i8 %X_buf_31_addr

]]></Node>
<StgValue><ssdm name="X_buf_31_load"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:118 %X_buf_32_load = load i8 %X_buf_32_addr

]]></Node>
<StgValue><ssdm name="X_buf_32_load"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:119 %X_buf_33_load = load i8 %X_buf_33_addr

]]></Node>
<StgValue><ssdm name="X_buf_33_load"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:120 %X_buf_34_load = load i8 %X_buf_34_addr

]]></Node>
<StgValue><ssdm name="X_buf_34_load"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:121 %X_buf_35_load = load i8 %X_buf_35_addr

]]></Node>
<StgValue><ssdm name="X_buf_35_load"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:122 %X_buf_36_load = load i8 %X_buf_36_addr

]]></Node>
<StgValue><ssdm name="X_buf_36_load"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:123 %X_buf_37_load = load i8 %X_buf_37_addr

]]></Node>
<StgValue><ssdm name="X_buf_37_load"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:124 %X_buf_38_load = load i8 %X_buf_38_addr

]]></Node>
<StgValue><ssdm name="X_buf_38_load"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:125 %X_buf_39_load = load i8 %X_buf_39_addr

]]></Node>
<StgValue><ssdm name="X_buf_39_load"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:126 %X_buf_40_load = load i8 %X_buf_40_addr

]]></Node>
<StgValue><ssdm name="X_buf_40_load"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:127 %X_buf_41_load = load i8 %X_buf_41_addr

]]></Node>
<StgValue><ssdm name="X_buf_41_load"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:128 %X_buf_42_load = load i8 %X_buf_42_addr

]]></Node>
<StgValue><ssdm name="X_buf_42_load"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:129 %X_buf_43_load = load i8 %X_buf_43_addr

]]></Node>
<StgValue><ssdm name="X_buf_43_load"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="8">
<![CDATA[
for.inc43:130 %X_buf_44_load = load i8 %X_buf_44_addr

]]></Node>
<StgValue><ssdm name="X_buf_44_load"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="6">
<![CDATA[
for.inc43:131 %r_V = mux i16 @_ssdm_op_Mux.ap_auto.45i16.i6, i16 %X_buf_0_load, i16 %X_buf_1_load, i16 %X_buf_2_load, i16 %X_buf_3_load, i16 %X_buf_4_load, i16 %X_buf_5_load, i16 %X_buf_6_load, i16 %X_buf_7_load, i16 %X_buf_8_load, i16 %X_buf_9_load, i16 %X_buf_10_load, i16 %X_buf_11_load, i16 %X_buf_12_load, i16 %X_buf_13_load, i16 %X_buf_14_load, i16 %X_buf_15_load, i16 %X_buf_16_load, i16 %X_buf_17_load, i16 %X_buf_18_load, i16 %X_buf_19_load, i16 %X_buf_20_load, i16 %X_buf_21_load, i16 %X_buf_22_load, i16 %X_buf_23_load, i16 %X_buf_24_load, i16 %X_buf_25_load, i16 %X_buf_26_load, i16 %X_buf_27_load, i16 %X_buf_28_load, i16 %X_buf_29_load, i16 %X_buf_30_load, i16 %X_buf_31_load, i16 %X_buf_32_load, i16 %X_buf_33_load, i16 %X_buf_34_load, i16 %X_buf_35_load, i16 %X_buf_36_load, i16 %X_buf_37_load, i16 %X_buf_38_load, i16 %X_buf_39_load, i16 %X_buf_40_load, i16 %X_buf_41_load, i16 %X_buf_42_load, i16 %X_buf_43_load, i16 %X_buf_44_load, i6 %add_ln70_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="7">
<![CDATA[
for.inc43:133 %W_buf_0_load = load i7 %W_buf_0_addr

]]></Node>
<StgValue><ssdm name="W_buf_0_load"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="7">
<![CDATA[
for.inc43:134 %W_buf_1_load = load i7 %W_buf_1_addr

]]></Node>
<StgValue><ssdm name="W_buf_1_load"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="7">
<![CDATA[
for.inc43:135 %W_buf_2_load = load i7 %W_buf_2_addr

]]></Node>
<StgValue><ssdm name="W_buf_2_load"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="7">
<![CDATA[
for.inc43:136 %W_buf_3_load = load i7 %W_buf_3_addr

]]></Node>
<StgValue><ssdm name="W_buf_3_load"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="7">
<![CDATA[
for.inc43:137 %W_buf_4_load = load i7 %W_buf_4_addr

]]></Node>
<StgValue><ssdm name="W_buf_4_load"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="7">
<![CDATA[
for.inc43:138 %W_buf_5_load = load i7 %W_buf_5_addr

]]></Node>
<StgValue><ssdm name="W_buf_5_load"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="7">
<![CDATA[
for.inc43:139 %W_buf_6_load = load i7 %W_buf_6_addr

]]></Node>
<StgValue><ssdm name="W_buf_6_load"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="4">
<![CDATA[
for.inc43:140 %tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i4, i16 %W_buf_0_load, i16 %W_buf_1_load, i16 %W_buf_2_load, i16 %W_buf_3_load, i16 %W_buf_4_load, i16 %W_buf_5_load, i16 %W_buf_6_load, i4 %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.end45.exitStub:0 %lhs_load = load i16 %lhs

]]></Node>
<StgValue><ssdm name="lhs_load"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end45.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %lhs_out, i16 %lhs_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0">
<![CDATA[
for.end45.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc43:0 %lhs_load_1 = load i16 %lhs

]]></Node>
<StgValue><ssdm name="lhs_load_1"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc43:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHANNEL_COMB_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc43:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 147, i64 147, i64 147

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc43:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc43:16 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="29" op_0_bw="16">
<![CDATA[
for.inc43:132 %sext_ln1393 = sext i16 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1393"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="29" op_0_bw="16">
<![CDATA[
for.inc43:141 %sext_ln1393_1 = sext i16 %tmp_2

]]></Node>
<StgValue><ssdm name="sext_ln1393_1"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc43:142 %mul_ln1393 = mul i29 %sext_ln1393_1, i29 %sext_ln1393

]]></Node>
<StgValue><ssdm name="mul_ln1393"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
for.inc43:143 %lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_load_1, i13 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.inc43:144 %ret_V = add i29 %lhs_1, i29 %mul_ln1393

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc43:145 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc43:150 %store_ln67 = store i16 %trunc_ln4, i16 %lhs

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
for.inc43:151 %br_ln67 = br void %for.body20

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
