Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov 17 10:40:18 2018
| Host         : LAPTOP-UQ84BBO9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab8_2_1_control_sets_placed.rpt
| Design       : lab8_2_1
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             100 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|     Clock Signal    |                    Enable Signal                    |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+---------------------+-----------------------------------------------------+---------------------------------------------------------+------------------+----------------+
|  L811/C/CLK         |                                                     |                                                         |                1 |              2 |
|  CLK0/inst/clk_out1 |                                                     |                                                         |                1 |              2 |
|  L811/C/CLK         |                                                     | C1/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count |                1 |              8 |
|  L811/C/CLK         | C1/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 | C2/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count |                1 |              8 |
|  CLK0/inst/clk_out1 |                                                     | L811/C/cnt[0]_i_1__0_n_0                                |                6 |             46 |
|  CLK0/inst/clk_out1 |                                                     | L812/C/clear                                            |                6 |             46 |
+---------------------+-----------------------------------------------------+---------------------------------------------------------+------------------+----------------+


