

================================================================
== Vitis HLS Report for 'sparce_categorical_cross_entropy_10u_Pipeline_output_error'
================================================================
* Date:           Thu Oct 20 03:40:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        softmax_10_bp
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- output_error  |       17|       17|         9|          1|          1|    10|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      45|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|     227|     214|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     117|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     344|     313|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fsub_32ns_32ns_32_4_full_dsp_1_U18  |fsub_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |uitofp_32ns_32_4_no_dsp_1_U19       |uitofp_32ns_32_4_no_dsp_1       |        0|   0|    0|    0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   2|  227|  214|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |kernel_2_fu_86_p2          |         +|   0|  0|  12|           4|           1|
    |icmp_ln21_fu_80_p2         |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln24_fu_96_p2         |      icmp|   0|  0|  20|          32|          32|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  45|          42|          40|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_sig_allocacmp_kernel_1            |   9|          2|    4|          8|
    |kernel_fu_42                         |   9|          2|    4|          8|
    |softmax_f_map_stream14_blk_n         |   9|          2|    1|          2|
    |softmax_output_error_stream15_blk_n  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  54|         12|   12|         24|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |conv_reg_141                         |  32|   0|   32|          0|
    |kernel_fu_42                         |   4|   0|    4|          0|
    |softmax_f_map_stream14_read_reg_136  |  32|   0|   32|          0|
    |temp_output_error_reg_151            |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 117|   0|  117|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+----------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|  sparce_categorical_cross_entropy<10u>_Pipeline_output_error|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|  sparce_categorical_cross_entropy<10u>_Pipeline_output_error|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|  sparce_categorical_cross_entropy<10u>_Pipeline_output_error|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|  sparce_categorical_cross_entropy<10u>_Pipeline_output_error|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|  sparce_categorical_cross_entropy<10u>_Pipeline_output_error|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|  sparce_categorical_cross_entropy<10u>_Pipeline_output_error|  return value|
|softmax_f_map_stream14_dout                   |   in|   32|     ap_fifo|                                       softmax_f_map_stream14|       pointer|
|softmax_f_map_stream14_num_data_valid         |   in|    2|     ap_fifo|                                       softmax_f_map_stream14|       pointer|
|softmax_f_map_stream14_fifo_cap               |   in|    2|     ap_fifo|                                       softmax_f_map_stream14|       pointer|
|softmax_f_map_stream14_empty_n                |   in|    1|     ap_fifo|                                       softmax_f_map_stream14|       pointer|
|softmax_f_map_stream14_read                   |  out|    1|     ap_fifo|                                       softmax_f_map_stream14|       pointer|
|softmax_output_error_stream15_din             |  out|   32|     ap_fifo|                                softmax_output_error_stream15|       pointer|
|softmax_output_error_stream15_num_data_valid  |   in|    4|     ap_fifo|                                softmax_output_error_stream15|       pointer|
|softmax_output_error_stream15_fifo_cap        |   in|    4|     ap_fifo|                                softmax_output_error_stream15|       pointer|
|softmax_output_error_stream15_full_n          |   in|    1|     ap_fifo|                                softmax_output_error_stream15|       pointer|
|softmax_output_error_stream15_write           |  out|    1|     ap_fifo|                                softmax_output_error_stream15|       pointer|
|label_load                                    |   in|   32|     ap_none|                                                   label_load|        scalar|
+----------------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.18>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel = alloca i32 1"   --->   Operation 12 'alloca' 'kernel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_f_map_stream14, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_output_error_stream15, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%label_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_load" [softmax_10_bp/src/softmax_10_bp.cpp:18]   --->   Operation 15 'read' 'label_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kernel"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_1 = load i4 %kernel" [softmax_10_bp/src/softmax_10_bp.cpp:21]   --->   Operation 18 'load' 'kernel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln21 = icmp_eq  i4 %kernel_1, i4 10" [softmax_10_bp/src/softmax_10_bp.cpp:21]   --->   Operation 20 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%kernel_2 = add i4 %kernel_1, i4 1" [softmax_10_bp/src/softmax_10_bp.cpp:21]   --->   Operation 22 'add' 'kernel_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc.split, void %for.end.exitStub" [softmax_10_bp/src/softmax_10_bp.cpp:21]   --->   Operation 23 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_cast = zext i4 %kernel_1" [softmax_10_bp/src/softmax_10_bp.cpp:21]   --->   Operation 24 'zext' 'kernel_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.99ns)   --->   "%icmp_ln24 = icmp_eq  i32 %kernel_cast, i32 %label_load_read" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 25 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i1 %icmp_ln24" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 26 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 27 [4/4] (5.19ns)   --->   "%conv = uitofp i32 %zext_ln24" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 27 'uitofp' 'conv' <Predicate = (!icmp_ln21)> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln21 = store i4 %kernel_2, i4 %kernel" [softmax_10_bp/src/softmax_10_bp.cpp:21]   --->   Operation 28 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.19>
ST_2 : Operation 29 [3/4] (5.19ns)   --->   "%conv = uitofp i32 %zext_ln24" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 29 'uitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 30 [2/4] (5.19ns)   --->   "%conv = uitofp i32 %zext_ln24" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 30 'uitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 31 [1/1] (1.83ns)   --->   "%softmax_f_map_stream14_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %softmax_f_map_stream14" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'softmax_f_map_stream14_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 32 [1/4] (5.19ns)   --->   "%conv = uitofp i32 %zext_ln24" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 32 'uitofp' 'conv' <Predicate = true> <Delay = 5.19> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 5.19> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %softmax_f_map_stream14_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [4/4] (6.43ns)   --->   "%temp_output_error = fsub i32 %tmp, i32 %conv" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 34 'fsub' 'temp_output_error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 35 [3/4] (6.43ns)   --->   "%temp_output_error = fsub i32 %tmp, i32 %conv" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 35 'fsub' 'temp_output_error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 36 [2/4] (6.43ns)   --->   "%temp_output_error = fsub i32 %tmp, i32 %conv" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 36 'fsub' 'temp_output_error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 37 [1/4] (6.43ns)   --->   "%temp_output_error = fsub i32 %tmp, i32 %conv" [softmax_10_bp/src/softmax_10_bp.cpp:24]   --->   Operation 37 'fsub' 'temp_output_error' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.88>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %temp_output_error" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'bitcast' 'bitcast_ln174' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (1.88ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %softmax_output_error_stream15, i32 %bitcast_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'write' 'write_ln174' <Predicate = true> <Delay = 1.88> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 6> <FIFO>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.inc" [softmax_10_bp/src/softmax_10_bp.cpp:21]   --->   Operation 41 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ softmax_f_map_stream14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ label_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ softmax_output_error_stream15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel                      (alloca           ) [ 0100000000]
specinterface_ln0           (specinterface    ) [ 0000000000]
specinterface_ln0           (specinterface    ) [ 0000000000]
label_load_read             (read             ) [ 0000000000]
store_ln0                   (store            ) [ 0000000000]
br_ln0                      (br               ) [ 0000000000]
kernel_1                    (load             ) [ 0000000000]
specpipeline_ln0            (specpipeline     ) [ 0000000000]
icmp_ln21                   (icmp             ) [ 0111111110]
empty                       (speclooptripcount) [ 0000000000]
kernel_2                    (add              ) [ 0000000000]
br_ln21                     (br               ) [ 0000000000]
kernel_cast                 (zext             ) [ 0000000000]
icmp_ln24                   (icmp             ) [ 0000000000]
zext_ln24                   (zext             ) [ 0111100000]
store_ln21                  (store            ) [ 0000000000]
softmax_f_map_stream14_read (read             ) [ 0100010000]
conv                        (uitofp           ) [ 0100011110]
tmp                         (bitcast          ) [ 0100001110]
temp_output_error           (fsub             ) [ 0100000001]
specloopname_ln0            (specloopname     ) [ 0000000000]
bitcast_ln174               (bitcast          ) [ 0000000000]
write_ln174                 (write            ) [ 0000000000]
br_ln21                     (br               ) [ 0000000000]
ret_ln0                     (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="softmax_f_map_stream14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_f_map_stream14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="label_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="softmax_output_error_stream15">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_output_error_stream15"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="kernel_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="label_load_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="label_load_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="softmax_f_map_stream14_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="softmax_f_map_stream14_read/4 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln174_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/9 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="1"/>
<pin id="68" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_output_error/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln0_store_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="4" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="kernel_1_load_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln21_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="kernel_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_2/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="kernel_cast_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_cast/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln24_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln24_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln21_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="bitcast_ln174_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/9 "/>
</bind>
</comp>

<comp id="120" class="1005" name="kernel_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kernel "/>
</bind>
</comp>

<comp id="127" class="1005" name="icmp_ln21_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="7"/>
<pin id="129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="131" class="1005" name="zext_ln24_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="136" class="1005" name="softmax_f_map_stream14_read_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_f_map_stream14_read "/>
</bind>
</comp>

<comp id="141" class="1005" name="conv_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="146" class="1005" name="tmp_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="151" class="1005" name="temp_output_error_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_output_error "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="34" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="77" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="77" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="77" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="46" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="111"><net_src comp="86" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="112" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="119"><net_src comp="116" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="123"><net_src comp="42" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="126"><net_src comp="120" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="130"><net_src comp="80" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="102" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="139"><net_src comp="52" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="144"><net_src comp="69" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="149"><net_src comp="112" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="154"><net_src comp="65" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="116" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: softmax_f_map_stream14 | {}
	Port: softmax_output_error_stream15 | {9 }
 - Input state : 
	Port: sparce_categorical_cross_entropy<10u>_Pipeline_output_error : softmax_f_map_stream14 | {4 }
	Port: sparce_categorical_cross_entropy<10u>_Pipeline_output_error : label_load | {1 }
	Port: sparce_categorical_cross_entropy<10u>_Pipeline_output_error : softmax_output_error_stream15 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		kernel_1 : 1
		icmp_ln21 : 2
		kernel_2 : 2
		br_ln21 : 3
		kernel_cast : 2
		icmp_ln24 : 3
		zext_ln24 : 4
		conv : 5
		store_ln21 : 3
	State 2
	State 3
	State 4
	State 5
		temp_output_error : 1
	State 6
	State 7
	State 8
	State 9
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|   fadd   |                grp_fu_65               |    2    |   227   |   214   |
|----------|----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln21_fu_80            |    0    |    0    |    9    |
|          |             icmp_ln24_fu_96            |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|
|    add   |             kernel_2_fu_86             |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|
|   read   |       label_load_read_read_fu_46       |    0    |    0    |    0    |
|          | softmax_f_map_stream14_read_read_fu_52 |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   write  |         write_ln174_write_fu_58        |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|  uitofp  |                grp_fu_69               |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   zext   |            kernel_cast_fu_92           |    0    |    0    |    0    |
|          |            zext_ln24_fu_102            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    2    |   227   |   255   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|            conv_reg_141           |   32   |
|         icmp_ln21_reg_127         |    1   |
|           kernel_reg_120          |    4   |
|softmax_f_map_stream14_read_reg_136|   32   |
|     temp_output_error_reg_151     |   32   |
|            tmp_reg_146            |   32   |
|         zext_ln24_reg_131         |   32   |
+-----------------------------------+--------+
|               Total               |   165  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_65 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_69 |  p0  |   2  |   1  |    2   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   66   ||  0.854  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   255  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   165  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   392  |   273  |
+-----------+--------+--------+--------+--------+
