

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Fri Oct 15 18:40:37 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     48|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|       3|     84|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |my_LUT_th_V_U  |my_LUT_th_V  |        4|  0|   0|    0|  65536|    1|     1|        65536|
    |my_LUT_r_V_U   |my_LUT_th_V  |        4|  0|   0|    0|  65536|    1|     1|        65536|
    +---------------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total          |             |        8|  0|   0|    0| 131072|    2|     2|       131072|
    +---------------+-------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |and_ln795_1_fu_238_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln795_fu_166_p2       |       and|   0|  0|   2|           1|           1|
    |overflow_1_fu_232_p2      |       and|   0|  0|   2|           1|           1|
    |overflow_fu_160_p2        |       and|   0|  0|   2|           1|           1|
    |or_ln340_1_fu_244_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln340_fu_172_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln340_1_fu_278_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln340_fu_270_p3    |    select|   0|  0|   8|           1|           8|
    |xor_ln340_1_fu_264_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln340_fu_192_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln794_1_fu_226_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln794_fu_154_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  36|          12|          28|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  20|          4|    1|          4|
    |my_LUT_r_V_address0   |  14|          3|   16|         48|
    |my_LUT_th_V_address0  |  14|          3|   16|         48|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  48|         10|   33|        100|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  3|   0|    3|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  3|   0|    3|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|    6|     ap_none|               x|        scalar|
|y             |   in|    6|     ap_none|               y|        scalar|
|r             |  out|    6|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|    6|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 4 [1/1] (3.25ns)   --->   "%my_LUT_th_V = alloca i64 1" [cordiccart2pol.cpp:42]   --->   Operation 4 'alloca' 'my_LUT_th_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 65536> <RAM>
ST_1 : Operation 5 [1/1] (3.25ns)   --->   "%my_LUT_r_V = alloca i64 1" [cordiccart2pol.cpp:43]   --->   Operation 5 'alloca' 'my_LUT_r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 65536> <RAM>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%my_LUT_th_V_addr = getelementptr i1 %my_LUT_th_V, i64 0, i64 0"   --->   Operation 6 'getelementptr' 'my_LUT_th_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%store_ln740 = store i1 0, i16 %my_LUT_th_V_addr"   --->   Operation 7 'store' 'store_ln740' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 65536> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%my_LUT_r_V_addr = getelementptr i1 %my_LUT_r_V, i64 0, i64 0"   --->   Operation 8 'getelementptr' 'my_LUT_r_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%store_ln740 = store i1 0, i16 %my_LUT_r_V_addr"   --->   Operation 9 'store' 'store_ln740' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 65536> <RAM>

State 2 <SV = 1> <Delay = 5.48>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%y_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %y"   --->   Operation 10 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%x_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %x"   --->   Operation 11 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %x_read, i32 5"   --->   Operation 12 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%trunc_ln737 = trunc i6 %x_read"   --->   Operation 13 'trunc' 'trunc_ln737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%fixed_x_V_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln737, i3 0"   --->   Operation 14 'bitconcatenate' 'fixed_x_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %x_read, i32 4"   --->   Operation 15 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340)   --->   "%xor_ln794 = xor i1 %p_Result_s, i1 1"   --->   Operation 16 'xor' 'xor_ln794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340)   --->   "%overflow = and i1 %p_Result_1, i1 %xor_ln794"   --->   Operation 17 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340)   --->   "%and_ln795 = and i1 %p_Result_1, i1 %p_Result_s"   --->   Operation 18 'and' 'and_ln795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340)   --->   "%or_ln340 = or i1 %p_Result_s, i1 %overflow"   --->   Operation 19 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%trunc_ln346 = trunc i6 %x_read"   --->   Operation 20 'trunc' 'trunc_ln346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%p_Result_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i3, i1 %p_Result_s, i4 %trunc_ln346, i3 0"   --->   Operation 21 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln340 = xor i1 %and_ln795, i1 %or_ln340"   --->   Operation 22 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %y_read, i32 5"   --->   Operation 23 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%trunc_ln737_1 = trunc i6 %y_read"   --->   Operation 24 'trunc' 'trunc_ln737_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%fixed_y_V_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln737_1, i3 0"   --->   Operation 25 'bitconcatenate' 'fixed_y_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %y_read, i32 4"   --->   Operation 26 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_1)   --->   "%xor_ln794_1 = xor i1 %p_Result_3, i1 1"   --->   Operation 27 'xor' 'xor_ln794_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_1)   --->   "%overflow_1 = and i1 %p_Result_4, i1 %xor_ln794_1"   --->   Operation 28 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_1)   --->   "%and_ln795_1 = and i1 %p_Result_4, i1 %p_Result_3"   --->   Operation 29 'and' 'and_ln795_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln340_1)   --->   "%or_ln340_1 = or i1 %p_Result_3, i1 %overflow_1"   --->   Operation 30 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%trunc_ln346_1 = trunc i6 %y_read"   --->   Operation 31 'trunc' 'trunc_ln346_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%p_Result_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i3, i1 %p_Result_3, i4 %trunc_ln346_1, i3 0"   --->   Operation 32 'bitconcatenate' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln340_1 = xor i1 %and_ln795_1, i1 %or_ln340_1"   --->   Operation 33 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %xor_ln340, i8 %p_Result_2, i8 %fixed_x_V_1"   --->   Operation 34 'select' 'select_ln340' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %xor_ln340_1, i8 %p_Result_5, i8 %fixed_y_V_1"   --->   Operation 35 'select' 'select_ln340_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln340, i8 %select_ln340_1"   --->   Operation 36 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i16 %p_Result_6"   --->   Operation 37 'zext' 'zext_ln573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%my_LUT_r_V_addr_1 = getelementptr i1 %my_LUT_r_V, i64 0, i64 %zext_ln573" [cordiccart2pol.cpp:62]   --->   Operation 38 'getelementptr' 'my_LUT_r_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%my_LUT_r_V_load = load i16 %my_LUT_r_V_addr_1" [cordiccart2pol.cpp:62]   --->   Operation 39 'load' 'my_LUT_r_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 65536> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%my_LUT_th_V_addr_1 = getelementptr i1 %my_LUT_th_V, i64 0, i64 %zext_ln573" [cordiccart2pol.cpp:63]   --->   Operation 40 'getelementptr' 'my_LUT_th_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%my_LUT_th_V_load = load i16 %my_LUT_th_V_addr_1" [cordiccart2pol.cpp:63]   --->   Operation 41 'load' 'my_LUT_th_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 65536> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 42 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %x"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %y"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %r"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %theta"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (3.25ns)   --->   "%my_LUT_r_V_load = load i16 %my_LUT_r_V_addr_1" [cordiccart2pol.cpp:62]   --->   Operation 51 'load' 'my_LUT_r_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 65536> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i1 %my_LUT_r_V_load" [cordiccart2pol.cpp:62]   --->   Operation 52 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %r, i6 %zext_ln62" [cordiccart2pol.cpp:62]   --->   Operation 53 'write' 'write_ln62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%my_LUT_th_V_load = load i16 %my_LUT_th_V_addr_1" [cordiccart2pol.cpp:63]   --->   Operation 54 'load' 'my_LUT_th_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 65536> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i1 %my_LUT_th_V_load" [cordiccart2pol.cpp:63]   --->   Operation 55 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %theta, i6 %zext_ln63" [cordiccart2pol.cpp:63]   --->   Operation 56 'write' 'write_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [cordiccart2pol.cpp:64]   --->   Operation 57 'ret' 'ret_ln64' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ theta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
my_LUT_th_V        (alloca        ) [ 0010]
my_LUT_r_V         (alloca        ) [ 0010]
my_LUT_th_V_addr   (getelementptr ) [ 0000]
store_ln740        (store         ) [ 0000]
my_LUT_r_V_addr    (getelementptr ) [ 0000]
store_ln740        (store         ) [ 0000]
y_read             (read          ) [ 0000]
x_read             (read          ) [ 0000]
p_Result_s         (bitselect     ) [ 0000]
trunc_ln737        (trunc         ) [ 0000]
fixed_x_V_1        (bitconcatenate) [ 0000]
p_Result_1         (bitselect     ) [ 0000]
xor_ln794          (xor           ) [ 0000]
overflow           (and           ) [ 0000]
and_ln795          (and           ) [ 0000]
or_ln340           (or            ) [ 0000]
trunc_ln346        (trunc         ) [ 0000]
p_Result_2         (bitconcatenate) [ 0000]
xor_ln340          (xor           ) [ 0000]
p_Result_3         (bitselect     ) [ 0000]
trunc_ln737_1      (trunc         ) [ 0000]
fixed_y_V_1        (bitconcatenate) [ 0000]
p_Result_4         (bitselect     ) [ 0000]
xor_ln794_1        (xor           ) [ 0000]
overflow_1         (and           ) [ 0000]
and_ln795_1        (and           ) [ 0000]
or_ln340_1         (or            ) [ 0000]
trunc_ln346_1      (trunc         ) [ 0000]
p_Result_5         (bitconcatenate) [ 0000]
xor_ln340_1        (xor           ) [ 0000]
select_ln340       (select        ) [ 0000]
select_ln340_1     (select        ) [ 0000]
p_Result_6         (bitconcatenate) [ 0000]
zext_ln573         (zext          ) [ 0000]
my_LUT_r_V_addr_1  (getelementptr ) [ 0001]
my_LUT_th_V_addr_1 (getelementptr ) [ 0001]
spectopmodule_ln0  (spectopmodule ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
my_LUT_r_V_load    (load          ) [ 0000]
zext_ln62          (zext          ) [ 0000]
write_ln62         (write         ) [ 0000]
my_LUT_th_V_load   (load          ) [ 0000]
zext_ln63          (zext          ) [ 0000]
write_ln63         (write         ) [ 0000]
ret_ln64           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="theta">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="my_LUT_th_V_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="my_LUT_th_V/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="my_LUT_r_V_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="my_LUT_r_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="y_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="6" slack="0"/>
<pin id="59" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="x_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="0" index="1" bw="6" slack="0"/>
<pin id="65" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln62_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="6" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="write_ln63_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="6" slack="0"/>
<pin id="78" dir="0" index="2" bw="1" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="my_LUT_th_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="my_LUT_th_V_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln740/1 my_LUT_th_V_load/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="my_LUT_r_V_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="1" slack="0"/>
<pin id="101" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="my_LUT_r_V_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln740/1 my_LUT_r_V_load/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="my_LUT_r_V_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="16" slack="0"/>
<pin id="116" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="my_LUT_r_V_addr_1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="my_LUT_th_V_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="16" slack="0"/>
<pin id="123" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="my_LUT_th_V_addr_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_Result_s_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln737_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="0"/>
<pin id="136" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln737/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="fixed_x_V_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="fixed_x_V_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_Result_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="xor_ln794_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="overflow_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="and_ln795_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln795/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="or_ln340_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln346_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln346/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_Result_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="0" index="3" bw="1" slack="0"/>
<pin id="187" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="xor_ln340_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_Result_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln737_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln737_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="fixed_y_V_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="fixed_y_V_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Result_4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="6" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xor_ln794_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="overflow_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="and_ln795_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln795_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln340_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln346_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln346_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Result_5_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="0" index="3" bw="1" slack="0"/>
<pin id="259" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xor_ln340_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="select_ln340_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln340_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="0" index="2" bw="8" slack="0"/>
<pin id="282" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_Result_6_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln573_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln62_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln63_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/3 "/>
</bind>
</comp>

<comp id="310" class="1005" name="my_LUT_r_V_addr_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="1"/>
<pin id="312" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="my_LUT_r_V_addr_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="my_LUT_th_V_addr_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="1"/>
<pin id="317" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="my_LUT_th_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="46" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="48" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="96"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="52" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="97" pin=2"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="97" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="112" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="119" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="62" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="137"><net_src comp="62" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="62" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="158"><net_src comp="126" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="146" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="154" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="146" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="126" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="126" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="160" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="62" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="126" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="196"><net_src comp="166" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="172" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="16" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="56" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="56" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="16" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="56" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="198" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="218" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="218" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="198" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="198" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="232" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="56" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="198" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="268"><net_src comp="238" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="244" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="192" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="182" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="138" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="283"><net_src comp="264" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="254" pin="4"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="210" pin="3"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="270" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="278" pin="3"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="303"><net_src comp="105" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="308"><net_src comp="90" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="313"><net_src comp="112" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="318"><net_src comp="119" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {3 }
	Port: theta | {3 }
 - Input state : 
	Port: cordiccart2pol : x | {2 }
	Port: cordiccart2pol : y | {2 }
  - Chain level:
	State 1
		my_LUT_th_V_addr : 1
		store_ln740 : 2
		my_LUT_r_V_addr : 1
		store_ln740 : 2
	State 2
		fixed_x_V_1 : 1
		xor_ln794 : 1
		overflow : 1
		and_ln795 : 1
		or_ln340 : 1
		p_Result_2 : 1
		xor_ln340 : 1
		fixed_y_V_1 : 1
		xor_ln794_1 : 1
		overflow_1 : 1
		and_ln795_1 : 1
		or_ln340_1 : 1
		p_Result_5 : 1
		xor_ln340_1 : 1
		select_ln340 : 1
		select_ln340_1 : 1
		p_Result_6 : 2
		zext_ln573 : 3
		my_LUT_r_V_addr_1 : 4
		my_LUT_r_V_load : 5
		my_LUT_th_V_addr_1 : 4
		my_LUT_th_V_load : 5
	State 3
		zext_ln62 : 1
		write_ln62 : 2
		zext_ln63 : 1
		write_ln63 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|  select  |   select_ln340_fu_270  |    0    |    8    |
|          |  select_ln340_1_fu_278 |    0    |    8    |
|----------|------------------------|---------|---------|
|          |    xor_ln794_fu_154    |    0    |    2    |
|    xor   |    xor_ln340_fu_192    |    0    |    2    |
|          |   xor_ln794_1_fu_226   |    0    |    2    |
|          |   xor_ln340_1_fu_264   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     overflow_fu_160    |    0    |    2    |
|    and   |    and_ln795_fu_166    |    0    |    2    |
|          |    overflow_1_fu_232   |    0    |    2    |
|          |   and_ln795_1_fu_238   |    0    |    2    |
|----------|------------------------|---------|---------|
|    or    |     or_ln340_fu_172    |    0    |    2    |
|          |    or_ln340_1_fu_244   |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |    y_read_read_fu_56   |    0    |    0    |
|          |    x_read_read_fu_62   |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln62_write_fu_68 |    0    |    0    |
|          | write_ln63_write_fu_75 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    p_Result_s_fu_126   |    0    |    0    |
| bitselect|    p_Result_1_fu_146   |    0    |    0    |
|          |    p_Result_3_fu_198   |    0    |    0    |
|          |    p_Result_4_fu_218   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   trunc_ln737_fu_134   |    0    |    0    |
|   trunc  |   trunc_ln346_fu_178   |    0    |    0    |
|          |  trunc_ln737_1_fu_206  |    0    |    0    |
|          |  trunc_ln346_1_fu_250  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   fixed_x_V_1_fu_138   |    0    |    0    |
|          |    p_Result_2_fu_182   |    0    |    0    |
|bitconcatenate|   fixed_y_V_1_fu_210   |    0    |    0    |
|          |    p_Result_5_fu_254   |    0    |    0    |
|          |    p_Result_6_fu_286   |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln573_fu_294   |    0    |    0    |
|   zext   |    zext_ln62_fu_300    |    0    |    0    |
|          |    zext_ln63_fu_305    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    36   |
|----------|------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
| my_LUT_r_V|    4   |    0   |    0   |    0   |
|my_LUT_th_V|    4   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| my_LUT_r_V_addr_1_reg_310|   16   |
|my_LUT_th_V_addr_1_reg_315|   16   |
+--------------------------+--------+
|           Total          |   32   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   3  |  16  |   48   ||    14   |
| grp_access_fu_105 |  p0  |   3  |  16  |   48   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  3.4146 ||    28   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   36   |    -   |
|   Memory  |    8   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   28   |    -   |
|  Register |    -   |    -   |   32   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    3   |   32   |   64   |    0   |
+-----------+--------+--------+--------+--------+--------+
