

================================================================
== Vitis HLS Report for 'WrDist'
================================================================
* Date:           Wed Dec 20 18:42:14 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_scatter_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  0.650 us|  0.650 us|  130|  130|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5      |      128|      128|        33|         32|         32|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      155|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      347|    -|
|Register             |        -|     -|     4011|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     4011|      502|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_1060_p2         |         +|   0|  0|  10|           3|           1|
    |ap_block_pp0_stage0_01001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage28_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage29_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage30_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage31_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_1032           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1038           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1044           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1050           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1056           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1062           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1068           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1075           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1082           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1089           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1096           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1103           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1110           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1117           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1124           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1131           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1138           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1145           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1152           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1159           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1166           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1173           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1180           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1187           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1194           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1201           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1208           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1215           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1222           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1229           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1235           |       and|   0|  0|   2|           1|           1|
    |ap_condition_1242           |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_1066_p2        |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0| 155|          74|          74|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  159|         35|    1|         35|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_1053_p4  |    9|          2|    3|          6|
    |i_reg_1049                   |    9|          2|    3|          6|
    |wr_port_TDATA                |  152|         33|  128|       4224|
    |wr_port_TDATA_blk_n          |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  347|         76|  137|       4275|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |add_ln15_reg_1388          |    3|   0|    3|          0|
    |ap_CS_fsm                  |   34|   0|   34|          0|
    |ap_enable_reg_pp0_iter0    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |i_reg_1049                 |    3|   0|    3|          0|
    |icmp_ln15_reg_1393         |    1|   0|    1|          0|
    |p_Result_41_1_reg_1967     |  128|   0|  128|          0|
    |p_Result_41_2_reg_1972     |  128|   0|  128|          0|
    |p_Result_41_3_reg_1977     |  128|   0|  128|          0|
    |p_Result_41_4_reg_1982     |  128|   0|  128|          0|
    |p_Result_41_5_reg_1987     |  128|   0|  128|          0|
    |p_Result_41_6_reg_1992     |  128|   0|  128|          0|
    |tmp_dist_14_load_reg_1797  |   64|   0|   64|          0|
    |tmp_dist_15_load_reg_1802  |   64|   0|   64|          0|
    |tmp_dist_16_load_reg_1817  |   64|   0|   64|          0|
    |tmp_dist_17_load_reg_1822  |   64|   0|   64|          0|
    |tmp_dist_18_load_reg_1837  |   64|   0|   64|          0|
    |tmp_dist_19_load_reg_1842  |   64|   0|   64|          0|
    |tmp_dist_20_load_reg_1857  |   64|   0|   64|          0|
    |tmp_dist_21_load_reg_1862  |   64|   0|   64|          0|
    |tmp_dist_22_load_reg_1877  |   64|   0|   64|          0|
    |tmp_dist_23_load_reg_1882  |   64|   0|   64|          0|
    |tmp_dist_24_load_reg_1897  |   64|   0|   64|          0|
    |tmp_dist_25_load_reg_1902  |   64|   0|   64|          0|
    |tmp_dist_26_load_reg_1917  |   64|   0|   64|          0|
    |tmp_dist_27_load_reg_1922  |   64|   0|   64|          0|
    |tmp_dist_28_load_reg_1937  |   64|   0|   64|          0|
    |tmp_dist_29_load_reg_1942  |   64|   0|   64|          0|
    |tmp_dist_31_load_reg_1962  |   64|   0|   64|          0|
    |tmp_dist_32_load_reg_1727  |   64|   0|   64|          0|
    |tmp_dist_33_load_reg_1732  |   64|   0|   64|          0|
    |tmp_dist_34_load_reg_1767  |   64|   0|   64|          0|
    |tmp_dist_35_load_reg_1772  |   64|   0|   64|          0|
    |tmp_dist_36_load_reg_1827  |   64|   0|   64|          0|
    |tmp_dist_37_load_reg_1832  |   64|   0|   64|          0|
    |tmp_dist_38_load_reg_1907  |   64|   0|   64|          0|
    |tmp_dist_39_load_reg_1912  |   64|   0|   64|          0|
    |tmp_dist_40_load_reg_1747  |   64|   0|   64|          0|
    |tmp_dist_41_load_reg_1752  |   64|   0|   64|          0|
    |tmp_dist_42_load_reg_1867  |   64|   0|   64|          0|
    |tmp_dist_43_load_reg_1872  |   64|   0|   64|          0|
    |tmp_dist_44_load_reg_1947  |   64|   0|   64|          0|
    |tmp_dist_45_load_reg_1952  |   64|   0|   64|          0|
    |tmp_dist_46_load_reg_1787  |   64|   0|   64|          0|
    |tmp_dist_47_load_reg_1792  |   64|   0|   64|          0|
    |tmp_dist_48_load_reg_1717  |   64|   0|   64|          0|
    |tmp_dist_49_load_reg_1722  |   64|   0|   64|          0|
    |tmp_dist_50_load_reg_1927  |   64|   0|   64|          0|
    |tmp_dist_51_load_reg_1932  |   64|   0|   64|          0|
    |tmp_dist_52_load_reg_1887  |   64|   0|   64|          0|
    |tmp_dist_53_load_reg_1892  |   64|   0|   64|          0|
    |tmp_dist_54_load_reg_1847  |   64|   0|   64|          0|
    |tmp_dist_55_load_reg_1852  |   64|   0|   64|          0|
    |tmp_dist_56_load_reg_1807  |   64|   0|   64|          0|
    |tmp_dist_57_load_reg_1812  |   64|   0|   64|          0|
    |tmp_dist_58_load_reg_1777  |   64|   0|   64|          0|
    |tmp_dist_59_load_reg_1782  |   64|   0|   64|          0|
    |tmp_dist_60_load_reg_1757  |   64|   0|   64|          0|
    |tmp_dist_61_load_reg_1762  |   64|   0|   64|          0|
    |tmp_dist_62_load_reg_1737  |   64|   0|   64|          0|
    |tmp_dist_63_load_reg_1742  |   64|   0|   64|          0|
    |v2_V_reg_1957              |   64|   0|   64|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      | 4011|   0| 4011|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|            WrDist|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|            WrDist|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|            WrDist|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|            WrDist|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|            WrDist|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|            WrDist|  return value|
|tmp_dist_0_address0   |  out|   12|   ap_memory|        tmp_dist_0|         array|
|tmp_dist_0_ce0        |  out|    1|   ap_memory|        tmp_dist_0|         array|
|tmp_dist_0_q0         |   in|   64|   ap_memory|        tmp_dist_0|         array|
|tmp_dist_1_address0   |  out|   12|   ap_memory|        tmp_dist_1|         array|
|tmp_dist_1_ce0        |  out|    1|   ap_memory|        tmp_dist_1|         array|
|tmp_dist_1_q0         |   in|   64|   ap_memory|        tmp_dist_1|         array|
|tmp_dist_2_address0   |  out|   12|   ap_memory|        tmp_dist_2|         array|
|tmp_dist_2_ce0        |  out|    1|   ap_memory|        tmp_dist_2|         array|
|tmp_dist_2_q0         |   in|   64|   ap_memory|        tmp_dist_2|         array|
|tmp_dist_3_address0   |  out|   12|   ap_memory|        tmp_dist_3|         array|
|tmp_dist_3_ce0        |  out|    1|   ap_memory|        tmp_dist_3|         array|
|tmp_dist_3_q0         |   in|   64|   ap_memory|        tmp_dist_3|         array|
|tmp_dist_4_address0   |  out|   12|   ap_memory|        tmp_dist_4|         array|
|tmp_dist_4_ce0        |  out|    1|   ap_memory|        tmp_dist_4|         array|
|tmp_dist_4_q0         |   in|   64|   ap_memory|        tmp_dist_4|         array|
|tmp_dist_5_address0   |  out|   12|   ap_memory|        tmp_dist_5|         array|
|tmp_dist_5_ce0        |  out|    1|   ap_memory|        tmp_dist_5|         array|
|tmp_dist_5_q0         |   in|   64|   ap_memory|        tmp_dist_5|         array|
|tmp_dist_6_address0   |  out|   12|   ap_memory|        tmp_dist_6|         array|
|tmp_dist_6_ce0        |  out|    1|   ap_memory|        tmp_dist_6|         array|
|tmp_dist_6_q0         |   in|   64|   ap_memory|        tmp_dist_6|         array|
|tmp_dist_7_address0   |  out|   12|   ap_memory|        tmp_dist_7|         array|
|tmp_dist_7_ce0        |  out|    1|   ap_memory|        tmp_dist_7|         array|
|tmp_dist_7_q0         |   in|   64|   ap_memory|        tmp_dist_7|         array|
|tmp_dist_8_address0   |  out|   12|   ap_memory|        tmp_dist_8|         array|
|tmp_dist_8_ce0        |  out|    1|   ap_memory|        tmp_dist_8|         array|
|tmp_dist_8_q0         |   in|   64|   ap_memory|        tmp_dist_8|         array|
|tmp_dist_9_address0   |  out|   12|   ap_memory|        tmp_dist_9|         array|
|tmp_dist_9_ce0        |  out|    1|   ap_memory|        tmp_dist_9|         array|
|tmp_dist_9_q0         |   in|   64|   ap_memory|        tmp_dist_9|         array|
|tmp_dist_10_address0  |  out|   12|   ap_memory|       tmp_dist_10|         array|
|tmp_dist_10_ce0       |  out|    1|   ap_memory|       tmp_dist_10|         array|
|tmp_dist_10_q0        |   in|   64|   ap_memory|       tmp_dist_10|         array|
|tmp_dist_11_address0  |  out|   12|   ap_memory|       tmp_dist_11|         array|
|tmp_dist_11_ce0       |  out|    1|   ap_memory|       tmp_dist_11|         array|
|tmp_dist_11_q0        |   in|   64|   ap_memory|       tmp_dist_11|         array|
|tmp_dist_12_address0  |  out|   12|   ap_memory|       tmp_dist_12|         array|
|tmp_dist_12_ce0       |  out|    1|   ap_memory|       tmp_dist_12|         array|
|tmp_dist_12_q0        |   in|   64|   ap_memory|       tmp_dist_12|         array|
|tmp_dist_13_address0  |  out|   12|   ap_memory|       tmp_dist_13|         array|
|tmp_dist_13_ce0       |  out|    1|   ap_memory|       tmp_dist_13|         array|
|tmp_dist_13_q0        |   in|   64|   ap_memory|       tmp_dist_13|         array|
|tmp_dist_14_address0  |  out|   12|   ap_memory|       tmp_dist_14|         array|
|tmp_dist_14_ce0       |  out|    1|   ap_memory|       tmp_dist_14|         array|
|tmp_dist_14_q0        |   in|   64|   ap_memory|       tmp_dist_14|         array|
|tmp_dist_15_address0  |  out|   12|   ap_memory|       tmp_dist_15|         array|
|tmp_dist_15_ce0       |  out|    1|   ap_memory|       tmp_dist_15|         array|
|tmp_dist_15_q0        |   in|   64|   ap_memory|       tmp_dist_15|         array|
|tmp_dist_16_address0  |  out|   12|   ap_memory|       tmp_dist_16|         array|
|tmp_dist_16_ce0       |  out|    1|   ap_memory|       tmp_dist_16|         array|
|tmp_dist_16_q0        |   in|   64|   ap_memory|       tmp_dist_16|         array|
|tmp_dist_17_address0  |  out|   12|   ap_memory|       tmp_dist_17|         array|
|tmp_dist_17_ce0       |  out|    1|   ap_memory|       tmp_dist_17|         array|
|tmp_dist_17_q0        |   in|   64|   ap_memory|       tmp_dist_17|         array|
|tmp_dist_18_address0  |  out|   12|   ap_memory|       tmp_dist_18|         array|
|tmp_dist_18_ce0       |  out|    1|   ap_memory|       tmp_dist_18|         array|
|tmp_dist_18_q0        |   in|   64|   ap_memory|       tmp_dist_18|         array|
|tmp_dist_19_address0  |  out|   12|   ap_memory|       tmp_dist_19|         array|
|tmp_dist_19_ce0       |  out|    1|   ap_memory|       tmp_dist_19|         array|
|tmp_dist_19_q0        |   in|   64|   ap_memory|       tmp_dist_19|         array|
|tmp_dist_20_address0  |  out|   12|   ap_memory|       tmp_dist_20|         array|
|tmp_dist_20_ce0       |  out|    1|   ap_memory|       tmp_dist_20|         array|
|tmp_dist_20_q0        |   in|   64|   ap_memory|       tmp_dist_20|         array|
|tmp_dist_21_address0  |  out|   12|   ap_memory|       tmp_dist_21|         array|
|tmp_dist_21_ce0       |  out|    1|   ap_memory|       tmp_dist_21|         array|
|tmp_dist_21_q0        |   in|   64|   ap_memory|       tmp_dist_21|         array|
|tmp_dist_22_address0  |  out|   12|   ap_memory|       tmp_dist_22|         array|
|tmp_dist_22_ce0       |  out|    1|   ap_memory|       tmp_dist_22|         array|
|tmp_dist_22_q0        |   in|   64|   ap_memory|       tmp_dist_22|         array|
|tmp_dist_23_address0  |  out|   12|   ap_memory|       tmp_dist_23|         array|
|tmp_dist_23_ce0       |  out|    1|   ap_memory|       tmp_dist_23|         array|
|tmp_dist_23_q0        |   in|   64|   ap_memory|       tmp_dist_23|         array|
|tmp_dist_24_address0  |  out|   12|   ap_memory|       tmp_dist_24|         array|
|tmp_dist_24_ce0       |  out|    1|   ap_memory|       tmp_dist_24|         array|
|tmp_dist_24_q0        |   in|   64|   ap_memory|       tmp_dist_24|         array|
|tmp_dist_25_address0  |  out|   12|   ap_memory|       tmp_dist_25|         array|
|tmp_dist_25_ce0       |  out|    1|   ap_memory|       tmp_dist_25|         array|
|tmp_dist_25_q0        |   in|   64|   ap_memory|       tmp_dist_25|         array|
|tmp_dist_26_address0  |  out|   12|   ap_memory|       tmp_dist_26|         array|
|tmp_dist_26_ce0       |  out|    1|   ap_memory|       tmp_dist_26|         array|
|tmp_dist_26_q0        |   in|   64|   ap_memory|       tmp_dist_26|         array|
|tmp_dist_27_address0  |  out|   12|   ap_memory|       tmp_dist_27|         array|
|tmp_dist_27_ce0       |  out|    1|   ap_memory|       tmp_dist_27|         array|
|tmp_dist_27_q0        |   in|   64|   ap_memory|       tmp_dist_27|         array|
|tmp_dist_28_address0  |  out|   12|   ap_memory|       tmp_dist_28|         array|
|tmp_dist_28_ce0       |  out|    1|   ap_memory|       tmp_dist_28|         array|
|tmp_dist_28_q0        |   in|   64|   ap_memory|       tmp_dist_28|         array|
|tmp_dist_29_address0  |  out|   12|   ap_memory|       tmp_dist_29|         array|
|tmp_dist_29_ce0       |  out|    1|   ap_memory|       tmp_dist_29|         array|
|tmp_dist_29_q0        |   in|   64|   ap_memory|       tmp_dist_29|         array|
|tmp_dist_30_address0  |  out|   12|   ap_memory|       tmp_dist_30|         array|
|tmp_dist_30_ce0       |  out|    1|   ap_memory|       tmp_dist_30|         array|
|tmp_dist_30_q0        |   in|   64|   ap_memory|       tmp_dist_30|         array|
|tmp_dist_31_address0  |  out|   12|   ap_memory|       tmp_dist_31|         array|
|tmp_dist_31_ce0       |  out|    1|   ap_memory|       tmp_dist_31|         array|
|tmp_dist_31_q0        |   in|   64|   ap_memory|       tmp_dist_31|         array|
|tmp_dist_32_address0  |  out|   12|   ap_memory|       tmp_dist_32|         array|
|tmp_dist_32_ce0       |  out|    1|   ap_memory|       tmp_dist_32|         array|
|tmp_dist_32_q0        |   in|   64|   ap_memory|       tmp_dist_32|         array|
|tmp_dist_33_address0  |  out|   12|   ap_memory|       tmp_dist_33|         array|
|tmp_dist_33_ce0       |  out|    1|   ap_memory|       tmp_dist_33|         array|
|tmp_dist_33_q0        |   in|   64|   ap_memory|       tmp_dist_33|         array|
|tmp_dist_34_address0  |  out|   12|   ap_memory|       tmp_dist_34|         array|
|tmp_dist_34_ce0       |  out|    1|   ap_memory|       tmp_dist_34|         array|
|tmp_dist_34_q0        |   in|   64|   ap_memory|       tmp_dist_34|         array|
|tmp_dist_35_address0  |  out|   12|   ap_memory|       tmp_dist_35|         array|
|tmp_dist_35_ce0       |  out|    1|   ap_memory|       tmp_dist_35|         array|
|tmp_dist_35_q0        |   in|   64|   ap_memory|       tmp_dist_35|         array|
|tmp_dist_36_address0  |  out|   12|   ap_memory|       tmp_dist_36|         array|
|tmp_dist_36_ce0       |  out|    1|   ap_memory|       tmp_dist_36|         array|
|tmp_dist_36_q0        |   in|   64|   ap_memory|       tmp_dist_36|         array|
|tmp_dist_37_address0  |  out|   12|   ap_memory|       tmp_dist_37|         array|
|tmp_dist_37_ce0       |  out|    1|   ap_memory|       tmp_dist_37|         array|
|tmp_dist_37_q0        |   in|   64|   ap_memory|       tmp_dist_37|         array|
|tmp_dist_38_address0  |  out|   12|   ap_memory|       tmp_dist_38|         array|
|tmp_dist_38_ce0       |  out|    1|   ap_memory|       tmp_dist_38|         array|
|tmp_dist_38_q0        |   in|   64|   ap_memory|       tmp_dist_38|         array|
|tmp_dist_39_address0  |  out|   12|   ap_memory|       tmp_dist_39|         array|
|tmp_dist_39_ce0       |  out|    1|   ap_memory|       tmp_dist_39|         array|
|tmp_dist_39_q0        |   in|   64|   ap_memory|       tmp_dist_39|         array|
|tmp_dist_40_address0  |  out|   12|   ap_memory|       tmp_dist_40|         array|
|tmp_dist_40_ce0       |  out|    1|   ap_memory|       tmp_dist_40|         array|
|tmp_dist_40_q0        |   in|   64|   ap_memory|       tmp_dist_40|         array|
|tmp_dist_41_address0  |  out|   12|   ap_memory|       tmp_dist_41|         array|
|tmp_dist_41_ce0       |  out|    1|   ap_memory|       tmp_dist_41|         array|
|tmp_dist_41_q0        |   in|   64|   ap_memory|       tmp_dist_41|         array|
|tmp_dist_42_address0  |  out|   12|   ap_memory|       tmp_dist_42|         array|
|tmp_dist_42_ce0       |  out|    1|   ap_memory|       tmp_dist_42|         array|
|tmp_dist_42_q0        |   in|   64|   ap_memory|       tmp_dist_42|         array|
|tmp_dist_43_address0  |  out|   12|   ap_memory|       tmp_dist_43|         array|
|tmp_dist_43_ce0       |  out|    1|   ap_memory|       tmp_dist_43|         array|
|tmp_dist_43_q0        |   in|   64|   ap_memory|       tmp_dist_43|         array|
|tmp_dist_44_address0  |  out|   12|   ap_memory|       tmp_dist_44|         array|
|tmp_dist_44_ce0       |  out|    1|   ap_memory|       tmp_dist_44|         array|
|tmp_dist_44_q0        |   in|   64|   ap_memory|       tmp_dist_44|         array|
|tmp_dist_45_address0  |  out|   12|   ap_memory|       tmp_dist_45|         array|
|tmp_dist_45_ce0       |  out|    1|   ap_memory|       tmp_dist_45|         array|
|tmp_dist_45_q0        |   in|   64|   ap_memory|       tmp_dist_45|         array|
|tmp_dist_46_address0  |  out|   12|   ap_memory|       tmp_dist_46|         array|
|tmp_dist_46_ce0       |  out|    1|   ap_memory|       tmp_dist_46|         array|
|tmp_dist_46_q0        |   in|   64|   ap_memory|       tmp_dist_46|         array|
|tmp_dist_47_address0  |  out|   12|   ap_memory|       tmp_dist_47|         array|
|tmp_dist_47_ce0       |  out|    1|   ap_memory|       tmp_dist_47|         array|
|tmp_dist_47_q0        |   in|   64|   ap_memory|       tmp_dist_47|         array|
|tmp_dist_48_address0  |  out|   12|   ap_memory|       tmp_dist_48|         array|
|tmp_dist_48_ce0       |  out|    1|   ap_memory|       tmp_dist_48|         array|
|tmp_dist_48_q0        |   in|   64|   ap_memory|       tmp_dist_48|         array|
|tmp_dist_49_address0  |  out|   12|   ap_memory|       tmp_dist_49|         array|
|tmp_dist_49_ce0       |  out|    1|   ap_memory|       tmp_dist_49|         array|
|tmp_dist_49_q0        |   in|   64|   ap_memory|       tmp_dist_49|         array|
|tmp_dist_50_address0  |  out|   12|   ap_memory|       tmp_dist_50|         array|
|tmp_dist_50_ce0       |  out|    1|   ap_memory|       tmp_dist_50|         array|
|tmp_dist_50_q0        |   in|   64|   ap_memory|       tmp_dist_50|         array|
|tmp_dist_51_address0  |  out|   12|   ap_memory|       tmp_dist_51|         array|
|tmp_dist_51_ce0       |  out|    1|   ap_memory|       tmp_dist_51|         array|
|tmp_dist_51_q0        |   in|   64|   ap_memory|       tmp_dist_51|         array|
|tmp_dist_52_address0  |  out|   12|   ap_memory|       tmp_dist_52|         array|
|tmp_dist_52_ce0       |  out|    1|   ap_memory|       tmp_dist_52|         array|
|tmp_dist_52_q0        |   in|   64|   ap_memory|       tmp_dist_52|         array|
|tmp_dist_53_address0  |  out|   12|   ap_memory|       tmp_dist_53|         array|
|tmp_dist_53_ce0       |  out|    1|   ap_memory|       tmp_dist_53|         array|
|tmp_dist_53_q0        |   in|   64|   ap_memory|       tmp_dist_53|         array|
|tmp_dist_54_address0  |  out|   12|   ap_memory|       tmp_dist_54|         array|
|tmp_dist_54_ce0       |  out|    1|   ap_memory|       tmp_dist_54|         array|
|tmp_dist_54_q0        |   in|   64|   ap_memory|       tmp_dist_54|         array|
|tmp_dist_55_address0  |  out|   12|   ap_memory|       tmp_dist_55|         array|
|tmp_dist_55_ce0       |  out|    1|   ap_memory|       tmp_dist_55|         array|
|tmp_dist_55_q0        |   in|   64|   ap_memory|       tmp_dist_55|         array|
|tmp_dist_56_address0  |  out|   12|   ap_memory|       tmp_dist_56|         array|
|tmp_dist_56_ce0       |  out|    1|   ap_memory|       tmp_dist_56|         array|
|tmp_dist_56_q0        |   in|   64|   ap_memory|       tmp_dist_56|         array|
|tmp_dist_57_address0  |  out|   12|   ap_memory|       tmp_dist_57|         array|
|tmp_dist_57_ce0       |  out|    1|   ap_memory|       tmp_dist_57|         array|
|tmp_dist_57_q0        |   in|   64|   ap_memory|       tmp_dist_57|         array|
|tmp_dist_58_address0  |  out|   12|   ap_memory|       tmp_dist_58|         array|
|tmp_dist_58_ce0       |  out|    1|   ap_memory|       tmp_dist_58|         array|
|tmp_dist_58_q0        |   in|   64|   ap_memory|       tmp_dist_58|         array|
|tmp_dist_59_address0  |  out|   12|   ap_memory|       tmp_dist_59|         array|
|tmp_dist_59_ce0       |  out|    1|   ap_memory|       tmp_dist_59|         array|
|tmp_dist_59_q0        |   in|   64|   ap_memory|       tmp_dist_59|         array|
|tmp_dist_60_address0  |  out|   12|   ap_memory|       tmp_dist_60|         array|
|tmp_dist_60_ce0       |  out|    1|   ap_memory|       tmp_dist_60|         array|
|tmp_dist_60_q0        |   in|   64|   ap_memory|       tmp_dist_60|         array|
|tmp_dist_61_address0  |  out|   12|   ap_memory|       tmp_dist_61|         array|
|tmp_dist_61_ce0       |  out|    1|   ap_memory|       tmp_dist_61|         array|
|tmp_dist_61_q0        |   in|   64|   ap_memory|       tmp_dist_61|         array|
|tmp_dist_62_address0  |  out|   12|   ap_memory|       tmp_dist_62|         array|
|tmp_dist_62_ce0       |  out|    1|   ap_memory|       tmp_dist_62|         array|
|tmp_dist_62_q0        |   in|   64|   ap_memory|       tmp_dist_62|         array|
|tmp_dist_63_address0  |  out|   12|   ap_memory|       tmp_dist_63|         array|
|tmp_dist_63_ce0       |  out|    1|   ap_memory|       tmp_dist_63|         array|
|tmp_dist_63_q0        |   in|   64|   ap_memory|       tmp_dist_63|         array|
|wr_port_TDATA         |  out|  128|        axis|  wr_port_V_data_V|       pointer|
|wr_port_TREADY        |   in|    1|        axis|  wr_port_V_data_V|       pointer|
|wr_port_TVALID        |  out|    1|        axis|  wr_port_V_last_V|       pointer|
|wr_port_TLAST         |  out|    1|        axis|  wr_port_V_last_V|       pointer|
|wr_port_TKEEP         |  out|   16|        axis|  wr_port_V_keep_V|       pointer|
|wr_port_TSTRB         |  out|   16|        axis|  wr_port_V_strb_V|       pointer|
|idx                   |   in|    8|     ap_none|               idx|        scalar|
+----------------------+-----+-----+------------+------------------+--------------+

