INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:02:45 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.199ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        6.402ns  (logic 3.565ns (55.686%)  route 2.837ns (44.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1778, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X19Y55         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf1/operator/sigProdExt_c2_reg[11]/Q
                         net (fo=1, routed)           0.452     1.176    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[10]
    SLICE_X20Y55         LUT6 (Prop_lut6_I5_O)        0.043     1.219 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_30/O
                         net (fo=1, routed)           0.327     1.547    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_30_n_0
    SLICE_X20Y56         LUT5 (Prop_lut5_I3_O)        0.043     1.590 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25/O
                         net (fo=1, routed)           0.000     1.590    mulf1/operator/RoundingAdder/Mfull_c0_3[0]
    SLICE_X20Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.828 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.828    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.878 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.878    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.928 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     1.928    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.978 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     1.978    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.028 r  mulf1/operator/RoundingAdder/g0_b2__47_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.028    mulf1/operator/RoundingAdder/g0_b2__47_i_4_n_0
    SLICE_X20Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.078 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.078    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X20Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.128 r  mulf1/operator/RoundingAdder/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.128    mulf1/operator/RoundingAdder/minusOp_carry_i_9_n_0
    SLICE_X20Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.280 f  mulf1/operator/RoundingAdder/minusOp_carry_i_11/O[1]
                         net (fo=3, routed)           0.392     2.672    mulf1/operator/RoundingAdder/ip_result__0[29]
    SLICE_X21Y62         LUT5 (Prop_lut5_I0_O)        0.121     2.793 f  mulf1/operator/RoundingAdder/minusOp_carry__0_i_2__1/O
                         net (fo=3, routed)           0.429     3.222    mulf1/operator/RoundingAdder/exc_c2_reg[1][6]
    SLICE_X22Y63         LUT5 (Prop_lut5_I3_O)        0.043     3.265 r  mulf1/operator/RoundingAdder/Mfull_c0_i_23__0/O
                         net (fo=3, routed)           0.098     3.363    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/eqOp1_in
    SLICE_X22Y63         LUT4 (Prop_lut4_I0_O)        0.043     3.406 r  mulf1/operator/RoundingAdder/g0_b2__47_i_5/O
                         net (fo=22, routed)          0.286     3.692    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X22Y61         LUT6 (Prop_lut6_I1_O)        0.043     3.735 r  mulf1/operator/RoundingAdder/Mfull_c0_i_10__0/O
                         net (fo=1, routed)           0.311     4.046    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_B[7]_P[20])
                                                      2.280     6.326 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[20]
                         net (fo=2, routed)           0.541     6.867    mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][3]
    SLICE_X18Y63         LUT5 (Prop_lut5_I3_O)        0.043     6.910 r  mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.910    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[2]_0[1]
    SLICE_X18Y63         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1778, unset)         0.483     3.683    mulf2/operator/SignificandMultiplication/clk
    SLICE_X18Y63         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X18Y63         FDRE (Setup_fdre_C_D)        0.064     3.711    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.711    
                         arrival time                          -6.910    
  -------------------------------------------------------------------
                         slack                                 -3.199    




