{"sha": "adea502310999d29d3829cc5c6fcb95a19b606fa", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YWRlYTUwMjMxMDk5OWQyOWQzODI5Y2M1YzZmY2I5NWExOWI2MDZmYQ==", "commit": {"author": {"name": "Claudiu Zissulescu", "email": "claziss@synopsys.com", "date": "2018-06-13T08:42:57Z"}, "committer": {"name": "Claudiu Zissulescu", "email": "claziss@gcc.gnu.org", "date": "2018-06-13T08:42:57Z"}, "message": "[ARC] Allow EX instruction unconditionally\n\ngcc/\n2017-05-02  Claudiu Zissulescu  <claziss@synopsys.com>\n\n\t* config/arc/arc.c (atomic_exchangesi): EX instruction is default\n\tfor ARC700 and ARCv2.\n\nFrom-SVN: r261539", "tree": {"sha": "5aca2ff48adcf3a8d0615fef340e2b8ee7feda79", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/5aca2ff48adcf3a8d0615fef340e2b8ee7feda79"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/adea502310999d29d3829cc5c6fcb95a19b606fa", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/adea502310999d29d3829cc5c6fcb95a19b606fa", "html_url": "https://github.com/Rust-GCC/gccrs/commit/adea502310999d29d3829cc5c6fcb95a19b606fa", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/adea502310999d29d3829cc5c6fcb95a19b606fa/comments", "author": {"login": "claziss", "id": 2761368, "node_id": "MDQ6VXNlcjI3NjEzNjg=", "avatar_url": "https://avatars.githubusercontent.com/u/2761368?v=4", "gravatar_id": "", "url": "https://api.github.com/users/claziss", "html_url": "https://github.com/claziss", "followers_url": "https://api.github.com/users/claziss/followers", "following_url": "https://api.github.com/users/claziss/following{/other_user}", "gists_url": "https://api.github.com/users/claziss/gists{/gist_id}", "starred_url": "https://api.github.com/users/claziss/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/claziss/subscriptions", "organizations_url": "https://api.github.com/users/claziss/orgs", "repos_url": "https://api.github.com/users/claziss/repos", "events_url": "https://api.github.com/users/claziss/events{/privacy}", "received_events_url": "https://api.github.com/users/claziss/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "7a723d822a17e697f3a02abf40fb2d3415302985", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/7a723d822a17e697f3a02abf40fb2d3415302985", "html_url": "https://github.com/Rust-GCC/gccrs/commit/7a723d822a17e697f3a02abf40fb2d3415302985"}], "stats": {"total": 7, "additions": 6, "deletions": 1}, "files": [{"sha": "5d3c396190bc6c5e3b8e26f342b482a900768436", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/adea502310999d29d3829cc5c6fcb95a19b606fa/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/adea502310999d29d3829cc5c6fcb95a19b606fa/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=adea502310999d29d3829cc5c6fcb95a19b606fa", "patch": "@@ -1,3 +1,8 @@\n+2018-06-12  Claudiu Zissulescu  <claziss@synopsys.com>\n+\n+\t* config/arc/arc.c (atomic_exchangesi): EX instruction is default\n+\tfor ARC700 and ARCv2.\n+\n 2018-06-13  Chenghua Xu <paul.hua.gm@gmail.com>\n \n \tPR target/86076"}, {"sha": "4a56ca229cc5e1c0204983f924e7ac2e71eea067", "filename": "gcc/config/arc/atomic.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/adea502310999d29d3829cc5c6fcb95a19b606fa/gcc%2Fconfig%2Farc%2Fatomic.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/adea502310999d29d3829cc5c6fcb95a19b606fa/gcc%2Fconfig%2Farc%2Fatomic.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farc%2Fatomic.md?ref=adea502310999d29d3829cc5c6fcb95a19b606fa", "patch": "@@ -120,7 +120,7 @@\n    (match_operand:SI 1 \"mem_noofs_operand\" \"\")\n    (match_operand:SI 2 \"register_operand\" \"\")\n    (match_operand:SI 3 \"const_int_operand\" \"\")]\n-  \"TARGET_ATOMIC\"\n+  \"TARGET_ARC700 || TARGET_V2\"\n {\n   enum memmodel model = (enum memmodel) INTVAL (operands[3]);\n "}]}