Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec 28 14:00:16 2024
| Host         : Efe running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alarm_main_timing_summary_routed.rpt -pb alarm_main_timing_summary_routed.pb -rpx alarm_main_timing_summary_routed.rpx -warn_on_violation
| Design       : alarm_main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       46          
HPDR-1     Warning           Port pin direction inconsistency  4           
TIMING-18  Warning           Missing input or output delay     34          
TIMING-20  Warning           Non-clocked latch                 1           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (126)
5. checking no_input_delay (10)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: password_checker_inst/keypad_2/C1/hh/q_reg[23]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[10]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (126)
--------------------------------------------------
 There are 126 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.601        0.000                      0                  430        0.117        0.000                      0                  430        4.500        0.000                       0                   231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.601        0.000                      0                  384        0.117        0.000                      0                  384        4.500        0.000                       0                   231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.609        0.000                      0                   46        0.909        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 2.388ns (44.195%)  route 3.015ns (55.805%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.568     5.089    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     5.545 f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.371    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]
    SLICE_X55Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.495 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8/O
                         net (fo=1, routed)           0.634     7.129    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6/O
                         net (fo=1, routed)           0.570     7.823    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.947 f  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_3/O
                         net (fo=31, routed)          0.985     8.933    password_checker_inst/incorrect_password/ssd_count/clk/sec
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.057 r  password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.057    password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.589 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.589    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.493 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.493    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[24]_i_1_n_6
    SLICE_X57Y44         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.453    14.794    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y44         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[25]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y44         FDCE (Setup_fdce_C_D)        0.062    15.094    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.367ns (43.978%)  route 3.015ns (56.022%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.568     5.089    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     5.545 f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.371    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]
    SLICE_X55Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.495 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8/O
                         net (fo=1, routed)           0.634     7.129    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6/O
                         net (fo=1, routed)           0.570     7.823    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.947 f  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_3/O
                         net (fo=31, routed)          0.985     8.933    password_checker_inst/incorrect_password/ssd_count/clk/sec
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.057 r  password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.057    password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.589 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.589    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.472 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.472    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[24]_i_1_n_4
    SLICE_X57Y44         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.453    14.794    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y44         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[27]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y44         FDCE (Setup_fdce_C_D)        0.062    15.094    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.472    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 2.293ns (43.197%)  route 3.015ns (56.803%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.568     5.089    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     5.545 f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.371    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]
    SLICE_X55Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.495 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8/O
                         net (fo=1, routed)           0.634     7.129    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6/O
                         net (fo=1, routed)           0.570     7.823    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.947 f  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_3/O
                         net (fo=31, routed)          0.985     8.933    password_checker_inst/incorrect_password/ssd_count/clk/sec
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.057 r  password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.057    password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.589 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.589    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.398 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.398    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[24]_i_1_n_5
    SLICE_X57Y44         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.453    14.794    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y44         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[26]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y44         FDCE (Setup_fdce_C_D)        0.062    15.094    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 2.277ns (43.025%)  route 3.015ns (56.975%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.568     5.089    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     5.545 f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.371    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]
    SLICE_X55Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.495 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8/O
                         net (fo=1, routed)           0.634     7.129    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6/O
                         net (fo=1, routed)           0.570     7.823    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.947 f  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_3/O
                         net (fo=31, routed)          0.985     8.933    password_checker_inst/incorrect_password/ssd_count/clk/sec
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.057 r  password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.057    password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.589 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.589    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.159 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.159    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.382 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.382    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[24]_i_1_n_7
    SLICE_X57Y44         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.453    14.794    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y44         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[24]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y44         FDCE (Setup_fdce_C_D)        0.062    15.094    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 2.274ns (42.993%)  route 3.015ns (57.007%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.568     5.089    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     5.545 f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.371    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]
    SLICE_X55Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.495 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8/O
                         net (fo=1, routed)           0.634     7.129    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6/O
                         net (fo=1, routed)           0.570     7.823    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.947 f  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_3/O
                         net (fo=31, routed)          0.985     8.933    password_checker_inst/incorrect_password/ssd_count/clk/sec
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.057 r  password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.057    password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.589 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.589    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.379 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.379    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1_n_6
    SLICE_X57Y43         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.453    14.794    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y43         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[21]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y43         FDCE (Setup_fdce_C_D)        0.062    15.094    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 2.253ns (42.765%)  route 3.015ns (57.235%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.568     5.089    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     5.545 f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.371    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]
    SLICE_X55Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.495 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8/O
                         net (fo=1, routed)           0.634     7.129    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6/O
                         net (fo=1, routed)           0.570     7.823    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.947 f  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_3/O
                         net (fo=31, routed)          0.985     8.933    password_checker_inst/incorrect_password/ssd_count/clk/sec
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.057 r  password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.057    password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.589 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.589    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.358 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.358    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1_n_4
    SLICE_X57Y43         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.453    14.794    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y43         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[23]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y43         FDCE (Setup_fdce_C_D)        0.062    15.094    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.358    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 2.179ns (41.950%)  route 3.015ns (58.050%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.568     5.089    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     5.545 f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.371    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]
    SLICE_X55Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.495 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8/O
                         net (fo=1, routed)           0.634     7.129    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6/O
                         net (fo=1, routed)           0.570     7.823    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.947 f  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_3/O
                         net (fo=31, routed)          0.985     8.933    password_checker_inst/incorrect_password/ssd_count/clk/sec
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.057 r  password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.057    password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.589 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.589    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.284 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.284    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1_n_5
    SLICE_X57Y43         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.453    14.794    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y43         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[22]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y43         FDCE (Setup_fdce_C_D)        0.062    15.094    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 2.163ns (41.771%)  route 3.015ns (58.229%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.568     5.089    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     5.545 f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.371    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]
    SLICE_X55Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.495 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8/O
                         net (fo=1, routed)           0.634     7.129    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6/O
                         net (fo=1, routed)           0.570     7.823    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.947 f  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_3/O
                         net (fo=31, routed)          0.985     8.933    password_checker_inst/incorrect_password/ssd_count/clk/sec
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.057 r  password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.057    password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.589 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.589    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.045 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.045    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.268 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.268    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]_i_1_n_7
    SLICE_X57Y43         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.453    14.794    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y43         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y43         FDCE (Setup_fdce_C_D)        0.062    15.094    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.160ns (41.737%)  route 3.015ns (58.263%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.568     5.089    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     5.545 f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.371    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]
    SLICE_X55Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.495 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8/O
                         net (fo=1, routed)           0.634     7.129    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6/O
                         net (fo=1, routed)           0.570     7.823    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.947 f  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_3/O
                         net (fo=31, routed)          0.985     8.933    password_checker_inst/incorrect_password/ssd_count/clk/sec
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.057 r  password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.057    password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.589 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.589    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.265 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.265    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1_n_6
    SLICE_X57Y42         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.452    14.793    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y42         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[17]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X57Y42         FDCE (Setup_fdce_C_D)        0.062    15.093    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.139ns (41.500%)  route 3.015ns (58.500%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.568     5.089    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456     5.545 f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/Q
                         net (fo=2, routed)           0.826     6.371    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]
    SLICE_X55Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.495 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8/O
                         net (fo=1, routed)           0.634     7.129    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_8_n_0
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.253 r  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6/O
                         net (fo=1, routed)           0.570     7.823    password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_6_n_0
    SLICE_X55Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.947 f  password_checker_inst/incorrect_password/ssd_count/clk/enable_count_i_3/O
                         net (fo=31, routed)          0.985     8.933    password_checker_inst/incorrect_password/ssd_count/clk/sec
    SLICE_X57Y38         LUT2 (Prop_lut2_I1_O)        0.124     9.057 r  password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.057    password_checker_inst/incorrect_password/ssd_count/clk/count[0]_i_6_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.589 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.589    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]_i_1_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.703 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]_i_1_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.817 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.817    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[8]_i_1_n_0
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.931 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.931    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[12]_i_1_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.244 r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.244    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[16]_i_1_n_4
    SLICE_X57Y42         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.452    14.793    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y42         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[19]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X57Y42         FDCE (Setup_fdce_C_D)        0.062    15.093    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  4.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.566     1.449    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X55Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg_reg[0]/Q
                         net (fo=2, routed)           0.065     1.655    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg_reg_n_0_[0]
    SLICE_X54Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.700 r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.700    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg[1]
    SLICE_X54Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X54Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg_reg[1]/C
                         clock pessimism             -0.502     1.462    
    SLICE_X54Y46         FDRE (Hold_fdre_C_D)         0.121     1.583    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 password_checker_inst/keypad_2/C0/sclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/keypad_2/C0/DecodeOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.596     1.479    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  password_checker_inst/keypad_2/C0/sclk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  password_checker_inst/keypad_2/C0/sclk_reg[7]/Q
                         net (fo=20, routed)          0.082     1.702    password_checker_inst/keypad_2/C0/sclk[7]
    SLICE_X62Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.747 r  password_checker_inst/keypad_2/C0/DecodeOut[0]_i_1/O
                         net (fo=1, routed)           0.000     1.747    password_checker_inst/keypad_2/C0/DecodeOut[0]_i_1_n_0
    SLICE_X62Y47         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.867     1.994    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[0]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.091     1.583    password_checker_inst/keypad_2/C0/DecodeOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.565     1.448    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[12]/Q
                         net (fo=6, routed)           0.123     1.712    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg_n_0_[12]
    SLICE_X54Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.757 r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4[13]_i_1/O
                         net (fo=1, routed)           0.000     1.757    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4[13]_i_1_n_0
    SLICE_X54Y42         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.836     1.963    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[13]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y42         FDRE (Hold_fdre_C_D)         0.120     1.581    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/is_less_than_10_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/sensor_module/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.566     1.449    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/clk_IBUF_BUFG
    SLICE_X55Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/is_less_than_10_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/is_less_than_10_reg/Q
                         net (fo=1, routed)           0.105     1.695    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/is_less
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.740 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/current_state_i_1/O
                         net (fo=1, routed)           0.000     1.740    password_checker_inst/sensor_module/distance_checker_n_3
    SLICE_X55Y45         FDCE                                         r  password_checker_inst/sensor_module/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/sensor_module/clk_IBUF_BUFG
    SLICE_X55Y45         FDCE                                         r  password_checker_inst/sensor_module/current_state_reg/C
                         clock pessimism             -0.499     1.465    
    SLICE_X55Y45         FDCE (Hold_fdce_C_D)         0.091     1.556    password_checker_inst/sensor_module/current_state_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 password_checker_inst/incorrect_password/fsm/enter_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.569     1.452    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/enter_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.164     1.616 f  password_checker_inst/incorrect_password/fsm/enter_prev_reg/Q
                         net (fo=2, routed)           0.093     1.709    password_checker_inst/incorrect_password/fsm/enter_prev
    SLICE_X57Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.754 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.754    password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.838     1.965    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.500     1.465    
    SLICE_X57Y47         FDRE (Hold_fdre_C_D)         0.091     1.556    password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.565     1.448    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[1]/Q
                         net (fo=7, routed)           0.130     1.719    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg_n_0_[1]
    SLICE_X49Y51         LUT5 (Prop_lut5_I2_O)        0.048     1.767 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.767    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/plusOp[4]
    SLICE_X49Y51         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.834     1.962    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/clk_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[4]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.107     1.568    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.565     1.448    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X52Y41         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y41         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[9]/Q
                         net (fo=5, routed)           0.095     1.707    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg_n_0_[9]
    SLICE_X53Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.752 r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4[10]_i_1/O
                         net (fo=1, routed)           0.000     1.752    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4[10]_i_1_n_0
    SLICE_X53Y41         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.836     1.963    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X53Y41         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[10]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X53Y41         FDRE (Hold_fdre_C_D)         0.092     1.553    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 password_checker_inst/sensor_module/distance_checker/distance_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.416%)  route 0.144ns (43.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.568     1.451    password_checker_inst/sensor_module/distance_checker/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[0]/Q
                         net (fo=1, routed)           0.144     1.736    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/Q[0]
    SLICE_X55Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.781 r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.781    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg[0]_i_1_n_0
    SLICE_X55Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X55Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg_reg[0]/C
                         clock pessimism             -0.478     1.486    
    SLICE_X55Y46         FDRE (Hold_fdre_C_D)         0.092     1.578    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/b_in_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/dec_1000_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.356%)  route 0.151ns (51.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.565     1.448    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X55Y42         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg[12]/Q
                         net (fo=6, routed)           0.151     1.740    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/bcd4_reg_n_0_[12]
    SLICE_X55Y40         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/dec_1000_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.836     1.963    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/clk_IBUF_BUFG
    SLICE_X55Y40         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/dec_1000_reg[0]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X55Y40         FDRE (Hold_fdre_C_D)         0.070     1.534    password_checker_inst/sensor_module/distance_checker/Inst_bin2bcd/dec_1000_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.565     1.448    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[1]/Q
                         net (fo=7, routed)           0.130     1.719    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg_n_0_[1]
    SLICE_X49Y51         LUT4 (Prop_lut4_I0_O)        0.045     1.764 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.764    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/plusOp[3]
    SLICE_X49Y51         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.834     1.962    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/clk_IBUF_BUFG
    SLICE_X49Y51         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[3]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.091     1.552    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y45   password_checker_inst/reset_keypad_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y47   password_checker_inst/incorrect_password/fsm/enter_prev_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y45   password_checker_inst/incorrect_password/ssd_count/clk/count_done_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y38   password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y40   password_checker_inst/incorrect_password/ssd_count/clk/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y40   password_checker_inst/incorrect_password/ssd_count/clk/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y45   password_checker_inst/reset_keypad_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y45   password_checker_inst/reset_keypad_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y47   password_checker_inst/incorrect_password/fsm/enter_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y47   password_checker_inst/incorrect_password/fsm/enter_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y45   password_checker_inst/reset_keypad_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y45   password_checker_inst/reset_keypad_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y47   password_checker_inst/incorrect_password/fsm/enter_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y47   password_checker_inst/incorrect_password/fsm/enter_prev_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.609ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.608ns (22.352%)  route 2.112ns (77.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.572     5.093    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           1.131     6.681    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.152     6.833 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.981     7.813    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X57Y38         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.450    14.791    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y38         FDCE (Recov_fdce_C_CLR)     -0.607    14.422    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  6.609    

Slack (MET) :             6.609ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.608ns (22.352%)  route 2.112ns (77.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.572     5.093    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           1.131     6.681    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.152     6.833 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.981     7.813    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X57Y38         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.450    14.791    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[1]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y38         FDCE (Recov_fdce_C_CLR)     -0.607    14.422    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  6.609    

Slack (MET) :             6.609ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.608ns (22.352%)  route 2.112ns (77.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.572     5.093    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           1.131     6.681    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.152     6.833 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.981     7.813    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X57Y38         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.450    14.791    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[2]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y38         FDCE (Recov_fdce_C_CLR)     -0.607    14.422    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  6.609    

Slack (MET) :             6.609ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.608ns (22.352%)  route 2.112ns (77.648%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.572     5.093    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           1.131     6.681    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.152     6.833 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.981     7.813    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X57Y38         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.450    14.791    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y38         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X57Y38         FDCE (Recov_fdce_C_CLR)     -0.607    14.422    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                          -7.813    
  -------------------------------------------------------------------
                         slack                                  6.609    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.608ns (23.135%)  route 2.020ns (76.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.572     5.093    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           1.131     6.681    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.152     6.833 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.889     7.721    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X57Y39         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.451    14.792    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y39         FDCE (Recov_fdce_C_CLR)     -0.607    14.423    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.608ns (23.135%)  route 2.020ns (76.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.572     5.093    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           1.131     6.681    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.152     6.833 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.889     7.721    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X57Y39         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.451    14.792    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[5]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y39         FDCE (Recov_fdce_C_CLR)     -0.607    14.423    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.608ns (23.135%)  route 2.020ns (76.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.572     5.093    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           1.131     6.681    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.152     6.833 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.889     7.721    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X57Y39         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.451    14.792    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[6]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y39         FDCE (Recov_fdce_C_CLR)     -0.607    14.423    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.608ns (23.135%)  route 2.020ns (76.865%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.572     5.093    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           1.131     6.681    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.152     6.833 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.889     7.721    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X57Y39         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.451    14.792    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[7]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y39         FDCE (Recov_fdce_C_CLR)     -0.607    14.423    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.608ns (23.575%)  route 1.971ns (76.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.572     5.093    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           1.131     6.681    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.152     6.833 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.840     7.672    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X57Y40         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.451    14.792    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y40         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[10]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y40         FDCE (Recov_fdce_C_CLR)     -0.607    14.423    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.608ns (23.575%)  route 1.971ns (76.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.572     5.093    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.549 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           1.131     6.681    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.152     6.833 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.840     7.672    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X57Y40         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.451    14.792    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X57Y40         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/count_reg[11]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X57Y40         FDCE (Recov_fdce_C_CLR)     -0.607    14.423    password_checker_inst/incorrect_password/ssd_count/clk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.423    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  6.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.185ns (23.259%)  route 0.610ns (76.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.569     1.452    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           0.414     2.007    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.044     2.051 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.196     2.248    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X56Y46         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[12]/C
                         clock pessimism             -0.497     1.467    
    SLICE_X56Y46         FDCE (Remov_fdce_C_CLR)     -0.129     1.338    password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.185ns (23.259%)  route 0.610ns (76.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.569     1.452    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           0.414     2.007    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.044     2.051 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.196     2.248    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X56Y46         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[13]/C
                         clock pessimism             -0.497     1.467    
    SLICE_X56Y46         FDCE (Remov_fdce_C_CLR)     -0.129     1.338    password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.185ns (23.259%)  route 0.610ns (76.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.569     1.452    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           0.414     2.007    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.044     2.051 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.196     2.248    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X56Y46         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[14]/C
                         clock pessimism             -0.497     1.467    
    SLICE_X56Y46         FDCE (Remov_fdce_C_CLR)     -0.129     1.338    password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.185ns (23.259%)  route 0.610ns (76.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.569     1.452    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           0.414     2.007    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.044     2.051 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.196     2.248    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X56Y46         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X56Y46         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[15]/C
                         clock pessimism             -0.497     1.467    
    SLICE_X56Y46         FDCE (Remov_fdce_C_CLR)     -0.129     1.338    password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.185ns (22.370%)  route 0.642ns (77.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.569     1.452    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           0.414     2.007    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.044     2.051 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.228     2.279    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X56Y43         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X56Y43         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[0]/C
                         clock pessimism             -0.497     1.467    
    SLICE_X56Y43         FDCE (Remov_fdce_C_CLR)     -0.129     1.338    password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.185ns (22.370%)  route 0.642ns (77.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.569     1.452    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           0.414     2.007    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.044     2.051 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.228     2.279    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X56Y43         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X56Y43         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[1]/C
                         clock pessimism             -0.497     1.467    
    SLICE_X56Y43         FDCE (Remov_fdce_C_CLR)     -0.129     1.338    password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.185ns (22.370%)  route 0.642ns (77.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.569     1.452    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           0.414     2.007    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.044     2.051 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.228     2.279    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X56Y43         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X56Y43         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[2]/C
                         clock pessimism             -0.497     1.467    
    SLICE_X56Y43         FDCE (Remov_fdce_C_CLR)     -0.129     1.338    password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.185ns (22.370%)  route 0.642ns (77.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.569     1.452    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           0.414     2.007    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.044     2.051 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.228     2.279    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X56Y43         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X56Y43         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[3]/C
                         clock pessimism             -0.497     1.467    
    SLICE_X56Y43         FDCE (Remov_fdce_C_CLR)     -0.129     1.338    password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.185ns (22.292%)  route 0.645ns (77.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.569     1.452    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           0.414     2.007    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.044     2.051 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.231     2.282    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X56Y44         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X56Y44         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[4]/C
                         clock pessimism             -0.497     1.467    
    SLICE_X56Y44         FDCE (Remov_fdce_C_CLR)     -0.129     1.338    password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.185ns (22.292%)  route 0.645ns (77.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.569     1.452    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[2]/Q
                         net (fo=9, routed)           0.414     2.007    password_checker_inst/incorrect_password/fsm/current_state[2]
    SLICE_X57Y45         LUT1 (Prop_lut1_I0_O)        0.044     2.051 f  password_checker_inst/incorrect_password/fsm/enable_count_i_2/O
                         net (fo=46, routed)          0.231     2.282    password_checker_inst/incorrect_password/ssd_count/clk/fsm_rreset
    SLICE_X56Y44         FDCE                                         f  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/incorrect_password/ssd_count/clk/clk_IBUF_BUFG
    SLICE_X56Y44         FDCE                                         r  password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[5]/C
                         clock pessimism             -0.497     1.467    
    SLICE_X56Y44         FDCE (Remov_fdce_C_CLR)     -0.129     1.338    password_checker_inst/incorrect_password/ssd_count/clk/scnd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.944    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.972ns  (logic 5.564ns (37.159%)  route 9.409ns (62.841%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  resett_IBUF_inst/O
                         net (fo=76, routed)          5.038     6.489    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.152     6.641 r  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           0.848     7.489    password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I4_O)        0.332     7.821 r  password_checker_inst/keypad_2/C1/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.878     8.699    password_checker_inst/keypad_2/C1/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.823 r  password_checker_inst/keypad_2/C1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.645    11.468    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.972 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.972    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.961ns  (logic 5.591ns (37.367%)  route 9.371ns (62.633%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  resett_IBUF_inst/O
                         net (fo=76, routed)          5.038     6.489    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.152     6.641 r  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           0.681     7.322    password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.332     7.654 r  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.798     8.452    password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.576 r  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.854    11.430    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.961 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.961    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.860ns  (logic 5.579ns (37.543%)  route 9.281ns (62.457%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  resett_IBUF_inst/O
                         net (fo=76, routed)          5.038     6.489    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.152     6.641 r  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           0.834     7.475    password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I3_O)        0.332     7.807 r  password_checker_inst/keypad_2/C1/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.667     8.474    password_checker_inst/keypad_2/C1/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I3_O)        0.124     8.598 r  password_checker_inst/keypad_2/C1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.743    11.340    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.860 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.860    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.534ns  (logic 5.588ns (38.449%)  route 8.946ns (61.551%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  resett_IBUF_inst/O
                         net (fo=76, routed)          4.822     6.273    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X63Y42         LUT3 (Prop_lut3_I2_O)        0.152     6.425 f  password_checker_inst/keypad_2/C1/seg_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           1.013     7.438    password_checker_inst/keypad_2/C1/seg_OBUF[1]_inst_i_7_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I4_O)        0.332     7.770 r  password_checker_inst/keypad_2/C1/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.794     8.564    password_checker_inst/keypad_2/C1/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.688 r  password_checker_inst/keypad_2/C1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.317    11.005    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.534 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.534    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.477ns  (logic 5.358ns (37.012%)  route 9.119ns (62.988%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  resett_IBUF_inst/O
                         net (fo=76, routed)          5.396     6.847    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X64Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  password_checker_inst/keypad_2/C1/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.809     7.781    password_checker_inst/keypad_2/C1/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.905 r  password_checker_inst/keypad_2/C1/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.432     8.337    password_checker_inst/keypad_2/C1/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.461 r  password_checker_inst/keypad_2/C1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.481    10.942    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.477 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.477    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.400ns  (logic 5.570ns (38.680%)  route 8.830ns (61.320%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  resett_IBUF_inst/O
                         net (fo=76, routed)          5.038     6.489    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.152     6.641 f  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           0.803     7.444    password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.332     7.776 r  password_checker_inst/keypad_2/C1/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.520     8.296    password_checker_inst/keypad_2/C1/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.420 r  password_checker_inst/keypad_2/C1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.469    10.889    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.400 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.400    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.280ns  (logic 5.595ns (39.180%)  route 8.685ns (60.820%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  resett_IBUF_inst/O
                         net (fo=76, routed)          5.038     6.489    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.152     6.641 r  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           0.865     7.506    password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I2_O)        0.332     7.838 r  password_checker_inst/keypad_2/C1/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.282     8.120    password_checker_inst/keypad_2/C1/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.244 r  password_checker_inst/keypad_2/C1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.500    10.744    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.280 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.280    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.341ns  (logic 5.074ns (41.117%)  route 7.267ns (58.883%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  resett_IBUF_inst/O
                         net (fo=76, routed)          5.165     6.616    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X59Y41         LUT5 (Prop_lut5_I2_O)        0.124     6.740 r  password_checker_inst/keypad_2/C1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.102     8.842    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.341 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.341    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.333ns  (logic 5.085ns (41.235%)  route 7.248ns (58.765%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  resett_IBUF_inst/O
                         net (fo=76, routed)          4.830     6.281    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X61Y43         LUT5 (Prop_lut5_I1_O)        0.124     6.405 r  password_checker_inst/keypad_2/C1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.418     8.823    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.333 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.333    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.201ns  (logic 5.098ns (41.786%)  route 7.102ns (58.214%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  resett_IBUF_inst/O
                         net (fo=76, routed)          4.844     6.295    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X63Y42         LUT5 (Prop_lut5_I3_O)        0.124     6.419 r  password_checker_inst/keypad_2/C1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.258     8.678    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    12.201 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.201    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C1/dispVal0_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            password_checker_inst/keypad_2/C1/dispVal1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.555%)  route 0.132ns (48.445%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDPE                         0.000     0.000 r  password_checker_inst/keypad_2/C1/dispVal0_reg[2]/C
    SLICE_X58Y45         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  password_checker_inst/keypad_2/C1/dispVal0_reg[2]/Q
                         net (fo=3, routed)           0.132     0.273    password_checker_inst/keypad_2/C1/Q[2]
    SLICE_X58Y45         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C1/dispVal1_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            password_checker_inst/keypad_2/C1/dispVal2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDPE                         0.000     0.000 r  password_checker_inst/keypad_2/C1/dispVal1_reg[3]/C
    SLICE_X61Y44         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  password_checker_inst/keypad_2/C1/dispVal1_reg[3]/Q
                         net (fo=3, routed)           0.133     0.274    password_checker_inst/keypad_2/C1/sum[20]
    SLICE_X61Y44         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C1/dispVal1_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            password_checker_inst/keypad_2/C1/dispVal2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.092%)  route 0.135ns (48.908%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDPE                         0.000     0.000 r  password_checker_inst/keypad_2/C1/dispVal1_reg[6]/C
    SLICE_X58Y45         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  password_checker_inst/keypad_2/C1/dispVal1_reg[6]/Q
                         net (fo=3, routed)           0.135     0.276    password_checker_inst/keypad_2/C1/sum[23]
    SLICE_X58Y45         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C1/dispVal0_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            password_checker_inst/keypad_2/C1/dispVal1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.957%)  route 0.124ns (43.043%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         FDPE                         0.000     0.000 r  password_checker_inst/keypad_2/C1/dispVal0_reg[4]/C
    SLICE_X60Y44         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  password_checker_inst/keypad_2/C1/dispVal0_reg[4]/Q
                         net (fo=3, routed)           0.124     0.288    password_checker_inst/keypad_2/C1/sum[13]
    SLICE_X58Y44         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C1/dispVal1_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            password_checker_inst/keypad_2/C1/dispVal2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.944%)  route 0.147ns (51.056%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y45         FDPE                         0.000     0.000 r  password_checker_inst/keypad_2/C1/dispVal1_reg[2]/C
    SLICE_X58Y45         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  password_checker_inst/keypad_2/C1/dispVal1_reg[2]/Q
                         net (fo=3, routed)           0.147     0.288    password_checker_inst/keypad_2/C1/sum[19]
    SLICE_X58Y45         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C1/dispVal0_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            password_checker_inst/keypad_2/C1/dispVal1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.755%)  route 0.130ns (44.245%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDPE                         0.000     0.000 r  password_checker_inst/keypad_2/C1/dispVal0_reg[1]/C
    SLICE_X60Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  password_checker_inst/keypad_2/C1/dispVal0_reg[1]/Q
                         net (fo=3, routed)           0.130     0.294    password_checker_inst/keypad_2/C1/Q[1]
    SLICE_X60Y45         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/echo_2_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.794%)  route 0.154ns (52.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE                         0.000     0.000 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/echo_2_reg[10]/C
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/echo_2_reg[10]/Q
                         net (fo=4, routed)           0.154     0.295    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/echo_2_reg[10]
    SLICE_X57Y48         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C1/dispVal1_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            password_checker_inst/keypad_2/C1/dispVal2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.164ns (54.611%)  route 0.136ns (45.389%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDPE                         0.000     0.000 r  password_checker_inst/keypad_2/C1/dispVal1_reg[0]/C
    SLICE_X60Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  password_checker_inst/keypad_2/C1/dispVal1_reg[0]/Q
                         net (fo=3, routed)           0.136     0.300    password_checker_inst/keypad_2/C1/sum[17]
    SLICE_X60Y44         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/echo_2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.445%)  route 0.176ns (55.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE                         0.000     0.000 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/echo_2_reg[8]/C
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/echo_2_reg[8]/Q
                         net (fo=6, routed)           0.176     0.317    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/echo_2_reg[8]
    SLICE_X57Y48         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C1/dispVal1_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            password_checker_inst/keypad_2/C1/dispVal2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.496%)  route 0.191ns (57.504%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDPE                         0.000     0.000 r  password_checker_inst/keypad_2/C1/dispVal1_reg[5]/C
    SLICE_X59Y44         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  password_checker_inst/keypad_2/C1/dispVal1_reg[5]/Q
                         net (fo=3, routed)           0.191     0.332    password_checker_inst/keypad_2/C1/sum[22]
    SLICE_X59Y44         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal2_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.872ns  (logic 4.594ns (38.700%)  route 7.277ns (61.300%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.627     5.148    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/Q
                         net (fo=3, routed)           1.785     7.352    password_checker_inst/keypad_2/C1/D[5]
    SLICE_X59Y44         LUT6 (Prop_lut6_I1_O)        0.299     7.651 r  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_7/O
                         net (fo=12, routed)          1.178     8.828    password_checker_inst/keypad_2/C1/digit_BCD[5]
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.124     8.952 r  password_checker_inst/keypad_2/C1/seg_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.791     9.744    password_checker_inst/keypad_2/C1/seg_OBUF[5]_inst_i_9_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.868 r  password_checker_inst/keypad_2/C1/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.878    10.746    password_checker_inst/keypad_2/C1/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.870 r  password_checker_inst/keypad_2/C1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.645    13.515    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.020 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.020    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.856ns  (logic 4.770ns (40.231%)  route 7.086ns (59.769%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.635     5.156    password_checker_inst/keypad_2/C1/clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  password_checker_inst/keypad_2/C1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.518     5.674 r  password_checker_inst/keypad_2/C1/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          1.521     7.195    password_checker_inst/keypad_2/C1/digit_counter[0]
    SLICE_X58Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.319 r  password_checker_inst/keypad_2/C1/seg_OBUF[5]_inst_i_8/O
                         net (fo=11, routed)          1.305     8.624    password_checker_inst/keypad_2/C1/digit_BCD[2]
    SLICE_X61Y42         LUT3 (Prop_lut3_I0_O)        0.152     8.776 f  password_checker_inst/keypad_2/C1/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.851     9.627    password_checker_inst/keypad_2/C1/seg_OBUF[4]_inst_i_5_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.332     9.959 r  password_checker_inst/keypad_2/C1/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.667    10.626    password_checker_inst/keypad_2/C1/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X60Y43         LUT6 (Prop_lut6_I3_O)        0.124    10.750 r  password_checker_inst/keypad_2/C1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.743    13.493    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.013 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.013    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.600ns  (logic 4.855ns (41.858%)  route 6.744ns (58.142%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.627     5.148    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/Q
                         net (fo=3, routed)           1.785     7.352    password_checker_inst/keypad_2/C1/D[5]
    SLICE_X59Y44         LUT6 (Prop_lut6_I1_O)        0.299     7.651 r  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_7/O
                         net (fo=12, routed)          0.627     8.278    password_checker_inst/keypad_2/C1/digit_BCD[5]
    SLICE_X59Y42         LUT2 (Prop_lut2_I1_O)        0.150     8.428 r  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           0.681     9.108    password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I5_O)        0.332     9.440 r  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.798    10.238    password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.362 r  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.854    13.216    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.748 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.748    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.436ns  (logic 4.619ns (40.393%)  route 6.816ns (59.607%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.627     5.148    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/Q
                         net (fo=3, routed)           1.785     7.352    password_checker_inst/keypad_2/C1/D[5]
    SLICE_X59Y44         LUT6 (Prop_lut6_I1_O)        0.299     7.651 r  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_7/O
                         net (fo=12, routed)          1.119     8.769    password_checker_inst/keypad_2/C1/digit_BCD[5]
    SLICE_X63Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.893 r  password_checker_inst/keypad_2/C1/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.802     9.695    password_checker_inst/keypad_2/C1/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.819 r  password_checker_inst/keypad_2/C1/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.794    10.613    password_checker_inst/keypad_2/C1/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.737 r  password_checker_inst/keypad_2/C1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.317    13.054    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.583 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.583    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.078ns  (logic 4.549ns (41.065%)  route 6.529ns (58.935%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.635     5.156    password_checker_inst/keypad_2/C1/clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  password_checker_inst/keypad_2/C1/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.518     5.674 r  password_checker_inst/keypad_2/C1/refresh_counter_reg[18]/Q
                         net (fo=13, routed)          1.521     7.195    password_checker_inst/keypad_2/C1/digit_counter[0]
    SLICE_X58Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.319 r  password_checker_inst/keypad_2/C1/seg_OBUF[5]_inst_i_8/O
                         net (fo=11, routed)          1.285     8.605    password_checker_inst/keypad_2/C1/digit_BCD[2]
    SLICE_X64Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.729 r  password_checker_inst/keypad_2/C1/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.809     9.538    password_checker_inst/keypad_2/C1/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.662 r  password_checker_inst/keypad_2/C1/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.432    10.094    password_checker_inst/keypad_2/C1/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.218 r  password_checker_inst/keypad_2/C1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.481    12.699    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.234 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.234    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.038ns  (logic 4.835ns (43.799%)  route 6.204ns (56.201%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.627     5.148    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.419     5.567 f  password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/Q
                         net (fo=3, routed)           1.785     7.352    password_checker_inst/keypad_2/C1/D[5]
    SLICE_X59Y44         LUT6 (Prop_lut6_I1_O)        0.299     7.651 f  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_7/O
                         net (fo=12, routed)          0.627     8.278    password_checker_inst/keypad_2/C1/digit_BCD[5]
    SLICE_X59Y42         LUT2 (Prop_lut2_I1_O)        0.150     8.428 f  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           0.803     9.231    password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I0_O)        0.332     9.563 r  password_checker_inst/keypad_2/C1/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.520    10.083    password_checker_inst/keypad_2/C1/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X60Y41         LUT6 (Prop_lut6_I2_O)        0.124    10.207 r  password_checker_inst/keypad_2/C1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.469    12.676    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.186 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.186    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.918ns  (logic 4.860ns (44.509%)  route 6.059ns (55.491%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.627     5.148    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/Q
                         net (fo=3, routed)           1.785     7.352    password_checker_inst/keypad_2/C1/D[5]
    SLICE_X59Y44         LUT6 (Prop_lut6_I1_O)        0.299     7.651 r  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_7/O
                         net (fo=12, routed)          0.627     8.278    password_checker_inst/keypad_2/C1/digit_BCD[5]
    SLICE_X59Y42         LUT2 (Prop_lut2_I1_O)        0.150     8.428 r  password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14/O
                         net (fo=6, routed)           0.865     9.292    password_checker_inst/keypad_2/C1/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I2_O)        0.332     9.624 r  password_checker_inst/keypad_2/C1/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.282     9.906    password_checker_inst/keypad_2/C1/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I3_O)        0.124    10.030 r  password_checker_inst/keypad_2/C1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.500    12.531    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.066 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.066    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/sensor_module/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q_not
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.145ns  (logic 4.306ns (47.091%)  route 4.838ns (52.909%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.571     5.092    password_checker_inst/sensor_module/clk_IBUF_BUFG
    SLICE_X55Y45         FDCE                                         r  password_checker_inst/sensor_module/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDCE (Prop_fdce_C_Q)         0.456     5.548 f  password_checker_inst/sensor_module/current_state_reg/Q
                         net (fo=3, routed)           1.392     6.940    password_checker_inst/sensor_module/Q_internal
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.146     7.086 r  password_checker_inst/sensor_module/Q_not_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.447    10.533    Q_not_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.704    14.237 r  Q_not_OBUF_inst/O
                         net (fo=0)                   0.000    14.237    Q_not
    R18                                                               r  Q_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/sensor_module/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.043ns  (logic 4.094ns (45.273%)  route 4.949ns (54.727%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.571     5.092    password_checker_inst/sensor_module/clk_IBUF_BUFG
    SLICE_X55Y45         FDCE                                         r  password_checker_inst/sensor_module/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDCE (Prop_fdce_C_Q)         0.456     5.548 r  password_checker_inst/sensor_module/current_state_reg/Q
                         net (fo=3, routed)           1.392     6.940    password_checker_inst/sensor_module/Q_internal
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124     7.064 r  password_checker_inst/sensor_module/Q_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.557    10.621    Q_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.514    14.135 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000    14.135    Q
    P18                                                               r  Q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_visu7seg/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.567ns  (logic 4.289ns (50.062%)  route 4.278ns (49.938%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.570     5.091    password_checker_inst/sensor_module/distance_checker/Inst_visu7seg/clk_IBUF_BUFG
    SLICE_X56Y41         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/Inst_visu7seg/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  password_checker_inst/sensor_module/distance_checker/Inst_visu7seg/count_reg[17]/Q
                         net (fo=9, routed)           1.442     7.052    password_checker_inst/incorrect_password/ssd_count/clk/p_0_in[0]
    SLICE_X58Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.176 r  password_checker_inst/incorrect_password/ssd_count/clk/an_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.578     7.753    password_checker_inst/keypad_2/C1/an[2]
    SLICE_X63Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.877 r  password_checker_inst/keypad_2/C1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.258    10.136    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.659 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.659    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C0/DecodeOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/keypad_2/C1/dispVal0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.251%)  route 0.193ns (57.749%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.596     1.479    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  password_checker_inst/keypad_2/C0/DecodeOut_reg[0]/Q
                         net (fo=3, routed)           0.193     1.813    password_checker_inst/keypad_2/C1/D[0]
    SLICE_X61Y45         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C0/DecodeOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/keypad_2/C1/dispVal0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.141ns (41.759%)  route 0.197ns (58.241%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.595     1.478    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X62Y46         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  password_checker_inst/keypad_2/C0/DecodeOut_reg[1]/Q
                         net (fo=3, routed)           0.197     1.816    password_checker_inst/keypad_2/C1/D[1]
    SLICE_X60Y45         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C0/DecodeOut_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/keypad_2/C1/dispVal0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.141ns (35.941%)  route 0.251ns (64.059%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.595     1.478    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X62Y46         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  password_checker_inst/keypad_2/C0/DecodeOut_reg[3]/Q
                         net (fo=3, routed)           0.251     1.870    password_checker_inst/keypad_2/C1/D[3]
    SLICE_X60Y44         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C0/DecodeOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/keypad_2/C1/dispVal0_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.141ns (35.736%)  route 0.254ns (64.264%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.594     1.477    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  password_checker_inst/keypad_2/C0/DecodeOut_reg[4]/Q
                         net (fo=3, routed)           0.254     1.872    password_checker_inst/keypad_2/C1/D[4]
    SLICE_X60Y44         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal0_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C0/DecodeOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/keypad_2/C1/dispVal0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.141ns (33.588%)  route 0.279ns (66.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.594     1.477    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  password_checker_inst/keypad_2/C0/DecodeOut_reg[6]/Q
                         net (fo=3, routed)           0.279     1.897    password_checker_inst/keypad_2/C1/D[6]
    SLICE_X58Y45         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C0/DecodeOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/keypad_2/C1/dispVal0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.141ns (32.129%)  route 0.298ns (67.871%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.595     1.478    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X62Y46         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  password_checker_inst/keypad_2/C0/DecodeOut_reg[2]/Q
                         net (fo=3, routed)           0.298     1.917    password_checker_inst/keypad_2/C1/D[2]
    SLICE_X58Y45         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C0/DecodeOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/keypad_2/C1/dispVal0_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.476ns  (logic 0.128ns (26.881%)  route 0.348ns (73.119%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.594     1.477    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  password_checker_inst/keypad_2/C0/DecodeOut_reg[7]/Q
                         net (fo=3, routed)           0.348     1.953    password_checker_inst/keypad_2/C1/D[7]
    SLICE_X61Y44         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal0_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/keypad_2/C1/dispVal0_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.128ns (22.306%)  route 0.446ns (77.694%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.594     1.477    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  password_checker_inst/keypad_2/C0/DecodeOut_reg[5]/Q
                         net (fo=3, routed)           0.446     2.051    password_checker_inst/keypad_2/C1/D[5]
    SLICE_X60Y44         FDPE                                         r  password_checker_inst/keypad_2/C1/dispVal0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_checker_inst/incorrect_password/fsm/reset_alarm_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.624ns  (logic 0.190ns (30.448%)  route 0.434ns (69.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.569     1.452    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[0]/Q
                         net (fo=7, routed)           0.227     1.820    password_checker_inst/incorrect_password/fsm/current_state[0]
    SLICE_X57Y47         LUT4 (Prop_lut4_I2_O)        0.049     1.869 r  password_checker_inst/incorrect_password/fsm/reset_alarm_reg_i_1/O
                         net (fo=1, routed)           0.207     2.076    password_checker_inst/incorrect_password/fsm/reset_alarm_reg_i_1_n_0
    SLICE_X57Y50         LDCE                                         r  password_checker_inst/incorrect_password/fsm/reset_alarm_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 password_checker_inst/keypad_2/C0/Col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 1.375ns (67.748%)  route 0.654ns (32.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.596     1.479    password_checker_inst/keypad_2/C0/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  password_checker_inst/keypad_2/C0/Col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  password_checker_inst/keypad_2/C0/Col_reg[0]/Q
                         net (fo=1, routed)           0.654     2.298    JA_IBUF__0[0]
    N1                   OBUF (Prop_obuf_I_O)         1.211     3.508 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.508    JA[0]
    N1                                                                r  JA[0] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            75 Endpoints
Min Delay            75 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor
                            (input port)
  Destination:            password_checker_inst/sensor_module/current_state_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.837ns  (logic 1.589ns (23.242%)  route 5.248ns (76.758%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  sensor (IN)
                         net (fo=0)                   0.000     0.000    sensor
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  sensor_IBUF_inst/O
                         net (fo=1, routed)           5.248     6.713    password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/sensor_IBUF
    SLICE_X55Y45         LUT4 (Prop_lut4_I2_O)        0.124     6.837 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/current_state_i_1/O
                         net (fo=1, routed)           0.000     6.837    password_checker_inst/sensor_module/distance_checker_n_3
    SLICE_X55Y45         FDCE                                         r  password_checker_inst/sensor_module/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.452     4.793    password_checker_inst/sensor_module/clk_IBUF_BUFG
    SLICE_X55Y45         FDCE                                         r  password_checker_inst/sensor_module/current_state_reg/C

Slack:                    inf
  Source:                 enter
                            (input port)
  Destination:            password_checker_inst/reset_keypad_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.598ns  (logic 1.813ns (27.483%)  route 4.785ns (72.517%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enter (IN)
                         net (fo=0)                   0.000     0.000    enter
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  enter_IBUF_inst/O
                         net (fo=4, routed)           4.199     5.641    password_checker_inst/keypad_2/C0/enter_IBUF
    SLICE_X59Y45         LUT5 (Prop_lut5_I0_O)        0.124     5.765 r  password_checker_inst/keypad_2/C0/reset_keypad_i_9/O
                         net (fo=1, routed)           0.290     6.055    password_checker_inst/keypad_2/C1/reset_keypad_reg_0
    SLICE_X59Y44         LUT5 (Prop_lut5_I0_O)        0.124     6.179 f  password_checker_inst/keypad_2/C1/reset_keypad_i_5/O
                         net (fo=1, routed)           0.295     6.474    password_checker_inst/keypad_2/C1/reset_keypad_i_5_n_0
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.124     6.598 r  password_checker_inst/keypad_2/C1/reset_keypad_i_1/O
                         net (fo=1, routed)           0.000     6.598    password_checker_inst/keypad_2_n_0
    SLICE_X59Y45         FDRE                                         r  password_checker_inst/reset_keypad_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.518     4.859    password_checker_inst/clk_IBUF_BUFG
    SLICE_X59Y45         FDRE                                         r  password_checker_inst/reset_keypad_reg/C

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            password_checker_inst/keypad_2/C1/refresh_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.492ns  (logic 1.451ns (26.423%)  route 4.041ns (73.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  resett_IBUF_inst/O
                         net (fo=76, routed)          4.041     5.492    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X60Y40         FDCE                                         f  password_checker_inst/keypad_2/C1/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.516     4.857    password_checker_inst/keypad_2/C1/clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  password_checker_inst/keypad_2/C1/refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            password_checker_inst/keypad_2/C1/refresh_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.492ns  (logic 1.451ns (26.423%)  route 4.041ns (73.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  resett_IBUF_inst/O
                         net (fo=76, routed)          4.041     5.492    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X60Y40         FDCE                                         f  password_checker_inst/keypad_2/C1/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.516     4.857    password_checker_inst/keypad_2/C1/clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  password_checker_inst/keypad_2/C1/refresh_counter_reg[17]/C

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            password_checker_inst/keypad_2/C1/refresh_counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.492ns  (logic 1.451ns (26.423%)  route 4.041ns (73.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  resett_IBUF_inst/O
                         net (fo=76, routed)          4.041     5.492    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X60Y40         FDCE                                         f  password_checker_inst/keypad_2/C1/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.516     4.857    password_checker_inst/keypad_2/C1/clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  password_checker_inst/keypad_2/C1/refresh_counter_reg[18]/C

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            password_checker_inst/keypad_2/C1/refresh_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.492ns  (logic 1.451ns (26.423%)  route 4.041ns (73.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  resett_IBUF_inst/O
                         net (fo=76, routed)          4.041     5.492    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X60Y40         FDCE                                         f  password_checker_inst/keypad_2/C1/refresh_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.516     4.857    password_checker_inst/keypad_2/C1/clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  password_checker_inst/keypad_2/C1/refresh_counter_reg[19]/C

Slack:                    inf
  Source:                 enter
                            (input port)
  Destination:            password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.357ns  (logic 1.565ns (29.218%)  route 3.792ns (70.782%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  enter (IN)
                         net (fo=0)                   0.000     0.000    enter
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  enter_IBUF_inst/O
                         net (fo=4, routed)           3.792     5.233    password_checker_inst/incorrect_password/fsm/enter_IBUF
    SLICE_X57Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.357 r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.357    password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.454     4.795    password_checker_inst/incorrect_password/fsm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  password_checker_inst/incorrect_password/fsm/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            password_checker_inst/keypad_2/C1/refresh_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.344ns  (logic 1.451ns (27.157%)  route 3.892ns (72.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  resett_IBUF_inst/O
                         net (fo=76, routed)          3.892     5.344    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X60Y39         FDCE                                         f  password_checker_inst/keypad_2/C1/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.516     4.857    password_checker_inst/keypad_2/C1/clk_IBUF_BUFG
    SLICE_X60Y39         FDCE                                         r  password_checker_inst/keypad_2/C1/refresh_counter_reg[12]/C

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            password_checker_inst/keypad_2/C1/refresh_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.344ns  (logic 1.451ns (27.157%)  route 3.892ns (72.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  resett_IBUF_inst/O
                         net (fo=76, routed)          3.892     5.344    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X60Y39         FDCE                                         f  password_checker_inst/keypad_2/C1/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.516     4.857    password_checker_inst/keypad_2/C1/clk_IBUF_BUFG
    SLICE_X60Y39         FDCE                                         r  password_checker_inst/keypad_2/C1/refresh_counter_reg[13]/C

Slack:                    inf
  Source:                 resett
                            (input port)
  Destination:            password_checker_inst/keypad_2/C1/refresh_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.344ns  (logic 1.451ns (27.157%)  route 3.892ns (72.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  resett (IN)
                         net (fo=0)                   0.000     0.000    resett
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  resett_IBUF_inst/O
                         net (fo=76, routed)          3.892     5.344    password_checker_inst/keypad_2/C1/resett_IBUF
    SLICE_X60Y39         FDCE                                         f  password_checker_inst/keypad_2/C1/refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         1.516     4.857    password_checker_inst/keypad_2/C1/clk_IBUF_BUFG
    SLICE_X60Y39         FDCE                                         r  password_checker_inst/keypad_2/C1/refresh_counter_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            password_checker_inst/sensor_module/distance_checker/distance_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.036%)  route 0.119ns (41.964%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE                         0.000     0.000 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[4]/C
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[4]/Q
                         net (fo=4, routed)           0.119     0.283    password_checker_inst/sensor_module/distance_checker/distance[4]
    SLICE_X59Y47         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.865     1.992    password_checker_inst/sensor_module/distance_checker/clk_IBUF_BUFG
    SLICE_X59Y47         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[4]/C

Slack:                    inf
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            password_checker_inst/sensor_module/distance_checker/distance_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.648%)  route 0.120ns (42.352%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE                         0.000     0.000 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[7]/C
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[7]/Q
                         net (fo=4, routed)           0.120     0.284    password_checker_inst/sensor_module/distance_checker/distance[7]
    SLICE_X58Y47         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.865     1.992    password_checker_inst/sensor_module/distance_checker/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[7]/C

Slack:                    inf
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            password_checker_inst/sensor_module/distance_checker/distance_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.404%)  route 0.137ns (45.596%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE                         0.000     0.000 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[3]/C
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[3]/Q
                         net (fo=4, routed)           0.137     0.301    password_checker_inst/sensor_module/distance_checker/distance[3]
    SLICE_X57Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/sensor_module/distance_checker/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[3]/C

Slack:                    inf
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            password_checker_inst/sensor_module/distance_checker/distance_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.392%)  route 0.138ns (45.608%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE                         0.000     0.000 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[2]/C
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[2]/Q
                         net (fo=4, routed)           0.138     0.302    password_checker_inst/sensor_module/distance_checker/distance[2]
    SLICE_X57Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/sensor_module/distance_checker/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[2]/C

Slack:                    inf
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            password_checker_inst/sensor_module/distance_checker/distance_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.213%)  route 0.139ns (45.787%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE                         0.000     0.000 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[1]/C
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[1]/Q
                         net (fo=4, routed)           0.139     0.303    password_checker_inst/sensor_module/distance_checker/distance[1]
    SLICE_X57Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/sensor_module/distance_checker/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[1]/C

Slack:                    inf
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            password_checker_inst/sensor_module/distance_checker/distance_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.857%)  route 0.141ns (46.143%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE                         0.000     0.000 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[0]/C
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[0]/Q
                         net (fo=4, routed)           0.141     0.305    password_checker_inst/sensor_module/distance_checker/distance[0]
    SLICE_X57Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.837     1.964    password_checker_inst/sensor_module/distance_checker/clk_IBUF_BUFG
    SLICE_X57Y46         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[0]/C

Slack:                    inf
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            password_checker_inst/sensor_module/distance_checker/prev_distance_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.757%)  route 0.179ns (52.244%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE                         0.000     0.000 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[5]/C
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[5]/Q
                         net (fo=4, routed)           0.179     0.343    password_checker_inst/sensor_module/distance_checker/distance[5]
    SLICE_X59Y48         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/prev_distance_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.865     1.992    password_checker_inst/sensor_module/distance_checker/clk_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/prev_distance_reg[5]/C

Slack:                    inf
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            password_checker_inst/sensor_module/distance_checker/distance_2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.924%)  route 0.193ns (54.076%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE                         0.000     0.000 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[5]/C
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[5]/Q
                         net (fo=4, routed)           0.193     0.357    password_checker_inst/sensor_module/distance_checker/distance[5]
    SLICE_X58Y47         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.865     1.992    password_checker_inst/sensor_module/distance_checker/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[5]/C

Slack:                    inf
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            password_checker_inst/sensor_module/distance_checker/distance_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.410%)  route 0.257ns (64.590%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE                         0.000     0.000 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[6]/C
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[6]/Q
                         net (fo=4, routed)           0.257     0.398    password_checker_inst/sensor_module/distance_checker/distance[6]
    SLICE_X58Y47         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.865     1.992    password_checker_inst/sensor_module/distance_checker/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/distance_2_reg[6]/C

Slack:                    inf
  Source:                 password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            password_checker_inst/sensor_module/distance_checker/prev_distance_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.816%)  route 0.264ns (65.184%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE                         0.000     0.000 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[6]/C
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  password_checker_inst/sensor_module/distance_checker/Inst_control_maxsonar/distance_reg[6]/Q
                         net (fo=4, routed)           0.264     0.405    password_checker_inst/sensor_module/distance_checker/distance[6]
    SLICE_X59Y48         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/prev_distance_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=230, routed)         0.865     1.992    password_checker_inst/sensor_module/distance_checker/clk_IBUF_BUFG
    SLICE_X59Y48         FDRE                                         r  password_checker_inst/sensor_module/distance_checker/prev_distance_reg[6]/C





