<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/m68k/gen68340/include/m68340.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_8a9f616f5a1ce5aeadee07460f925e27.html">m68k</a></li><li class="navelem"><a class="el" href="dir_c95bfb2c505d8eea0c107c44a00546b0.html">gen68340</a></li><li class="navelem"><a class="el" href="dir_d7beb9d4ecec3e6bfe5b712f2e62347b.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">m68340.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>MC68430 definitions.  
<a href="#details">More...</a></p>

<p><a href="m68340_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5e3a078127a0fcf2a11fb0a24de061f8"><td class="memItemLeft" align="right" valign="top"><a id="a5e3a078127a0fcf2a11fb0a24de061f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MBASE</b>&#160;&#160;&#160;0xEFFFF000             /* Module Base Address          */</td></tr>
<tr class="separator:a5e3a078127a0fcf2a11fb0a24de061f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761b896c3b3b682e09ba21bff9dd8946"><td class="memItemLeft" align="right" valign="top"><a id="a761b896c3b3b682e09ba21bff9dd8946"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MBAR</b>&#160;&#160;&#160;(*(portb) 0x0003FF00) /* Module Base Addr Reg         */</td></tr>
<tr class="separator:a761b896c3b3b682e09ba21bff9dd8946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13048048eb670a56b48e7707ce106ce3"><td class="memItemLeft" align="right" valign="top"><a id="a13048048eb670a56b48e7707ce106ce3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MBAR1</b>&#160;&#160;&#160;(*(portb) 0x0003FF00) /* Module Base Addr Reg 1 (MSW) */</td></tr>
<tr class="separator:a13048048eb670a56b48e7707ce106ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e67f706d3841fd30e93821fc98f6a54"><td class="memItemLeft" align="right" valign="top"><a id="a2e67f706d3841fd30e93821fc98f6a54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MBAR2</b>&#160;&#160;&#160;(*(portb) 0x0003FF02) /* Module Base Addr Reg 2 (LSW) */</td></tr>
<tr class="separator:a2e67f706d3841fd30e93821fc98f6a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af805bab95cf37930446d33dae3dfd5a1"><td class="memItemLeft" align="right" valign="top"><a id="af805bab95cf37930446d33dae3dfd5a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMMCR</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0000)) /* SIM Module Config Reg    */</td></tr>
<tr class="separator:af805bab95cf37930446d33dae3dfd5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a2e3c2e1c67091caf1a262fc37b649"><td class="memItemLeft" align="right" valign="top"><a id="a17a2e3c2e1c67091caf1a262fc37b649"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMSYNCR</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0004)) /* SIM Clock Synth Cont Reg */</td></tr>
<tr class="separator:a17a2e3c2e1c67091caf1a262fc37b649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade3c95254161d8479d955022440f492b"><td class="memItemLeft" align="right" valign="top"><a id="ade3c95254161d8479d955022440f492b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMAVR</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0006)) /* SIM Autovector Reg       */</td></tr>
<tr class="separator:ade3c95254161d8479d955022440f492b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478d725da1f7809b93ec87877f971a7b"><td class="memItemLeft" align="right" valign="top"><a id="a478d725da1f7809b93ec87877f971a7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMRSR</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0007)) /* SIM Reset Status Reg     */</td></tr>
<tr class="separator:a478d725da1f7809b93ec87877f971a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0025e85b372b9ba59fb94d88fb2f75d7"><td class="memItemLeft" align="right" valign="top"><a id="a0025e85b372b9ba59fb94d88fb2f75d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMPORTA</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0011)) /* SIM Port A Data Reg      */</td></tr>
<tr class="separator:a0025e85b372b9ba59fb94d88fb2f75d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dce94f71b6b3873d4a6ff6fe724e450"><td class="memItemLeft" align="right" valign="top"><a id="a6dce94f71b6b3873d4a6ff6fe724e450"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMDDRA</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0013)) /* SIM Port A Data Dir Reg  */</td></tr>
<tr class="separator:a6dce94f71b6b3873d4a6ff6fe724e450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59babf6d5d664a053c9e55f8dfef4b8"><td class="memItemLeft" align="right" valign="top"><a id="ae59babf6d5d664a053c9e55f8dfef4b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMPPRA1</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0015)) /* SIM Port A Pin Asm 1 Reg */</td></tr>
<tr class="separator:ae59babf6d5d664a053c9e55f8dfef4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38696152a9fd8dbba5315d2a6bc425c2"><td class="memItemLeft" align="right" valign="top"><a id="a38696152a9fd8dbba5315d2a6bc425c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMPPRA2</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0017)) /* SIM Port A Pin Asm 2 Reg */</td></tr>
<tr class="separator:a38696152a9fd8dbba5315d2a6bc425c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219a93a227b393f251299a216c67f0f1"><td class="memItemLeft" align="right" valign="top"><a id="a219a93a227b393f251299a216c67f0f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMPORTB</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0019)) /* SIM Port B Data Reg      */</td></tr>
<tr class="separator:a219a93a227b393f251299a216c67f0f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bc59d3f4e6d37cf95a8351a0605f22b"><td class="memItemLeft" align="right" valign="top"><a id="a1bc59d3f4e6d37cf95a8351a0605f22b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMPORTB1</b>&#160;&#160;&#160;(*(portb) (MBASE+0x001B)) /* SIM Port B Data Reg      */</td></tr>
<tr class="separator:a1bc59d3f4e6d37cf95a8351a0605f22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a353bef62fae791db584869cda810bd8f"><td class="memItemLeft" align="right" valign="top"><a id="a353bef62fae791db584869cda810bd8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMDDRB</b>&#160;&#160;&#160;(*(portb) (MBASE+0x001D)) /* SIM Port B Data Dir Reg  */</td></tr>
<tr class="separator:a353bef62fae791db584869cda810bd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b6542ae174e5f3502a1f30a22b654f"><td class="memItemLeft" align="right" valign="top"><a id="a97b6542ae174e5f3502a1f30a22b654f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMPPARB</b>&#160;&#160;&#160;(*(portb) (MBASE+0x001F)) /* SIM Port B Pin Asm Reg   */</td></tr>
<tr class="separator:a97b6542ae174e5f3502a1f30a22b654f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999f07deb53fa4def08086306da9dbad"><td class="memItemLeft" align="right" valign="top"><a id="a999f07deb53fa4def08086306da9dbad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMSWIV</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0020)) /* SIM SW Interrupt Vector  */</td></tr>
<tr class="separator:a999f07deb53fa4def08086306da9dbad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f156e04b6ebdd30658798c941c16da5"><td class="memItemLeft" align="right" valign="top"><a id="a7f156e04b6ebdd30658798c941c16da5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMSYPCR</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0021)) /* SIM System Prot Cont Reg */</td></tr>
<tr class="separator:a7f156e04b6ebdd30658798c941c16da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cdcaaba74bdfdfa679f22910ee4692"><td class="memItemLeft" align="right" valign="top"><a id="a55cdcaaba74bdfdfa679f22910ee4692"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMPICR</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0022)) /* SIM Period Intr Cont Reg */</td></tr>
<tr class="separator:a55cdcaaba74bdfdfa679f22910ee4692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf693210b30522a2eee61c98a053c6b5"><td class="memItemLeft" align="right" valign="top"><a id="adf693210b30522a2eee61c98a053c6b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMPITR</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0024)) /* SIM Period Intr Tmg Reg  */</td></tr>
<tr class="separator:adf693210b30522a2eee61c98a053c6b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e8d6c1a6b81c3d914a8896af791e1a"><td class="memItemLeft" align="right" valign="top"><a id="a32e8d6c1a6b81c3d914a8896af791e1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMSWSR</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0027)) /* SIM Software Service Reg */</td></tr>
<tr class="separator:a32e8d6c1a6b81c3d914a8896af791e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67b81c32a8bf95951ef527159bc5dc5f"><td class="memItemLeft" align="right" valign="top"><a id="a67b81c32a8bf95951ef527159bc5dc5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS0AM</b>&#160;&#160;&#160;(*(portl) (MBASE+0x0040)) /* SIM Chp Sel 0 Addr Msk   */</td></tr>
<tr class="separator:a67b81c32a8bf95951ef527159bc5dc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1543bfb7d9e98cf472e1aa6bf8227f48"><td class="memItemLeft" align="right" valign="top"><a id="a1543bfb7d9e98cf472e1aa6bf8227f48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS0AM1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0040)) /* SIM Chp Sel 0 Addr Msk 1 */</td></tr>
<tr class="separator:a1543bfb7d9e98cf472e1aa6bf8227f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7fb8b4a200e1f4a0d609f504338dec"><td class="memItemLeft" align="right" valign="top"><a id="a3b7fb8b4a200e1f4a0d609f504338dec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS0AM2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0042)) /* SIM Chp Sel 0 Addr Msk 2 */</td></tr>
<tr class="separator:a3b7fb8b4a200e1f4a0d609f504338dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11c6b09a8226405eb659022f6fc9c01"><td class="memItemLeft" align="right" valign="top"><a id="af11c6b09a8226405eb659022f6fc9c01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS0BA</b>&#160;&#160;&#160;(*(portl) (MBASE+0x0044)) /* SIM Chp Sel 0 Base Addr  */</td></tr>
<tr class="separator:af11c6b09a8226405eb659022f6fc9c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeecbfc85731af2f567df9f6ce4937793"><td class="memItemLeft" align="right" valign="top"><a id="aeecbfc85731af2f567df9f6ce4937793"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS0BA1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0044)) /* SIM Chp Sel 0 Bas Addr 1 */</td></tr>
<tr class="separator:aeecbfc85731af2f567df9f6ce4937793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac11c7e73f523b646d654b4ed7ee52612"><td class="memItemLeft" align="right" valign="top"><a id="ac11c7e73f523b646d654b4ed7ee52612"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS0BA2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0046)) /* SIM Chp Sel 0 Bas Addr 2 */</td></tr>
<tr class="separator:ac11c7e73f523b646d654b4ed7ee52612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d2a35e4651fccb9211f68415823063"><td class="memItemLeft" align="right" valign="top"><a id="ad6d2a35e4651fccb9211f68415823063"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS1AM</b>&#160;&#160;&#160;(*(portl) (MBASE+0x0048)) /* SIM Chp Sel 1 Adress Msk */</td></tr>
<tr class="separator:ad6d2a35e4651fccb9211f68415823063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89fecf61bc2c564d10e59c1d98ad9aea"><td class="memItemLeft" align="right" valign="top"><a id="a89fecf61bc2c564d10e59c1d98ad9aea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS1AM1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0048)) /* SIM Chp Sel 1 Addr Msk 1 */</td></tr>
<tr class="separator:a89fecf61bc2c564d10e59c1d98ad9aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93b1ba3785debf4319a70d5400c2820"><td class="memItemLeft" align="right" valign="top"><a id="ae93b1ba3785debf4319a70d5400c2820"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS1AM2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x004A)) /* SIM Chp Sel 1 Addr Msk 2 */</td></tr>
<tr class="separator:ae93b1ba3785debf4319a70d5400c2820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaccdd683569d411fe88342974ba4f275"><td class="memItemLeft" align="right" valign="top"><a id="aaccdd683569d411fe88342974ba4f275"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS1BA</b>&#160;&#160;&#160;(*(portl) (MBASE+0x004C)) /* SIM Chp Sel 1 Base Addr  */</td></tr>
<tr class="separator:aaccdd683569d411fe88342974ba4f275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec586a9ba2bec2690a0570e678ab3bc"><td class="memItemLeft" align="right" valign="top"><a id="aeec586a9ba2bec2690a0570e678ab3bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS1BA1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x004C)) /* SIM Chp Sel 1 Bas Addr 1 */</td></tr>
<tr class="separator:aeec586a9ba2bec2690a0570e678ab3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4720adfbf192722457c662318ffb52a8"><td class="memItemLeft" align="right" valign="top"><a id="a4720adfbf192722457c662318ffb52a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS1BA2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x004E)) /* SIM Chp Sel 1 Bas Addr 2 */</td></tr>
<tr class="separator:a4720adfbf192722457c662318ffb52a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0548fdbf46a7279f654cfda60afd9e9"><td class="memItemLeft" align="right" valign="top"><a id="ab0548fdbf46a7279f654cfda60afd9e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS2AM</b>&#160;&#160;&#160;(*(portl) (MBASE+0x0050)) /* SIM Chp Sel 2 Addr Msk   */</td></tr>
<tr class="separator:ab0548fdbf46a7279f654cfda60afd9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f95bbebb15c9f845ec2f5c3167dace"><td class="memItemLeft" align="right" valign="top"><a id="a56f95bbebb15c9f845ec2f5c3167dace"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS2AM1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0050)) /* SIM Chp Sel 2 Addr Msk 1 */</td></tr>
<tr class="separator:a56f95bbebb15c9f845ec2f5c3167dace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73517ed3a164046118306a4920bb7b9f"><td class="memItemLeft" align="right" valign="top"><a id="a73517ed3a164046118306a4920bb7b9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS2AM2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0052)) /* SIM Chp Sel 2 Addr Msk 2 */</td></tr>
<tr class="separator:a73517ed3a164046118306a4920bb7b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8498513e48553d54d52e1891b0918c0e"><td class="memItemLeft" align="right" valign="top"><a id="a8498513e48553d54d52e1891b0918c0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS2BA</b>&#160;&#160;&#160;(*(portl) (MBASE+0x0054)) /* SIM Chp Sel 2 Base Addr  */</td></tr>
<tr class="separator:a8498513e48553d54d52e1891b0918c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca957c80db24d629b5c5a9623f3b46db"><td class="memItemLeft" align="right" valign="top"><a id="aca957c80db24d629b5c5a9623f3b46db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS2BA1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0054)) /* SIM Chp Sel 2 Bas Addr 1 */</td></tr>
<tr class="separator:aca957c80db24d629b5c5a9623f3b46db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0c0fc6b9e07285dabea87c4b7c6912"><td class="memItemLeft" align="right" valign="top"><a id="aba0c0fc6b9e07285dabea87c4b7c6912"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS2BA2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0056)) /* SIM Chp Sel 2 Bas Addr 2 */</td></tr>
<tr class="separator:aba0c0fc6b9e07285dabea87c4b7c6912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5524ec9c6b0298040f8bc15940b82424"><td class="memItemLeft" align="right" valign="top"><a id="a5524ec9c6b0298040f8bc15940b82424"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS3AM</b>&#160;&#160;&#160;(*(portl) (MBASE+0x0058)) /* SIM Chp Sel 3 Addr Msk   */</td></tr>
<tr class="separator:a5524ec9c6b0298040f8bc15940b82424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e23ba7a112340623f1f410fc50cc2e6"><td class="memItemLeft" align="right" valign="top"><a id="a5e23ba7a112340623f1f410fc50cc2e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS3AM1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0058)) /* SIM Chp Sel 3 Addr Msk 1 */</td></tr>
<tr class="separator:a5e23ba7a112340623f1f410fc50cc2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67cdfe7a63fcc68afa2370a8e442024"><td class="memItemLeft" align="right" valign="top"><a id="ac67cdfe7a63fcc68afa2370a8e442024"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS3AM2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x005A)) /* SIM Chp Sel 3 Addr Msk 2 */</td></tr>
<tr class="separator:ac67cdfe7a63fcc68afa2370a8e442024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16388fb08b4ff75909dad6b10a34d655"><td class="memItemLeft" align="right" valign="top"><a id="a16388fb08b4ff75909dad6b10a34d655"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS3BA</b>&#160;&#160;&#160;(*(portl) (MBASE+0x005C)) /* SIM Chp Sel 3 Base Addr  */</td></tr>
<tr class="separator:a16388fb08b4ff75909dad6b10a34d655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a629621bcd3d4fb0cae6fcd124bfa6ccd"><td class="memItemLeft" align="right" valign="top"><a id="a629621bcd3d4fb0cae6fcd124bfa6ccd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS3BA1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x005C)) /* SIM Chp Sel 3 Bas Addr 1 */</td></tr>
<tr class="separator:a629621bcd3d4fb0cae6fcd124bfa6ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5140cb45cffb27d8399b6ed5744fe444"><td class="memItemLeft" align="right" valign="top"><a id="a5140cb45cffb27d8399b6ed5744fe444"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SIMCS3BA2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x005E)) /* SIM Chp Sel 3 Bas Addr 2 */</td></tr>
<tr class="separator:a5140cb45cffb27d8399b6ed5744fe444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9094e876d098cd037ac926a122ed61b"><td class="memItemLeft" align="right" valign="top"><a id="ad9094e876d098cd037ac926a122ed61b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAMCR1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0780)) /* DMA Module Config Reg 1  */</td></tr>
<tr class="separator:ad9094e876d098cd037ac926a122ed61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6501596e34251df722ad6855946ecd"><td class="memItemLeft" align="right" valign="top"><a id="a1d6501596e34251df722ad6855946ecd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAINTR1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0784)) /* DMA Interrupt Reg 1      */</td></tr>
<tr class="separator:a1d6501596e34251df722ad6855946ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83dd7ae9c4c32a8b87fd143aa68d3b2c"><td class="memItemLeft" align="right" valign="top"><a id="a83dd7ae9c4c32a8b87fd143aa68d3b2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMACCR1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0788)) /* DMA Channel Cont Reg 1   */</td></tr>
<tr class="separator:a83dd7ae9c4c32a8b87fd143aa68d3b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae799220aa447d052dae3d77184cca5ed"><td class="memItemLeft" align="right" valign="top"><a id="ae799220aa447d052dae3d77184cca5ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMACSR1</b>&#160;&#160;&#160;(*(portb) (MBASE+0x078A)) /* DMA Channel Status Reg 1 */</td></tr>
<tr class="separator:ae799220aa447d052dae3d77184cca5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5c727ce75e813cf3540bf204b560eb"><td class="memItemLeft" align="right" valign="top"><a id="abc5c727ce75e813cf3540bf204b560eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAFCR1</b>&#160;&#160;&#160;(*(portb) (MBASE+0x078B)) /* DMA Function Code Reg 1  */</td></tr>
<tr class="separator:abc5c727ce75e813cf3540bf204b560eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5a4712b151747d11e70c2a06ed97af"><td class="memItemLeft" align="right" valign="top"><a id="a5b5a4712b151747d11e70c2a06ed97af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMASAR1</b>&#160;&#160;&#160;(*(portl) (MBASE+0x078C)) /* DMA DMA Src Addr Reg 1   */</td></tr>
<tr class="separator:a5b5a4712b151747d11e70c2a06ed97af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14af2df99acec4da4db59ca2040d9297"><td class="memItemLeft" align="right" valign="top"><a id="a14af2df99acec4da4db59ca2040d9297"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMADAR1</b>&#160;&#160;&#160;(*(portl) (MBASE+0x0790)) /* DMA Dest Addr Reg 1      */</td></tr>
<tr class="separator:a14af2df99acec4da4db59ca2040d9297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4231df64bae2747460c3cfaa8caceca6"><td class="memItemLeft" align="right" valign="top"><a id="a4231df64bae2747460c3cfaa8caceca6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMABTC1</b>&#160;&#160;&#160;(*(portb) (MBASE+0x079l)) /* DMA Byte Trans Cnt Reg 1 */</td></tr>
<tr class="separator:a4231df64bae2747460c3cfaa8caceca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4296b7935b24738abfb589005afd9f03"><td class="memItemLeft" align="right" valign="top"><a id="a4296b7935b24738abfb589005afd9f03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAMCR2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x07A0)) /* DMA Module Config Reg 2  */</td></tr>
<tr class="separator:a4296b7935b24738abfb589005afd9f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fbd3e7254cb21b901942caeced0ed74"><td class="memItemLeft" align="right" valign="top"><a id="a9fbd3e7254cb21b901942caeced0ed74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAINTR2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x07A4)) /* DMA Interrupt Reg 2      */</td></tr>
<tr class="separator:a9fbd3e7254cb21b901942caeced0ed74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d704204423f1681100c577c82dfe860"><td class="memItemLeft" align="right" valign="top"><a id="a2d704204423f1681100c577c82dfe860"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMACCR2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x07A8)) /* DMA Channel Cont Reg 2   */</td></tr>
<tr class="separator:a2d704204423f1681100c577c82dfe860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada98955e646106905d31d9380f2aa897"><td class="memItemLeft" align="right" valign="top"><a id="ada98955e646106905d31d9380f2aa897"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMACSR2</b>&#160;&#160;&#160;(*(portb) (MBASE+0x07AA)) /* DMA Channel Status Reg 2 */</td></tr>
<tr class="separator:ada98955e646106905d31d9380f2aa897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a25141c678948cc509a266baebfdb9"><td class="memItemLeft" align="right" valign="top"><a id="a08a25141c678948cc509a266baebfdb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMAFCR2</b>&#160;&#160;&#160;(*(portb) (MBASE+0x07AB)) /* DMA Function Code Reg 1  */</td></tr>
<tr class="separator:a08a25141c678948cc509a266baebfdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d74e0898f1861f99cd284b543b7964"><td class="memItemLeft" align="right" valign="top"><a id="a88d74e0898f1861f99cd284b543b7964"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMASAR2</b>&#160;&#160;&#160;(*(portl) (MBASE+0x07AC)) /* DMA Source  Addr Reg 2   */</td></tr>
<tr class="separator:a88d74e0898f1861f99cd284b543b7964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8731f9c70edc5c161426c71aa851c98"><td class="memItemLeft" align="right" valign="top"><a id="af8731f9c70edc5c161426c71aa851c98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMADAR2</b>&#160;&#160;&#160;(*(portl) (MBASE+0x07B0)) /* DMA Dest Addr Reg 2      */</td></tr>
<tr class="separator:af8731f9c70edc5c161426c71aa851c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac32cba4f53485e695257d0286ea064b0"><td class="memItemLeft" align="right" valign="top"><a id="ac32cba4f53485e695257d0286ea064b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMABTC2</b>&#160;&#160;&#160;(*(portb) (MBASE+0x07B4)) /* DMA Byte Trans Cnt Reg 2 */</td></tr>
<tr class="separator:ac32cba4f53485e695257d0286ea064b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567f07a09b9f3ea4da6dac7b4a17901c"><td class="memItemLeft" align="right" valign="top"><a id="a567f07a09b9f3ea4da6dac7b4a17901c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUMCRH</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0700)) /* DUART Module Config Reg  */</td></tr>
<tr class="separator:a567f07a09b9f3ea4da6dac7b4a17901c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47aa87f0f92b1aa534c471c50f1100a7"><td class="memItemLeft" align="right" valign="top"><a id="a47aa87f0f92b1aa534c471c50f1100a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUMCRL</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0701)) /* DUART Module Config Reg  */</td></tr>
<tr class="separator:a47aa87f0f92b1aa534c471c50f1100a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc988636e47f6f22bdf8c1ef13f0e8ee"><td class="memItemLeft" align="right" valign="top"><a id="adc988636e47f6f22bdf8c1ef13f0e8ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUILR</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0704)) /* DUART Interrupt Level    */</td></tr>
<tr class="separator:adc988636e47f6f22bdf8c1ef13f0e8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25fab4b8f9d211b90b1cfa0eb4e91cd"><td class="memItemLeft" align="right" valign="top"><a id="ab25fab4b8f9d211b90b1cfa0eb4e91cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUIVR</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0705)) /* DUART Interrupt Vector   */</td></tr>
<tr class="separator:ab25fab4b8f9d211b90b1cfa0eb4e91cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8af7116ba48809e8d3da433a36ec99be"><td class="memItemLeft" align="right" valign="top"><a id="a8af7116ba48809e8d3da433a36ec99be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUMR1A</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0710)) /* DUART Mode Reg 1A        */</td></tr>
<tr class="separator:a8af7116ba48809e8d3da433a36ec99be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7880f9d66ac284f4c6ade79d9c1fc6"><td class="memItemLeft" align="right" valign="top"><a id="aee7880f9d66ac284f4c6ade79d9c1fc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUSRA</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0711)) /* DUART Status Reg A       */</td></tr>
<tr class="separator:aee7880f9d66ac284f4c6ade79d9c1fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af04cbce12640b80fc79269ed694d571e"><td class="memItemLeft" align="right" valign="top"><a id="af04cbce12640b80fc79269ed694d571e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUCSRA</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0711)) /* DUART Clock Sel Reg A    */</td></tr>
<tr class="separator:af04cbce12640b80fc79269ed694d571e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cd064ebf101402a19b0f2527328186b"><td class="memItemLeft" align="right" valign="top"><a id="a6cd064ebf101402a19b0f2527328186b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUCRA</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0712)) /* DUART Command Reg A      */</td></tr>
<tr class="separator:a6cd064ebf101402a19b0f2527328186b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d8e84deb5a524fbeaf61136cfb3883"><td class="memItemLeft" align="right" valign="top"><a id="a21d8e84deb5a524fbeaf61136cfb3883"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DURBA</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0713)) /* DUART Receiver Buffer A  */</td></tr>
<tr class="separator:a21d8e84deb5a524fbeaf61136cfb3883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560ad94e67b74264df72ee6de963c358"><td class="memItemLeft" align="right" valign="top"><a id="a560ad94e67b74264df72ee6de963c358"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUTBA</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0713)) /* DUART Transmitter Buff A */</td></tr>
<tr class="separator:a560ad94e67b74264df72ee6de963c358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03eb8f89061cc0e58a1a092e6e04803"><td class="memItemLeft" align="right" valign="top"><a id="af03eb8f89061cc0e58a1a092e6e04803"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUIPCR</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0714)) /* DUART Input Port Chg Reg */</td></tr>
<tr class="separator:af03eb8f89061cc0e58a1a092e6e04803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6156231109192813b24c94fe34bd86f1"><td class="memItemLeft" align="right" valign="top"><a id="a6156231109192813b24c94fe34bd86f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUACR</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0714)) /* DUART Auxiliary Cont Reg */</td></tr>
<tr class="separator:a6156231109192813b24c94fe34bd86f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a712e30a01c3603bf889744f2f676b9c1"><td class="memItemLeft" align="right" valign="top"><a id="a712e30a01c3603bf889744f2f676b9c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUISR</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0715)) /* DUART Interrupt Stat Reg */</td></tr>
<tr class="separator:a712e30a01c3603bf889744f2f676b9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68d51bf8fb897e5655fef4b865eab1b9"><td class="memItemLeft" align="right" valign="top"><a id="a68d51bf8fb897e5655fef4b865eab1b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUIER</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0715)) /* DUART Interrupt Enb Reg  */</td></tr>
<tr class="separator:a68d51bf8fb897e5655fef4b865eab1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864e9b1876838305d6c54883436ecd05"><td class="memItemLeft" align="right" valign="top"><a id="a864e9b1876838305d6c54883436ecd05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUMR1B</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0718)) /* DUART Mode Reg 1B        */</td></tr>
<tr class="separator:a864e9b1876838305d6c54883436ecd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67588a9fdf9affbc7e0ce08acb7cdcc6"><td class="memItemLeft" align="right" valign="top"><a id="a67588a9fdf9affbc7e0ce08acb7cdcc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUSRB</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0719)) /* DUART Status Reg B       */</td></tr>
<tr class="separator:a67588a9fdf9affbc7e0ce08acb7cdcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2b12f4eb088f64456283a5f03305b7"><td class="memItemLeft" align="right" valign="top"><a id="a5c2b12f4eb088f64456283a5f03305b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUCSRB</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0719)) /* DUART Clock Sel Reg B    */</td></tr>
<tr class="separator:a5c2b12f4eb088f64456283a5f03305b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab14abe63c7ab3714a37fdc01e6c0bf67"><td class="memItemLeft" align="right" valign="top"><a id="ab14abe63c7ab3714a37fdc01e6c0bf67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUCRB</b>&#160;&#160;&#160;(*(portb) (MBASE+0x071A)) /* DUART Command Reg B      */</td></tr>
<tr class="separator:ab14abe63c7ab3714a37fdc01e6c0bf67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79a1b8c0b41927d154107d0ab534a139"><td class="memItemLeft" align="right" valign="top"><a id="a79a1b8c0b41927d154107d0ab534a139"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DURBB</b>&#160;&#160;&#160;(*(portb) (MBASE+0x071B)) /* DUART Receiver Buffer B  */</td></tr>
<tr class="separator:a79a1b8c0b41927d154107d0ab534a139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e4851ac8053eef334b677acfb061d16"><td class="memItemLeft" align="right" valign="top"><a id="a5e4851ac8053eef334b677acfb061d16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUTBB</b>&#160;&#160;&#160;(*(portb) (MBASE+0x071B)) /* DUART Transmitter Buff B */</td></tr>
<tr class="separator:a5e4851ac8053eef334b677acfb061d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55881fb77457cac0f82fe65d68964839"><td class="memItemLeft" align="right" valign="top"><a id="a55881fb77457cac0f82fe65d68964839"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUIP</b>&#160;&#160;&#160;(*(portb) (MBASE+0x071D)) /* DUART Input Port Reg     */</td></tr>
<tr class="separator:a55881fb77457cac0f82fe65d68964839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebfadf29a4bf1e01784b54c72edcca6c"><td class="memItemLeft" align="right" valign="top"><a id="aebfadf29a4bf1e01784b54c72edcca6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUOPCR</b>&#160;&#160;&#160;(*(portb) (MBASE+0x071D)) /* DUART Outp Port Cnt Reg  */</td></tr>
<tr class="separator:aebfadf29a4bf1e01784b54c72edcca6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f4f0503f449b8e835e0f5d4533a3877"><td class="memItemLeft" align="right" valign="top"><a id="a7f4f0503f449b8e835e0f5d4533a3877"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUOPBS</b>&#160;&#160;&#160;(*(portb) (MBASE+0x071E)) /* DUART Outp Port Bit Set  */</td></tr>
<tr class="separator:a7f4f0503f449b8e835e0f5d4533a3877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa443bd2f9707541e4c3f268c74b1a99f"><td class="memItemLeft" align="right" valign="top"><a id="aa443bd2f9707541e4c3f268c74b1a99f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUOPBR</b>&#160;&#160;&#160;(*(portb) (MBASE+0x071F)) /* DUART Outp Port Bit Rst  */</td></tr>
<tr class="separator:aa443bd2f9707541e4c3f268c74b1a99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a993e5303919b49d06df6da8e00f0d972"><td class="memItemLeft" align="right" valign="top"><a id="a993e5303919b49d06df6da8e00f0d972"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUMR2A</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0720)) /* DUART Mode Reg 2A        */</td></tr>
<tr class="separator:a993e5303919b49d06df6da8e00f0d972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959210ba40830bde1d1b723e163a3613"><td class="memItemLeft" align="right" valign="top"><a id="a959210ba40830bde1d1b723e163a3613"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DUMR2B</b>&#160;&#160;&#160;(*(portb) (MBASE+0x0721)) /* DUART Mode Reg 2B        */</td></tr>
<tr class="separator:a959210ba40830bde1d1b723e163a3613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a770b4d62072c59726d1ebe4af729da57"><td class="memItemLeft" align="right" valign="top"><a id="a770b4d62072c59726d1ebe4af729da57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TMCR1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0600)) /* Timer Module Config Reg 1 */</td></tr>
<tr class="separator:a770b4d62072c59726d1ebe4af729da57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18eb9155974435600a8a4cd192779c8"><td class="memItemLeft" align="right" valign="top"><a id="ae18eb9155974435600a8a4cd192779c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIR1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0604)) /* Timer Interrupt Reg 1     */</td></tr>
<tr class="separator:ae18eb9155974435600a8a4cd192779c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ed687f6c89414bf4688318d0afa63d"><td class="memItemLeft" align="right" valign="top"><a id="a22ed687f6c89414bf4688318d0afa63d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TCR1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0606)) /* Timer Control Reg 1       */</td></tr>
<tr class="separator:a22ed687f6c89414bf4688318d0afa63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7951bb946bf1cb7516b2fb24ebd23c3b"><td class="memItemLeft" align="right" valign="top"><a id="a7951bb946bf1cb7516b2fb24ebd23c3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TSR1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0608)) /* Timer Status Reg 1        */</td></tr>
<tr class="separator:a7951bb946bf1cb7516b2fb24ebd23c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e3f6c4807fa3f69114df7aef523b70"><td class="memItemLeft" align="right" valign="top"><a id="ac5e3f6c4807fa3f69114df7aef523b70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TCNTR1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x060A)) /* Timer Counter Reg 1       */</td></tr>
<tr class="separator:ac5e3f6c4807fa3f69114df7aef523b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e1d150898f76430a14db0f251f852e6"><td class="memItemLeft" align="right" valign="top"><a id="a0e1d150898f76430a14db0f251f852e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WPREL11</b>&#160;&#160;&#160;(*(portw) (MBASE+0x060C)) /* Timer Preload 1 Reg 1     */</td></tr>
<tr class="separator:a0e1d150898f76430a14db0f251f852e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79322749c783bcaacc81cab938be16c6"><td class="memItemLeft" align="right" valign="top"><a id="a79322749c783bcaacc81cab938be16c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WPREL21</b>&#160;&#160;&#160;(*(portw) (MBASE+0x060E)) /* Timer Preload 2 Reg 1     */</td></tr>
<tr class="separator:a79322749c783bcaacc81cab938be16c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bfd68cb4cd610937dd682532746f540"><td class="memItemLeft" align="right" valign="top"><a id="a6bfd68cb4cd610937dd682532746f540"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TCOM1</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0610)) /* Timer Compare Reg 1       */</td></tr>
<tr class="separator:a6bfd68cb4cd610937dd682532746f540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8c33e15be051ccb1233836f17a23ea"><td class="memItemLeft" align="right" valign="top"><a id="afb8c33e15be051ccb1233836f17a23ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TMCR2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0640)) /* Timer Module Config Reg 2 */</td></tr>
<tr class="separator:afb8c33e15be051ccb1233836f17a23ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9baa91a8a4a4b1532f654593f804c189"><td class="memItemLeft" align="right" valign="top"><a id="a9baa91a8a4a4b1532f654593f804c189"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIR2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0644)) /* Timer Interrupt Reg 2     */</td></tr>
<tr class="separator:a9baa91a8a4a4b1532f654593f804c189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d0adab4536d9882e4e891fe3b76085"><td class="memItemLeft" align="right" valign="top"><a id="ac1d0adab4536d9882e4e891fe3b76085"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TCR2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0646)) /* Timer Control Reg 2       */</td></tr>
<tr class="separator:ac1d0adab4536d9882e4e891fe3b76085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e7f0a1c7a1be8180d80504054fc386"><td class="memItemLeft" align="right" valign="top"><a id="ad3e7f0a1c7a1be8180d80504054fc386"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TSR2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0648)) /* Timer Status Reg 2        */</td></tr>
<tr class="separator:ad3e7f0a1c7a1be8180d80504054fc386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3351e63ada01c84dadfa904f00ee1e8c"><td class="memItemLeft" align="right" valign="top"><a id="a3351e63ada01c84dadfa904f00ee1e8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TCNTR2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x064A)) /* Timer Counter Reg 2       */</td></tr>
<tr class="separator:a3351e63ada01c84dadfa904f00ee1e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd5f9afdb9f55036ed70237096ba19f"><td class="memItemLeft" align="right" valign="top"><a id="a5fd5f9afdb9f55036ed70237096ba19f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WPREL12</b>&#160;&#160;&#160;(*(portw) (MBASE+0x064C)) /* Timer Preload 1 Reg 2     */</td></tr>
<tr class="separator:a5fd5f9afdb9f55036ed70237096ba19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4987a03105004e37d3902d1675925708"><td class="memItemLeft" align="right" valign="top"><a id="a4987a03105004e37d3902d1675925708"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WPREL22</b>&#160;&#160;&#160;(*(portw) (MBASE+0x064E)) /* Timer Preload 2 Reg 2     */</td></tr>
<tr class="separator:a4987a03105004e37d3902d1675925708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5d3db53a9d14c581927cafaa47275e"><td class="memItemLeft" align="right" valign="top"><a id="adf5d3db53a9d14c581927cafaa47275e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TCOM2</b>&#160;&#160;&#160;(*(portw) (MBASE+0x0650)) /* Timer Compare Reg 2       */</td></tr>
<tr class="separator:adf5d3db53a9d14c581927cafaa47275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a23f3c703710b10fa8dd4821b221b0484"><td class="memItemLeft" align="right" valign="top"><a id="a23f3c703710b10fa8dd4821b221b0484"></a>
typedef volatile unsigned char *&#160;</td><td class="memItemRight" valign="bottom"><b>portb</b></td></tr>
<tr class="separator:a23f3c703710b10fa8dd4821b221b0484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419f4e5ed6c032f5aa5fcd85220bdf2e"><td class="memItemLeft" align="right" valign="top"><a id="a419f4e5ed6c032f5aa5fcd85220bdf2e"></a>
typedef volatile unsigned short *&#160;</td><td class="memItemRight" valign="bottom"><b>portw</b></td></tr>
<tr class="separator:a419f4e5ed6c032f5aa5fcd85220bdf2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a687aa259c43a1a1947020d0c4b0ad72b"><td class="memItemLeft" align="right" valign="top"><a id="a687aa259c43a1a1947020d0c4b0ad72b"></a>
typedef volatile unsigned int *&#160;</td><td class="memItemRight" valign="bottom"><b>portl</b></td></tr>
<tr class="separator:a687aa259c43a1a1947020d0c4b0ad72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MC68430 definitions. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
