{"sha": "4371f8afceeb77c398366b1ec3c26c43e9185673", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDM3MWY4YWZjZWViNzdjMzk4MzY2YjFlYzNjMjZjNDNlOTE4NTY3Mw==", "commit": {"author": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1994-05-27T22:17:52Z"}, "committer": {"name": "Richard Kenner", "email": "kenner@gcc.gnu.org", "date": "1994-05-27T22:17:52Z"}, "message": "(zero_extendqidi2, zero_extendhidi2): Use rldicl instruction.\n\nFrom-SVN: r7376", "tree": {"sha": "6139d9c2cc7fb2ffb159b190b5db5284736ce1c5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/6139d9c2cc7fb2ffb159b190b5db5284736ce1c5"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4371f8afceeb77c398366b1ec3c26c43e9185673", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4371f8afceeb77c398366b1ec3c26c43e9185673", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4371f8afceeb77c398366b1ec3c26c43e9185673", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4371f8afceeb77c398366b1ec3c26c43e9185673/comments", "author": null, "committer": null, "parents": [{"sha": "2b5c5d028fb9cf9fb9dc7dbaa2dbdb3eb211949b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2b5c5d028fb9cf9fb9dc7dbaa2dbdb3eb211949b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2b5c5d028fb9cf9fb9dc7dbaa2dbdb3eb211949b"}], "stats": {"total": 12, "additions": 6, "deletions": 6}, "files": [{"sha": "63ac41bc8b2f392076ee1778421583c7787d0beb", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4371f8afceeb77c398366b1ec3c26c43e9185673/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4371f8afceeb77c398366b1ec3c26c43e9185673/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=4371f8afceeb77c398366b1ec3c26c43e9185673", "patch": "@@ -265,7 +265,7 @@\n   \"TARGET_POWERPC64\"\n   \"@\n    lbz%U1%X1 %0,%1\n-   andi %0,%1,0xff\"\n+   rldicl %0,%1,0,56\"\n   [(set_attr \"type\" \"load,*\")])\n \n (define_insn \"\"\n@@ -274,7 +274,7 @@\n \t\t    (const_int 0)))\n    (clobber (match_scratch:DI 2 \"=r\"))]\n   \"TARGET_POWERPC64\"\n-  \"andi. %2,%1,0xff\"\n+  \"rldicl. %2,%1,0,56\"\n   [(set_attr \"type\" \"compare\")])\n \n (define_insn \"\"\n@@ -284,7 +284,7 @@\n    (set (match_operand:DI 0 \"gpc_reg_operand\" \"=r\")\n \t(zero_extend:DI (match_dup 1)))]\n   \"TARGET_POWERPC64\"\n-  \"andi. %0,%1,0xff\"\n+  \"rldicl. %0,%1,0,56\"\n   [(set_attr \"type\" \"compare\")])\n \n (define_expand \"extendqidi2\"\n@@ -333,7 +333,7 @@\n   \"TARGET_POWERPC64\"\n   \"@\n    lhz%U1%X1 %0,%1\n-   andi %0,%1,0xffff\"\n+   rldicl %0,%1,0,48\"\n   [(set_attr \"type\" \"load,*\")])\n \n (define_insn \"\"\n@@ -342,7 +342,7 @@\n \t\t    (const_int 0)))\n    (clobber (match_scratch:DI 2 \"=r\"))]\n   \"TARGET_POWERPC64\"\n-  \"andi. %2,%1,0xffff\"\n+  \"rldicl. %2,%1,0,48\"\n   [(set_attr \"type\" \"compare\")])\n \n (define_insn \"\"\n@@ -352,7 +352,7 @@\n    (set (match_operand:DI 0 \"gpc_reg_operand\" \"=r\")\n \t(zero_extend:DI (match_dup 1)))]\n   \"TARGET_POWERPC64\"\n-  \"andi. %0,%1,0xffff\"\n+  \"rldicl. %0,%1,0,48\"\n   [(set_attr \"type\" \"compare\")])\n \n (define_expand \"extendhidi2\""}]}