Analysis & Synthesis report for DE10_LITE_D8M_VIP
Tue Jun  7 15:52:29 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Jun  7 15:52:29 2022           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DE10_LITE_D8M_VIP                           ;
; Top-level Entity Name              ; DE10_LITE_D8M_VIP                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; DE10_LITE_D8M_VIP  ; DE10_LITE_D8M_VIP  ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jun  7 15:51:48 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_D8M_VIP -c DE10_LITE_D8M_VIP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "Qsys.qsys"
Info (12250): 2022.06.07.15:52:04 Progress: Loading DE10_LITE_D8M_VIP_16/Qsys.qsys
Info (12250): 2022.06.07.15:52:04 Progress: Reading input file
Info (12250): 2022.06.07.15:52:04 Progress: Adding EEE_IMGPROC_0 [EEE_IMGPROC 1.0]
Info (12250): 2022.06.07.15:52:06 Progress: Parameterizing module EEE_IMGPROC_0
Info (12250): 2022.06.07.15:52:06 Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Info (12250): 2022.06.07.15:52:06 Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Info (12250): 2022.06.07.15:52:06 Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Info (12250): 2022.06.07.15:52:08 Progress: Parameterizing module TERASIC_CAMERA_0
Info (12250): 2022.06.07.15:52:08 Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info (12250): 2022.06.07.15:52:08 Progress: Parameterizing module alt_vip_itc_0
Info (12250): 2022.06.07.15:52:08 Progress: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module alt_vip_vfb_0
Info (12250): 2022.06.07.15:52:09 Progress: Adding altpll_0 [altpll 18.1]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module altpll_0
Info (12250): 2022.06.07.15:52:09 Progress: Adding clk_50 [clock_source 18.1]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module clk_50
Info (12250): 2022.06.07.15:52:09 Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module i2c_opencores_camera
Info (12250): 2022.06.07.15:52:09 Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module i2c_opencores_mipi
Info (12250): 2022.06.07.15:52:09 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module jtag_uart
Info (12250): 2022.06.07.15:52:09 Progress: Adding key [altera_avalon_pio 18.1]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module key
Info (12250): 2022.06.07.15:52:09 Progress: Adding led [altera_avalon_pio 18.1]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module led
Info (12250): 2022.06.07.15:52:09 Progress: Adding mipi_pwdn_n [altera_avalon_pio 18.1]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module mipi_pwdn_n
Info (12250): 2022.06.07.15:52:09 Progress: Adding mipi_reset_n [altera_avalon_pio 18.1]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module mipi_reset_n
Info (12250): 2022.06.07.15:52:09 Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module nios2_gen2
Info (12250): 2022.06.07.15:52:09 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2022.06.07.15:52:09 Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module sdram
Info (12250): 2022.06.07.15:52:09 Progress: Adding sw [altera_avalon_pio 18.1]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module sw
Info (12250): 2022.06.07.15:52:09 Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module sysid_qsys
Info (12250): 2022.06.07.15:52:09 Progress: Adding timer [altera_avalon_timer 18.1]
Info (12250): 2022.06.07.15:52:09 Progress: Parameterizing module timer
Info (12250): 2022.06.07.15:52:09 Progress: Adding uart_0 [altera_avalon_uart 18.1]
Info (12250): 2022.06.07.15:52:10 Progress: Parameterizing module uart_0
Info (12250): 2022.06.07.15:52:10 Progress: Building connections
Info (12250): 2022.06.07.15:52:10 Progress: Parameterizing connections
Info (12250): 2022.06.07.15:52:10 Progress: Validating
Info (12250): 2022.06.07.15:52:10 Progress: Done reading input file
Info (12250): Qsys.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II.
Info (12250): Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info (12250): Qsys: Generating Qsys "Qsys" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info (12250): Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14
Info (12250): EEE_IMGPROC_0: "Qsys" instantiated EEE_IMGPROC "EEE_IMGPROC_0"
Info (12250): TERASIC_AUTO_FOCUS_0: "Qsys" instantiated TERASIC_AUTO_FOCUS "TERASIC_AUTO_FOCUS_0"
Info (12250): TERASIC_CAMERA_0: "Qsys" instantiated TERASIC_CAMERA "TERASIC_CAMERA_0"
Info (12250): Alt_vip_itc_0: "Qsys" instantiated alt_vip_itc "alt_vip_itc_0"
Info (12250): Alt_vip_vfb_0: "Qsys" instantiated alt_vip_vfb "alt_vip_vfb_0"
Info (12250): Altpll_0: "Qsys" instantiated altpll "altpll_0"
Info (12250): I2c_opencores_camera: "Qsys" instantiated i2c_opencores "i2c_opencores_camera"
Info (12250): Jtag_uart: Starting RTL generation for module 'Qsys_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/ishaan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/ishaan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_jtag_uart --dir=/tmp/alt9150_823267984261154714.dir/0011_jtag_uart_gen/ --quartus_dir=/home/ishaan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9150_823267984261154714.dir/0011_jtag_uart_gen//Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: /home/ishaan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl: error while loading shared libraries: libcrypt.so.1: cannot open shared object file: No such file or directory
Error (12252): Jtag_uart: Failed to generate module Qsys_jtag_uart
Info (12250): Jtag_uart: Done RTL generation for module 'Qsys_jtag_uart'
Info (12250): Jtag_uart: "Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Error (12252): Generation stopped, 216 or more modules remaining
Info (12250): Qsys: Done "Qsys" with 35 modules, 41 files
Info (12249): Finished elaborating Platform Designer system entity "Qsys.qsys"
Warning (12019): Can't analyze file -- file ip/EEE_IMGPROC/SHIFT_REG.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/RING_BUFFER.sv
    Info (12023): Found entity 1: RING_BUFFER File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/RING_BUFFER.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/EEE_IMGPROC.sv
    Info (12023): Found entity 1: EEE_IMGPROC File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/EEE_IMGPROC.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file FpsMonitor.v
    Info (12023): Found entity 1: FpsMonitor File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DE10_LITE_D8M_VIP.v
    Info (12023): Found entity 1: DE10_LITE_D8M_VIP File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/DE10_LITE_D8M_VIP.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/STREAM_REG_TEST.v
    Info (12023): Found entity 1: STREAM_REG_TEST File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG_TEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/MSG_FIFO.v
    Info (12023): Found entity 1: MSG_FIFO File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/MSG_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/EEE_IMGPROC/STREAM_REG.v
    Info (12023): Found entity 1: STREAM_REG File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/ip/EEE_IMGPROC/STREAM_REG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/Qsys.v
    Info (12023): Found entity 1: Qsys File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/Qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Bayer2RGB.v
    Info (12023): Found entity 1: Bayer2RGB File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Bayer2RGB.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/Bayer_LineBuffer.v
    Info (12023): Found entity 1: Bayer_LineBuffer File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Bayer_LineBuffer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/CAMERA_Bayer.v
    Info (12023): Found entity 1: CAMERA_Bayer File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/CAMERA_Bayer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/CAMERA_RGB.v
    Info (12023): Found entity 1: CAMERA_RGB File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/CAMERA_RGB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/EEE_IMGPROC.sv
    Info (12023): Found entity 1: EEE_IMGPROC File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/EEE_IMGPROC.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/F_VCM.v
    Info (12023): Found entity 1: F_VCM File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/F_VCM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/I2C_VCM_Config.v
    Info (12023): Found entity 1: I2C_VCM_Config File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Config.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/I2C_VCM_Controller.v
    Info (12023): Found entity 1: I2C_VCM_Controller File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/I2C_VCM_Controller.v Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd
    Info (12022): Found design unit 1: Qsys_alt_vip_vfb_0-rtl File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd Line: 52
    Info (12023): Found entity 1: Qsys_alt_vip_vfb_0 File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd
    Info (12022): Found design unit 1: Qsys_alt_vip_vfb_0_tb-rtl File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd Line: 13
    Info (12023): Found entity 1: Qsys_alt_vip_vfb_0_tb File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0_tb.vhd Line: 10
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/Qsys/submodules/Qsys_altpll_0.v
    Info (12023): Found entity 1: Qsys_altpll_0_dffpipe_l2c File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v Line: 37
    Info (12023): Found entity 2: Qsys_altpll_0_stdsync_sv6 File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v Line: 98
    Info (12023): Found entity 3: Qsys_altpll_0_altpll_u3t2 File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v Line: 130
    Info (12023): Found entity 4: Qsys_altpll_0 File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_altpll_0.v Line: 229
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v
    Info (12023): Found entity 1: TERASIC_AUTO_FOCUS File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/TERASIC_AUTO_FOCUS.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/TERASIC_CAMERA.v
    Info (12023): Found entity 1: TERASIC_CAMERA File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/TERASIC_CAMERA.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/VCM_CTRL_P.v
    Info (12023): Found entity 1: VCM_CTRL_P File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/VCM_CTRL_P.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/add2.v
    Info (12023): Found entity 1: add2 File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/add2.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/add4.v
    Info (12023): Found entity 1: add4 File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/add4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_calculate_mode.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_calculate_mode File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_calculate_mode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_control.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_control File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_mode_banks File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_mode_banks.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_statemachine.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_statemachine File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_statemachine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_sync_compare.v
    Info (12023): Found entity 1: alt_vipitc131_IS2Vid_sync_compare File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_IS2Vid_sync_compare.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v
    Info (12023): Found entity 1: alt_vipitc131_common_fifo File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_frame_counter.v
    Info (12023): Found entity 1: alt_vipitc131_common_frame_counter File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_frame_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v
    Info (12023): Found entity 1: alt_vipitc131_common_generic_count File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_generic_count.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_sample_counter.v
    Info (12023): Found entity 1: alt_vipitc131_common_sample_counter File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_sample_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_sync.v
    Info (12023): Found entity 1: alt_vipitc131_common_sync File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_sync_generation.v
    Info (12023): Found entity 1: alt_vipitc131_common_sync_generation File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_sync_generation.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_to_binary.v
    Info (12023): Found entity 1: alt_vipitc131_common_to_binary File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_to_binary.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/alt_vipitc131_common_trigger_sync.v
    Info (12023): Found entity 1: alt_vipitc131_common_trigger_sync File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/alt_vipitc131_common_trigger_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_bit_ctrl.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_byte_ctrl.v Line: 75
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/Qsys/submodules/i2c_master_defines.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/i2c_master_top.v
    Info (12023): Found entity 1: i2c_master_top File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_master_top.v Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/i2c_opencores.v
    Info (12023): Found entity 1: i2c_opencores File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/i2c_opencores.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/Qsys/submodules/rgb_fifo.v
    Info (12023): Found entity 1: rgb_fifo File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/rgb_fifo.v Line: 39
Error (10481): VHDL Use Clause error at Qsys_alt_vip_vfb_0.vhd(8): design library "altera" does not contain primary unit "alt_cusp181_package". Verify that the primary unit exists in the library and has been successfully compiled. File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd Line: 8
Error (10800): VHDL error at Qsys_alt_vip_vfb_0.vhd(8): selected name in use clause is not an expanded name File: /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/db/ip/Qsys/submodules/Qsys_alt_vip_vfb_0.vhd Line: 8
Info (144001): Generated suppressed messages file /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings
    Error: Peak virtual memory: 947 megabytes
    Error: Processing ended: Tue Jun  7 15:52:29 2022
    Error: Elapsed time: 00:00:41
    Error: Total CPU time (on all processors): 00:02:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ishaan/projects/Vision/Verilog_Quartus_Project/DE10_LITE_D8M_VIP_16/output_files/DE10_LITE_D8M_VIP.map.smsg.


