
UnoI2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004564  0800024c  0800024c  0001024c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  080047b0  080047b0  000147b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047c0  080047c0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080047c0  080047c0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080047c0  080047c0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047c0  080047c0  000147c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080047c4  080047c4  000147c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080047c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000074  2000000c  080047d4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  080047d4  00020080  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020042  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b2e7  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001753  00000000  00000000  0002b36c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000988  00000000  00000000  0002cac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000074f  00000000  00000000  0002d448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003056c  00000000  00000000  0002db97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d7f9  00000000  00000000  0005e103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001304e4  00000000  00000000  0006b8fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000026d4  00000000  00000000  0019bde0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  0019e4b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800024c <__do_global_dtors_aux>:
 800024c:	b510      	push	{r4, lr}
 800024e:	4c05      	ldr	r4, [pc, #20]	; (8000264 <__do_global_dtors_aux+0x18>)
 8000250:	7823      	ldrb	r3, [r4, #0]
 8000252:	b933      	cbnz	r3, 8000262 <__do_global_dtors_aux+0x16>
 8000254:	4b04      	ldr	r3, [pc, #16]	; (8000268 <__do_global_dtors_aux+0x1c>)
 8000256:	b113      	cbz	r3, 800025e <__do_global_dtors_aux+0x12>
 8000258:	4804      	ldr	r0, [pc, #16]	; (800026c <__do_global_dtors_aux+0x20>)
 800025a:	f3af 8000 	nop.w
 800025e:	2301      	movs	r3, #1
 8000260:	7023      	strb	r3, [r4, #0]
 8000262:	bd10      	pop	{r4, pc}
 8000264:	2000000c 	.word	0x2000000c
 8000268:	00000000 	.word	0x00000000
 800026c:	08004798 	.word	0x08004798

08000270 <frame_dummy>:
 8000270:	b508      	push	{r3, lr}
 8000272:	4b03      	ldr	r3, [pc, #12]	; (8000280 <frame_dummy+0x10>)
 8000274:	b11b      	cbz	r3, 800027e <frame_dummy+0xe>
 8000276:	4903      	ldr	r1, [pc, #12]	; (8000284 <frame_dummy+0x14>)
 8000278:	4803      	ldr	r0, [pc, #12]	; (8000288 <frame_dummy+0x18>)
 800027a:	f3af 8000 	nop.w
 800027e:	bd08      	pop	{r3, pc}
 8000280:	00000000 	.word	0x00000000
 8000284:	20000010 	.word	0x20000010
 8000288:	08004798 	.word	0x08004798

0800028c <startTiming>:
void allLEDsON(void) {
	HAL_GPIO_WritePin(GPIOI, LED1_Pin|LED2_Pin, ON);
	HAL_GPIO_WritePin(GPIOF, LED3_Pin|LED4_Pin, ON);
}

void startTiming(void) {
 800028c:	b580      	push	{r7, lr}
 800028e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PINOUT_GPIO_Port, PINOUT_Pin, HIGH);
 8000290:	2201      	movs	r2, #1
 8000292:	2101      	movs	r1, #1
 8000294:	4802      	ldr	r0, [pc, #8]	; (80002a0 <startTiming+0x14>)
 8000296:	f000 fdd5 	bl	8000e44 <HAL_GPIO_WritePin>
}
 800029a:	bf00      	nop
 800029c:	bd80      	pop	{r7, pc}
 800029e:	bf00      	nop
 80002a0:	42020400 	.word	0x42020400

080002a4 <stopTiming>:

void stopTiming(void) {
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PINOUT_GPIO_Port, PINOUT_Pin, LOW);
 80002a8:	2200      	movs	r2, #0
 80002aa:	2101      	movs	r1, #1
 80002ac:	4802      	ldr	r0, [pc, #8]	; (80002b8 <stopTiming+0x14>)
 80002ae:	f000 fdc9 	bl	8000e44 <HAL_GPIO_WritePin>
}
 80002b2:	bf00      	nop
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	42020400 	.word	0x42020400

080002bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b086      	sub	sp, #24
 80002c0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c2:	f000 fae9 	bl	8000898 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002c6:	f000 f831 	bl	800032c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ca:	f000 f8d7 	bl	800047c <MX_GPIO_Init>
  MX_I2C1_Init();
 80002ce:	f000 f895 	bl	80003fc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
//  int ret = HAL_I2C_Master_Transmit(&hi2c1,20,TX_Buffer,1,1000); //blocking mode
//    HAL_Delay(100);
  /* USER CODE END 2 */

	long sampleCount = 0;
 80002d2:	2300      	movs	r3, #0
 80002d4:	60fb      	str	r3, [r7, #12]
	long sampleThreshold = 1000; //1k samples
 80002d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002da:	60bb      	str	r3, [r7, #8]
	startTiming();
 80002dc:	f7ff ffd6 	bl	800028c <startTiming>
	while (1) {
		float distance; //written to via memcpy
		uint8_t distanceBytes[4];

		// Request 4 bytes of data from the slave device (Arduino Uno)
		if (HAL_I2C_Master_Receive(&hi2c1,
 80002e0:	463a      	mov	r2, r7
 80002e2:	f04f 33ff 	mov.w	r3, #4294967295
 80002e6:	9300      	str	r3, [sp, #0]
 80002e8:	2304      	movs	r3, #4
 80002ea:	2104      	movs	r1, #4
 80002ec:	480e      	ldr	r0, [pc, #56]	; (8000328 <main+0x6c>)
 80002ee:	f000 fe5d 	bl	8000fac <HAL_I2C_Master_Receive>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d105      	bne.n	8000304 <main+0x48>
 80002f8:	683b      	ldr	r3, [r7, #0]
				(uint16_t) (ARDUINO_I2C_ADDRESS << 1), distanceBytes,
				sizeof(distanceBytes), HAL_MAX_DELAY) == HAL_OK) {
			// Convert received bytes back to float
			memcpy(&distance, distanceBytes, sizeof(distance));
 80002fa:	607b      	str	r3, [r7, #4]
			// Now you can use the distance variable as needed
//			flashLEDs(distance);
			sampleCount++;
 80002fc:	68fb      	ldr	r3, [r7, #12]
 80002fe:	3301      	adds	r3, #1
 8000300:	60fb      	str	r3, [r7, #12]
 8000302:	e001      	b.n	8000308 <main+0x4c>
		} else {
			Error_Handler();
 8000304:	f000 f948 	bl	8000598 <Error_Handler>
		}

		if (sampleCount > sampleThreshold) {
 8000308:	68fa      	ldr	r2, [r7, #12]
 800030a:	68bb      	ldr	r3, [r7, #8]
 800030c:	429a      	cmp	r2, r3
 800030e:	dd03      	ble.n	8000318 <main+0x5c>
//			allLEDsOFF();
			stopTiming();
 8000310:	f7ff ffc8 	bl	80002a4 <stopTiming>
 8000314:	2300      	movs	r3, #0
 8000316:	e003      	b.n	8000320 <main+0x64>
			break;
		}

		HAL_Delay(1); // Poll every 1 ms
 8000318:	2001      	movs	r0, #1
 800031a:	f000 fb39 	bl	8000990 <HAL_Delay>
	while (1) {
 800031e:	e7df      	b.n	80002e0 <main+0x24>
	}
	/* USER CODE END 3 */
}
 8000320:	4618      	mov	r0, r3
 8000322:	3710      	adds	r7, #16
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	20000028 	.word	0x20000028

0800032c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b09c      	sub	sp, #112	; 0x70
 8000330:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000332:	f107 0320 	add.w	r3, r7, #32
 8000336:	2250      	movs	r2, #80	; 0x50
 8000338:	2100      	movs	r1, #0
 800033a:	4618      	mov	r0, r3
 800033c:	f004 fa00 	bl	8004740 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000340:	f107 0308 	add.w	r3, r7, #8
 8000344:	2200      	movs	r2, #0
 8000346:	601a      	str	r2, [r3, #0]
 8000348:	605a      	str	r2, [r3, #4]
 800034a:	609a      	str	r2, [r3, #8]
 800034c:	60da      	str	r2, [r3, #12]
 800034e:	611a      	str	r2, [r3, #16]
 8000350:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000352:	4b29      	ldr	r3, [pc, #164]	; (80003f8 <SystemClock_Config+0xcc>)
 8000354:	691b      	ldr	r3, [r3, #16]
 8000356:	4a28      	ldr	r2, [pc, #160]	; (80003f8 <SystemClock_Config+0xcc>)
 8000358:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800035c:	6113      	str	r3, [r2, #16]
 800035e:	4b26      	ldr	r3, [pc, #152]	; (80003f8 <SystemClock_Config+0xcc>)
 8000360:	691b      	ldr	r3, [r3, #16]
 8000362:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000366:	607b      	str	r3, [r7, #4]
 8000368:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800036a:	bf00      	nop
 800036c:	4b22      	ldr	r3, [pc, #136]	; (80003f8 <SystemClock_Config+0xcc>)
 800036e:	695b      	ldr	r3, [r3, #20]
 8000370:	f003 0308 	and.w	r3, r3, #8
 8000374:	2b08      	cmp	r3, #8
 8000376:	d1f9      	bne.n	800036c <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 8000378:	2310      	movs	r3, #16
 800037a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 800037c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000380:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8000382:	2320      	movs	r3, #32
 8000384:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000386:	2302      	movs	r3, #2
 8000388:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 800038a:	2302      	movs	r3, #2
 800038c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800038e:	2301      	movs	r3, #1
 8000390:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 125;
 8000392:	237d      	movs	r3, #125	; 0x7d
 8000394:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000396:	2302      	movs	r3, #2
 8000398:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800039a:	2302      	movs	r3, #2
 800039c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800039e:	2302      	movs	r3, #2
 80003a0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 80003a2:	2308      	movs	r3, #8
 80003a4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80003a6:	2300      	movs	r3, #0
 80003a8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80003aa:	2300      	movs	r3, #0
 80003ac:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003ae:	f107 0320 	add.w	r3, r7, #32
 80003b2:	4618      	mov	r0, r3
 80003b4:	f001 f9d2 	bl	800175c <HAL_RCC_OscConfig>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80003be:	f000 f8eb 	bl	8000598 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003c2:	231f      	movs	r3, #31
 80003c4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003c6:	2303      	movs	r3, #3
 80003c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003ca:	2300      	movs	r3, #0
 80003cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003ce:	2300      	movs	r3, #0
 80003d0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003d2:	2300      	movs	r3, #0
 80003d4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80003d6:	2300      	movs	r3, #0
 80003d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80003da:	f107 0308 	add.w	r3, r7, #8
 80003de:	2105      	movs	r1, #5
 80003e0:	4618      	mov	r0, r3
 80003e2:	f001 fdf3 	bl	8001fcc <HAL_RCC_ClockConfig>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80003ec:	f000 f8d4 	bl	8000598 <Error_Handler>
  }
}
 80003f0:	bf00      	nop
 80003f2:	3770      	adds	r7, #112	; 0x70
 80003f4:	46bd      	mov	sp, r7
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	44020800 	.word	0x44020800

080003fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000400:	4b1b      	ldr	r3, [pc, #108]	; (8000470 <MX_I2C1_Init+0x74>)
 8000402:	4a1c      	ldr	r2, [pc, #112]	; (8000474 <MX_I2C1_Init+0x78>)
 8000404:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60808CD3;
 8000406:	4b1a      	ldr	r3, [pc, #104]	; (8000470 <MX_I2C1_Init+0x74>)
 8000408:	4a1b      	ldr	r2, [pc, #108]	; (8000478 <MX_I2C1_Init+0x7c>)
 800040a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800040c:	4b18      	ldr	r3, [pc, #96]	; (8000470 <MX_I2C1_Init+0x74>)
 800040e:	2200      	movs	r2, #0
 8000410:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000412:	4b17      	ldr	r3, [pc, #92]	; (8000470 <MX_I2C1_Init+0x74>)
 8000414:	2201      	movs	r2, #1
 8000416:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000418:	4b15      	ldr	r3, [pc, #84]	; (8000470 <MX_I2C1_Init+0x74>)
 800041a:	2200      	movs	r2, #0
 800041c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800041e:	4b14      	ldr	r3, [pc, #80]	; (8000470 <MX_I2C1_Init+0x74>)
 8000420:	2200      	movs	r2, #0
 8000422:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000424:	4b12      	ldr	r3, [pc, #72]	; (8000470 <MX_I2C1_Init+0x74>)
 8000426:	2200      	movs	r2, #0
 8000428:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800042a:	4b11      	ldr	r3, [pc, #68]	; (8000470 <MX_I2C1_Init+0x74>)
 800042c:	2200      	movs	r2, #0
 800042e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000430:	4b0f      	ldr	r3, [pc, #60]	; (8000470 <MX_I2C1_Init+0x74>)
 8000432:	2200      	movs	r2, #0
 8000434:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000436:	480e      	ldr	r0, [pc, #56]	; (8000470 <MX_I2C1_Init+0x74>)
 8000438:	f000 fd1c 	bl	8000e74 <HAL_I2C_Init>
 800043c:	4603      	mov	r3, r0
 800043e:	2b00      	cmp	r3, #0
 8000440:	d001      	beq.n	8000446 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000442:	f000 f8a9 	bl	8000598 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000446:	2100      	movs	r1, #0
 8000448:	4809      	ldr	r0, [pc, #36]	; (8000470 <MX_I2C1_Init+0x74>)
 800044a:	f001 f8ef 	bl	800162c <HAL_I2CEx_ConfigAnalogFilter>
 800044e:	4603      	mov	r3, r0
 8000450:	2b00      	cmp	r3, #0
 8000452:	d001      	beq.n	8000458 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000454:	f000 f8a0 	bl	8000598 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000458:	2100      	movs	r1, #0
 800045a:	4805      	ldr	r0, [pc, #20]	; (8000470 <MX_I2C1_Init+0x74>)
 800045c:	f001 f931 	bl	80016c2 <HAL_I2CEx_ConfigDigitalFilter>
 8000460:	4603      	mov	r3, r0
 8000462:	2b00      	cmp	r3, #0
 8000464:	d001      	beq.n	800046a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000466:	f000 f897 	bl	8000598 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800046a:	bf00      	nop
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	20000028 	.word	0x20000028
 8000474:	40005400 	.word	0x40005400
 8000478:	60808cd3 	.word	0x60808cd3

0800047c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b088      	sub	sp, #32
 8000480:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000482:	f107 030c 	add.w	r3, r7, #12
 8000486:	2200      	movs	r2, #0
 8000488:	601a      	str	r2, [r3, #0]
 800048a:	605a      	str	r2, [r3, #4]
 800048c:	609a      	str	r2, [r3, #8]
 800048e:	60da      	str	r2, [r3, #12]
 8000490:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000492:	4b3d      	ldr	r3, [pc, #244]	; (8000588 <MX_GPIO_Init+0x10c>)
 8000494:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000498:	4a3b      	ldr	r2, [pc, #236]	; (8000588 <MX_GPIO_Init+0x10c>)
 800049a:	f043 0302 	orr.w	r3, r3, #2
 800049e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80004a2:	4b39      	ldr	r3, [pc, #228]	; (8000588 <MX_GPIO_Init+0x10c>)
 80004a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80004a8:	f003 0302 	and.w	r3, r3, #2
 80004ac:	60bb      	str	r3, [r7, #8]
 80004ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80004b0:	4b35      	ldr	r3, [pc, #212]	; (8000588 <MX_GPIO_Init+0x10c>)
 80004b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80004b6:	4a34      	ldr	r2, [pc, #208]	; (8000588 <MX_GPIO_Init+0x10c>)
 80004b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004bc:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80004c0:	4b31      	ldr	r3, [pc, #196]	; (8000588 <MX_GPIO_Init+0x10c>)
 80004c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80004c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80004ca:	607b      	str	r3, [r7, #4]
 80004cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004ce:	4b2e      	ldr	r3, [pc, #184]	; (8000588 <MX_GPIO_Init+0x10c>)
 80004d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80004d4:	4a2c      	ldr	r2, [pc, #176]	; (8000588 <MX_GPIO_Init+0x10c>)
 80004d6:	f043 0320 	orr.w	r3, r3, #32
 80004da:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80004de:	4b2a      	ldr	r3, [pc, #168]	; (8000588 <MX_GPIO_Init+0x10c>)
 80004e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80004e4:	f003 0320 	and.w	r3, r3, #32
 80004e8:	603b      	str	r3, [r7, #0]
 80004ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, LED1_Pin|LED2_Pin, HIGH);
 80004ec:	2201      	movs	r2, #1
 80004ee:	f44f 7140 	mov.w	r1, #768	; 0x300
 80004f2:	4826      	ldr	r0, [pc, #152]	; (800058c <MX_GPIO_Init+0x110>)
 80004f4:	f000 fca6 	bl	8000e44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED3_Pin|LED4_Pin, HIGH);
 80004f8:	2201      	movs	r2, #1
 80004fa:	2112      	movs	r1, #18
 80004fc:	4824      	ldr	r0, [pc, #144]	; (8000590 <MX_GPIO_Init+0x114>)
 80004fe:	f000 fca1 	bl	8000e44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PINOUT_GPIO_Port, PINOUT_Pin, GPIO_PIN_RESET);
 8000502:	2200      	movs	r2, #0
 8000504:	2101      	movs	r1, #1
 8000506:	4823      	ldr	r0, [pc, #140]	; (8000594 <MX_GPIO_Init+0x118>)
 8000508:	f000 fc9c 	bl	8000e44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 800050c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000510:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000512:	2301      	movs	r3, #1
 8000514:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000516:	2300      	movs	r3, #0
 8000518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800051a:	2303      	movs	r3, #3
 800051c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 800051e:	f107 030c 	add.w	r3, r7, #12
 8000522:	4619      	mov	r1, r3
 8000524:	4819      	ldr	r0, [pc, #100]	; (800058c <MX_GPIO_Init+0x110>)
 8000526:	f000 fb3b 	bl	8000ba0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 800052a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800052e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000530:	2301      	movs	r3, #1
 8000532:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000534:	2300      	movs	r3, #0
 8000536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000538:	2300      	movs	r3, #0
 800053a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800053c:	f107 030c 	add.w	r3, r7, #12
 8000540:	4619      	mov	r1, r3
 8000542:	4812      	ldr	r0, [pc, #72]	; (800058c <MX_GPIO_Init+0x110>)
 8000544:	f000 fb2c 	bl	8000ba0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED4_Pin;
 8000548:	2312      	movs	r3, #18
 800054a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800054c:	2301      	movs	r3, #1
 800054e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000550:	2300      	movs	r3, #0
 8000552:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000554:	2303      	movs	r3, #3
 8000556:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000558:	f107 030c 	add.w	r3, r7, #12
 800055c:	4619      	mov	r1, r3
 800055e:	480c      	ldr	r0, [pc, #48]	; (8000590 <MX_GPIO_Init+0x114>)
 8000560:	f000 fb1e 	bl	8000ba0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PINOUT_Pin */
  GPIO_InitStruct.Pin = PINOUT_Pin;
 8000564:	2301      	movs	r3, #1
 8000566:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000568:	2301      	movs	r3, #1
 800056a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800056c:	2300      	movs	r3, #0
 800056e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000570:	2303      	movs	r3, #3
 8000572:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(PINOUT_GPIO_Port, &GPIO_InitStruct);
 8000574:	f107 030c 	add.w	r3, r7, #12
 8000578:	4619      	mov	r1, r3
 800057a:	4806      	ldr	r0, [pc, #24]	; (8000594 <MX_GPIO_Init+0x118>)
 800057c:	f000 fb10 	bl	8000ba0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000580:	bf00      	nop
 8000582:	3720      	adds	r7, #32
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	44020c00 	.word	0x44020c00
 800058c:	42022000 	.word	0x42022000
 8000590:	42021400 	.word	0x42021400
 8000594:	42020400 	.word	0x42020400

08000598 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800059c:	b672      	cpsid	i
}
 800059e:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  //blink RED LED
	  HAL_GPIO_WritePin(GPIOF, LED3_Pin, ON);
 80005a0:	2200      	movs	r2, #0
 80005a2:	2102      	movs	r1, #2
 80005a4:	4808      	ldr	r0, [pc, #32]	; (80005c8 <Error_Handler+0x30>)
 80005a6:	f000 fc4d 	bl	8000e44 <HAL_GPIO_WritePin>
	  HAL_Delay(750);
 80005aa:	f240 20ee 	movw	r0, #750	; 0x2ee
 80005ae:	f000 f9ef 	bl	8000990 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOF, LED3_Pin, OFF);
 80005b2:	2201      	movs	r2, #1
 80005b4:	2102      	movs	r1, #2
 80005b6:	4804      	ldr	r0, [pc, #16]	; (80005c8 <Error_Handler+0x30>)
 80005b8:	f000 fc44 	bl	8000e44 <HAL_GPIO_WritePin>
	  HAL_Delay(750);
 80005bc:	f240 20ee 	movw	r0, #750	; 0x2ee
 80005c0:	f000 f9e6 	bl	8000990 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOF, LED3_Pin, ON);
 80005c4:	e7ec      	b.n	80005a0 <Error_Handler+0x8>
 80005c6:	bf00      	nop
 80005c8:	42021400 	.word	0x42021400

080005cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
	...

080005dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b0cc      	sub	sp, #304	; 0x130
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80005e6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80005ea:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ec:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
 80005fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80005fc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000600:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000604:	4618      	mov	r0, r3
 8000606:	f44f 7384 	mov.w	r3, #264	; 0x108
 800060a:	461a      	mov	r2, r3
 800060c:	2100      	movs	r1, #0
 800060e:	f004 f897 	bl	8004740 <memset>
  if(hi2c->Instance==I2C1)
 8000612:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000616:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	4a33      	ldr	r2, [pc, #204]	; (80006ec <HAL_I2C_MspInit+0x110>)
 8000620:	4293      	cmp	r3, r2
 8000622:	d15d      	bne.n	80006e0 <HAL_I2C_MspInit+0x104>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000624:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000628:	f5a3 7190 	sub.w	r1, r3, #288	; 0x120
 800062c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000630:	f04f 0300 	mov.w	r3, #0
 8000634:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000638:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800063c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8000640:	2200      	movs	r2, #0
 8000642:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000646:	f107 0310 	add.w	r3, r7, #16
 800064a:	4618      	mov	r0, r3
 800064c:	f001 ffbe 	bl	80025cc <HAL_RCCEx_PeriphCLKConfig>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <HAL_I2C_MspInit+0x7e>
    {
      Error_Handler();
 8000656:	f7ff ff9f 	bl	8000598 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800065a:	4b25      	ldr	r3, [pc, #148]	; (80006f0 <HAL_I2C_MspInit+0x114>)
 800065c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000660:	4a23      	ldr	r2, [pc, #140]	; (80006f0 <HAL_I2C_MspInit+0x114>)
 8000662:	f043 0302 	orr.w	r3, r3, #2
 8000666:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800066a:	4b21      	ldr	r3, [pc, #132]	; (80006f0 <HAL_I2C_MspInit+0x114>)
 800066c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000670:	f003 0202 	and.w	r2, r3, #2
 8000674:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000678:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800067c:	601a      	str	r2, [r3, #0]
 800067e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000682:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8000686:	681b      	ldr	r3, [r3, #0]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000688:	23c0      	movs	r3, #192	; 0xc0
 800068a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800068e:	2312      	movs	r3, #18
 8000690:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000694:	2301      	movs	r3, #1
 8000696:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800069a:	2303      	movs	r3, #3
 800069c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80006a0:	2304      	movs	r3, #4
 80006a2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a6:	f507 738e 	add.w	r3, r7, #284	; 0x11c
 80006aa:	4619      	mov	r1, r3
 80006ac:	4811      	ldr	r0, [pc, #68]	; (80006f4 <HAL_I2C_MspInit+0x118>)
 80006ae:	f000 fa77 	bl	8000ba0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006b2:	4b0f      	ldr	r3, [pc, #60]	; (80006f0 <HAL_I2C_MspInit+0x114>)
 80006b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80006b8:	4a0d      	ldr	r2, [pc, #52]	; (80006f0 <HAL_I2C_MspInit+0x114>)
 80006ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80006be:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80006c2:	4b0b      	ldr	r3, [pc, #44]	; (80006f0 <HAL_I2C_MspInit+0x114>)
 80006c4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80006c8:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 80006cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80006d0:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80006d4:	601a      	str	r2, [r3, #0]
 80006d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80006da:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80006de:	681b      	ldr	r3, [r3, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80006e0:	bf00      	nop
 80006e2:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40005400 	.word	0x40005400
 80006f0:	44020c00 	.word	0x44020c00
 80006f4:	42020400 	.word	0x42020400

080006f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006fc:	e7fe      	b.n	80006fc <NMI_Handler+0x4>

080006fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006fe:	b480      	push	{r7}
 8000700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000702:	e7fe      	b.n	8000702 <HardFault_Handler+0x4>

08000704 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000708:	e7fe      	b.n	8000708 <MemManage_Handler+0x4>

0800070a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800070a:	b480      	push	{r7}
 800070c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800070e:	e7fe      	b.n	800070e <BusFault_Handler+0x4>

08000710 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000714:	e7fe      	b.n	8000714 <UsageFault_Handler+0x4>

08000716 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000716:	b480      	push	{r7}
 8000718:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800071a:	bf00      	nop
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr

08000724 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000724:	b480      	push	{r7}
 8000726:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000728:	bf00      	nop
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr

08000732 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000732:	b480      	push	{r7}
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000736:	bf00      	nop
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr

08000740 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000744:	f000 f904 	bl	8000950 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000748:	bf00      	nop
 800074a:	bd80      	pop	{r7, pc}

0800074c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000752:	4b35      	ldr	r3, [pc, #212]	; (8000828 <SystemInit+0xdc>)
 8000754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000758:	4a33      	ldr	r2, [pc, #204]	; (8000828 <SystemInit+0xdc>)
 800075a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800075e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000762:	4b32      	ldr	r3, [pc, #200]	; (800082c <SystemInit+0xe0>)
 8000764:	2201      	movs	r2, #1
 8000766:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8000768:	4b30      	ldr	r3, [pc, #192]	; (800082c <SystemInit+0xe0>)
 800076a:	2200      	movs	r2, #0
 800076c:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800076e:	4b2f      	ldr	r3, [pc, #188]	; (800082c <SystemInit+0xe0>)
 8000770:	2200      	movs	r2, #0
 8000772:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000774:	4b2d      	ldr	r3, [pc, #180]	; (800082c <SystemInit+0xe0>)
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	492c      	ldr	r1, [pc, #176]	; (800082c <SystemInit+0xe0>)
 800077a:	4b2d      	ldr	r3, [pc, #180]	; (8000830 <SystemInit+0xe4>)
 800077c:	4013      	ands	r3, r2
 800077e:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000780:	4b2a      	ldr	r3, [pc, #168]	; (800082c <SystemInit+0xe0>)
 8000782:	2200      	movs	r2, #0
 8000784:	629a      	str	r2, [r3, #40]	; 0x28
  RCC->PLL2CFGR = 0U;
 8000786:	4b29      	ldr	r3, [pc, #164]	; (800082c <SystemInit+0xe0>)
 8000788:	2200      	movs	r2, #0
 800078a:	62da      	str	r2, [r3, #44]	; 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 800078c:	4b27      	ldr	r3, [pc, #156]	; (800082c <SystemInit+0xe0>)
 800078e:	2200      	movs	r2, #0
 8000790:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000792:	4b26      	ldr	r3, [pc, #152]	; (800082c <SystemInit+0xe0>)
 8000794:	4a27      	ldr	r2, [pc, #156]	; (8000834 <SystemInit+0xe8>)
 8000796:	635a      	str	r2, [r3, #52]	; 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8000798:	4b24      	ldr	r3, [pc, #144]	; (800082c <SystemInit+0xe0>)
 800079a:	2200      	movs	r2, #0
 800079c:	639a      	str	r2, [r3, #56]	; 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 800079e:	4b23      	ldr	r3, [pc, #140]	; (800082c <SystemInit+0xe0>)
 80007a0:	4a24      	ldr	r2, [pc, #144]	; (8000834 <SystemInit+0xe8>)
 80007a2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 80007a4:	4b21      	ldr	r3, [pc, #132]	; (800082c <SystemInit+0xe0>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	641a      	str	r2, [r3, #64]	; 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 80007aa:	4b20      	ldr	r3, [pc, #128]	; (800082c <SystemInit+0xe0>)
 80007ac:	4a21      	ldr	r2, [pc, #132]	; (8000834 <SystemInit+0xe8>)
 80007ae:	645a      	str	r2, [r3, #68]	; 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 80007b0:	4b1e      	ldr	r3, [pc, #120]	; (800082c <SystemInit+0xe0>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	649a      	str	r2, [r3, #72]	; 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80007b6:	4b1d      	ldr	r3, [pc, #116]	; (800082c <SystemInit+0xe0>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4a1c      	ldr	r2, [pc, #112]	; (800082c <SystemInit+0xe0>)
 80007bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007c0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80007c2:	4b1a      	ldr	r3, [pc, #104]	; (800082c <SystemInit+0xe0>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80007c8:	4b17      	ldr	r3, [pc, #92]	; (8000828 <SystemInit+0xdc>)
 80007ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80007ce:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80007d0:	4b19      	ldr	r3, [pc, #100]	; (8000838 <SystemInit+0xec>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 80007d8:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	f1b3 4f60 	cmp.w	r3, #3758096384	; 0xe0000000
 80007e0:	d003      	beq.n	80007ea <SystemInit+0x9e>
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 80007e8:	d117      	bne.n	800081a <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80007ea:	4b13      	ldr	r3, [pc, #76]	; (8000838 <SystemInit+0xec>)
 80007ec:	69db      	ldr	r3, [r3, #28]
 80007ee:	f003 0301 	and.w	r3, r3, #1
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d005      	beq.n	8000802 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80007f6:	4b10      	ldr	r3, [pc, #64]	; (8000838 <SystemInit+0xec>)
 80007f8:	4a10      	ldr	r2, [pc, #64]	; (800083c <SystemInit+0xf0>)
 80007fa:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80007fc:	4b0e      	ldr	r3, [pc, #56]	; (8000838 <SystemInit+0xec>)
 80007fe:	4a10      	ldr	r2, [pc, #64]	; (8000840 <SystemInit+0xf4>)
 8000800:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000802:	4b0d      	ldr	r3, [pc, #52]	; (8000838 <SystemInit+0xec>)
 8000804:	69db      	ldr	r3, [r3, #28]
 8000806:	4a0c      	ldr	r2, [pc, #48]	; (8000838 <SystemInit+0xec>)
 8000808:	f043 0302 	orr.w	r3, r3, #2
 800080c:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 800080e:	4b0a      	ldr	r3, [pc, #40]	; (8000838 <SystemInit+0xec>)
 8000810:	69db      	ldr	r3, [r3, #28]
 8000812:	4a09      	ldr	r2, [pc, #36]	; (8000838 <SystemInit+0xec>)
 8000814:	f043 0301 	orr.w	r3, r3, #1
 8000818:	61d3      	str	r3, [r2, #28]
  }
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	e000ed00 	.word	0xe000ed00
 800082c:	44020c00 	.word	0x44020c00
 8000830:	eae2eae3 	.word	0xeae2eae3
 8000834:	01010280 	.word	0x01010280
 8000838:	40022000 	.word	0x40022000
 800083c:	08192a3b 	.word	0x08192a3b
 8000840:	4c5d6e7f 	.word	0x4c5d6e7f

08000844 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000844:	480d      	ldr	r0, [pc, #52]	; (800087c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000846:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000848:	f7ff ff80 	bl	800074c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800084c:	480c      	ldr	r0, [pc, #48]	; (8000880 <LoopForever+0x6>)
  ldr r1, =_edata
 800084e:	490d      	ldr	r1, [pc, #52]	; (8000884 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000850:	4a0d      	ldr	r2, [pc, #52]	; (8000888 <LoopForever+0xe>)
  movs r3, #0
 8000852:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000854:	e002      	b.n	800085c <LoopCopyDataInit>

08000856 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000856:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000858:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800085a:	3304      	adds	r3, #4

0800085c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800085c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800085e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000860:	d3f9      	bcc.n	8000856 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000862:	4a0a      	ldr	r2, [pc, #40]	; (800088c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000864:	4c0a      	ldr	r4, [pc, #40]	; (8000890 <LoopForever+0x16>)
  movs r3, #0
 8000866:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000868:	e001      	b.n	800086e <LoopFillZerobss>

0800086a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800086a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800086c:	3204      	adds	r2, #4

0800086e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800086e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000870:	d3fb      	bcc.n	800086a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000872:	f003 ff6d 	bl	8004750 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000876:	f7ff fd21 	bl	80002bc <main>

0800087a <LoopForever>:

LoopForever:
    b LoopForever
 800087a:	e7fe      	b.n	800087a <LoopForever>
  ldr   r0, =_estack
 800087c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000880:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000884:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000888:	080047c8 	.word	0x080047c8
  ldr r2, =_sbss
 800088c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000890:	20000080 	.word	0x20000080

08000894 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000894:	e7fe      	b.n	8000894 <ADC1_IRQHandler>
	...

08000898 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800089c:	2003      	movs	r0, #3
 800089e:	f000 f94d 	bl	8000b3c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80008a2:	f001 fd4b 	bl	800233c <HAL_RCC_GetSysClockFreq>
 80008a6:	4602      	mov	r2, r0
 80008a8:	4b0b      	ldr	r3, [pc, #44]	; (80008d8 <HAL_Init+0x40>)
 80008aa:	6a1b      	ldr	r3, [r3, #32]
 80008ac:	f003 030f 	and.w	r3, r3, #15
 80008b0:	490a      	ldr	r1, [pc, #40]	; (80008dc <HAL_Init+0x44>)
 80008b2:	5ccb      	ldrb	r3, [r1, r3]
 80008b4:	fa22 f303 	lsr.w	r3, r2, r3
 80008b8:	4a09      	ldr	r2, [pc, #36]	; (80008e0 <HAL_Init+0x48>)
 80008ba:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008bc:	200f      	movs	r0, #15
 80008be:	f000 f811 	bl	80008e4 <HAL_InitTick>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <HAL_Init+0x34>
  {
    return HAL_ERROR;
 80008c8:	2301      	movs	r3, #1
 80008ca:	e002      	b.n	80008d2 <HAL_Init+0x3a>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80008cc:	f7ff fe7e 	bl	80005cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008d0:	2300      	movs	r3, #0
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	44020c00 	.word	0x44020c00
 80008dc:	080047b0 	.word	0x080047b0
 80008e0:	20000000 	.word	0x20000000

080008e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80008ec:	4b15      	ldr	r3, [pc, #84]	; (8000944 <HAL_InitTick+0x60>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d101      	bne.n	80008f8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80008f4:	2301      	movs	r3, #1
 80008f6:	e021      	b.n	800093c <HAL_InitTick+0x58>
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80008f8:	4b13      	ldr	r3, [pc, #76]	; (8000948 <HAL_InitTick+0x64>)
 80008fa:	681a      	ldr	r2, [r3, #0]
 80008fc:	4b11      	ldr	r3, [pc, #68]	; (8000944 <HAL_InitTick+0x60>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	4619      	mov	r1, r3
 8000902:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000906:	fbb3 f3f1 	udiv	r3, r3, r1
 800090a:	fbb2 f3f3 	udiv	r3, r2, r3
 800090e:	4618      	mov	r0, r3
 8000910:	f000 f939 	bl	8000b86 <HAL_SYSTICK_Config>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
 800091a:	2301      	movs	r3, #1
 800091c:	e00e      	b.n	800093c <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	2b0f      	cmp	r3, #15
 8000922:	d80a      	bhi.n	800093a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000924:	2200      	movs	r2, #0
 8000926:	6879      	ldr	r1, [r7, #4]
 8000928:	f04f 30ff 	mov.w	r0, #4294967295
 800092c:	f000 f911 	bl	8000b52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000930:	4a06      	ldr	r2, [pc, #24]	; (800094c <HAL_InitTick+0x68>)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000936:	2300      	movs	r3, #0
 8000938:	e000      	b.n	800093c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800093a:	2301      	movs	r3, #1
}
 800093c:	4618      	mov	r0, r3
 800093e:	3708      	adds	r7, #8
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	20000008 	.word	0x20000008
 8000948:	20000000 	.word	0x20000000
 800094c:	20000004 	.word	0x20000004

08000950 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000954:	4b06      	ldr	r3, [pc, #24]	; (8000970 <HAL_IncTick+0x20>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	461a      	mov	r2, r3
 800095a:	4b06      	ldr	r3, [pc, #24]	; (8000974 <HAL_IncTick+0x24>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	4413      	add	r3, r2
 8000960:	4a04      	ldr	r2, [pc, #16]	; (8000974 <HAL_IncTick+0x24>)
 8000962:	6013      	str	r3, [r2, #0]
}
 8000964:	bf00      	nop
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	20000008 	.word	0x20000008
 8000974:	2000007c 	.word	0x2000007c

08000978 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  return uwTick;
 800097c:	4b03      	ldr	r3, [pc, #12]	; (800098c <HAL_GetTick+0x14>)
 800097e:	681b      	ldr	r3, [r3, #0]
}
 8000980:	4618      	mov	r0, r3
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	2000007c 	.word	0x2000007c

08000990 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000998:	f7ff ffee 	bl	8000978 <HAL_GetTick>
 800099c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009a8:	d005      	beq.n	80009b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80009aa:	4b0a      	ldr	r3, [pc, #40]	; (80009d4 <HAL_Delay+0x44>)
 80009ac:	781b      	ldrb	r3, [r3, #0]
 80009ae:	461a      	mov	r2, r3
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	4413      	add	r3, r2
 80009b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80009b6:	bf00      	nop
 80009b8:	f7ff ffde 	bl	8000978 <HAL_GetTick>
 80009bc:	4602      	mov	r2, r0
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	1ad3      	subs	r3, r2, r3
 80009c2:	68fa      	ldr	r2, [r7, #12]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d8f7      	bhi.n	80009b8 <HAL_Delay+0x28>
  {
  }
}
 80009c8:	bf00      	nop
 80009ca:	bf00      	nop
 80009cc:	3710      	adds	r7, #16
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	20000008 	.word	0x20000008

080009d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009d8:	b480      	push	{r7}
 80009da:	b085      	sub	sp, #20
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	f003 0307 	and.w	r3, r3, #7
 80009e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009e8:	4b0c      	ldr	r3, [pc, #48]	; (8000a1c <__NVIC_SetPriorityGrouping+0x44>)
 80009ea:	68db      	ldr	r3, [r3, #12]
 80009ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009ee:	68ba      	ldr	r2, [r7, #8]
 80009f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009f4:	4013      	ands	r3, r2
 80009f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a0a:	4a04      	ldr	r2, [pc, #16]	; (8000a1c <__NVIC_SetPriorityGrouping+0x44>)
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	60d3      	str	r3, [r2, #12]
}
 8000a10:	bf00      	nop
 8000a12:	3714      	adds	r7, #20
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr
 8000a1c:	e000ed00 	.word	0xe000ed00

08000a20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a24:	4b04      	ldr	r3, [pc, #16]	; (8000a38 <__NVIC_GetPriorityGrouping+0x18>)
 8000a26:	68db      	ldr	r3, [r3, #12]
 8000a28:	0a1b      	lsrs	r3, r3, #8
 8000a2a:	f003 0307 	and.w	r3, r3, #7
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	e000ed00 	.word	0xe000ed00

08000a3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	6039      	str	r1, [r7, #0]
 8000a46:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000a48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	db0a      	blt.n	8000a66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	b2da      	uxtb	r2, r3
 8000a54:	490c      	ldr	r1, [pc, #48]	; (8000a88 <__NVIC_SetPriority+0x4c>)
 8000a56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a5a:	0112      	lsls	r2, r2, #4
 8000a5c:	b2d2      	uxtb	r2, r2
 8000a5e:	440b      	add	r3, r1
 8000a60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a64:	e00a      	b.n	8000a7c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	b2da      	uxtb	r2, r3
 8000a6a:	4908      	ldr	r1, [pc, #32]	; (8000a8c <__NVIC_SetPriority+0x50>)
 8000a6c:	88fb      	ldrh	r3, [r7, #6]
 8000a6e:	f003 030f 	and.w	r3, r3, #15
 8000a72:	3b04      	subs	r3, #4
 8000a74:	0112      	lsls	r2, r2, #4
 8000a76:	b2d2      	uxtb	r2, r2
 8000a78:	440b      	add	r3, r1
 8000a7a:	761a      	strb	r2, [r3, #24]
}
 8000a7c:	bf00      	nop
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr
 8000a88:	e000e100 	.word	0xe000e100
 8000a8c:	e000ed00 	.word	0xe000ed00

08000a90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a90:	b480      	push	{r7}
 8000a92:	b089      	sub	sp, #36	; 0x24
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	60f8      	str	r0, [r7, #12]
 8000a98:	60b9      	str	r1, [r7, #8]
 8000a9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	f003 0307 	and.w	r3, r3, #7
 8000aa2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000aa4:	69fb      	ldr	r3, [r7, #28]
 8000aa6:	f1c3 0307 	rsb	r3, r3, #7
 8000aaa:	2b04      	cmp	r3, #4
 8000aac:	bf28      	it	cs
 8000aae:	2304      	movcs	r3, #4
 8000ab0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ab2:	69fb      	ldr	r3, [r7, #28]
 8000ab4:	3304      	adds	r3, #4
 8000ab6:	2b06      	cmp	r3, #6
 8000ab8:	d902      	bls.n	8000ac0 <NVIC_EncodePriority+0x30>
 8000aba:	69fb      	ldr	r3, [r7, #28]
 8000abc:	3b03      	subs	r3, #3
 8000abe:	e000      	b.n	8000ac2 <NVIC_EncodePriority+0x32>
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ac8:	69bb      	ldr	r3, [r7, #24]
 8000aca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ace:	43da      	mvns	r2, r3
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	401a      	ands	r2, r3
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ad8:	f04f 31ff 	mov.w	r1, #4294967295
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	fa01 f303 	lsl.w	r3, r1, r3
 8000ae2:	43d9      	mvns	r1, r3
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ae8:	4313      	orrs	r3, r2
         );
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	3724      	adds	r7, #36	; 0x24
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
	...

08000af8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	3b01      	subs	r3, #1
 8000b04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b08:	d301      	bcc.n	8000b0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	e00f      	b.n	8000b2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b0e:	4a0a      	ldr	r2, [pc, #40]	; (8000b38 <SysTick_Config+0x40>)
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	3b01      	subs	r3, #1
 8000b14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b16:	210f      	movs	r1, #15
 8000b18:	f04f 30ff 	mov.w	r0, #4294967295
 8000b1c:	f7ff ff8e 	bl	8000a3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b20:	4b05      	ldr	r3, [pc, #20]	; (8000b38 <SysTick_Config+0x40>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b26:	4b04      	ldr	r3, [pc, #16]	; (8000b38 <SysTick_Config+0x40>)
 8000b28:	2207      	movs	r2, #7
 8000b2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b2c:	2300      	movs	r3, #0
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	e000e010 	.word	0xe000e010

08000b3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b44:	6878      	ldr	r0, [r7, #4]
 8000b46:	f7ff ff47 	bl	80009d8 <__NVIC_SetPriorityGrouping>
}
 8000b4a:	bf00      	nop
 8000b4c:	3708      	adds	r7, #8
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	b086      	sub	sp, #24
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	4603      	mov	r3, r0
 8000b5a:	60b9      	str	r1, [r7, #8]
 8000b5c:	607a      	str	r2, [r7, #4]
 8000b5e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b60:	f7ff ff5e 	bl	8000a20 <__NVIC_GetPriorityGrouping>
 8000b64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b66:	687a      	ldr	r2, [r7, #4]
 8000b68:	68b9      	ldr	r1, [r7, #8]
 8000b6a:	6978      	ldr	r0, [r7, #20]
 8000b6c:	f7ff ff90 	bl	8000a90 <NVIC_EncodePriority>
 8000b70:	4602      	mov	r2, r0
 8000b72:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b76:	4611      	mov	r1, r2
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff ff5f 	bl	8000a3c <__NVIC_SetPriority>
}
 8000b7e:	bf00      	nop
 8000b80:	3718      	adds	r7, #24
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}

08000b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b86:	b580      	push	{r7, lr}
 8000b88:	b082      	sub	sp, #8
 8000b8a:	af00      	add	r7, sp, #0
 8000b8c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000b8e:	6878      	ldr	r0, [r7, #4]
 8000b90:	f7ff ffb2 	bl	8000af8 <SysTick_Config>
 8000b94:	4603      	mov	r3, r0
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
	...

08000ba0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b087      	sub	sp, #28
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8000baa:	2300      	movs	r3, #0
 8000bac:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000bae:	e136      	b.n	8000e1e <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	2101      	movs	r1, #1
 8000bb6:	693b      	ldr	r3, [r7, #16]
 8000bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	f000 8128 	beq.w	8000e18 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	d003      	beq.n	8000bd8 <HAL_GPIO_Init+0x38>
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	685b      	ldr	r3, [r3, #4]
 8000bd4:	2b12      	cmp	r3, #18
 8000bd6:	d125      	bne.n	8000c24 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000bd8:	693b      	ldr	r3, [r7, #16]
 8000bda:	08da      	lsrs	r2, r3, #3
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	3208      	adds	r2, #8
 8000be0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000be4:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * 4U));
 8000be6:	693b      	ldr	r3, [r7, #16]
 8000be8:	f003 0307 	and.w	r3, r3, #7
 8000bec:	009b      	lsls	r3, r3, #2
 8000bee:	220f      	movs	r2, #15
 8000bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf4:	43db      	mvns	r3, r3
 8000bf6:	697a      	ldr	r2, [r7, #20]
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	691b      	ldr	r3, [r3, #16]
 8000c00:	f003 020f 	and.w	r2, r3, #15
 8000c04:	693b      	ldr	r3, [r7, #16]
 8000c06:	f003 0307 	and.w	r3, r3, #7
 8000c0a:	009b      	lsls	r3, r3, #2
 8000c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c10:	697a      	ldr	r2, [r7, #20]
 8000c12:	4313      	orrs	r3, r2
 8000c14:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8000c16:	693b      	ldr	r3, [r7, #16]
 8000c18:	08da      	lsrs	r2, r3, #3
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	3208      	adds	r2, #8
 8000c1e:	6979      	ldr	r1, [r7, #20]
 8000c20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000c2a:	693b      	ldr	r3, [r7, #16]
 8000c2c:	005b      	lsls	r3, r3, #1
 8000c2e:	2203      	movs	r2, #3
 8000c30:	fa02 f303 	lsl.w	r3, r2, r3
 8000c34:	43db      	mvns	r3, r3
 8000c36:	697a      	ldr	r2, [r7, #20]
 8000c38:	4013      	ands	r3, r2
 8000c3a:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f003 0203 	and.w	r2, r3, #3
 8000c44:	693b      	ldr	r3, [r7, #16]
 8000c46:	005b      	lsls	r3, r3, #1
 8000c48:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4c:	697a      	ldr	r2, [r7, #20]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	697a      	ldr	r2, [r7, #20]
 8000c56:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d00b      	beq.n	8000c78 <HAL_GPIO_Init+0xd8>
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	2b02      	cmp	r3, #2
 8000c66:	d007      	beq.n	8000c78 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c6c:	2b11      	cmp	r3, #17
 8000c6e:	d003      	beq.n	8000c78 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	2b12      	cmp	r3, #18
 8000c76:	d130      	bne.n	8000cda <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	689b      	ldr	r3, [r3, #8]
 8000c7c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000c7e:	693b      	ldr	r3, [r7, #16]
 8000c80:	005b      	lsls	r3, r3, #1
 8000c82:	2203      	movs	r2, #3
 8000c84:	fa02 f303 	lsl.w	r3, r2, r3
 8000c88:	43db      	mvns	r3, r3
 8000c8a:	697a      	ldr	r2, [r7, #20]
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	68da      	ldr	r2, [r3, #12]
 8000c94:	693b      	ldr	r3, [r7, #16]
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9c:	697a      	ldr	r2, [r7, #20]
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	697a      	ldr	r2, [r7, #20]
 8000ca6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000cae:	2201      	movs	r2, #1
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb6:	43db      	mvns	r3, r3
 8000cb8:	697a      	ldr	r2, [r7, #20]
 8000cba:	4013      	ands	r3, r2
 8000cbc:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	091b      	lsrs	r3, r3, #4
 8000cc4:	f003 0201 	and.w	r2, r3, #1
 8000cc8:	693b      	ldr	r3, [r7, #16]
 8000cca:	fa02 f303 	lsl.w	r3, r2, r3
 8000cce:	697a      	ldr	r2, [r7, #20]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	697a      	ldr	r2, [r7, #20]
 8000cd8:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	2b03      	cmp	r3, #3
 8000ce0:	d017      	beq.n	8000d12 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	68db      	ldr	r3, [r3, #12]
 8000ce6:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ce8:	693b      	ldr	r3, [r7, #16]
 8000cea:	005b      	lsls	r3, r3, #1
 8000cec:	2203      	movs	r2, #3
 8000cee:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf2:	43db      	mvns	r3, r3
 8000cf4:	697a      	ldr	r2, [r7, #20]
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	689a      	ldr	r2, [r3, #8]
 8000cfe:	693b      	ldr	r3, [r7, #16]
 8000d00:	005b      	lsls	r3, r3, #1
 8000d02:	fa02 f303 	lsl.w	r3, r2, r3
 8000d06:	697a      	ldr	r2, [r7, #20]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	697a      	ldr	r2, [r7, #20]
 8000d10:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	685b      	ldr	r3, [r3, #4]
 8000d16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d07c      	beq.n	8000e18 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000d1e:	4a47      	ldr	r2, [pc, #284]	; (8000e3c <HAL_GPIO_Init+0x29c>)
 8000d20:	693b      	ldr	r3, [r7, #16]
 8000d22:	089b      	lsrs	r3, r3, #2
 8000d24:	3318      	adds	r3, #24
 8000d26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d2a:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8000d2c:	693b      	ldr	r3, [r7, #16]
 8000d2e:	f003 0303 	and.w	r3, r3, #3
 8000d32:	00db      	lsls	r3, r3, #3
 8000d34:	220f      	movs	r2, #15
 8000d36:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3a:	43db      	mvns	r3, r3
 8000d3c:	697a      	ldr	r2, [r7, #20]
 8000d3e:	4013      	ands	r3, r2
 8000d40:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	0a9a      	lsrs	r2, r3, #10
 8000d46:	4b3e      	ldr	r3, [pc, #248]	; (8000e40 <HAL_GPIO_Init+0x2a0>)
 8000d48:	4013      	ands	r3, r2
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	f002 0203 	and.w	r2, r2, #3
 8000d50:	00d2      	lsls	r2, r2, #3
 8000d52:	4093      	lsls	r3, r2
 8000d54:	697a      	ldr	r2, [r7, #20]
 8000d56:	4313      	orrs	r3, r2
 8000d58:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000d5a:	4938      	ldr	r1, [pc, #224]	; (8000e3c <HAL_GPIO_Init+0x29c>)
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	089b      	lsrs	r3, r3, #2
 8000d60:	3318      	adds	r3, #24
 8000d62:	697a      	ldr	r2, [r7, #20]
 8000d64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000d68:	4b34      	ldr	r3, [pc, #208]	; (8000e3c <HAL_GPIO_Init+0x29c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	43db      	mvns	r3, r3
 8000d72:	697a      	ldr	r2, [r7, #20]
 8000d74:	4013      	ands	r3, r2
 8000d76:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d003      	beq.n	8000d8c <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8000d84:	697a      	ldr	r2, [r7, #20]
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8000d8c:	4a2b      	ldr	r2, [pc, #172]	; (8000e3c <HAL_GPIO_Init+0x29c>)
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8000d92:	4b2a      	ldr	r3, [pc, #168]	; (8000e3c <HAL_GPIO_Init+0x29c>)
 8000d94:	685b      	ldr	r3, [r3, #4]
 8000d96:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	43db      	mvns	r3, r3
 8000d9c:	697a      	ldr	r2, [r7, #20]
 8000d9e:	4013      	ands	r3, r2
 8000da0:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d003      	beq.n	8000db6 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8000dae:	697a      	ldr	r2, [r7, #20]
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	4313      	orrs	r3, r2
 8000db4:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8000db6:	4a21      	ldr	r2, [pc, #132]	; (8000e3c <HAL_GPIO_Init+0x29c>)
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8000dbc:	4b1f      	ldr	r3, [pc, #124]	; (8000e3c <HAL_GPIO_Init+0x29c>)
 8000dbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000dc2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	43db      	mvns	r3, r3
 8000dc8:	697a      	ldr	r2, [r7, #20]
 8000dca:	4013      	ands	r3, r2
 8000dcc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d003      	beq.n	8000de2 <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8000dda:	697a      	ldr	r2, [r7, #20]
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8000de2:	4a16      	ldr	r2, [pc, #88]	; (8000e3c <HAL_GPIO_Init+0x29c>)
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        tmp = EXTI->IMR1;
 8000dea:	4b14      	ldr	r3, [pc, #80]	; (8000e3c <HAL_GPIO_Init+0x29c>)
 8000dec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000df0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	43db      	mvns	r3, r3
 8000df6:	697a      	ldr	r2, [r7, #20]
 8000df8:	4013      	ands	r3, r2
 8000dfa:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d003      	beq.n	8000e10 <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8000e08:	697a      	ldr	r2, [r7, #20]
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	4313      	orrs	r3, r2
 8000e0e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8000e10:	4a0a      	ldr	r2, [pc, #40]	; (8000e3c <HAL_GPIO_Init+0x29c>)
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }

    position++;
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	fa22 f303 	lsr.w	r3, r2, r3
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	f47f aec1 	bne.w	8000bb0 <HAL_GPIO_Init+0x10>
  }
}
 8000e2e:	bf00      	nop
 8000e30:	bf00      	nop
 8000e32:	371c      	adds	r7, #28
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr
 8000e3c:	44022000 	.word	0x44022000
 8000e40:	002f7f7f 	.word	0x002f7f7f

08000e44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	460b      	mov	r3, r1
 8000e4e:	807b      	strh	r3, [r7, #2]
 8000e50:	4613      	mov	r3, r2
 8000e52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e54:	787b      	ldrb	r3, [r7, #1]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d003      	beq.n	8000e62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e5a:	887a      	ldrh	r2, [r7, #2]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e60:	e002      	b.n	8000e68 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e62:	887a      	ldrh	r2, [r7, #2]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e68:	bf00      	nop
 8000e6a:	370c      	adds	r7, #12
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d101      	bne.n	8000e86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e08d      	b.n	8000fa2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d106      	bne.n	8000ea0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2200      	movs	r2, #0
 8000e96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	f7ff fb9e 	bl	80005dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	2224      	movs	r2, #36	; 0x24
 8000ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f022 0201 	bic.w	r2, r2, #1
 8000eb6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	685a      	ldr	r2, [r3, #4]
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000ec4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	689a      	ldr	r2, [r3, #8]
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000ed4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	68db      	ldr	r3, [r3, #12]
 8000eda:	2b01      	cmp	r3, #1
 8000edc:	d107      	bne.n	8000eee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	689a      	ldr	r2, [r3, #8]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000eea:	609a      	str	r2, [r3, #8]
 8000eec:	e006      	b.n	8000efc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	689a      	ldr	r2, [r3, #8]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000efa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	68db      	ldr	r3, [r3, #12]
 8000f00:	2b02      	cmp	r3, #2
 8000f02:	d108      	bne.n	8000f16 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	685a      	ldr	r2, [r3, #4]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000f12:	605a      	str	r2, [r3, #4]
 8000f14:	e007      	b.n	8000f26 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	685a      	ldr	r2, [r3, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000f24:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	687a      	ldr	r2, [r7, #4]
 8000f2e:	6812      	ldr	r2, [r2, #0]
 8000f30:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f38:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	68da      	ldr	r2, [r3, #12]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000f48:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	691a      	ldr	r2, [r3, #16]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	695b      	ldr	r3, [r3, #20]
 8000f52:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	699b      	ldr	r3, [r3, #24]
 8000f5a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	430a      	orrs	r2, r1
 8000f62:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	69d9      	ldr	r1, [r3, #28]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6a1a      	ldr	r2, [r3, #32]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	430a      	orrs	r2, r1
 8000f72:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f042 0201 	orr.w	r2, r2, #1
 8000f82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	2200      	movs	r2, #0
 8000f88:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2220      	movs	r2, #32
 8000f8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2200      	movs	r2, #0
 8000f96:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000fa0:	2300      	movs	r3, #0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b088      	sub	sp, #32
 8000fb0:	af02      	add	r7, sp, #8
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	607a      	str	r2, [r7, #4]
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	460b      	mov	r3, r1
 8000fba:	817b      	strh	r3, [r7, #10]
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	2b20      	cmp	r3, #32
 8000fca:	f040 80db 	bne.w	8001184 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d101      	bne.n	8000fdc <HAL_I2C_Master_Receive+0x30>
 8000fd8:	2302      	movs	r3, #2
 8000fda:	e0d4      	b.n	8001186 <HAL_I2C_Master_Receive+0x1da>
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	2201      	movs	r2, #1
 8000fe0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000fe4:	f7ff fcc8 	bl	8000978 <HAL_GetTick>
 8000fe8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	9300      	str	r3, [sp, #0]
 8000fee:	2319      	movs	r3, #25
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ff6:	68f8      	ldr	r0, [r7, #12]
 8000ff8:	f000 f8f2 	bl	80011e0 <I2C_WaitOnFlagUntilTimeout>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001002:	2301      	movs	r3, #1
 8001004:	e0bf      	b.n	8001186 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	2222      	movs	r2, #34	; 0x22
 800100a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	2210      	movs	r2, #16
 8001012:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	2200      	movs	r2, #0
 800101a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	687a      	ldr	r2, [r7, #4]
 8001020:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	893a      	ldrh	r2, [r7, #8]
 8001026:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	2200      	movs	r2, #0
 800102c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001032:	b29b      	uxth	r3, r3
 8001034:	2bff      	cmp	r3, #255	; 0xff
 8001036:	d90e      	bls.n	8001056 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	22ff      	movs	r2, #255	; 0xff
 800103c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001042:	b2da      	uxtb	r2, r3
 8001044:	8979      	ldrh	r1, [r7, #10]
 8001046:	4b52      	ldr	r3, [pc, #328]	; (8001190 <HAL_I2C_Master_Receive+0x1e4>)
 8001048:	9300      	str	r3, [sp, #0]
 800104a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800104e:	68f8      	ldr	r0, [r7, #12]
 8001050:	f000 faba 	bl	80015c8 <I2C_TransferConfig>
 8001054:	e06d      	b.n	8001132 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800105a:	b29a      	uxth	r2, r3
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001064:	b2da      	uxtb	r2, r3
 8001066:	8979      	ldrh	r1, [r7, #10]
 8001068:	4b49      	ldr	r3, [pc, #292]	; (8001190 <HAL_I2C_Master_Receive+0x1e4>)
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001070:	68f8      	ldr	r0, [r7, #12]
 8001072:	f000 faa9 	bl	80015c8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8001076:	e05c      	b.n	8001132 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001078:	697a      	ldr	r2, [r7, #20]
 800107a:	6a39      	ldr	r1, [r7, #32]
 800107c:	68f8      	ldr	r0, [r7, #12]
 800107e:	f000 f941 	bl	8001304 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8001088:	2301      	movs	r3, #1
 800108a:	e07c      	b.n	8001186 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001096:	b2d2      	uxtb	r2, r2
 8001098:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800109e:	1c5a      	adds	r2, r3, #1
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010a8:	3b01      	subs	r3, #1
 80010aa:	b29a      	uxth	r2, r3
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	3b01      	subs	r3, #1
 80010b8:	b29a      	uxth	r2, r3
 80010ba:	68fb      	ldr	r3, [r7, #12]
 80010bc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d034      	beq.n	8001132 <HAL_I2C_Master_Receive+0x186>
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d130      	bne.n	8001132 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	6a3b      	ldr	r3, [r7, #32]
 80010d6:	2200      	movs	r2, #0
 80010d8:	2180      	movs	r1, #128	; 0x80
 80010da:	68f8      	ldr	r0, [r7, #12]
 80010dc:	f000 f880 	bl	80011e0 <I2C_WaitOnFlagUntilTimeout>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	e04d      	b.n	8001186 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	2bff      	cmp	r3, #255	; 0xff
 80010f2:	d90e      	bls.n	8001112 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	22ff      	movs	r2, #255	; 0xff
 80010f8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010fe:	b2da      	uxtb	r2, r3
 8001100:	8979      	ldrh	r1, [r7, #10]
 8001102:	2300      	movs	r3, #0
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800110a:	68f8      	ldr	r0, [r7, #12]
 800110c:	f000 fa5c 	bl	80015c8 <I2C_TransferConfig>
 8001110:	e00f      	b.n	8001132 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001116:	b29a      	uxth	r2, r3
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001120:	b2da      	uxtb	r2, r3
 8001122:	8979      	ldrh	r1, [r7, #10]
 8001124:	2300      	movs	r3, #0
 8001126:	9300      	str	r3, [sp, #0]
 8001128:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800112c:	68f8      	ldr	r0, [r7, #12]
 800112e:	f000 fa4b 	bl	80015c8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001136:	b29b      	uxth	r3, r3
 8001138:	2b00      	cmp	r3, #0
 800113a:	d19d      	bne.n	8001078 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800113c:	697a      	ldr	r2, [r7, #20]
 800113e:	6a39      	ldr	r1, [r7, #32]
 8001140:	68f8      	ldr	r0, [r7, #12]
 8001142:	f000 f89c 	bl	800127e <I2C_WaitOnSTOPFlagUntilTimeout>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800114c:	2301      	movs	r3, #1
 800114e:	e01a      	b.n	8001186 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2220      	movs	r2, #32
 8001156:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	6859      	ldr	r1, [r3, #4]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <HAL_I2C_Master_Receive+0x1e8>)
 8001164:	400b      	ands	r3, r1
 8001166:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	2220      	movs	r2, #32
 800116c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	2200      	movs	r2, #0
 8001174:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	2200      	movs	r2, #0
 800117c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001180:	2300      	movs	r3, #0
 8001182:	e000      	b.n	8001186 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8001184:	2302      	movs	r3, #2
  }
}
 8001186:	4618      	mov	r0, r3
 8001188:	3718      	adds	r7, #24
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	80002400 	.word	0x80002400
 8001194:	fe00e800 	.word	0xfe00e800

08001198 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	699b      	ldr	r3, [r3, #24]
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	2b02      	cmp	r3, #2
 80011ac:	d103      	bne.n	80011b6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2200      	movs	r2, #0
 80011b4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	f003 0301 	and.w	r3, r3, #1
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	d007      	beq.n	80011d4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	699a      	ldr	r2, [r3, #24]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f042 0201 	orr.w	r2, r2, #1
 80011d2:	619a      	str	r2, [r3, #24]
  }
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	60f8      	str	r0, [r7, #12]
 80011e8:	60b9      	str	r1, [r7, #8]
 80011ea:	603b      	str	r3, [r7, #0]
 80011ec:	4613      	mov	r3, r2
 80011ee:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80011f0:	e031      	b.n	8001256 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011f8:	d02d      	beq.n	8001256 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80011fa:	f7ff fbbd 	bl	8000978 <HAL_GetTick>
 80011fe:	4602      	mov	r2, r0
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	1ad3      	subs	r3, r2, r3
 8001204:	683a      	ldr	r2, [r7, #0]
 8001206:	429a      	cmp	r2, r3
 8001208:	d302      	bcc.n	8001210 <I2C_WaitOnFlagUntilTimeout+0x30>
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d122      	bne.n	8001256 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	699a      	ldr	r2, [r3, #24]
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	4013      	ands	r3, r2
 800121a:	68ba      	ldr	r2, [r7, #8]
 800121c:	429a      	cmp	r2, r3
 800121e:	bf0c      	ite	eq
 8001220:	2301      	moveq	r3, #1
 8001222:	2300      	movne	r3, #0
 8001224:	b2db      	uxtb	r3, r3
 8001226:	461a      	mov	r2, r3
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	429a      	cmp	r2, r3
 800122c:	d113      	bne.n	8001256 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001232:	f043 0220 	orr.w	r2, r3, #32
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	2220      	movs	r2, #32
 800123e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	2200      	movs	r2, #0
 8001246:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	2200      	movs	r2, #0
 800124e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e00f      	b.n	8001276 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	699a      	ldr	r2, [r3, #24]
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	4013      	ands	r3, r2
 8001260:	68ba      	ldr	r2, [r7, #8]
 8001262:	429a      	cmp	r2, r3
 8001264:	bf0c      	ite	eq
 8001266:	2301      	moveq	r3, #1
 8001268:	2300      	movne	r3, #0
 800126a:	b2db      	uxtb	r3, r3
 800126c:	461a      	mov	r2, r3
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	429a      	cmp	r2, r3
 8001272:	d0be      	beq.n	80011f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001274:	2300      	movs	r3, #0
}
 8001276:	4618      	mov	r0, r3
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b084      	sub	sp, #16
 8001282:	af00      	add	r7, sp, #0
 8001284:	60f8      	str	r0, [r7, #12]
 8001286:	60b9      	str	r1, [r7, #8]
 8001288:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800128a:	e02f      	b.n	80012ec <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800128c:	687a      	ldr	r2, [r7, #4]
 800128e:	68b9      	ldr	r1, [r7, #8]
 8001290:	68f8      	ldr	r0, [r7, #12]
 8001292:	f000 f8b9 	bl	8001408 <I2C_IsErrorOccurred>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	e02d      	b.n	80012fc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80012a0:	f7ff fb6a 	bl	8000978 <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	68ba      	ldr	r2, [r7, #8]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d302      	bcc.n	80012b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80012b0:	68bb      	ldr	r3, [r7, #8]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d11a      	bne.n	80012ec <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	699b      	ldr	r3, [r3, #24]
 80012bc:	f003 0320 	and.w	r3, r3, #32
 80012c0:	2b20      	cmp	r3, #32
 80012c2:	d013      	beq.n	80012ec <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012c8:	f043 0220 	orr.w	r2, r3, #32
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	2220      	movs	r2, #32
 80012d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	2200      	movs	r2, #0
 80012dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2200      	movs	r2, #0
 80012e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e007      	b.n	80012fc <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	699b      	ldr	r3, [r3, #24]
 80012f2:	f003 0320 	and.w	r3, r3, #32
 80012f6:	2b20      	cmp	r3, #32
 80012f8:	d1c8      	bne.n	800128c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80012fa:	2300      	movs	r3, #0
}
 80012fc:	4618      	mov	r0, r3
 80012fe:	3710      	adds	r7, #16
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b084      	sub	sp, #16
 8001308:	af00      	add	r7, sp, #0
 800130a:	60f8      	str	r0, [r7, #12]
 800130c:	60b9      	str	r1, [r7, #8]
 800130e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001310:	e06b      	b.n	80013ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	68b9      	ldr	r1, [r7, #8]
 8001316:	68f8      	ldr	r0, [r7, #12]
 8001318:	f000 f876 	bl	8001408 <I2C_IsErrorOccurred>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e069      	b.n	80013fa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	f003 0320 	and.w	r3, r3, #32
 8001330:	2b20      	cmp	r3, #32
 8001332:	d138      	bne.n	80013a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	699b      	ldr	r3, [r3, #24]
 800133a:	f003 0304 	and.w	r3, r3, #4
 800133e:	2b04      	cmp	r3, #4
 8001340:	d105      	bne.n	800134e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800134a:	2300      	movs	r3, #0
 800134c:	e055      	b.n	80013fa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	699b      	ldr	r3, [r3, #24]
 8001354:	f003 0310 	and.w	r3, r3, #16
 8001358:	2b10      	cmp	r3, #16
 800135a:	d107      	bne.n	800136c <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2210      	movs	r2, #16
 8001362:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	2204      	movs	r2, #4
 8001368:	645a      	str	r2, [r3, #68]	; 0x44
 800136a:	e002      	b.n	8001372 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	2200      	movs	r2, #0
 8001370:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2220      	movs	r2, #32
 8001378:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	6859      	ldr	r1, [r3, #4]
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	4b1f      	ldr	r3, [pc, #124]	; (8001404 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8001386:	400b      	ands	r3, r1
 8001388:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	2220      	movs	r2, #32
 800138e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	2200      	movs	r2, #0
 8001396:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	2200      	movs	r2, #0
 800139e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e029      	b.n	80013fa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80013a6:	f7ff fae7 	bl	8000978 <HAL_GetTick>
 80013aa:	4602      	mov	r2, r0
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	68ba      	ldr	r2, [r7, #8]
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d302      	bcc.n	80013bc <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d116      	bne.n	80013ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	699b      	ldr	r3, [r3, #24]
 80013c2:	f003 0304 	and.w	r3, r3, #4
 80013c6:	2b04      	cmp	r3, #4
 80013c8:	d00f      	beq.n	80013ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ce:	f043 0220 	orr.w	r2, r3, #32
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	2220      	movs	r2, #32
 80013da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e007      	b.n	80013fa <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	f003 0304 	and.w	r3, r3, #4
 80013f4:	2b04      	cmp	r3, #4
 80013f6:	d18c      	bne.n	8001312 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80013f8:	2300      	movs	r3, #0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3710      	adds	r7, #16
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	fe00e800 	.word	0xfe00e800

08001408 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b08a      	sub	sp, #40	; 0x28
 800140c:	af00      	add	r7, sp, #0
 800140e:	60f8      	str	r0, [r7, #12]
 8001410:	60b9      	str	r1, [r7, #8]
 8001412:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001414:	2300      	movs	r3, #0
 8001416:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	699b      	ldr	r3, [r3, #24]
 8001420:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800142a:	69bb      	ldr	r3, [r7, #24]
 800142c:	f003 0310 	and.w	r3, r3, #16
 8001430:	2b00      	cmp	r3, #0
 8001432:	d068      	beq.n	8001506 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2210      	movs	r2, #16
 800143a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800143c:	e049      	b.n	80014d2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800143e:	68bb      	ldr	r3, [r7, #8]
 8001440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001444:	d045      	beq.n	80014d2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001446:	f7ff fa97 	bl	8000978 <HAL_GetTick>
 800144a:	4602      	mov	r2, r0
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	1ad3      	subs	r3, r2, r3
 8001450:	68ba      	ldr	r2, [r7, #8]
 8001452:	429a      	cmp	r2, r3
 8001454:	d302      	bcc.n	800145c <I2C_IsErrorOccurred+0x54>
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d13a      	bne.n	80014d2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001466:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800146e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	699b      	ldr	r3, [r3, #24]
 8001476:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800147a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800147e:	d121      	bne.n	80014c4 <I2C_IsErrorOccurred+0xbc>
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001486:	d01d      	beq.n	80014c4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8001488:	7cfb      	ldrb	r3, [r7, #19]
 800148a:	2b20      	cmp	r3, #32
 800148c:	d01a      	beq.n	80014c4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	685a      	ldr	r2, [r3, #4]
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800149c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800149e:	f7ff fa6b 	bl	8000978 <HAL_GetTick>
 80014a2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80014a4:	e00e      	b.n	80014c4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80014a6:	f7ff fa67 	bl	8000978 <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b19      	cmp	r3, #25
 80014b2:	d907      	bls.n	80014c4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80014b4:	6a3b      	ldr	r3, [r7, #32]
 80014b6:	f043 0320 	orr.w	r3, r3, #32
 80014ba:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80014bc:	2301      	movs	r3, #1
 80014be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 80014c2:	e006      	b.n	80014d2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	f003 0320 	and.w	r3, r3, #32
 80014ce:	2b20      	cmp	r3, #32
 80014d0:	d1e9      	bne.n	80014a6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	f003 0320 	and.w	r3, r3, #32
 80014dc:	2b20      	cmp	r3, #32
 80014de:	d003      	beq.n	80014e8 <I2C_IsErrorOccurred+0xe0>
 80014e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d0aa      	beq.n	800143e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80014e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d103      	bne.n	80014f8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2220      	movs	r2, #32
 80014f6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80014f8:	6a3b      	ldr	r3, [r7, #32]
 80014fa:	f043 0304 	orr.w	r3, r3, #4
 80014fe:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8001500:	2301      	movs	r3, #1
 8001502:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800150e:	69bb      	ldr	r3, [r7, #24]
 8001510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001514:	2b00      	cmp	r3, #0
 8001516:	d00b      	beq.n	8001530 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001518:	6a3b      	ldr	r3, [r7, #32]
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001528:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001536:	2b00      	cmp	r3, #0
 8001538:	d00b      	beq.n	8001552 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800153a:	6a3b      	ldr	r3, [r7, #32]
 800153c:	f043 0308 	orr.w	r3, r3, #8
 8001540:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800154a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001558:	2b00      	cmp	r3, #0
 800155a:	d00b      	beq.n	8001574 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800155c:	6a3b      	ldr	r3, [r7, #32]
 800155e:	f043 0302 	orr.w	r3, r3, #2
 8001562:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f44f 7200 	mov.w	r2, #512	; 0x200
 800156c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8001574:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001578:	2b00      	cmp	r3, #0
 800157a:	d01c      	beq.n	80015b6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800157c:	68f8      	ldr	r0, [r7, #12]
 800157e:	f7ff fe0b 	bl	8001198 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	6859      	ldr	r1, [r3, #4]
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	4b0d      	ldr	r3, [pc, #52]	; (80015c4 <I2C_IsErrorOccurred+0x1bc>)
 800158e:	400b      	ands	r3, r1
 8001590:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001596:	6a3b      	ldr	r3, [r7, #32]
 8001598:	431a      	orrs	r2, r3
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	2220      	movs	r2, #32
 80015a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	2200      	movs	r2, #0
 80015aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	2200      	movs	r2, #0
 80015b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80015b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3728      	adds	r7, #40	; 0x28
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	fe00e800 	.word	0xfe00e800

080015c8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b087      	sub	sp, #28
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	607b      	str	r3, [r7, #4]
 80015d2:	460b      	mov	r3, r1
 80015d4:	817b      	strh	r3, [r7, #10]
 80015d6:	4613      	mov	r3, r2
 80015d8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80015da:	897b      	ldrh	r3, [r7, #10]
 80015dc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80015e0:	7a7b      	ldrb	r3, [r7, #9]
 80015e2:	041b      	lsls	r3, r3, #16
 80015e4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80015e8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80015ee:	6a3b      	ldr	r3, [r7, #32]
 80015f0:	4313      	orrs	r3, r2
 80015f2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80015f6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	685a      	ldr	r2, [r3, #4]
 80015fe:	6a3b      	ldr	r3, [r7, #32]
 8001600:	0d5b      	lsrs	r3, r3, #21
 8001602:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001606:	4b08      	ldr	r3, [pc, #32]	; (8001628 <I2C_TransferConfig+0x60>)
 8001608:	430b      	orrs	r3, r1
 800160a:	43db      	mvns	r3, r3
 800160c:	ea02 0103 	and.w	r1, r2, r3
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	697a      	ldr	r2, [r7, #20]
 8001616:	430a      	orrs	r2, r1
 8001618:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800161a:	bf00      	nop
 800161c:	371c      	adds	r7, #28
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	03ff63ff 	.word	0x03ff63ff

0800162c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800163c:	b2db      	uxtb	r3, r3
 800163e:	2b20      	cmp	r3, #32
 8001640:	d138      	bne.n	80016b4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001648:	2b01      	cmp	r3, #1
 800164a:	d101      	bne.n	8001650 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800164c:	2302      	movs	r3, #2
 800164e:	e032      	b.n	80016b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2201      	movs	r2, #1
 8001654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2224      	movs	r2, #36	; 0x24
 800165c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f022 0201 	bic.w	r2, r2, #1
 800166e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800167e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	6819      	ldr	r1, [r3, #0]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	683a      	ldr	r2, [r7, #0]
 800168c:	430a      	orrs	r2, r1
 800168e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f042 0201 	orr.w	r2, r2, #1
 800169e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2220      	movs	r2, #32
 80016a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	2200      	movs	r2, #0
 80016ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80016b0:	2300      	movs	r3, #0
 80016b2:	e000      	b.n	80016b6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80016b4:	2302      	movs	r3, #2
  }
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b085      	sub	sp, #20
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
 80016ca:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	2b20      	cmp	r3, #32
 80016d6:	d139      	bne.n	800174c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d101      	bne.n	80016e6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80016e2:	2302      	movs	r3, #2
 80016e4:	e033      	b.n	800174e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2201      	movs	r2, #1
 80016ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2224      	movs	r2, #36	; 0x24
 80016f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f022 0201 	bic.w	r2, r2, #1
 8001704:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001714:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	021b      	lsls	r3, r3, #8
 800171a:	68fa      	ldr	r2, [r7, #12]
 800171c:	4313      	orrs	r3, r2
 800171e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	68fa      	ldr	r2, [r7, #12]
 8001726:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f042 0201 	orr.w	r2, r2, #1
 8001736:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2220      	movs	r2, #32
 800173c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2200      	movs	r2, #0
 8001744:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001748:	2300      	movs	r3, #0
 800174a:	e000      	b.n	800174e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800174c:	2302      	movs	r3, #2
  }
}
 800174e:	4618      	mov	r0, r3
 8001750:	3714      	adds	r7, #20
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
	...

0800175c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b088      	sub	sp, #32
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d102      	bne.n	8001770 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	f000 bc28 	b.w	8001fc0 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001770:	4b94      	ldr	r3, [pc, #592]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 8001772:	69db      	ldr	r3, [r3, #28]
 8001774:	f003 0318 	and.w	r3, r3, #24
 8001778:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 800177a:	4b92      	ldr	r3, [pc, #584]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 800177c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800177e:	f003 0303 	and.w	r3, r3, #3
 8001782:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0310 	and.w	r3, r3, #16
 800178c:	2b00      	cmp	r3, #0
 800178e:	d05b      	beq.n	8001848 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	2b08      	cmp	r3, #8
 8001794:	d005      	beq.n	80017a2 <HAL_RCC_OscConfig+0x46>
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	2b18      	cmp	r3, #24
 800179a:	d114      	bne.n	80017c6 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 800179c:	69bb      	ldr	r3, [r7, #24]
 800179e:	2b02      	cmp	r3, #2
 80017a0:	d111      	bne.n	80017c6 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	69db      	ldr	r3, [r3, #28]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d102      	bne.n	80017b0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	f000 bc08 	b.w	8001fc0 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 80017b0:	4b84      	ldr	r3, [pc, #528]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6a1b      	ldr	r3, [r3, #32]
 80017bc:	041b      	lsls	r3, r3, #16
 80017be:	4981      	ldr	r1, [pc, #516]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80017c0:	4313      	orrs	r3, r2
 80017c2:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 80017c4:	e040      	b.n	8001848 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	69db      	ldr	r3, [r3, #28]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d023      	beq.n	8001816 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80017ce:	4b7d      	ldr	r3, [pc, #500]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a7c      	ldr	r2, [pc, #496]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80017d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017da:	f7ff f8cd 	bl	8000978 <HAL_GetTick>
 80017de:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80017e0:	e008      	b.n	80017f4 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80017e2:	f7ff f8c9 	bl	8000978 <HAL_GetTick>
 80017e6:	4602      	mov	r2, r0
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d901      	bls.n	80017f4 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e3e5      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80017f4:	4b73      	ldr	r3, [pc, #460]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d0f0      	beq.n	80017e2 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001800:	4b70      	ldr	r3, [pc, #448]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	6a1b      	ldr	r3, [r3, #32]
 800180c:	041b      	lsls	r3, r3, #16
 800180e:	496d      	ldr	r1, [pc, #436]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 8001810:	4313      	orrs	r3, r2
 8001812:	618b      	str	r3, [r1, #24]
 8001814:	e018      	b.n	8001848 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001816:	4b6b      	ldr	r3, [pc, #428]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a6a      	ldr	r2, [pc, #424]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 800181c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001820:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001822:	f7ff f8a9 	bl	8000978 <HAL_GetTick>
 8001826:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001828:	e008      	b.n	800183c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 800182a:	f7ff f8a5 	bl	8000978 <HAL_GetTick>
 800182e:	4602      	mov	r2, r0
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	2b02      	cmp	r3, #2
 8001836:	d901      	bls.n	800183c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001838:	2303      	movs	r3, #3
 800183a:	e3c1      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800183c:	4b61      	ldr	r3, [pc, #388]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001844:	2b00      	cmp	r3, #0
 8001846:	d1f0      	bne.n	800182a <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0301 	and.w	r3, r3, #1
 8001850:	2b00      	cmp	r3, #0
 8001852:	f000 80a0 	beq.w	8001996 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	2b10      	cmp	r3, #16
 800185a:	d005      	beq.n	8001868 <HAL_RCC_OscConfig+0x10c>
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	2b18      	cmp	r3, #24
 8001860:	d109      	bne.n	8001876 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8001862:	69bb      	ldr	r3, [r7, #24]
 8001864:	2b03      	cmp	r3, #3
 8001866:	d106      	bne.n	8001876 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	2b00      	cmp	r3, #0
 800186e:	f040 8092 	bne.w	8001996 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8001872:	2301      	movs	r3, #1
 8001874:	e3a4      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800187e:	d106      	bne.n	800188e <HAL_RCC_OscConfig+0x132>
 8001880:	4b50      	ldr	r3, [pc, #320]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a4f      	ldr	r2, [pc, #316]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 8001886:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800188a:	6013      	str	r3, [r2, #0]
 800188c:	e058      	b.n	8001940 <HAL_RCC_OscConfig+0x1e4>
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d112      	bne.n	80018bc <HAL_RCC_OscConfig+0x160>
 8001896:	4b4b      	ldr	r3, [pc, #300]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a4a      	ldr	r2, [pc, #296]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 800189c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018a0:	6013      	str	r3, [r2, #0]
 80018a2:	4b48      	ldr	r3, [pc, #288]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a47      	ldr	r2, [pc, #284]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80018a8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80018ac:	6013      	str	r3, [r2, #0]
 80018ae:	4b45      	ldr	r3, [pc, #276]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a44      	ldr	r2, [pc, #272]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80018b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018b8:	6013      	str	r3, [r2, #0]
 80018ba:	e041      	b.n	8001940 <HAL_RCC_OscConfig+0x1e4>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018c4:	d112      	bne.n	80018ec <HAL_RCC_OscConfig+0x190>
 80018c6:	4b3f      	ldr	r3, [pc, #252]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a3e      	ldr	r2, [pc, #248]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80018cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018d0:	6013      	str	r3, [r2, #0]
 80018d2:	4b3c      	ldr	r3, [pc, #240]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a3b      	ldr	r2, [pc, #236]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80018d8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80018dc:	6013      	str	r3, [r2, #0]
 80018de:	4b39      	ldr	r3, [pc, #228]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a38      	ldr	r2, [pc, #224]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80018e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018e8:	6013      	str	r3, [r2, #0]
 80018ea:	e029      	b.n	8001940 <HAL_RCC_OscConfig+0x1e4>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 80018f4:	d112      	bne.n	800191c <HAL_RCC_OscConfig+0x1c0>
 80018f6:	4b33      	ldr	r3, [pc, #204]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a32      	ldr	r2, [pc, #200]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 80018fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001900:	6013      	str	r3, [r2, #0]
 8001902:	4b30      	ldr	r3, [pc, #192]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a2f      	ldr	r2, [pc, #188]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 8001908:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	4b2d      	ldr	r3, [pc, #180]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a2c      	ldr	r2, [pc, #176]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 8001914:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001918:	6013      	str	r3, [r2, #0]
 800191a:	e011      	b.n	8001940 <HAL_RCC_OscConfig+0x1e4>
 800191c:	4b29      	ldr	r3, [pc, #164]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a28      	ldr	r2, [pc, #160]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 8001922:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001926:	6013      	str	r3, [r2, #0]
 8001928:	4b26      	ldr	r3, [pc, #152]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a25      	ldr	r2, [pc, #148]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 800192e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001932:	6013      	str	r3, [r2, #0]
 8001934:	4b23      	ldr	r3, [pc, #140]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a22      	ldr	r2, [pc, #136]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 800193a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800193e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d013      	beq.n	8001970 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001948:	f7ff f816 	bl	8000978 <HAL_GetTick>
 800194c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800194e:	e008      	b.n	8001962 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001950:	f7ff f812 	bl	8000978 <HAL_GetTick>
 8001954:	4602      	mov	r2, r0
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	2b64      	cmp	r3, #100	; 0x64
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e32e      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001962:	4b18      	ldr	r3, [pc, #96]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d0f0      	beq.n	8001950 <HAL_RCC_OscConfig+0x1f4>
 800196e:	e012      	b.n	8001996 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001970:	f7ff f802 	bl	8000978 <HAL_GetTick>
 8001974:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001976:	e008      	b.n	800198a <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001978:	f7fe fffe 	bl	8000978 <HAL_GetTick>
 800197c:	4602      	mov	r2, r0
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	2b64      	cmp	r3, #100	; 0x64
 8001984:	d901      	bls.n	800198a <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e31a      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800198a:	4b0e      	ldr	r3, [pc, #56]	; (80019c4 <HAL_RCC_OscConfig+0x268>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001992:	2b00      	cmp	r3, #0
 8001994:	d1f0      	bne.n	8001978 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f000 809a 	beq.w	8001ad8 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d005      	beq.n	80019b6 <HAL_RCC_OscConfig+0x25a>
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	2b18      	cmp	r3, #24
 80019ae:	d149      	bne.n	8001a44 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80019b0:	69bb      	ldr	r3, [r7, #24]
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d146      	bne.n	8001a44 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d104      	bne.n	80019c8 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e2fe      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
 80019c2:	bf00      	nop
 80019c4:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d11c      	bne.n	8001a08 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 80019ce:	4b9a      	ldr	r3, [pc, #616]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0218 	and.w	r2, r3, #24
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	429a      	cmp	r2, r3
 80019dc:	d014      	beq.n	8001a08 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80019de:	4b96      	ldr	r3, [pc, #600]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f023 0218 	bic.w	r2, r3, #24
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	691b      	ldr	r3, [r3, #16]
 80019ea:	4993      	ldr	r1, [pc, #588]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 80019ec:	4313      	orrs	r3, r2
 80019ee:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 80019f0:	f000 fdd0 	bl	8002594 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80019f4:	4b91      	ldr	r3, [pc, #580]	; (8001c3c <HAL_RCC_OscConfig+0x4e0>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7fe ff73 	bl	80008e4 <HAL_InitTick>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e2db      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a08:	f7fe ffb6 	bl	8000978 <HAL_GetTick>
 8001a0c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001a10:	f7fe ffb2 	bl	8000978 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e2ce      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a22:	4b85      	ldr	r3, [pc, #532]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d0f0      	beq.n	8001a10 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001a2e:	4b82      	ldr	r3, [pc, #520]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001a30:	691b      	ldr	r3, [r3, #16]
 8001a32:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	695b      	ldr	r3, [r3, #20]
 8001a3a:	041b      	lsls	r3, r3, #16
 8001a3c:	497e      	ldr	r1, [pc, #504]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001a42:	e049      	b.n	8001ad8 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d02c      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001a4c:	4b7a      	ldr	r3, [pc, #488]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f023 0218 	bic.w	r2, r3, #24
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	691b      	ldr	r3, [r3, #16]
 8001a58:	4977      	ldr	r1, [pc, #476]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001a5e:	4b76      	ldr	r3, [pc, #472]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4a75      	ldr	r2, [pc, #468]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001a64:	f043 0301 	orr.w	r3, r3, #1
 8001a68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6a:	f7fe ff85 	bl	8000978 <HAL_GetTick>
 8001a6e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a70:	e008      	b.n	8001a84 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001a72:	f7fe ff81 	bl	8000978 <HAL_GetTick>
 8001a76:	4602      	mov	r2, r0
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	1ad3      	subs	r3, r2, r3
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d901      	bls.n	8001a84 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001a80:	2303      	movs	r3, #3
 8001a82:	e29d      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a84:	4b6c      	ldr	r3, [pc, #432]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 0302 	and.w	r3, r3, #2
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d0f0      	beq.n	8001a72 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001a90:	4b69      	ldr	r3, [pc, #420]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001a92:	691b      	ldr	r3, [r3, #16]
 8001a94:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	695b      	ldr	r3, [r3, #20]
 8001a9c:	041b      	lsls	r3, r3, #16
 8001a9e:	4966      	ldr	r1, [pc, #408]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	610b      	str	r3, [r1, #16]
 8001aa4:	e018      	b.n	8001ad8 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aa6:	4b64      	ldr	r3, [pc, #400]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a63      	ldr	r2, [pc, #396]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001aac:	f023 0301 	bic.w	r3, r3, #1
 8001ab0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ab2:	f7fe ff61 	bl	8000978 <HAL_GetTick>
 8001ab6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ab8:	e008      	b.n	8001acc <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001aba:	f7fe ff5d 	bl	8000978 <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d901      	bls.n	8001acc <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e279      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001acc:	4b5a      	ldr	r3, [pc, #360]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d1f0      	bne.n	8001aba <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0308 	and.w	r3, r3, #8
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d03c      	beq.n	8001b5e <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d01c      	beq.n	8001b26 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001aec:	4b52      	ldr	r3, [pc, #328]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001aee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001af2:	4a51      	ldr	r2, [pc, #324]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001af4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001af8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001afc:	f7fe ff3c 	bl	8000978 <HAL_GetTick>
 8001b00:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001b02:	e008      	b.n	8001b16 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001b04:	f7fe ff38 	bl	8000978 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d901      	bls.n	8001b16 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001b12:	2303      	movs	r3, #3
 8001b14:	e254      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001b16:	4b48      	ldr	r3, [pc, #288]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001b18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001b1c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d0ef      	beq.n	8001b04 <HAL_RCC_OscConfig+0x3a8>
 8001b24:	e01b      	b.n	8001b5e <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b26:	4b44      	ldr	r3, [pc, #272]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001b28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001b2c:	4a42      	ldr	r2, [pc, #264]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001b2e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001b32:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b36:	f7fe ff1f 	bl	8000978 <HAL_GetTick>
 8001b3a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001b3c:	e008      	b.n	8001b50 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001b3e:	f7fe ff1b 	bl	8000978 <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b02      	cmp	r3, #2
 8001b4a:	d901      	bls.n	8001b50 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	e237      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001b50:	4b39      	ldr	r3, [pc, #228]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001b52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001b56:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d1ef      	bne.n	8001b3e <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0304 	and.w	r3, r3, #4
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	f000 80d2 	beq.w	8001d10 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001b6c:	4b34      	ldr	r3, [pc, #208]	; (8001c40 <HAL_RCC_OscConfig+0x4e4>)
 8001b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b70:	f003 0301 	and.w	r3, r3, #1
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d118      	bne.n	8001baa <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001b78:	4b31      	ldr	r3, [pc, #196]	; (8001c40 <HAL_RCC_OscConfig+0x4e4>)
 8001b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7c:	4a30      	ldr	r2, [pc, #192]	; (8001c40 <HAL_RCC_OscConfig+0x4e4>)
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	6253      	str	r3, [r2, #36]	; 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b84:	f7fe fef8 	bl	8000978 <HAL_GetTick>
 8001b88:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001b8a:	e008      	b.n	8001b9e <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b8c:	f7fe fef4 	bl	8000978 <HAL_GetTick>
 8001b90:	4602      	mov	r2, r0
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	2b02      	cmp	r3, #2
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e210      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001b9e:	4b28      	ldr	r3, [pc, #160]	; (8001c40 <HAL_RCC_OscConfig+0x4e4>)
 8001ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d0f0      	beq.n	8001b8c <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d108      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x468>
 8001bb2:	4b21      	ldr	r3, [pc, #132]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001bb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001bb8:	4a1f      	ldr	r2, [pc, #124]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001bba:	f043 0301 	orr.w	r3, r3, #1
 8001bbe:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001bc2:	e074      	b.n	8001cae <HAL_RCC_OscConfig+0x552>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d118      	bne.n	8001bfe <HAL_RCC_OscConfig+0x4a2>
 8001bcc:	4b1a      	ldr	r3, [pc, #104]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001bce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001bd2:	4a19      	ldr	r2, [pc, #100]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001bd4:	f023 0301 	bic.w	r3, r3, #1
 8001bd8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001bdc:	4b16      	ldr	r3, [pc, #88]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001bde:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001be2:	4a15      	ldr	r2, [pc, #84]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001be4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001be8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001bec:	4b12      	ldr	r3, [pc, #72]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001bee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001bf2:	4a11      	ldr	r2, [pc, #68]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001bf4:	f023 0304 	bic.w	r3, r3, #4
 8001bf8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001bfc:	e057      	b.n	8001cae <HAL_RCC_OscConfig+0x552>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	2b05      	cmp	r3, #5
 8001c04:	d11e      	bne.n	8001c44 <HAL_RCC_OscConfig+0x4e8>
 8001c06:	4b0c      	ldr	r3, [pc, #48]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001c08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001c0c:	4a0a      	ldr	r2, [pc, #40]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001c0e:	f043 0304 	orr.w	r3, r3, #4
 8001c12:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001c16:	4b08      	ldr	r3, [pc, #32]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001c18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001c1c:	4a06      	ldr	r2, [pc, #24]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001c1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c22:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001c26:	4b04      	ldr	r3, [pc, #16]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001c28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001c2c:	4a02      	ldr	r2, [pc, #8]	; (8001c38 <HAL_RCC_OscConfig+0x4dc>)
 8001c2e:	f043 0301 	orr.w	r3, r3, #1
 8001c32:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001c36:	e03a      	b.n	8001cae <HAL_RCC_OscConfig+0x552>
 8001c38:	44020c00 	.word	0x44020c00
 8001c3c:	20000004 	.word	0x20000004
 8001c40:	44020800 	.word	0x44020800
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	2b85      	cmp	r3, #133	; 0x85
 8001c4a:	d118      	bne.n	8001c7e <HAL_RCC_OscConfig+0x522>
 8001c4c:	4ba2      	ldr	r3, [pc, #648]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001c4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001c52:	4aa1      	ldr	r2, [pc, #644]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001c54:	f043 0304 	orr.w	r3, r3, #4
 8001c58:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001c5c:	4b9e      	ldr	r3, [pc, #632]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001c5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001c62:	4a9d      	ldr	r2, [pc, #628]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001c64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c68:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001c6c:	4b9a      	ldr	r3, [pc, #616]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001c6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001c72:	4a99      	ldr	r2, [pc, #612]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001c74:	f043 0301 	orr.w	r3, r3, #1
 8001c78:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001c7c:	e017      	b.n	8001cae <HAL_RCC_OscConfig+0x552>
 8001c7e:	4b96      	ldr	r3, [pc, #600]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001c80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001c84:	4a94      	ldr	r2, [pc, #592]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001c86:	f023 0301 	bic.w	r3, r3, #1
 8001c8a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001c8e:	4b92      	ldr	r3, [pc, #584]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001c90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001c94:	4a90      	ldr	r2, [pc, #576]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001c96:	f023 0304 	bic.w	r3, r3, #4
 8001c9a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001c9e:	4b8e      	ldr	r3, [pc, #568]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001ca0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001ca4:	4a8c      	ldr	r2, [pc, #560]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001ca6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001caa:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	689b      	ldr	r3, [r3, #8]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d016      	beq.n	8001ce4 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cb6:	f7fe fe5f 	bl	8000978 <HAL_GetTick>
 8001cba:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cbc:	e00a      	b.n	8001cd4 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cbe:	f7fe fe5b 	bl	8000978 <HAL_GetTick>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d901      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e175      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cd4:	4b80      	ldr	r3, [pc, #512]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001cd6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d0ed      	beq.n	8001cbe <HAL_RCC_OscConfig+0x562>
 8001ce2:	e015      	b.n	8001d10 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ce4:	f7fe fe48 	bl	8000978 <HAL_GetTick>
 8001ce8:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001cea:	e00a      	b.n	8001d02 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cec:	f7fe fe44 	bl	8000978 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d901      	bls.n	8001d02 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8001cfe:	2303      	movs	r3, #3
 8001d00:	e15e      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001d02:	4b75      	ldr	r3, [pc, #468]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001d04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001d08:	f003 0302 	and.w	r3, r3, #2
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d1ed      	bne.n	8001cec <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0320 	and.w	r3, r3, #32
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d036      	beq.n	8001d8a <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d019      	beq.n	8001d58 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001d24:	4b6c      	ldr	r3, [pc, #432]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a6b      	ldr	r2, [pc, #428]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001d2a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d2e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d30:	f7fe fe22 	bl	8000978 <HAL_GetTick>
 8001d34:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001d38:	f7fe fe1e 	bl	8000978 <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e13a      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001d4a:	4b63      	ldr	r3, [pc, #396]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d0f0      	beq.n	8001d38 <HAL_RCC_OscConfig+0x5dc>
 8001d56:	e018      	b.n	8001d8a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d58:	4b5f      	ldr	r3, [pc, #380]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a5e      	ldr	r2, [pc, #376]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001d5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001d62:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d64:	f7fe fe08 	bl	8000978 <HAL_GetTick>
 8001d68:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001d6c:	f7fe fe04 	bl	8000978 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e120      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001d7e:	4b56      	ldr	r3, [pc, #344]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d1f0      	bne.n	8001d6c <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	f000 8115 	beq.w	8001fbe <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	2b18      	cmp	r3, #24
 8001d98:	f000 80af 	beq.w	8001efa <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	f040 8086 	bne.w	8001eb2 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001da6:	4b4c      	ldr	r3, [pc, #304]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a4b      	ldr	r2, [pc, #300]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001dac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001db0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001db2:	f7fe fde1 	bl	8000978 <HAL_GetTick>
 8001db6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001db8:	e008      	b.n	8001dcc <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001dba:	f7fe fddd 	bl	8000978 <HAL_GetTick>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	1ad3      	subs	r3, r2, r3
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d901      	bls.n	8001dcc <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	e0f9      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001dcc:	4b42      	ldr	r3, [pc, #264]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1f0      	bne.n	8001dba <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 8001dd8:	4b3f      	ldr	r3, [pc, #252]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ddc:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001de0:	f023 0303 	bic.w	r3, r3, #3
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001dec:	0212      	lsls	r2, r2, #8
 8001dee:	430a      	orrs	r2, r1
 8001df0:	4939      	ldr	r1, [pc, #228]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001df2:	4313      	orrs	r3, r2
 8001df4:	628b      	str	r3, [r1, #40]	; 0x28
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e04:	3b01      	subs	r3, #1
 8001e06:	025b      	lsls	r3, r3, #9
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	431a      	orrs	r2, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e10:	3b01      	subs	r3, #1
 8001e12:	041b      	lsls	r3, r3, #16
 8001e14:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001e18:	431a      	orrs	r2, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	061b      	lsls	r3, r3, #24
 8001e22:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001e26:	492c      	ldr	r1, [pc, #176]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	634b      	str	r3, [r1, #52]	; 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001e2c:	4b2a      	ldr	r3, [pc, #168]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e30:	4a29      	ldr	r2, [pc, #164]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001e32:	f023 0310 	bic.w	r3, r3, #16
 8001e36:	6293      	str	r3, [r2, #40]	; 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e3c:	4a26      	ldr	r2, [pc, #152]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	6393      	str	r3, [r2, #56]	; 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001e42:	4b25      	ldr	r3, [pc, #148]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001e44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e46:	4a24      	ldr	r2, [pc, #144]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001e48:	f043 0310 	orr.w	r3, r3, #16
 8001e4c:	6293      	str	r3, [r2, #40]	; 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8001e4e:	4b22      	ldr	r3, [pc, #136]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e52:	f023 020c 	bic.w	r2, r3, #12
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e5a:	491f      	ldr	r1, [pc, #124]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	628b      	str	r3, [r1, #40]	; 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8001e60:	4b1d      	ldr	r3, [pc, #116]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001e62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e64:	f023 0220 	bic.w	r2, r3, #32
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e6c:	491a      	ldr	r1, [pc, #104]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	628b      	str	r3, [r1, #40]	; 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001e72:	4b19      	ldr	r3, [pc, #100]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e76:	4a18      	ldr	r2, [pc, #96]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001e78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e7c:	6293      	str	r3, [r2, #40]	; 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8001e7e:	4b16      	ldr	r3, [pc, #88]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a15      	ldr	r2, [pc, #84]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001e84:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e8a:	f7fe fd75 	bl	8000978 <HAL_GetTick>
 8001e8e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001e90:	e008      	b.n	8001ea4 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001e92:	f7fe fd71 	bl	8000978 <HAL_GetTick>
 8001e96:	4602      	mov	r2, r0
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	1ad3      	subs	r3, r2, r3
 8001e9c:	2b02      	cmp	r3, #2
 8001e9e:	d901      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e08d      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d0f0      	beq.n	8001e92 <HAL_RCC_OscConfig+0x736>
 8001eb0:	e085      	b.n	8001fbe <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8001eb2:	4b09      	ldr	r3, [pc, #36]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a08      	ldr	r2, [pc, #32]	; (8001ed8 <HAL_RCC_OscConfig+0x77c>)
 8001eb8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001ebc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ebe:	f7fe fd5b 	bl	8000978 <HAL_GetTick>
 8001ec2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001ec4:	e00a      	b.n	8001edc <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001ec6:	f7fe fd57 	bl	8000978 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d903      	bls.n	8001edc <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e073      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
 8001ed8:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001edc:	4b3a      	ldr	r3, [pc, #232]	; (8001fc8 <HAL_RCC_OscConfig+0x86c>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d1ee      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001ee8:	4b37      	ldr	r3, [pc, #220]	; (8001fc8 <HAL_RCC_OscConfig+0x86c>)
 8001eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eec:	4a36      	ldr	r2, [pc, #216]	; (8001fc8 <HAL_RCC_OscConfig+0x86c>)
 8001eee:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 8001ef2:	f023 0303 	bic.w	r3, r3, #3
 8001ef6:	6293      	str	r3, [r2, #40]	; 0x28
 8001ef8:	e061      	b.n	8001fbe <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001efa:	4b33      	ldr	r3, [pc, #204]	; (8001fc8 <HAL_RCC_OscConfig+0x86c>)
 8001efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001efe:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001f00:	4b31      	ldr	r3, [pc, #196]	; (8001fc8 <HAL_RCC_OscConfig+0x86c>)
 8001f02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f04:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d031      	beq.n	8001f72 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	f003 0203 	and.w	r2, r3, #3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d12a      	bne.n	8001f72 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	0a1b      	lsrs	r3, r3, #8
 8001f20:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d122      	bne.n	8001f72 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f36:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d11a      	bne.n	8001f72 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	0a5b      	lsrs	r3, r3, #9
 8001f40:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f48:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d111      	bne.n	8001f72 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	0c1b      	lsrs	r3, r3, #16
 8001f52:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f5a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d108      	bne.n	8001f72 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	0e1b      	lsrs	r3, r3, #24
 8001f64:	f003 027f 	and.w	r2, r3, #127	; 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001f6e:	429a      	cmp	r2, r3
 8001f70:	d001      	beq.n	8001f76 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e024      	b.n	8001fc0 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001f76:	4b14      	ldr	r3, [pc, #80]	; (8001fc8 <HAL_RCC_OscConfig+0x86c>)
 8001f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f7a:	08db      	lsrs	r3, r3, #3
 8001f7c:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d01a      	beq.n	8001fbe <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001f88:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <HAL_RCC_OscConfig+0x86c>)
 8001f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f8c:	4a0e      	ldr	r2, [pc, #56]	; (8001fc8 <HAL_RCC_OscConfig+0x86c>)
 8001f8e:	f023 0310 	bic.w	r3, r3, #16
 8001f92:	6293      	str	r3, [r2, #40]	; 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f94:	f7fe fcf0 	bl	8000978 <HAL_GetTick>
 8001f98:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8001f9a:	bf00      	nop
 8001f9c:	f7fe fcec 	bl	8000978 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d0f9      	beq.n	8001f9c <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fac:	4a06      	ldr	r2, [pc, #24]	; (8001fc8 <HAL_RCC_OscConfig+0x86c>)
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	6393      	str	r3, [r2, #56]	; 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001fb2:	4b05      	ldr	r3, [pc, #20]	; (8001fc8 <HAL_RCC_OscConfig+0x86c>)
 8001fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb6:	4a04      	ldr	r2, [pc, #16]	; (8001fc8 <HAL_RCC_OscConfig+0x86c>)
 8001fb8:	f043 0310 	orr.w	r3, r3, #16
 8001fbc:	6293      	str	r3, [r2, #40]	; 0x28
      }

    }
  }
  return HAL_OK;
 8001fbe:	2300      	movs	r3, #0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3720      	adds	r7, #32
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	44020c00 	.word	0x44020c00

08001fcc <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d101      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e19e      	b.n	800231e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001fe0:	4b83      	ldr	r3, [pc, #524]	; (80021f0 <HAL_RCC_ClockConfig+0x224>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 030f 	and.w	r3, r3, #15
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d910      	bls.n	8002010 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fee:	4b80      	ldr	r3, [pc, #512]	; (80021f0 <HAL_RCC_ClockConfig+0x224>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f023 020f 	bic.w	r2, r3, #15
 8001ff6:	497e      	ldr	r1, [pc, #504]	; (80021f0 <HAL_RCC_ClockConfig+0x224>)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ffe:	4b7c      	ldr	r3, [pc, #496]	; (80021f0 <HAL_RCC_ClockConfig+0x224>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 030f 	and.w	r3, r3, #15
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	429a      	cmp	r2, r3
 800200a:	d001      	beq.n	8002010 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e186      	b.n	800231e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0310 	and.w	r3, r3, #16
 8002018:	2b00      	cmp	r3, #0
 800201a:	d012      	beq.n	8002042 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	695a      	ldr	r2, [r3, #20]
 8002020:	4b74      	ldr	r3, [pc, #464]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	0a1b      	lsrs	r3, r3, #8
 8002026:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800202a:	429a      	cmp	r2, r3
 800202c:	d909      	bls.n	8002042 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800202e:	4b71      	ldr	r3, [pc, #452]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	695b      	ldr	r3, [r3, #20]
 800203a:	021b      	lsls	r3, r3, #8
 800203c:	496d      	ldr	r1, [pc, #436]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 800203e:	4313      	orrs	r3, r2
 8002040:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0308 	and.w	r3, r3, #8
 800204a:	2b00      	cmp	r3, #0
 800204c:	d012      	beq.n	8002074 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	691a      	ldr	r2, [r3, #16]
 8002052:	4b68      	ldr	r3, [pc, #416]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 8002054:	6a1b      	ldr	r3, [r3, #32]
 8002056:	091b      	lsrs	r3, r3, #4
 8002058:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800205c:	429a      	cmp	r2, r3
 800205e:	d909      	bls.n	8002074 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002060:	4b64      	ldr	r3, [pc, #400]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 8002062:	6a1b      	ldr	r3, [r3, #32]
 8002064:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	011b      	lsls	r3, r3, #4
 800206e:	4961      	ldr	r1, [pc, #388]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 8002070:	4313      	orrs	r3, r2
 8002072:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0304 	and.w	r3, r3, #4
 800207c:	2b00      	cmp	r3, #0
 800207e:	d010      	beq.n	80020a2 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	68da      	ldr	r2, [r3, #12]
 8002084:	4b5b      	ldr	r3, [pc, #364]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 8002086:	6a1b      	ldr	r3, [r3, #32]
 8002088:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800208c:	429a      	cmp	r2, r3
 800208e:	d908      	bls.n	80020a2 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8002090:	4b58      	ldr	r3, [pc, #352]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 8002092:	6a1b      	ldr	r3, [r3, #32]
 8002094:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	4955      	ldr	r1, [pc, #340]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 800209e:	4313      	orrs	r3, r2
 80020a0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f003 0302 	and.w	r3, r3, #2
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d010      	beq.n	80020d0 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	4b50      	ldr	r3, [pc, #320]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 80020b4:	6a1b      	ldr	r3, [r3, #32]
 80020b6:	f003 030f 	and.w	r3, r3, #15
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d908      	bls.n	80020d0 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80020be:	4b4d      	ldr	r3, [pc, #308]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 80020c0:	6a1b      	ldr	r3, [r3, #32]
 80020c2:	f023 020f 	bic.w	r2, r3, #15
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	689b      	ldr	r3, [r3, #8]
 80020ca:	494a      	ldr	r1, [pc, #296]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 80020cc:	4313      	orrs	r3, r2
 80020ce:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0301 	and.w	r3, r3, #1
 80020d8:	2b00      	cmp	r3, #0
 80020da:	f000 8093 	beq.w	8002204 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	2b03      	cmp	r3, #3
 80020e4:	d107      	bne.n	80020f6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80020e6:	4b43      	ldr	r3, [pc, #268]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d121      	bne.n	8002136 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e113      	b.n	800231e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d107      	bne.n	800210e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020fe:	4b3d      	ldr	r3, [pc, #244]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d115      	bne.n	8002136 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e107      	b.n	800231e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	2b01      	cmp	r3, #1
 8002114:	d107      	bne.n	8002126 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002116:	4b37      	ldr	r3, [pc, #220]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800211e:	2b00      	cmp	r3, #0
 8002120:	d109      	bne.n	8002136 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e0fb      	b.n	800231e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002126:	4b33      	ldr	r3, [pc, #204]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 0302 	and.w	r3, r3, #2
 800212e:	2b00      	cmp	r3, #0
 8002130:	d101      	bne.n	8002136 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e0f3      	b.n	800231e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002136:	4b2f      	ldr	r3, [pc, #188]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 8002138:	69db      	ldr	r3, [r3, #28]
 800213a:	f023 0203 	bic.w	r2, r3, #3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	492c      	ldr	r1, [pc, #176]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 8002144:	4313      	orrs	r3, r2
 8002146:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002148:	f7fe fc16 	bl	8000978 <HAL_GetTick>
 800214c:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	2b03      	cmp	r3, #3
 8002154:	d112      	bne.n	800217c <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002156:	e00a      	b.n	800216e <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002158:	f7fe fc0e 	bl	8000978 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	f241 3288 	movw	r2, #5000	; 0x1388
 8002166:	4293      	cmp	r3, r2
 8002168:	d901      	bls.n	800216e <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e0d7      	b.n	800231e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800216e:	4b21      	ldr	r3, [pc, #132]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 8002170:	69db      	ldr	r3, [r3, #28]
 8002172:	f003 0318 	and.w	r3, r3, #24
 8002176:	2b18      	cmp	r3, #24
 8002178:	d1ee      	bne.n	8002158 <HAL_RCC_ClockConfig+0x18c>
 800217a:	e043      	b.n	8002204 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	2b02      	cmp	r3, #2
 8002182:	d112      	bne.n	80021aa <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002184:	e00a      	b.n	800219c <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002186:	f7fe fbf7 	bl	8000978 <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	f241 3288 	movw	r2, #5000	; 0x1388
 8002194:	4293      	cmp	r3, r2
 8002196:	d901      	bls.n	800219c <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e0c0      	b.n	800231e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800219c:	4b15      	ldr	r3, [pc, #84]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 800219e:	69db      	ldr	r3, [r3, #28]
 80021a0:	f003 0318 	and.w	r3, r3, #24
 80021a4:	2b10      	cmp	r3, #16
 80021a6:	d1ee      	bne.n	8002186 <HAL_RCC_ClockConfig+0x1ba>
 80021a8:	e02c      	b.n	8002204 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d122      	bne.n	80021f8 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80021b2:	e00a      	b.n	80021ca <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80021b4:	f7fe fbe0 	bl	8000978 <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	f241 3288 	movw	r2, #5000	; 0x1388
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d901      	bls.n	80021ca <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e0a9      	b.n	800231e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80021ca:	4b0a      	ldr	r3, [pc, #40]	; (80021f4 <HAL_RCC_ClockConfig+0x228>)
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	f003 0318 	and.w	r3, r3, #24
 80021d2:	2b08      	cmp	r3, #8
 80021d4:	d1ee      	bne.n	80021b4 <HAL_RCC_ClockConfig+0x1e8>
 80021d6:	e015      	b.n	8002204 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80021d8:	f7fe fbce 	bl	8000978 <HAL_GetTick>
 80021dc:	4602      	mov	r2, r0
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	1ad3      	subs	r3, r2, r3
 80021e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d906      	bls.n	80021f8 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e097      	b.n	800231e <HAL_RCC_ClockConfig+0x352>
 80021ee:	bf00      	nop
 80021f0:	40022000 	.word	0x40022000
 80021f4:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80021f8:	4b4b      	ldr	r3, [pc, #300]	; (8002328 <HAL_RCC_ClockConfig+0x35c>)
 80021fa:	69db      	ldr	r3, [r3, #28]
 80021fc:	f003 0318 	and.w	r3, r3, #24
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1e9      	bne.n	80021d8 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f003 0302 	and.w	r3, r3, #2
 800220c:	2b00      	cmp	r3, #0
 800220e:	d010      	beq.n	8002232 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	4b44      	ldr	r3, [pc, #272]	; (8002328 <HAL_RCC_ClockConfig+0x35c>)
 8002216:	6a1b      	ldr	r3, [r3, #32]
 8002218:	f003 030f 	and.w	r3, r3, #15
 800221c:	429a      	cmp	r2, r3
 800221e:	d208      	bcs.n	8002232 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002220:	4b41      	ldr	r3, [pc, #260]	; (8002328 <HAL_RCC_ClockConfig+0x35c>)
 8002222:	6a1b      	ldr	r3, [r3, #32]
 8002224:	f023 020f 	bic.w	r2, r3, #15
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	493e      	ldr	r1, [pc, #248]	; (8002328 <HAL_RCC_ClockConfig+0x35c>)
 800222e:	4313      	orrs	r3, r2
 8002230:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002232:	4b3e      	ldr	r3, [pc, #248]	; (800232c <HAL_RCC_ClockConfig+0x360>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 030f 	and.w	r3, r3, #15
 800223a:	683a      	ldr	r2, [r7, #0]
 800223c:	429a      	cmp	r2, r3
 800223e:	d210      	bcs.n	8002262 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002240:	4b3a      	ldr	r3, [pc, #232]	; (800232c <HAL_RCC_ClockConfig+0x360>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f023 020f 	bic.w	r2, r3, #15
 8002248:	4938      	ldr	r1, [pc, #224]	; (800232c <HAL_RCC_ClockConfig+0x360>)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	4313      	orrs	r3, r2
 800224e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002250:	4b36      	ldr	r3, [pc, #216]	; (800232c <HAL_RCC_ClockConfig+0x360>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 030f 	and.w	r3, r3, #15
 8002258:	683a      	ldr	r2, [r7, #0]
 800225a:	429a      	cmp	r2, r3
 800225c:	d001      	beq.n	8002262 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e05d      	b.n	800231e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0304 	and.w	r3, r3, #4
 800226a:	2b00      	cmp	r3, #0
 800226c:	d010      	beq.n	8002290 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	68da      	ldr	r2, [r3, #12]
 8002272:	4b2d      	ldr	r3, [pc, #180]	; (8002328 <HAL_RCC_ClockConfig+0x35c>)
 8002274:	6a1b      	ldr	r3, [r3, #32]
 8002276:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800227a:	429a      	cmp	r2, r3
 800227c:	d208      	bcs.n	8002290 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800227e:	4b2a      	ldr	r3, [pc, #168]	; (8002328 <HAL_RCC_ClockConfig+0x35c>)
 8002280:	6a1b      	ldr	r3, [r3, #32]
 8002282:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	68db      	ldr	r3, [r3, #12]
 800228a:	4927      	ldr	r1, [pc, #156]	; (8002328 <HAL_RCC_ClockConfig+0x35c>)
 800228c:	4313      	orrs	r3, r2
 800228e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0308 	and.w	r3, r3, #8
 8002298:	2b00      	cmp	r3, #0
 800229a:	d012      	beq.n	80022c2 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	691a      	ldr	r2, [r3, #16]
 80022a0:	4b21      	ldr	r3, [pc, #132]	; (8002328 <HAL_RCC_ClockConfig+0x35c>)
 80022a2:	6a1b      	ldr	r3, [r3, #32]
 80022a4:	091b      	lsrs	r3, r3, #4
 80022a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d209      	bcs.n	80022c2 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80022ae:	4b1e      	ldr	r3, [pc, #120]	; (8002328 <HAL_RCC_ClockConfig+0x35c>)
 80022b0:	6a1b      	ldr	r3, [r3, #32]
 80022b2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	011b      	lsls	r3, r3, #4
 80022bc:	491a      	ldr	r1, [pc, #104]	; (8002328 <HAL_RCC_ClockConfig+0x35c>)
 80022be:	4313      	orrs	r3, r2
 80022c0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 0310 	and.w	r3, r3, #16
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d012      	beq.n	80022f4 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	695a      	ldr	r2, [r3, #20]
 80022d2:	4b15      	ldr	r3, [pc, #84]	; (8002328 <HAL_RCC_ClockConfig+0x35c>)
 80022d4:	6a1b      	ldr	r3, [r3, #32]
 80022d6:	0a1b      	lsrs	r3, r3, #8
 80022d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80022dc:	429a      	cmp	r2, r3
 80022de:	d209      	bcs.n	80022f4 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80022e0:	4b11      	ldr	r3, [pc, #68]	; (8002328 <HAL_RCC_ClockConfig+0x35c>)
 80022e2:	6a1b      	ldr	r3, [r3, #32]
 80022e4:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	695b      	ldr	r3, [r3, #20]
 80022ec:	021b      	lsls	r3, r3, #8
 80022ee:	490e      	ldr	r1, [pc, #56]	; (8002328 <HAL_RCC_ClockConfig+0x35c>)
 80022f0:	4313      	orrs	r3, r2
 80022f2:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80022f4:	f000 f822 	bl	800233c <HAL_RCC_GetSysClockFreq>
 80022f8:	4602      	mov	r2, r0
 80022fa:	4b0b      	ldr	r3, [pc, #44]	; (8002328 <HAL_RCC_ClockConfig+0x35c>)
 80022fc:	6a1b      	ldr	r3, [r3, #32]
 80022fe:	f003 030f 	and.w	r3, r3, #15
 8002302:	490b      	ldr	r1, [pc, #44]	; (8002330 <HAL_RCC_ClockConfig+0x364>)
 8002304:	5ccb      	ldrb	r3, [r1, r3]
 8002306:	fa22 f303 	lsr.w	r3, r2, r3
 800230a:	4a0a      	ldr	r2, [pc, #40]	; (8002334 <HAL_RCC_ClockConfig+0x368>)
 800230c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800230e:	4b0a      	ldr	r3, [pc, #40]	; (8002338 <HAL_RCC_ClockConfig+0x36c>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4618      	mov	r0, r3
 8002314:	f7fe fae6 	bl	80008e4 <HAL_InitTick>
 8002318:	4603      	mov	r3, r0
 800231a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 800231c:	7afb      	ldrb	r3, [r7, #11]
}
 800231e:	4618      	mov	r0, r3
 8002320:	3710      	adds	r7, #16
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	44020c00 	.word	0x44020c00
 800232c:	40022000 	.word	0x40022000
 8002330:	080047b0 	.word	0x080047b0
 8002334:	20000000 	.word	0x20000000
 8002338:	20000004 	.word	0x20000004

0800233c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800233c:	b480      	push	{r7}
 800233e:	b089      	sub	sp, #36	; 0x24
 8002340:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002342:	4b8c      	ldr	r3, [pc, #560]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	f003 0318 	and.w	r3, r3, #24
 800234a:	2b08      	cmp	r3, #8
 800234c:	d102      	bne.n	8002354 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800234e:	4b8a      	ldr	r3, [pc, #552]	; (8002578 <HAL_RCC_GetSysClockFreq+0x23c>)
 8002350:	61fb      	str	r3, [r7, #28]
 8002352:	e107      	b.n	8002564 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002354:	4b87      	ldr	r3, [pc, #540]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 8002356:	69db      	ldr	r3, [r3, #28]
 8002358:	f003 0318 	and.w	r3, r3, #24
 800235c:	2b00      	cmp	r3, #0
 800235e:	d112      	bne.n	8002386 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002360:	4b84      	ldr	r3, [pc, #528]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0320 	and.w	r3, r3, #32
 8002368:	2b00      	cmp	r3, #0
 800236a:	d009      	beq.n	8002380 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800236c:	4b81      	ldr	r3, [pc, #516]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	08db      	lsrs	r3, r3, #3
 8002372:	f003 0303 	and.w	r3, r3, #3
 8002376:	4a81      	ldr	r2, [pc, #516]	; (800257c <HAL_RCC_GetSysClockFreq+0x240>)
 8002378:	fa22 f303 	lsr.w	r3, r2, r3
 800237c:	61fb      	str	r3, [r7, #28]
 800237e:	e0f1      	b.n	8002564 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8002380:	4b7e      	ldr	r3, [pc, #504]	; (800257c <HAL_RCC_GetSysClockFreq+0x240>)
 8002382:	61fb      	str	r3, [r7, #28]
 8002384:	e0ee      	b.n	8002564 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002386:	4b7b      	ldr	r3, [pc, #492]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 8002388:	69db      	ldr	r3, [r3, #28]
 800238a:	f003 0318 	and.w	r3, r3, #24
 800238e:	2b10      	cmp	r3, #16
 8002390:	d102      	bne.n	8002398 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002392:	4b7b      	ldr	r3, [pc, #492]	; (8002580 <HAL_RCC_GetSysClockFreq+0x244>)
 8002394:	61fb      	str	r3, [r7, #28]
 8002396:	e0e5      	b.n	8002564 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002398:	4b76      	ldr	r3, [pc, #472]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 800239a:	69db      	ldr	r3, [r3, #28]
 800239c:	f003 0318 	and.w	r3, r3, #24
 80023a0:	2b18      	cmp	r3, #24
 80023a2:	f040 80dd 	bne.w	8002560 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80023a6:	4b73      	ldr	r3, [pc, #460]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 80023a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023aa:	f003 0303 	and.w	r3, r3, #3
 80023ae:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80023b0:	4b70      	ldr	r3, [pc, #448]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 80023b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b4:	0a1b      	lsrs	r3, r3, #8
 80023b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80023ba:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80023bc:	4b6d      	ldr	r3, [pc, #436]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 80023be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c0:	091b      	lsrs	r3, r3, #4
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80023c8:	4b6a      	ldr	r3, [pc, #424]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 80023ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80023cc:	08db      	lsrs	r3, r3, #3
 80023ce:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80023d2:	68fa      	ldr	r2, [r7, #12]
 80023d4:	fb02 f303 	mul.w	r3, r2, r3
 80023d8:	ee07 3a90 	vmov	s15, r3
 80023dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023e0:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	f000 80b7 	beq.w	800255a <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d003      	beq.n	80023fa <HAL_RCC_GetSysClockFreq+0xbe>
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	2b03      	cmp	r3, #3
 80023f6:	d056      	beq.n	80024a6 <HAL_RCC_GetSysClockFreq+0x16a>
 80023f8:	e077      	b.n	80024ea <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80023fa:	4b5e      	ldr	r3, [pc, #376]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0320 	and.w	r3, r3, #32
 8002402:	2b00      	cmp	r3, #0
 8002404:	d02d      	beq.n	8002462 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002406:	4b5b      	ldr	r3, [pc, #364]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	08db      	lsrs	r3, r3, #3
 800240c:	f003 0303 	and.w	r3, r3, #3
 8002410:	4a5a      	ldr	r2, [pc, #360]	; (800257c <HAL_RCC_GetSysClockFreq+0x240>)
 8002412:	fa22 f303 	lsr.w	r3, r2, r3
 8002416:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	ee07 3a90 	vmov	s15, r3
 800241e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	ee07 3a90 	vmov	s15, r3
 8002428:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800242c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002430:	4b50      	ldr	r3, [pc, #320]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 8002432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002434:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002438:	ee07 3a90 	vmov	s15, r3
 800243c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002440:	ed97 6a02 	vldr	s12, [r7, #8]
 8002444:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8002584 <HAL_RCC_GetSysClockFreq+0x248>
 8002448:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800244c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002450:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002454:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002458:	ee67 7a27 	vmul.f32	s15, s14, s15
 800245c:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8002460:	e065      	b.n	800252e <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	ee07 3a90 	vmov	s15, r3
 8002468:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800246c:	eddf 6a46 	vldr	s13, [pc, #280]	; 8002588 <HAL_RCC_GetSysClockFreq+0x24c>
 8002470:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002474:	4b3f      	ldr	r3, [pc, #252]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 8002476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002478:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800247c:	ee07 3a90 	vmov	s15, r3
 8002480:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002484:	ed97 6a02 	vldr	s12, [r7, #8]
 8002488:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8002584 <HAL_RCC_GetSysClockFreq+0x248>
 800248c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002490:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8002494:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002498:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800249c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024a0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80024a4:	e043      	b.n	800252e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	ee07 3a90 	vmov	s15, r3
 80024ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024b0:	eddf 6a36 	vldr	s13, [pc, #216]	; 800258c <HAL_RCC_GetSysClockFreq+0x250>
 80024b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024b8:	4b2e      	ldr	r3, [pc, #184]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 80024ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024c0:	ee07 3a90 	vmov	s15, r3
 80024c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80024c8:	ed97 6a02 	vldr	s12, [r7, #8]
 80024cc:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8002584 <HAL_RCC_GetSysClockFreq+0x248>
 80024d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80024d8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80024dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024e4:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 80024e8:	e021      	b.n	800252e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	ee07 3a90 	vmov	s15, r3
 80024f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024f4:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002590 <HAL_RCC_GetSysClockFreq+0x254>
 80024f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024fc:	4b1d      	ldr	r3, [pc, #116]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 80024fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002500:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002504:	ee07 3a90 	vmov	s15, r3
 8002508:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800250c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002510:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8002584 <HAL_RCC_GetSysClockFreq+0x248>
 8002514:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002518:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800251c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002520:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002524:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002528:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800252c:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800252e:	4b11      	ldr	r3, [pc, #68]	; (8002574 <HAL_RCC_GetSysClockFreq+0x238>)
 8002530:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002532:	0a5b      	lsrs	r3, r3, #9
 8002534:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002538:	3301      	adds	r3, #1
 800253a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	ee07 3a90 	vmov	s15, r3
 8002542:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002546:	edd7 6a06 	vldr	s13, [r7, #24]
 800254a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800254e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002552:	ee17 3a90 	vmov	r3, s15
 8002556:	61fb      	str	r3, [r7, #28]
 8002558:	e004      	b.n	8002564 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800255a:	2300      	movs	r3, #0
 800255c:	61fb      	str	r3, [r7, #28]
 800255e:	e001      	b.n	8002564 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8002560:	4b06      	ldr	r3, [pc, #24]	; (800257c <HAL_RCC_GetSysClockFreq+0x240>)
 8002562:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8002564:	69fb      	ldr	r3, [r7, #28]
}
 8002566:	4618      	mov	r0, r3
 8002568:	3724      	adds	r7, #36	; 0x24
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	44020c00 	.word	0x44020c00
 8002578:	003d0900 	.word	0x003d0900
 800257c:	03d09000 	.word	0x03d09000
 8002580:	017d7840 	.word	0x017d7840
 8002584:	46000000 	.word	0x46000000
 8002588:	4c742400 	.word	0x4c742400
 800258c:	4bbebc20 	.word	0x4bbebc20
 8002590:	4a742400 	.word	0x4a742400

08002594 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8002598:	f7ff fed0 	bl	800233c <HAL_RCC_GetSysClockFreq>
 800259c:	4602      	mov	r2, r0
 800259e:	4b08      	ldr	r3, [pc, #32]	; (80025c0 <HAL_RCC_GetHCLKFreq+0x2c>)
 80025a0:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80025a2:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80025a6:	4907      	ldr	r1, [pc, #28]	; (80025c4 <HAL_RCC_GetHCLKFreq+0x30>)
 80025a8:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80025aa:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80025ae:	fa22 f303 	lsr.w	r3, r2, r3
 80025b2:	4a05      	ldr	r2, [pc, #20]	; (80025c8 <HAL_RCC_GetHCLKFreq+0x34>)
 80025b4:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80025b6:	4b04      	ldr	r3, [pc, #16]	; (80025c8 <HAL_RCC_GetHCLKFreq+0x34>)
 80025b8:	681b      	ldr	r3, [r3, #0]
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	44020c00 	.word	0x44020c00
 80025c4:	080047b0 	.word	0x080047b0
 80025c8:	20000000 	.word	0x20000000

080025cc <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80025cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025d0:	b0d8      	sub	sp, #352	; 0x160
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	f8c7 014c 	str.w	r0, [r7, #332]	; 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80025d8:	2300      	movs	r3, #0
 80025da:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80025de:	2300      	movs	r3, #0
 80025e0:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80025e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80025e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ec:	f002 7480 	and.w	r4, r2, #16777216	; 0x1000000
 80025f0:	2500      	movs	r5, #0
 80025f2:	ea54 0305 	orrs.w	r3, r4, r5
 80025f6:	d00b      	beq.n	8002610 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 80025f8:	4bcd      	ldr	r3, [pc, #820]	; (8002930 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80025fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80025fe:	f023 4140 	bic.w	r1, r3, #3221225472	; 0xc0000000
 8002602:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002608:	4ac9      	ldr	r2, [pc, #804]	; (8002930 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800260a:	430b      	orrs	r3, r1
 800260c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002610:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002618:	f002 0801 	and.w	r8, r2, #1
 800261c:	f04f 0900 	mov.w	r9, #0
 8002620:	ea58 0309 	orrs.w	r3, r8, r9
 8002624:	d042      	beq.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8002626:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800262a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800262c:	2b05      	cmp	r3, #5
 800262e:	d823      	bhi.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8002630:	a201      	add	r2, pc, #4	; (adr r2, 8002638 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8002632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002636:	bf00      	nop
 8002638:	08002681 	.word	0x08002681
 800263c:	08002651 	.word	0x08002651
 8002640:	08002665 	.word	0x08002665
 8002644:	08002681 	.word	0x08002681
 8002648:	08002681 	.word	0x08002681
 800264c:	08002681 	.word	0x08002681
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002650:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002654:	3308      	adds	r3, #8
 8002656:	4618      	mov	r0, r3
 8002658:	f001 ff42 	bl	80044e0 <RCCEx_PLL2_Config>
 800265c:	4603      	mov	r3, r0
 800265e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8002662:	e00e      	b.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002664:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002668:	3330      	adds	r3, #48	; 0x30
 800266a:	4618      	mov	r0, r3
 800266c:	f001 ffd0 	bl	8004610 <RCCEx_PLL3_Config>
 8002670:	4603      	mov	r3, r0
 8002672:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8002676:	e004      	b.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 800267e:	e000      	b.n	8002682 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8002680:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002682:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002686:	2b00      	cmp	r3, #0
 8002688:	d10c      	bne.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800268a:	4ba9      	ldr	r3, [pc, #676]	; (8002930 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800268c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002690:	f023 0107 	bic.w	r1, r3, #7
 8002694:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800269a:	4aa5      	ldr	r2, [pc, #660]	; (8002930 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800269c:	430b      	orrs	r3, r1
 800269e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80026a2:	e003      	b.n	80026ac <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026a4:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80026a8:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80026ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80026b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b4:	f002 0a02 	and.w	sl, r2, #2
 80026b8:	f04f 0b00 	mov.w	fp, #0
 80026bc:	ea5a 030b 	orrs.w	r3, sl, fp
 80026c0:	f000 8088 	beq.w	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80026c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80026c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026ca:	2b28      	cmp	r3, #40	; 0x28
 80026cc:	d868      	bhi.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80026ce:	a201      	add	r2, pc, #4	; (adr r2, 80026d4 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80026d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026d4:	080027a9 	.word	0x080027a9
 80026d8:	080027a1 	.word	0x080027a1
 80026dc:	080027a1 	.word	0x080027a1
 80026e0:	080027a1 	.word	0x080027a1
 80026e4:	080027a1 	.word	0x080027a1
 80026e8:	080027a1 	.word	0x080027a1
 80026ec:	080027a1 	.word	0x080027a1
 80026f0:	080027a1 	.word	0x080027a1
 80026f4:	08002779 	.word	0x08002779
 80026f8:	080027a1 	.word	0x080027a1
 80026fc:	080027a1 	.word	0x080027a1
 8002700:	080027a1 	.word	0x080027a1
 8002704:	080027a1 	.word	0x080027a1
 8002708:	080027a1 	.word	0x080027a1
 800270c:	080027a1 	.word	0x080027a1
 8002710:	080027a1 	.word	0x080027a1
 8002714:	0800278d 	.word	0x0800278d
 8002718:	080027a1 	.word	0x080027a1
 800271c:	080027a1 	.word	0x080027a1
 8002720:	080027a1 	.word	0x080027a1
 8002724:	080027a1 	.word	0x080027a1
 8002728:	080027a1 	.word	0x080027a1
 800272c:	080027a1 	.word	0x080027a1
 8002730:	080027a1 	.word	0x080027a1
 8002734:	080027a9 	.word	0x080027a9
 8002738:	080027a1 	.word	0x080027a1
 800273c:	080027a1 	.word	0x080027a1
 8002740:	080027a1 	.word	0x080027a1
 8002744:	080027a1 	.word	0x080027a1
 8002748:	080027a1 	.word	0x080027a1
 800274c:	080027a1 	.word	0x080027a1
 8002750:	080027a1 	.word	0x080027a1
 8002754:	080027a9 	.word	0x080027a9
 8002758:	080027a1 	.word	0x080027a1
 800275c:	080027a1 	.word	0x080027a1
 8002760:	080027a1 	.word	0x080027a1
 8002764:	080027a1 	.word	0x080027a1
 8002768:	080027a1 	.word	0x080027a1
 800276c:	080027a1 	.word	0x080027a1
 8002770:	080027a1 	.word	0x080027a1
 8002774:	080027a9 	.word	0x080027a9
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002778:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800277c:	3308      	adds	r3, #8
 800277e:	4618      	mov	r0, r3
 8002780:	f001 feae 	bl	80044e0 <RCCEx_PLL2_Config>
 8002784:	4603      	mov	r3, r0
 8002786:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800278a:	e00e      	b.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800278c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002790:	3330      	adds	r3, #48	; 0x30
 8002792:	4618      	mov	r0, r3
 8002794:	f001 ff3c 	bl	8004610 <RCCEx_PLL3_Config>
 8002798:	4603      	mov	r3, r0
 800279a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 800279e:	e004      	b.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 80027a6:	e000      	b.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 80027a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80027aa:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d10c      	bne.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80027b2:	4b5f      	ldr	r3, [pc, #380]	; (8002930 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80027b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80027b8:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 80027bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80027c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027c2:	4a5b      	ldr	r2, [pc, #364]	; (8002930 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80027c4:	430b      	orrs	r3, r1
 80027c6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80027ca:	e003      	b.n	80027d4 <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027cc:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80027d0:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80027d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80027d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027dc:	f002 0304 	and.w	r3, r2, #4
 80027e0:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 80027e4:	2300      	movs	r3, #0
 80027e6:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80027ea:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	; 0x140
 80027ee:	460b      	mov	r3, r1
 80027f0:	4313      	orrs	r3, r2
 80027f2:	d04e      	beq.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 80027f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80027f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80027fa:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80027fe:	d02c      	beq.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8002800:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8002804:	d825      	bhi.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002806:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800280a:	d028      	beq.n	800285e <HAL_RCCEx_PeriphCLKConfig+0x292>
 800280c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002810:	d81f      	bhi.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002812:	2bc0      	cmp	r3, #192	; 0xc0
 8002814:	d025      	beq.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8002816:	2bc0      	cmp	r3, #192	; 0xc0
 8002818:	d81b      	bhi.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x286>
 800281a:	2b80      	cmp	r3, #128	; 0x80
 800281c:	d00f      	beq.n	800283e <HAL_RCCEx_PeriphCLKConfig+0x272>
 800281e:	2b80      	cmp	r3, #128	; 0x80
 8002820:	d817      	bhi.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8002822:	2b00      	cmp	r3, #0
 8002824:	d01f      	beq.n	8002866 <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8002826:	2b40      	cmp	r3, #64	; 0x40
 8002828:	d113      	bne.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800282a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800282e:	3308      	adds	r3, #8
 8002830:	4618      	mov	r0, r3
 8002832:	f001 fe55 	bl	80044e0 <RCCEx_PLL2_Config>
 8002836:	4603      	mov	r3, r0
 8002838:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 800283c:	e014      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800283e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002842:	3330      	adds	r3, #48	; 0x30
 8002844:	4618      	mov	r0, r3
 8002846:	f001 fee3 	bl	8004610 <RCCEx_PLL3_Config>
 800284a:	4603      	mov	r3, r0
 800284c:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8002850:	e00a      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8002858:	e006      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800285a:	bf00      	nop
 800285c:	e004      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800285e:	bf00      	nop
 8002860:	e002      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002862:	bf00      	nop
 8002864:	e000      	b.n	8002868 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8002866:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002868:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800286c:	2b00      	cmp	r3, #0
 800286e:	d10c      	bne.n	800288a <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002870:	4b2f      	ldr	r3, [pc, #188]	; (8002930 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002872:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002876:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800287a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800287e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002880:	4a2b      	ldr	r2, [pc, #172]	; (8002930 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8002882:	430b      	orrs	r3, r1
 8002884:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002888:	e003      	b.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800288a:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800288e:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002892:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289a:	f002 0308 	and.w	r3, r2, #8
 800289e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80028a2:	2300      	movs	r3, #0
 80028a4:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 80028a8:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	; 0x138
 80028ac:	460b      	mov	r3, r1
 80028ae:	4313      	orrs	r3, r2
 80028b0:	d056      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 80028b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80028b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80028b8:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80028bc:	d031      	beq.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x356>
 80028be:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80028c2:	d82a      	bhi.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80028c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028c8:	d02d      	beq.n	8002926 <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80028ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028ce:	d824      	bhi.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80028d0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80028d4:	d029      	beq.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80028d6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80028da:	d81e      	bhi.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80028dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028e0:	d011      	beq.n	8002906 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80028e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028e6:	d818      	bhi.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d023      	beq.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80028ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028f0:	d113      	bne.n	800291a <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80028f2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80028f6:	3308      	adds	r3, #8
 80028f8:	4618      	mov	r0, r3
 80028fa:	f001 fdf1 	bl	80044e0 <RCCEx_PLL2_Config>
 80028fe:	4603      	mov	r3, r0
 8002900:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8002904:	e017      	b.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002906:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800290a:	3330      	adds	r3, #48	; 0x30
 800290c:	4618      	mov	r0, r3
 800290e:	f001 fe7f 	bl	8004610 <RCCEx_PLL3_Config>
 8002912:	4603      	mov	r3, r0
 8002914:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 8002918:	e00d      	b.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8002920:	e009      	b.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002922:	bf00      	nop
 8002924:	e007      	b.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8002926:	bf00      	nop
 8002928:	e005      	b.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800292a:	bf00      	nop
 800292c:	e003      	b.n	8002936 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800292e:	bf00      	nop
 8002930:	44020c00 	.word	0x44020c00
        break;
 8002934:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002936:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800293a:	2b00      	cmp	r3, #0
 800293c:	d10c      	bne.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800293e:	4bbb      	ldr	r3, [pc, #748]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002940:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002944:	f423 6160 	bic.w	r1, r3, #3584	; 0xe00
 8002948:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800294c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800294e:	4ab7      	ldr	r2, [pc, #732]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002950:	430b      	orrs	r3, r1
 8002952:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002956:	e003      	b.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002958:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800295c:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002960:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002968:	f002 0310 	and.w	r3, r2, #16
 800296c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8002970:	2300      	movs	r3, #0
 8002972:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8002976:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	; 0x130
 800297a:	460b      	mov	r3, r1
 800297c:	4313      	orrs	r3, r2
 800297e:	d053      	beq.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8002980:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002984:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002986:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800298a:	d031      	beq.n	80029f0 <HAL_RCCEx_PeriphCLKConfig+0x424>
 800298c:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8002990:	d82a      	bhi.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8002992:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002996:	d02d      	beq.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8002998:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800299c:	d824      	bhi.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800299e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80029a2:	d029      	beq.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80029a4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80029a8:	d81e      	bhi.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80029aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029ae:	d011      	beq.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x408>
 80029b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029b4:	d818      	bhi.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d020      	beq.n	80029fc <HAL_RCCEx_PeriphCLKConfig+0x430>
 80029ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029be:	d113      	bne.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80029c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80029c4:	3308      	adds	r3, #8
 80029c6:	4618      	mov	r0, r3
 80029c8:	f001 fd8a 	bl	80044e0 <RCCEx_PLL2_Config>
 80029cc:	4603      	mov	r3, r0
 80029ce:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80029d2:	e014      	b.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80029d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80029d8:	3330      	adds	r3, #48	; 0x30
 80029da:	4618      	mov	r0, r3
 80029dc:	f001 fe18 	bl	8004610 <RCCEx_PLL3_Config>
 80029e0:	4603      	mov	r3, r0
 80029e2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80029e6:	e00a      	b.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 80029ee:	e006      	b.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80029f0:	bf00      	nop
 80029f2:	e004      	b.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80029f4:	bf00      	nop
 80029f6:	e002      	b.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80029f8:	bf00      	nop
 80029fa:	e000      	b.n	80029fe <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80029fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80029fe:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d10c      	bne.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8002a06:	4b89      	ldr	r3, [pc, #548]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002a08:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002a0c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8002a10:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002a14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a16:	4a85      	ldr	r2, [pc, #532]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002a18:	430b      	orrs	r3, r1
 8002a1a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002a1e:	e003      	b.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a20:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002a24:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002a28:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a30:	f002 0320 	and.w	r3, r2, #32
 8002a34:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8002a38:	2300      	movs	r3, #0
 8002a3a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8002a3e:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	; 0x128
 8002a42:	460b      	mov	r3, r1
 8002a44:	4313      	orrs	r3, r2
 8002a46:	d053      	beq.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8002a48:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002a4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a4e:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
 8002a52:	d031      	beq.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8002a54:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
 8002a58:	d82a      	bhi.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002a5a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a5e:	d02d      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002a60:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a64:	d824      	bhi.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002a66:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 8002a6a:	d029      	beq.n	8002ac0 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8002a6c:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 8002a70:	d81e      	bhi.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002a72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a76:	d011      	beq.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8002a78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a7c:	d818      	bhi.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d020      	beq.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 8002a82:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a86:	d113      	bne.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002a88:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002a8c:	3308      	adds	r3, #8
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f001 fd26 	bl	80044e0 <RCCEx_PLL2_Config>
 8002a94:	4603      	mov	r3, r0
 8002a96:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8002a9a:	e014      	b.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002a9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002aa0:	3330      	adds	r3, #48	; 0x30
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f001 fdb4 	bl	8004610 <RCCEx_PLL3_Config>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8002aae:	e00a      	b.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8002ab6:	e006      	b.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002ab8:	bf00      	nop
 8002aba:	e004      	b.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002abc:	bf00      	nop
 8002abe:	e002      	b.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002ac0:	bf00      	nop
 8002ac2:	e000      	b.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8002ac4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ac6:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d10c      	bne.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8002ace:	4b57      	ldr	r3, [pc, #348]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002ad0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002ad4:	f423 3160 	bic.w	r1, r3, #229376	; 0x38000
 8002ad8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ade:	4a53      	ldr	r2, [pc, #332]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002ae0:	430b      	orrs	r3, r1
 8002ae2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002ae6:	e003      	b.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ae8:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002aec:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002af0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002af8:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8002afc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002b00:	2300      	movs	r3, #0
 8002b02:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002b06:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	; 0x120
 8002b0a:	460b      	mov	r3, r1
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	d053      	beq.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8002b10:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002b14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b16:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002b1a:	d031      	beq.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8002b1c:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002b20:	d82a      	bhi.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002b22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b26:	d02d      	beq.n	8002b84 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8002b28:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002b2c:	d824      	bhi.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002b2e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002b32:	d029      	beq.n	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8002b34:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002b38:	d81e      	bhi.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002b3a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002b3e:	d011      	beq.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8002b40:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002b44:	d818      	bhi.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d020      	beq.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8002b4a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002b4e:	d113      	bne.n	8002b78 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002b50:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002b54:	3308      	adds	r3, #8
 8002b56:	4618      	mov	r0, r3
 8002b58:	f001 fcc2 	bl	80044e0 <RCCEx_PLL2_Config>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8002b62:	e014      	b.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002b64:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002b68:	3330      	adds	r3, #48	; 0x30
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f001 fd50 	bl	8004610 <RCCEx_PLL3_Config>
 8002b70:	4603      	mov	r3, r0
 8002b72:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 8002b76:	e00a      	b.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8002b7e:	e006      	b.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002b80:	bf00      	nop
 8002b82:	e004      	b.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002b84:	bf00      	nop
 8002b86:	e002      	b.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002b88:	bf00      	nop
 8002b8a:	e000      	b.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8002b8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b8e:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d10c      	bne.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 8002b96:	4b25      	ldr	r3, [pc, #148]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002b98:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002b9c:	f423 11e0 	bic.w	r1, r3, #1835008	; 0x1c0000
 8002ba0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002ba4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ba6:	4a21      	ldr	r2, [pc, #132]	; (8002c2c <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8002ba8:	430b      	orrs	r3, r1
 8002baa:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002bae:	e003      	b.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bb0:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002bb4:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002bb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bc0:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8002bc4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8002bc8:	2300      	movs	r3, #0
 8002bca:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002bce:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	; 0x118
 8002bd2:	460b      	mov	r3, r1
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	d055      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 8002bd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002bdc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002bde:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8002be2:	d033      	beq.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x680>
 8002be4:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8002be8:	d82c      	bhi.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002bea:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002bee:	d02f      	beq.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8002bf0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002bf4:	d826      	bhi.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002bf6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002bfa:	d02b      	beq.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x688>
 8002bfc:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002c00:	d820      	bhi.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002c02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c06:	d013      	beq.n	8002c30 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8002c08:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c0c:	d81a      	bhi.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x678>
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d022      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8002c12:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002c16:	d115      	bne.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c18:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002c1c:	3308      	adds	r3, #8
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f001 fc5e 	bl	80044e0 <RCCEx_PLL2_Config>
 8002c24:	4603      	mov	r3, r0
 8002c26:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8002c2a:	e016      	b.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8002c2c:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002c30:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002c34:	3330      	adds	r3, #48	; 0x30
 8002c36:	4618      	mov	r0, r3
 8002c38:	f001 fcea 	bl	8004610 <RCCEx_PLL3_Config>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 8002c42:	e00a      	b.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8002c4a:	e006      	b.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002c4c:	bf00      	nop
 8002c4e:	e004      	b.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002c50:	bf00      	nop
 8002c52:	e002      	b.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002c54:	bf00      	nop
 8002c56:	e000      	b.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8002c58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c5a:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d10c      	bne.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 8002c62:	4bbb      	ldr	r3, [pc, #748]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002c64:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002c68:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8002c6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002c70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002c72:	4ab7      	ldr	r2, [pc, #732]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002c74:	430b      	orrs	r3, r1
 8002c76:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002c7a:	e003      	b.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c7c:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002c80:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 8002c84:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c8c:	f402 7380 	and.w	r3, r2, #256	; 0x100
 8002c90:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002c94:	2300      	movs	r3, #0
 8002c96:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002c9a:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	; 0x110
 8002c9e:	460b      	mov	r3, r1
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	d053      	beq.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 8002ca4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002ca8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002caa:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8002cae:	d031      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8002cb0:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8002cb4:	d82a      	bhi.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002cb6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002cba:	d02d      	beq.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8002cbc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002cc0:	d824      	bhi.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002cc2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002cc6:	d029      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x750>
 8002cc8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002ccc:	d81e      	bhi.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002cce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002cd2:	d011      	beq.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 8002cd4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002cd8:	d818      	bhi.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d020      	beq.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x754>
 8002cde:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ce2:	d113      	bne.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002ce4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002ce8:	3308      	adds	r3, #8
 8002cea:	4618      	mov	r0, r3
 8002cec:	f001 fbf8 	bl	80044e0 <RCCEx_PLL2_Config>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8002cf6:	e014      	b.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002cf8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002cfc:	3330      	adds	r3, #48	; 0x30
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f001 fc86 	bl	8004610 <RCCEx_PLL3_Config>
 8002d04:	4603      	mov	r3, r0
 8002d06:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 8002d0a:	e00a      	b.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8002d12:	e006      	b.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002d14:	bf00      	nop
 8002d16:	e004      	b.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002d18:	bf00      	nop
 8002d1a:	e002      	b.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002d1c:	bf00      	nop
 8002d1e:	e000      	b.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8002d20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d22:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d10c      	bne.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8002d2a:	4b89      	ldr	r3, [pc, #548]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002d2c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002d30:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8002d34:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002d38:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d3a:	4a85      	ldr	r2, [pc, #532]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002d3c:	430b      	orrs	r3, r1
 8002d3e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002d42:	e003      	b.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d44:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002d48:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8002d4c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d54:	f402 7300 	and.w	r3, r2, #512	; 0x200
 8002d58:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002d62:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8002d66:	460b      	mov	r3, r1
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	d055      	beq.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8002d6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002d70:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002d74:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
 8002d78:	d031      	beq.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x812>
 8002d7a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
 8002d7e:	d82a      	bhi.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002d80:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d84:	d02d      	beq.n	8002de2 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8002d86:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d8a:	d824      	bhi.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002d8c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8002d90:	d029      	beq.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8002d92:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8002d96:	d81e      	bhi.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002d98:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002d9c:	d011      	beq.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8002d9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002da2:	d818      	bhi.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d020      	beq.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8002da8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002dac:	d113      	bne.n	8002dd6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002dae:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002db2:	3308      	adds	r3, #8
 8002db4:	4618      	mov	r0, r3
 8002db6:	f001 fb93 	bl	80044e0 <RCCEx_PLL2_Config>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8002dc0:	e014      	b.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002dc2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002dc6:	3330      	adds	r3, #48	; 0x30
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f001 fc21 	bl	8004610 <RCCEx_PLL3_Config>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8002dd4:	e00a      	b.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8002ddc:	e006      	b.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002dde:	bf00      	nop
 8002de0:	e004      	b.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002de2:	bf00      	nop
 8002de4:	e002      	b.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002de6:	bf00      	nop
 8002de8:	e000      	b.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8002dea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002dec:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d10d      	bne.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8002df4:	4b56      	ldr	r3, [pc, #344]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002df6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002dfa:	f023 5160 	bic.w	r1, r3, #939524096	; 0x38000000
 8002dfe:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002e02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e06:	4a52      	ldr	r2, [pc, #328]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002e08:	430b      	orrs	r3, r1
 8002e0a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002e0e:	e003      	b.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e10:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002e14:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8002e18:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e20:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8002e24:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8002e28:	2300      	movs	r3, #0
 8002e2a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002e2e:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8002e32:	460b      	mov	r3, r1
 8002e34:	4313      	orrs	r3, r2
 8002e36:	d044      	beq.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8002e38:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002e3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e40:	2b05      	cmp	r3, #5
 8002e42:	d823      	bhi.n	8002e8c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8002e44:	a201      	add	r2, pc, #4	; (adr r2, 8002e4c <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8002e46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e4a:	bf00      	nop
 8002e4c:	08002e95 	.word	0x08002e95
 8002e50:	08002e65 	.word	0x08002e65
 8002e54:	08002e79 	.word	0x08002e79
 8002e58:	08002e95 	.word	0x08002e95
 8002e5c:	08002e95 	.word	0x08002e95
 8002e60:	08002e95 	.word	0x08002e95
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e64:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002e68:	3308      	adds	r3, #8
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f001 fb38 	bl	80044e0 <RCCEx_PLL2_Config>
 8002e70:	4603      	mov	r3, r0
 8002e72:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8002e76:	e00e      	b.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002e78:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002e7c:	3330      	adds	r3, #48	; 0x30
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f001 fbc6 	bl	8004610 <RCCEx_PLL3_Config>
 8002e84:	4603      	mov	r3, r0
 8002e86:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8002e8a:	e004      	b.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8002e92:	e000      	b.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8002e94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e96:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d10d      	bne.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8002e9e:	4b2c      	ldr	r3, [pc, #176]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002ea0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002ea4:	f023 0107 	bic.w	r1, r3, #7
 8002ea8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002eac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002eb0:	4a27      	ldr	r2, [pc, #156]	; (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8002eb2:	430b      	orrs	r3, r1
 8002eb4:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 8002eb8:	e003      	b.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002eba:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002ebe:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8002ec2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eca:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8002ece:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8002ed8:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8002edc:	460b      	mov	r3, r1
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	d04f      	beq.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8002ee2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eea:	2b50      	cmp	r3, #80	; 0x50
 8002eec:	d029      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8002eee:	2b50      	cmp	r3, #80	; 0x50
 8002ef0:	d823      	bhi.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002ef2:	2b40      	cmp	r3, #64	; 0x40
 8002ef4:	d027      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8002ef6:	2b40      	cmp	r3, #64	; 0x40
 8002ef8:	d81f      	bhi.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002efa:	2b30      	cmp	r3, #48	; 0x30
 8002efc:	d025      	beq.n	8002f4a <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8002efe:	2b30      	cmp	r3, #48	; 0x30
 8002f00:	d81b      	bhi.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002f02:	2b20      	cmp	r3, #32
 8002f04:	d00f      	beq.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8002f06:	2b20      	cmp	r3, #32
 8002f08:	d817      	bhi.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d022      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8002f0e:	2b10      	cmp	r3, #16
 8002f10:	d113      	bne.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f12:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002f16:	3308      	adds	r3, #8
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f001 fae1 	bl	80044e0 <RCCEx_PLL2_Config>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8002f24:	e017      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002f26:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002f2a:	3330      	adds	r3, #48	; 0x30
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f001 fb6f 	bl	8004610 <RCCEx_PLL3_Config>
 8002f32:	4603      	mov	r3, r0
 8002f34:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8002f38:	e00d      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8002f40:	e009      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8002f42:	bf00      	nop
 8002f44:	e007      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8002f46:	bf00      	nop
 8002f48:	e005      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8002f4a:	bf00      	nop
 8002f4c:	e003      	b.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8002f4e:	bf00      	nop
 8002f50:	44020c00 	.word	0x44020c00
        break;
 8002f54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f56:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d10d      	bne.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8002f5e:	4baf      	ldr	r3, [pc, #700]	; (800321c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002f60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002f64:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8002f68:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f70:	4aaa      	ldr	r2, [pc, #680]	; (800321c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8002f72:	430b      	orrs	r3, r1
 8002f74:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 8002f78:	e003      	b.n	8002f82 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f7a:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8002f7e:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002f82:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f8a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8002f8e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8002f92:	2300      	movs	r3, #0
 8002f94:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002f98:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	d055      	beq.n	800304e <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8002fa2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002fa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002faa:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8002fae:	d031      	beq.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8002fb0:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8002fb4:	d82a      	bhi.n	800300c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8002fb6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002fba:	d02d      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8002fbc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002fc0:	d824      	bhi.n	800300c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8002fc2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002fc6:	d029      	beq.n	800301c <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8002fc8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002fcc:	d81e      	bhi.n	800300c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8002fce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002fd2:	d011      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8002fd4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002fd8:	d818      	bhi.n	800300c <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d020      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8002fde:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fe2:	d113      	bne.n	800300c <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002fe4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002fe8:	3308      	adds	r3, #8
 8002fea:	4618      	mov	r0, r3
 8002fec:	f001 fa78 	bl	80044e0 <RCCEx_PLL2_Config>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8002ff6:	e014      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002ff8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002ffc:	3330      	adds	r3, #48	; 0x30
 8002ffe:	4618      	mov	r0, r3
 8003000:	f001 fb06 	bl	8004610 <RCCEx_PLL3_Config>
 8003004:	4603      	mov	r3, r0
 8003006:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 800300a:	e00a      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8003012:	e006      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8003014:	bf00      	nop
 8003016:	e004      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8003018:	bf00      	nop
 800301a:	e002      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 800301c:	bf00      	nop
 800301e:	e000      	b.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8003020:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003022:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10d      	bne.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800302a:	4b7c      	ldr	r3, [pc, #496]	; (800321c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800302c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003030:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8003034:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003038:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800303c:	4a77      	ldr	r2, [pc, #476]	; (800321c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800303e:	430b      	orrs	r3, r1
 8003040:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003044:	e003      	b.n	800304e <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003046:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800304a:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800304e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003056:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800305a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800305e:	2300      	movs	r3, #0
 8003060:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8003064:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8003068:	460b      	mov	r3, r1
 800306a:	4313      	orrs	r3, r2
 800306c:	d03d      	beq.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 800306e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003072:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003076:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800307a:	d01b      	beq.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0xae8>
 800307c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003080:	d814      	bhi.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8003082:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003086:	d017      	beq.n	80030b8 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8003088:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800308c:	d80e      	bhi.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800308e:	2b00      	cmp	r3, #0
 8003090:	d014      	beq.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8003092:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003096:	d109      	bne.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003098:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800309c:	3330      	adds	r3, #48	; 0x30
 800309e:	4618      	mov	r0, r3
 80030a0:	f001 fab6 	bl	8004610 <RCCEx_PLL3_Config>
 80030a4:	4603      	mov	r3, r0
 80030a6:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 80030aa:	e008      	b.n	80030be <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 80030b2:	e004      	b.n	80030be <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80030b4:	bf00      	nop
 80030b6:	e002      	b.n	80030be <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80030b8:	bf00      	nop
 80030ba:	e000      	b.n	80030be <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 80030bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030be:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d10d      	bne.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80030c6:	4b55      	ldr	r3, [pc, #340]	; (800321c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80030c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80030cc:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80030d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80030d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030d8:	4a50      	ldr	r2, [pc, #320]	; (800321c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80030da:	430b      	orrs	r3, r1
 80030dc:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 80030e0:	e003      	b.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030e2:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80030e6:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80030ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f2:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 80030f6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80030fa:	2300      	movs	r3, #0
 80030fc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003100:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8003104:	460b      	mov	r3, r1
 8003106:	4313      	orrs	r3, r2
 8003108:	d03d      	beq.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 800310a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800310e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003112:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003116:	d01b      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8003118:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800311c:	d814      	bhi.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800311e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003122:	d017      	beq.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8003124:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003128:	d80e      	bhi.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800312a:	2b00      	cmp	r3, #0
 800312c:	d014      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 800312e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003132:	d109      	bne.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003134:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003138:	3330      	adds	r3, #48	; 0x30
 800313a:	4618      	mov	r0, r3
 800313c:	f001 fa68 	bl	8004610 <RCCEx_PLL3_Config>
 8003140:	4603      	mov	r3, r0
 8003142:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8003146:	e008      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 800314e:	e004      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8003150:	bf00      	nop
 8003152:	e002      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8003154:	bf00      	nop
 8003156:	e000      	b.n	800315a <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8003158:	bf00      	nop
    }

    if (ret == HAL_OK)
 800315a:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800315e:	2b00      	cmp	r3, #0
 8003160:	d10d      	bne.n	800317e <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8003162:	4b2e      	ldr	r3, [pc, #184]	; (800321c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003164:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8003168:	f423 2140 	bic.w	r1, r3, #786432	; 0xc0000
 800316c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003170:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003174:	4a29      	ldr	r2, [pc, #164]	; (800321c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003176:	430b      	orrs	r3, r1
 8003178:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 800317c:	e003      	b.n	8003186 <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800317e:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003182:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003186:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800318a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800318e:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8003192:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003196:	2300      	movs	r3, #0
 8003198:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800319c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80031a0:	460b      	mov	r3, r1
 80031a2:	4313      	orrs	r3, r2
 80031a4:	d040      	beq.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 80031a6:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80031aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80031ae:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80031b2:	d01b      	beq.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0xc20>
 80031b4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80031b8:	d814      	bhi.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80031ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80031be:	d017      	beq.n	80031f0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 80031c0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80031c4:	d80e      	bhi.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d014      	beq.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80031ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80031ce:	d109      	bne.n	80031e4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80031d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80031d4:	3330      	adds	r3, #48	; 0x30
 80031d6:	4618      	mov	r0, r3
 80031d8:	f001 fa1a 	bl	8004610 <RCCEx_PLL3_Config>
 80031dc:	4603      	mov	r3, r0
 80031de:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 80031e2:	e008      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 80031ea:	e004      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80031ec:	bf00      	nop
 80031ee:	e002      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80031f0:	bf00      	nop
 80031f2:	e000      	b.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80031f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031f6:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d110      	bne.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80031fe:	4b07      	ldr	r3, [pc, #28]	; (800321c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003200:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8003204:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003208:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800320c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003210:	4a02      	ldr	r2, [pc, #8]	; (800321c <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8003212:	430b      	orrs	r3, r1
 8003214:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8003218:	e006      	b.n	8003228 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 800321a:	bf00      	nop
 800321c:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003220:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003224:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003228:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800322c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003230:	2100      	movs	r1, #0
 8003232:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8003236:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800323a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800323e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8003242:	460b      	mov	r3, r1
 8003244:	4313      	orrs	r3, r2
 8003246:	d03d      	beq.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8003248:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800324c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003250:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003254:	d01b      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8003256:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800325a:	d814      	bhi.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 800325c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003260:	d017      	beq.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8003262:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003266:	d80e      	bhi.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8003268:	2b00      	cmp	r3, #0
 800326a:	d014      	beq.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0xcca>
 800326c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003270:	d109      	bne.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003272:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003276:	3330      	adds	r3, #48	; 0x30
 8003278:	4618      	mov	r0, r3
 800327a:	f001 f9c9 	bl	8004610 <RCCEx_PLL3_Config>
 800327e:	4603      	mov	r3, r0
 8003280:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8003284:	e008      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 800328c:	e004      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 800328e:	bf00      	nop
 8003290:	e002      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8003292:	bf00      	nop
 8003294:	e000      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8003296:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003298:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800329c:	2b00      	cmp	r3, #0
 800329e:	d10d      	bne.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80032a0:	4bbe      	ldr	r3, [pc, #760]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80032a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80032a6:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 80032aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80032ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80032b2:	4aba      	ldr	r2, [pc, #744]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 80032b4:	430b      	orrs	r3, r1
 80032b6:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 80032ba:	e003      	b.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032bc:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80032c0:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 80032c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80032c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032cc:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 80032d0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80032d4:	2300      	movs	r3, #0
 80032d6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80032da:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80032de:	460b      	mov	r3, r1
 80032e0:	4313      	orrs	r3, r2
 80032e2:	d035      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 80032e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80032e8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80032ec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032f0:	d015      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0xd52>
 80032f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032f6:	d80e      	bhi.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d012      	beq.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xd56>
 80032fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003300:	d109      	bne.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003302:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003306:	3330      	adds	r3, #48	; 0x30
 8003308:	4618      	mov	r0, r3
 800330a:	f001 f981 	bl	8004610 <RCCEx_PLL3_Config>
 800330e:	4603      	mov	r3, r0
 8003310:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8003314:	e006      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 800331c:	e002      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 800331e:	bf00      	nop
 8003320:	e000      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8003322:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003324:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003328:	2b00      	cmp	r3, #0
 800332a:	d10d      	bne.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 800332c:	4b9b      	ldr	r3, [pc, #620]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800332e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8003332:	f023 7140 	bic.w	r1, r3, #50331648	; 0x3000000
 8003336:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800333a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800333e:	4a97      	ldr	r2, [pc, #604]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003340:	430b      	orrs	r3, r1
 8003342:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8003346:	e003      	b.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003348:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800334c:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003350:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003358:	2100      	movs	r1, #0
 800335a:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800335e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003362:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003366:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800336a:	460b      	mov	r3, r1
 800336c:	4313      	orrs	r3, r2
 800336e:	d00e      	beq.n	800338e <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8003370:	4b8a      	ldr	r3, [pc, #552]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003372:	69db      	ldr	r3, [r3, #28]
 8003374:	4a89      	ldr	r2, [pc, #548]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003376:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800337a:	61d3      	str	r3, [r2, #28]
 800337c:	4b87      	ldr	r3, [pc, #540]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800337e:	69d9      	ldr	r1, [r3, #28]
 8003380:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003384:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8003388:	4a84      	ldr	r2, [pc, #528]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800338a:	430b      	orrs	r3, r1
 800338c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800338e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003396:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800339a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800339e:	2300      	movs	r3, #0
 80033a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80033a4:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 80033a8:	460b      	mov	r3, r1
 80033aa:	4313      	orrs	r3, r2
 80033ac:	d055      	beq.n	800345a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 80033ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80033b2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80033b6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80033ba:	d031      	beq.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 80033bc:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80033c0:	d82a      	bhi.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80033c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033c6:	d02d      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 80033c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033cc:	d824      	bhi.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80033ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80033d2:	d029      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 80033d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80033d8:	d81e      	bhi.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80033da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033de:	d011      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0xe38>
 80033e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033e4:	d818      	bhi.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d020      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0xe60>
 80033ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033ee:	d113      	bne.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80033f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80033f4:	3308      	adds	r3, #8
 80033f6:	4618      	mov	r0, r3
 80033f8:	f001 f872 	bl	80044e0 <RCCEx_PLL2_Config>
 80033fc:	4603      	mov	r3, r0
 80033fe:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003402:	e014      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003404:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003408:	3330      	adds	r3, #48	; 0x30
 800340a:	4618      	mov	r0, r3
 800340c:	f001 f900 	bl	8004610 <RCCEx_PLL3_Config>
 8003410:	4603      	mov	r3, r0
 8003412:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8003416:	e00a      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 800341e:	e006      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003420:	bf00      	nop
 8003422:	e004      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003424:	bf00      	nop
 8003426:	e002      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8003428:	bf00      	nop
 800342a:	e000      	b.n	800342e <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800342c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800342e:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10d      	bne.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003436:	4b59      	ldr	r3, [pc, #356]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003438:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800343c:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8003440:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003444:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003448:	4a54      	ldr	r2, [pc, #336]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800344a:	430b      	orrs	r3, r1
 800344c:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 8003450:	e003      	b.n	800345a <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003452:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003456:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800345a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800345e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003462:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8003466:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800346a:	2300      	movs	r3, #0
 800346c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003470:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8003474:	460b      	mov	r3, r1
 8003476:	4313      	orrs	r3, r2
 8003478:	d055      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800347a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800347e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003482:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8003486:	d031      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8003488:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800348c:	d82a      	bhi.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800348e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003492:	d02d      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8003494:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003498:	d824      	bhi.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 800349a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800349e:	d029      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0xf28>
 80034a0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80034a4:	d81e      	bhi.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80034a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034aa:	d011      	beq.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 80034ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034b0:	d818      	bhi.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d020      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80034b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034ba:	d113      	bne.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80034bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80034c0:	3308      	adds	r3, #8
 80034c2:	4618      	mov	r0, r3
 80034c4:	f001 f80c 	bl	80044e0 <RCCEx_PLL2_Config>
 80034c8:	4603      	mov	r3, r0
 80034ca:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80034ce:	e014      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80034d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80034d4:	3330      	adds	r3, #48	; 0x30
 80034d6:	4618      	mov	r0, r3
 80034d8:	f001 f89a 	bl	8004610 <RCCEx_PLL3_Config>
 80034dc:	4603      	mov	r3, r0
 80034de:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80034e2:	e00a      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 80034ea:	e006      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80034ec:	bf00      	nop
 80034ee:	e004      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80034f0:	bf00      	nop
 80034f2:	e002      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80034f4:	bf00      	nop
 80034f6:	e000      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 80034f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034fa:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d10d      	bne.n	800351e <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8003502:	4b26      	ldr	r3, [pc, #152]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003504:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003508:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800350c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003510:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003514:	4a21      	ldr	r2, [pc, #132]	; (800359c <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8003516:	430b      	orrs	r3, r1
 8003518:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 800351c:	e003      	b.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800351e:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003522:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8003526:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800352a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800352e:	2100      	movs	r1, #0
 8003530:	f8c7 10a8 	str.w	r1, [r7, #168]	; 0xa8
 8003534:	f003 0320 	and.w	r3, r3, #32
 8003538:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800353c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003540:	460b      	mov	r3, r1
 8003542:	4313      	orrs	r3, r2
 8003544:	d057      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8003546:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800354a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800354e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003552:	d033      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8003554:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003558:	d82c      	bhi.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800355a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800355e:	d02f      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8003560:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003564:	d826      	bhi.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8003566:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800356a:	d02b      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0xff8>
 800356c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003570:	d820      	bhi.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8003572:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003576:	d013      	beq.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003578:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800357c:	d81a      	bhi.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800357e:	2b00      	cmp	r3, #0
 8003580:	d022      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8003582:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003586:	d115      	bne.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003588:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800358c:	3308      	adds	r3, #8
 800358e:	4618      	mov	r0, r3
 8003590:	f000 ffa6 	bl	80044e0 <RCCEx_PLL2_Config>
 8003594:	4603      	mov	r3, r0
 8003596:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 800359a:	e016      	b.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
 800359c:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80035a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80035a4:	3330      	adds	r3, #48	; 0x30
 80035a6:	4618      	mov	r0, r3
 80035a8:	f001 f832 	bl	8004610 <RCCEx_PLL3_Config>
 80035ac:	4603      	mov	r3, r0
 80035ae:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80035b2:	e00a      	b.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 80035ba:	e006      	b.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80035bc:	bf00      	nop
 80035be:	e004      	b.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80035c0:	bf00      	nop
 80035c2:	e002      	b.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80035c4:	bf00      	nop
 80035c6:	e000      	b.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80035c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035ca:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d10d      	bne.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 80035d2:	4bbb      	ldr	r3, [pc, #748]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80035d4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80035d8:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 80035dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80035e0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80035e4:	4ab6      	ldr	r2, [pc, #728]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80035e6:	430b      	orrs	r3, r1
 80035e8:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 80035ec:	e003      	b.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035ee:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80035f2:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 80035f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80035fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035fe:	2100      	movs	r1, #0
 8003600:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 8003604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003608:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800360c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8003610:	460b      	mov	r3, r1
 8003612:	4313      	orrs	r3, r2
 8003614:	d055      	beq.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8003616:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800361a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800361e:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 8003622:	d031      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8003624:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 8003628:	d82a      	bhi.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800362a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800362e:	d02d      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8003630:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003634:	d824      	bhi.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8003636:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800363a:	d029      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 800363c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003640:	d81e      	bhi.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8003642:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003646:	d011      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8003648:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800364c:	d818      	bhi.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800364e:	2b00      	cmp	r3, #0
 8003650:	d020      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8003652:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003656:	d113      	bne.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003658:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800365c:	3308      	adds	r3, #8
 800365e:	4618      	mov	r0, r3
 8003660:	f000 ff3e 	bl	80044e0 <RCCEx_PLL2_Config>
 8003664:	4603      	mov	r3, r0
 8003666:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800366a:	e014      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800366c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003670:	3330      	adds	r3, #48	; 0x30
 8003672:	4618      	mov	r0, r3
 8003674:	f000 ffcc 	bl	8004610 <RCCEx_PLL3_Config>
 8003678:	4603      	mov	r3, r0
 800367a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 800367e:	e00a      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8003686:	e006      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8003688:	bf00      	nop
 800368a:	e004      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 800368c:	bf00      	nop
 800368e:	e002      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8003690:	bf00      	nop
 8003692:	e000      	b.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8003694:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003696:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800369a:	2b00      	cmp	r3, #0
 800369c:	d10d      	bne.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 800369e:	4b88      	ldr	r3, [pc, #544]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80036a0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80036a4:	f423 01e0 	bic.w	r1, r3, #7340032	; 0x700000
 80036a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80036ac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80036b0:	4a83      	ldr	r2, [pc, #524]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80036b2:	430b      	orrs	r3, r1
 80036b4:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 80036b8:	e003      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036ba:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80036be:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80036c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80036c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ca:	2100      	movs	r1, #0
 80036cc:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 80036d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80036d8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 80036dc:	460b      	mov	r3, r1
 80036de:	4313      	orrs	r3, r2
 80036e0:	d055      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 80036e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80036e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80036ea:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80036ee:	d031      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x1188>
 80036f0:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80036f4:	d82a      	bhi.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 80036f6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80036fa:	d02d      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 80036fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003700:	d824      	bhi.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8003702:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003706:	d029      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8003708:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800370c:	d81e      	bhi.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800370e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003712:	d011      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8003714:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003718:	d818      	bhi.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800371a:	2b00      	cmp	r3, #0
 800371c:	d020      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 800371e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003722:	d113      	bne.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003724:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003728:	3308      	adds	r3, #8
 800372a:	4618      	mov	r0, r3
 800372c:	f000 fed8 	bl	80044e0 <RCCEx_PLL2_Config>
 8003730:	4603      	mov	r3, r0
 8003732:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8003736:	e014      	b.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003738:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800373c:	3330      	adds	r3, #48	; 0x30
 800373e:	4618      	mov	r0, r3
 8003740:	f000 ff66 	bl	8004610 <RCCEx_PLL3_Config>
 8003744:	4603      	mov	r3, r0
 8003746:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800374a:	e00a      	b.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8003752:	e006      	b.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8003754:	bf00      	nop
 8003756:	e004      	b.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8003758:	bf00      	nop
 800375a:	e002      	b.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800375c:	bf00      	nop
 800375e:	e000      	b.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8003760:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003762:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10d      	bne.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 800376a:	4b55      	ldr	r3, [pc, #340]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800376c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8003770:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8003774:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003778:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800377c:	4a50      	ldr	r2, [pc, #320]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800377e:	430b      	orrs	r3, r1
 8003780:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 8003784:	e003      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003786:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800378a:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 800378e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003796:	2100      	movs	r1, #0
 8003798:	f8c7 1090 	str.w	r1, [r7, #144]	; 0x90
 800379c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80037a4:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 80037a8:	460b      	mov	r3, r1
 80037aa:	4313      	orrs	r3, r2
 80037ac:	d055      	beq.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 80037ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80037b2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80037b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037ba:	d031      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 80037bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037c0:	d82a      	bhi.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80037c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037c6:	d02d      	beq.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1258>
 80037c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037cc:	d824      	bhi.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80037ce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80037d2:	d029      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80037d4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80037d8:	d81e      	bhi.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80037da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037de:	d011      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x1238>
 80037e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037e4:	d818      	bhi.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d020      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x1260>
 80037ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80037ee:	d113      	bne.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80037f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80037f4:	3308      	adds	r3, #8
 80037f6:	4618      	mov	r0, r3
 80037f8:	f000 fe72 	bl	80044e0 <RCCEx_PLL2_Config>
 80037fc:	4603      	mov	r3, r0
 80037fe:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8003802:	e014      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003804:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003808:	3330      	adds	r3, #48	; 0x30
 800380a:	4618      	mov	r0, r3
 800380c:	f000 ff00 	bl	8004610 <RCCEx_PLL3_Config>
 8003810:	4603      	mov	r3, r0
 8003812:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8003816:	e00a      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 800381e:	e006      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003820:	bf00      	nop
 8003822:	e004      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003824:	bf00      	nop
 8003826:	e002      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8003828:	bf00      	nop
 800382a:	e000      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800382c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800382e:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003832:	2b00      	cmp	r3, #0
 8003834:	d10d      	bne.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8003836:	4b22      	ldr	r3, [pc, #136]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8003838:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800383c:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8003840:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003844:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003848:	4a1d      	ldr	r2, [pc, #116]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800384a:	430b      	orrs	r3, r1
 800384c:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 8003850:	e003      	b.n	800385a <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003852:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003856:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800385a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800385e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003862:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8003866:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800386a:	2300      	movs	r3, #0
 800386c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8003870:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8003874:	460b      	mov	r3, r1
 8003876:	4313      	orrs	r3, r2
 8003878:	d055      	beq.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800387a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800387e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003882:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003886:	d035      	beq.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8003888:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800388c:	d82e      	bhi.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800388e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003892:	d031      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 8003894:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003898:	d828      	bhi.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800389a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800389e:	d01b      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 80038a0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80038a4:	d822      	bhi.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d003      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 80038aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038ae:	d009      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 80038b0:	e01c      	b.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038b2:	4b03      	ldr	r3, [pc, #12]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80038b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b6:	4a02      	ldr	r2, [pc, #8]	; (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80038b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038bc:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80038be:	e01c      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x132e>
 80038c0:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80038c4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80038c8:	3308      	adds	r3, #8
 80038ca:	4618      	mov	r0, r3
 80038cc:	f000 fe08 	bl	80044e0 <RCCEx_PLL2_Config>
 80038d0:	4603      	mov	r3, r0
 80038d2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80038d6:	e010      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80038d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80038dc:	3330      	adds	r3, #48	; 0x30
 80038de:	4618      	mov	r0, r3
 80038e0:	f000 fe96 	bl	8004610 <RCCEx_PLL3_Config>
 80038e4:	4603      	mov	r3, r0
 80038e6:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80038ea:	e006      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 80038f2:	e002      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80038f4:	bf00      	nop
 80038f6:	e000      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80038f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038fa:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10d      	bne.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8003902:	4bc3      	ldr	r3, [pc, #780]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003904:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003908:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800390c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003910:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003914:	4abe      	ldr	r2, [pc, #760]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003916:	430b      	orrs	r3, r1
 8003918:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800391c:	e003      	b.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800391e:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003922:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8003926:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800392a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392e:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8003932:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003936:	2300      	movs	r3, #0
 8003938:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800393c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8003940:	460b      	mov	r3, r1
 8003942:	4313      	orrs	r3, r2
 8003944:	d051      	beq.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8003946:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800394a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800394e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003952:	d033      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8003954:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003958:	d82c      	bhi.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800395a:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 800395e:	d02d      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8003960:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8003964:	d826      	bhi.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8003966:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800396a:	d019      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 800396c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003970:	d820      	bhi.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8003972:	2b00      	cmp	r3, #0
 8003974:	d003      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 8003976:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800397a:	d007      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 800397c:	e01a      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800397e:	4ba4      	ldr	r3, [pc, #656]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003982:	4aa3      	ldr	r2, [pc, #652]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003984:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003988:	6293      	str	r3, [r2, #40]	; 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800398a:	e018      	b.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800398c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003990:	3308      	adds	r3, #8
 8003992:	4618      	mov	r0, r3
 8003994:	f000 fda4 	bl	80044e0 <RCCEx_PLL2_Config>
 8003998:	4603      	mov	r3, r0
 800399a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800399e:	e00e      	b.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80039a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80039a4:	3330      	adds	r3, #48	; 0x30
 80039a6:	4618      	mov	r0, r3
 80039a8:	f000 fe32 	bl	8004610 <RCCEx_PLL3_Config>
 80039ac:	4603      	mov	r3, r0
 80039ae:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 80039b2:	e004      	b.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 80039ba:	e000      	b.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 80039bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039be:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d10d      	bne.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80039c6:	4b92      	ldr	r3, [pc, #584]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80039c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80039cc:	f423 1160 	bic.w	r1, r3, #3670016	; 0x380000
 80039d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80039d4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80039d8:	4a8d      	ldr	r2, [pc, #564]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80039da:	430b      	orrs	r3, r1
 80039dc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80039e0:	e003      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039e2:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80039e6:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80039ea:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80039ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f2:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 80039f6:	67bb      	str	r3, [r7, #120]	; 0x78
 80039f8:	2300      	movs	r3, #0
 80039fa:	67fb      	str	r3, [r7, #124]	; 0x7c
 80039fc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8003a00:	460b      	mov	r3, r1
 8003a02:	4313      	orrs	r3, r2
 8003a04:	d032      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8003a06:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003a0a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8003a0e:	2b05      	cmp	r3, #5
 8003a10:	d80f      	bhi.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x1466>
 8003a12:	2b03      	cmp	r3, #3
 8003a14:	d211      	bcs.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x146e>
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d911      	bls.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x1472>
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d109      	bne.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003a1e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003a22:	3308      	adds	r3, #8
 8003a24:	4618      	mov	r0, r3
 8003a26:	f000 fd5b 	bl	80044e0 <RCCEx_PLL2_Config>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8003a30:	e006      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8003a38:	e002      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8003a3a:	bf00      	nop
 8003a3c:	e000      	b.n	8003a40 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8003a3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a40:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d10d      	bne.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003a48:	4b71      	ldr	r3, [pc, #452]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003a4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003a4e:	f023 0107 	bic.w	r1, r3, #7
 8003a52:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003a56:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8003a5a:	4a6d      	ldr	r2, [pc, #436]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003a5c:	430b      	orrs	r3, r1
 8003a5e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003a62:	e003      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a64:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003a68:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003a6c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a74:	2100      	movs	r1, #0
 8003a76:	6739      	str	r1, [r7, #112]	; 0x70
 8003a78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a7c:	677b      	str	r3, [r7, #116]	; 0x74
 8003a7e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8003a82:	460b      	mov	r3, r1
 8003a84:	4313      	orrs	r3, r2
 8003a86:	d024      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8003a88:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003a8c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d005      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 8003a94:	2b08      	cmp	r3, #8
 8003a96:	d005      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8003a9e:	e002      	b.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8003aa0:	bf00      	nop
 8003aa2:	e000      	b.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8003aa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aa6:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d10d      	bne.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8003aae:	4b58      	ldr	r3, [pc, #352]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003ab0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003ab4:	f023 0108 	bic.w	r1, r3, #8
 8003ab8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003abc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003ac0:	4a53      	ldr	r2, [pc, #332]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003ac2:	430b      	orrs	r3, r1
 8003ac4:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003ac8:	e003      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aca:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003ace:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ad2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ada:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8003ade:	66bb      	str	r3, [r7, #104]	; 0x68
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003ae4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8003ae8:	460b      	mov	r3, r1
 8003aea:	4313      	orrs	r3, r2
 8003aec:	f000 80b9 	beq.w	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8003af0:	4b48      	ldr	r3, [pc, #288]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003af2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003af4:	4a47      	ldr	r2, [pc, #284]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003af6:	f043 0301 	orr.w	r3, r3, #1
 8003afa:	6253      	str	r3, [r2, #36]	; 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003afc:	f7fc ff3c 	bl	8000978 <HAL_GetTick>
 8003b00:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003b04:	e00b      	b.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b06:	f7fc ff37 	bl	8000978 <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d903      	bls.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8003b1c:	e005      	b.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003b1e:	4b3d      	ldr	r3, [pc, #244]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 8003b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b22:	f003 0301 	and.w	r3, r3, #1
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d0ed      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 8003b2a:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	f040 8093 	bne.w	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b34:	4b36      	ldr	r3, [pc, #216]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003b3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b3e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003b42:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d023      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8003b4a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003b4e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8003b52:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d01b      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b5a:	4b2d      	ldr	r3, [pc, #180]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003b60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b64:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b68:	4b29      	ldr	r3, [pc, #164]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003b6e:	4a28      	ldr	r2, [pc, #160]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b74:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b78:	4b25      	ldr	r3, [pc, #148]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003b7e:	4a24      	ldr	r2, [pc, #144]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b84:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b88:	4a21      	ldr	r2, [pc, #132]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003b8a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8003b8e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003b92:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d019      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b9e:	f7fc feeb 	bl	8000978 <HAL_GetTick>
 8003ba2:	f8c7 0154 	str.w	r0, [r7, #340]	; 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ba6:	e00d      	b.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ba8:	f7fc fee6 	bl	8000978 <HAL_GetTick>
 8003bac:	4602      	mov	r2, r0
 8003bae:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8003bb2:	1ad2      	subs	r2, r2, r3
 8003bb4:	f241 3388 	movw	r3, #5000	; 0x1388
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d903      	bls.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
            break;
 8003bc2:	e006      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bc4:	4b12      	ldr	r3, [pc, #72]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003bc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003bca:	f003 0302 	and.w	r3, r3, #2
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d0ea      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 8003bd2:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d13a      	bne.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8003bda:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003bde:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8003be2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003be6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bea:	d115      	bne.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 8003bec:	4b08      	ldr	r3, [pc, #32]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003bee:	69db      	ldr	r3, [r3, #28]
 8003bf0:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8003bf4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003bf8:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8003bfc:	091b      	lsrs	r3, r3, #4
 8003bfe:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003c02:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003c06:	4a02      	ldr	r2, [pc, #8]	; (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8003c08:	430b      	orrs	r3, r1
 8003c0a:	61d3      	str	r3, [r2, #28]
 8003c0c:	e00a      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0x1658>
 8003c0e:	bf00      	nop
 8003c10:	44020c00 	.word	0x44020c00
 8003c14:	44020800 	.word	0x44020800
 8003c18:	4b9f      	ldr	r3, [pc, #636]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c1a:	69db      	ldr	r3, [r3, #28]
 8003c1c:	4a9e      	ldr	r2, [pc, #632]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c1e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003c22:	61d3      	str	r3, [r2, #28]
 8003c24:	4b9c      	ldr	r3, [pc, #624]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c26:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003c2a:	4a9b      	ldr	r2, [pc, #620]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c30:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003c34:	4b98      	ldr	r3, [pc, #608]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c36:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
 8003c3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003c3e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8003c42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c46:	4a94      	ldr	r2, [pc, #592]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003c48:	430b      	orrs	r3, r1
 8003c4a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003c4e:	e008      	b.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c50:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003c54:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
 8003c58:	e003      	b.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c5a:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003c5e:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003c62:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c6a:	f002 6380 	and.w	r3, r2, #67108864	; 0x4000000
 8003c6e:	663b      	str	r3, [r7, #96]	; 0x60
 8003c70:	2300      	movs	r3, #0
 8003c72:	667b      	str	r3, [r7, #100]	; 0x64
 8003c74:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8003c78:	460b      	mov	r3, r1
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	d035      	beq.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8003c7e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003c82:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8003c86:	2b30      	cmp	r3, #48	; 0x30
 8003c88:	d014      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8003c8a:	2b30      	cmp	r3, #48	; 0x30
 8003c8c:	d80e      	bhi.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8003c8e:	2b20      	cmp	r3, #32
 8003c90:	d012      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 8003c92:	2b20      	cmp	r3, #32
 8003c94:	d80a      	bhi.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d010      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8003c9a:	2b10      	cmp	r3, #16
 8003c9c:	d106      	bne.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c9e:	4b7e      	ldr	r3, [pc, #504]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca2:	4a7d      	ldr	r2, [pc, #500]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003ca4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ca8:	6293      	str	r3, [r2, #40]	; 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003caa:	e008      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8003cb2:	e004      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003cb4:	bf00      	nop
 8003cb6:	e002      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003cb8:	bf00      	nop
 8003cba:	e000      	b.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8003cbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cbe:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d10d      	bne.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8003cc6:	4b74      	ldr	r3, [pc, #464]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003cc8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003ccc:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8003cd0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003cd4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8003cd8:	4a6f      	ldr	r2, [pc, #444]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003cda:	430b      	orrs	r3, r1
 8003cdc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003ce0:	e003      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ce2:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003ce6:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003cea:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf2:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8003cf6:	65bb      	str	r3, [r7, #88]	; 0x58
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003cfc:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8003d00:	460b      	mov	r3, r1
 8003d02:	4313      	orrs	r3, r2
 8003d04:	d033      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 8003d06:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003d0a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d002      	beq.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 8003d12:	2b40      	cmp	r3, #64	; 0x40
 8003d14:	d007      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x175a>
 8003d16:	e010      	b.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d18:	4b5f      	ldr	r3, [pc, #380]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1c:	4a5e      	ldr	r2, [pc, #376]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003d1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d22:	6293      	str	r3, [r2, #40]	; 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003d24:	e00d      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003d26:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003d2a:	3308      	adds	r3, #8
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f000 fbd7 	bl	80044e0 <RCCEx_PLL2_Config>
 8003d32:	4603      	mov	r3, r0
 8003d34:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8003d38:	e003      	b.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8003d40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d42:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d10d      	bne.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8003d4a:	4b53      	ldr	r3, [pc, #332]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003d4c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8003d50:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8003d54:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003d58:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8003d5c:	4a4e      	ldr	r2, [pc, #312]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003d5e:	430b      	orrs	r3, r1
 8003d60:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8003d64:	e003      	b.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d66:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003d6a:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003d6e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d76:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8003d7a:	653b      	str	r3, [r7, #80]	; 0x50
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	657b      	str	r3, [r7, #84]	; 0x54
 8003d80:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8003d84:	460b      	mov	r3, r1
 8003d86:	4313      	orrs	r3, r2
 8003d88:	d033      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8003d8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003d8e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d002      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 8003d96:	2b80      	cmp	r3, #128	; 0x80
 8003d98:	d007      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8003d9a:	e010      	b.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d9c:	4b3e      	ldr	r3, [pc, #248]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003da0:	4a3d      	ldr	r2, [pc, #244]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003da2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003da6:	6293      	str	r3, [r2, #40]	; 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8003da8:	e00d      	b.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003daa:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003dae:	3308      	adds	r3, #8
 8003db0:	4618      	mov	r0, r3
 8003db2:	f000 fb95 	bl	80044e0 <RCCEx_PLL2_Config>
 8003db6:	4603      	mov	r3, r0
 8003db8:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8003dbc:	e003      	b.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8003dc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dc6:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d10d      	bne.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8003dce:	4b32      	ldr	r3, [pc, #200]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003dd0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8003dd4:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8003dd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003ddc:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8003de0:	4a2d      	ldr	r2, [pc, #180]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003de2:	430b      	orrs	r3, r1
 8003de4:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
 8003de8:	e003      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dea:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003dee:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8003df2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dfa:	f002 6300 	and.w	r3, r2, #134217728	; 0x8000000
 8003dfe:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e00:	2300      	movs	r3, #0
 8003e02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e04:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8003e08:	460b      	mov	r3, r1
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	d04a      	beq.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 8003e0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003e16:	2b04      	cmp	r3, #4
 8003e18:	d827      	bhi.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x189e>
 8003e1a:	a201      	add	r2, pc, #4	; (adr r2, 8003e20 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 8003e1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e20:	08003e35 	.word	0x08003e35
 8003e24:	08003e43 	.word	0x08003e43
 8003e28:	08003e57 	.word	0x08003e57
 8003e2c:	08003e73 	.word	0x08003e73
 8003e30:	08003e73 	.word	0x08003e73
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e34:	4b18      	ldr	r3, [pc, #96]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e38:	4a17      	ldr	r2, [pc, #92]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e3e:	6293      	str	r3, [r2, #40]	; 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003e40:	e018      	b.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003e42:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003e46:	3308      	adds	r3, #8
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f000 fb49 	bl	80044e0 <RCCEx_PLL2_Config>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003e54:	e00e      	b.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003e56:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003e5a:	3330      	adds	r3, #48	; 0x30
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f000 fbd7 	bl	8004610 <RCCEx_PLL3_Config>
 8003e62:	4603      	mov	r3, r0
 8003e64:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003e68:	e004      	b.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8003e70:	e000      	b.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 8003e72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e74:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d10f      	bne.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003e7c:	4b06      	ldr	r3, [pc, #24]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003e82:	f023 0107 	bic.w	r1, r3, #7
 8003e86:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003e8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003e8e:	4a02      	ldr	r2, [pc, #8]	; (8003e98 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8003e90:	430b      	orrs	r3, r1
 8003e92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003e96:	e005      	b.n	8003ea4 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8003e98:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e9c:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003ea0:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003ea4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eac:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8003eb0:	643b      	str	r3, [r7, #64]	; 0x40
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	647b      	str	r3, [r7, #68]	; 0x44
 8003eb6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8003eba:	460b      	mov	r3, r1
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	f000 8081 	beq.w	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8003ec2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003ec6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8003eca:	2b20      	cmp	r3, #32
 8003ecc:	d85f      	bhi.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8003ece:	a201      	add	r2, pc, #4	; (adr r2, 8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8003ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ed4:	08003f59 	.word	0x08003f59
 8003ed8:	08003f8f 	.word	0x08003f8f
 8003edc:	08003f8f 	.word	0x08003f8f
 8003ee0:	08003f8f 	.word	0x08003f8f
 8003ee4:	08003f8f 	.word	0x08003f8f
 8003ee8:	08003f8f 	.word	0x08003f8f
 8003eec:	08003f8f 	.word	0x08003f8f
 8003ef0:	08003f8f 	.word	0x08003f8f
 8003ef4:	08003f67 	.word	0x08003f67
 8003ef8:	08003f8f 	.word	0x08003f8f
 8003efc:	08003f8f 	.word	0x08003f8f
 8003f00:	08003f8f 	.word	0x08003f8f
 8003f04:	08003f8f 	.word	0x08003f8f
 8003f08:	08003f8f 	.word	0x08003f8f
 8003f0c:	08003f8f 	.word	0x08003f8f
 8003f10:	08003f8f 	.word	0x08003f8f
 8003f14:	08003f7b 	.word	0x08003f7b
 8003f18:	08003f8f 	.word	0x08003f8f
 8003f1c:	08003f8f 	.word	0x08003f8f
 8003f20:	08003f8f 	.word	0x08003f8f
 8003f24:	08003f8f 	.word	0x08003f8f
 8003f28:	08003f8f 	.word	0x08003f8f
 8003f2c:	08003f8f 	.word	0x08003f8f
 8003f30:	08003f8f 	.word	0x08003f8f
 8003f34:	08003f97 	.word	0x08003f97
 8003f38:	08003f8f 	.word	0x08003f8f
 8003f3c:	08003f8f 	.word	0x08003f8f
 8003f40:	08003f8f 	.word	0x08003f8f
 8003f44:	08003f8f 	.word	0x08003f8f
 8003f48:	08003f8f 	.word	0x08003f8f
 8003f4c:	08003f8f 	.word	0x08003f8f
 8003f50:	08003f8f 	.word	0x08003f8f
 8003f54:	08003f97 	.word	0x08003f97
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f58:	4bab      	ldr	r3, [pc, #684]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f5c:	4aaa      	ldr	r2, [pc, #680]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003f5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f62:	6293      	str	r3, [r2, #40]	; 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003f64:	e018      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003f66:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003f6a:	3308      	adds	r3, #8
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f000 fab7 	bl	80044e0 <RCCEx_PLL2_Config>
 8003f72:	4603      	mov	r3, r0
 8003f74:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003f78:	e00e      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8003f7a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003f7e:	3330      	adds	r3, #48	; 0x30
 8003f80:	4618      	mov	r0, r3
 8003f82:	f000 fb45 	bl	8004610 <RCCEx_PLL3_Config>
 8003f86:	4603      	mov	r3, r0
 8003f88:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8003f8c:	e004      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8003f94:	e000      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 8003f96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f98:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d10d      	bne.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8003fa0:	4b99      	ldr	r3, [pc, #612]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003fa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003fa6:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8003faa:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003fae:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8003fb2:	4a95      	ldr	r2, [pc, #596]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8003fb4:	430b      	orrs	r3, r1
 8003fb6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003fba:	e003      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fbc:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8003fc0:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8003fc4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fcc:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8003fd0:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fd6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8003fda:	460b      	mov	r3, r1
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	d04e      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8003fe0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8003fe4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003fe8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fec:	d02e      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 8003fee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ff2:	d827      	bhi.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8003ff4:	2bc0      	cmp	r3, #192	; 0xc0
 8003ff6:	d02b      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 8003ff8:	2bc0      	cmp	r3, #192	; 0xc0
 8003ffa:	d823      	bhi.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8003ffc:	2b80      	cmp	r3, #128	; 0x80
 8003ffe:	d017      	beq.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 8004000:	2b80      	cmp	r3, #128	; 0x80
 8004002:	d81f      	bhi.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 8004004:	2b00      	cmp	r3, #0
 8004006:	d002      	beq.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 8004008:	2b40      	cmp	r3, #64	; 0x40
 800400a:	d007      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 800400c:	e01a      	b.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800400e:	4b7e      	ldr	r3, [pc, #504]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004012:	4a7d      	ldr	r2, [pc, #500]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004014:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004018:	6293      	str	r3, [r2, #40]	; 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800401a:	e01a      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800401c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004020:	3308      	adds	r3, #8
 8004022:	4618      	mov	r0, r3
 8004024:	f000 fa5c 	bl	80044e0 <RCCEx_PLL2_Config>
 8004028:	4603      	mov	r3, r0
 800402a:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800402e:	e010      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004030:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004034:	3330      	adds	r3, #48	; 0x30
 8004036:	4618      	mov	r0, r3
 8004038:	f000 faea 	bl	8004610 <RCCEx_PLL3_Config>
 800403c:	4603      	mov	r3, r0
 800403e:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8004042:	e006      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 800404a:	e002      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 800404c:	bf00      	nop
 800404e:	e000      	b.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8004050:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004052:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8004056:	2b00      	cmp	r3, #0
 8004058:	d10d      	bne.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 800405a:	4b6b      	ldr	r3, [pc, #428]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800405c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004060:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8004064:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004068:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800406c:	4a66      	ldr	r2, [pc, #408]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800406e:	430b      	orrs	r3, r1
 8004070:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8004074:	e003      	b.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004076:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800407a:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 800407e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004086:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800408a:	633b      	str	r3, [r7, #48]	; 0x30
 800408c:	2300      	movs	r3, #0
 800408e:	637b      	str	r3, [r7, #52]	; 0x34
 8004090:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8004094:	460b      	mov	r3, r1
 8004096:	4313      	orrs	r3, r2
 8004098:	d055      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 800409a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800409e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80040a2:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80040a6:	d031      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 80040a8:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 80040ac:	d82a      	bhi.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80040ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040b2:	d02d      	beq.n	8004110 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 80040b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040b8:	d824      	bhi.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80040ba:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80040be:	d029      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 80040c0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80040c4:	d81e      	bhi.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80040c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040ca:	d011      	beq.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 80040cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040d0:	d818      	bhi.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d020      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 80040d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80040da:	d113      	bne.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80040dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80040e0:	3308      	adds	r3, #8
 80040e2:	4618      	mov	r0, r3
 80040e4:	f000 f9fc 	bl	80044e0 <RCCEx_PLL2_Config>
 80040e8:	4603      	mov	r3, r0
 80040ea:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80040ee:	e014      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80040f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80040f4:	3330      	adds	r3, #48	; 0x30
 80040f6:	4618      	mov	r0, r3
 80040f8:	f000 fa8a 	bl	8004610 <RCCEx_PLL3_Config>
 80040fc:	4603      	mov	r3, r0
 80040fe:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8004102:	e00a      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 800410a:	e006      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 800410c:	bf00      	nop
 800410e:	e004      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004110:	bf00      	nop
 8004112:	e002      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004114:	bf00      	nop
 8004116:	e000      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 8004118:	bf00      	nop
    }

    if (ret == HAL_OK)
 800411a:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800411e:	2b00      	cmp	r3, #0
 8004120:	d10d      	bne.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8004122:	4b39      	ldr	r3, [pc, #228]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004124:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004128:	f423 6160 	bic.w	r1, r3, #3584	; 0xe00
 800412c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004130:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8004134:	4a34      	ldr	r2, [pc, #208]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8004136:	430b      	orrs	r3, r1
 8004138:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800413c:	e003      	b.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800413e:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8004142:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8004146:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800414a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414e:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8004152:	62bb      	str	r3, [r7, #40]	; 0x28
 8004154:	2300      	movs	r3, #0
 8004156:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004158:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800415c:	460b      	mov	r3, r1
 800415e:	4313      	orrs	r3, r2
 8004160:	d058      	beq.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8004162:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004166:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800416a:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 800416e:	d031      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8004170:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8004174:	d82a      	bhi.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8004176:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800417a:	d02d      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 800417c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004180:	d824      	bhi.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8004182:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004186:	d029      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8004188:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800418c:	d81e      	bhi.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800418e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004192:	d011      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 8004194:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004198:	d818      	bhi.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800419a:	2b00      	cmp	r3, #0
 800419c:	d020      	beq.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 800419e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041a2:	d113      	bne.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80041a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80041a8:	3308      	adds	r3, #8
 80041aa:	4618      	mov	r0, r3
 80041ac:	f000 f998 	bl	80044e0 <RCCEx_PLL2_Config>
 80041b0:	4603      	mov	r3, r0
 80041b2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80041b6:	e014      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80041b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80041bc:	3330      	adds	r3, #48	; 0x30
 80041be:	4618      	mov	r0, r3
 80041c0:	f000 fa26 	bl	8004610 <RCCEx_PLL3_Config>
 80041c4:	4603      	mov	r3, r0
 80041c6:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 80041ca:	e00a      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041cc:	2301      	movs	r3, #1
 80041ce:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 80041d2:	e006      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80041d4:	bf00      	nop
 80041d6:	e004      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80041d8:	bf00      	nop
 80041da:	e002      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80041dc:	bf00      	nop
 80041de:	e000      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80041e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041e2:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d110      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 80041ea:	4b07      	ldr	r3, [pc, #28]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80041ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80041f0:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80041f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80041f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80041fc:	4902      	ldr	r1, [pc, #8]	; (8004208 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
 8004204:	e006      	b.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8004206:	bf00      	nop
 8004208:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 800420c:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8004210:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004214:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800421c:	2100      	movs	r1, #0
 800421e:	6239      	str	r1, [r7, #32]
 8004220:	f003 0301 	and.w	r3, r3, #1
 8004224:	627b      	str	r3, [r7, #36]	; 0x24
 8004226:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800422a:	460b      	mov	r3, r1
 800422c:	4313      	orrs	r3, r2
 800422e:	d055      	beq.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8004230:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004234:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004238:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
 800423c:	d031      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 800423e:	f5b3 3f20 	cmp.w	r3, #163840	; 0x28000
 8004242:	d82a      	bhi.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004244:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004248:	d02d      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 800424a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800424e:	d824      	bhi.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004250:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 8004254:	d029      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8004256:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
 800425a:	d81e      	bhi.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 800425c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004260:	d011      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8004262:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004266:	d818      	bhi.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8004268:	2b00      	cmp	r3, #0
 800426a:	d020      	beq.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 800426c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004270:	d113      	bne.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004272:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004276:	3308      	adds	r3, #8
 8004278:	4618      	mov	r0, r3
 800427a:	f000 f931 	bl	80044e0 <RCCEx_PLL2_Config>
 800427e:	4603      	mov	r3, r0
 8004280:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004284:	e014      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004286:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800428a:	3330      	adds	r3, #48	; 0x30
 800428c:	4618      	mov	r0, r3
 800428e:	f000 f9bf 	bl	8004610 <RCCEx_PLL3_Config>
 8004292:	4603      	mov	r3, r0
 8004294:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004298:	e00a      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 80042a0:	e006      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80042a2:	bf00      	nop
 80042a4:	e004      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80042a6:	bf00      	nop
 80042a8:	e002      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80042aa:	bf00      	nop
 80042ac:	e000      	b.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 80042ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042b0:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d10d      	bne.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 80042b8:	4b88      	ldr	r3, [pc, #544]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80042ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80042be:	f423 3260 	bic.w	r2, r3, #229376	; 0x38000
 80042c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80042c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80042ca:	4984      	ldr	r1, [pc, #528]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
 80042d2:	e003      	b.n	80042dc <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042d4:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80042d8:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80042dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80042e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e4:	2100      	movs	r1, #0
 80042e6:	61b9      	str	r1, [r7, #24]
 80042e8:	f003 0302 	and.w	r3, r3, #2
 80042ec:	61fb      	str	r3, [r7, #28]
 80042ee:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80042f2:	460b      	mov	r3, r1
 80042f4:	4313      	orrs	r3, r2
 80042f6:	d03d      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 80042f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80042fc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8004300:	2b03      	cmp	r3, #3
 8004302:	d81c      	bhi.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8004304:	a201      	add	r2, pc, #4	; (adr r2, 800430c <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8004306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430a:	bf00      	nop
 800430c:	08004347 	.word	0x08004347
 8004310:	0800431d 	.word	0x0800431d
 8004314:	0800432b 	.word	0x0800432b
 8004318:	08004347 	.word	0x08004347
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800431c:	4b6f      	ldr	r3, [pc, #444]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800431e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004320:	4a6e      	ldr	r2, [pc, #440]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004322:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004326:	6293      	str	r3, [r2, #40]	; 0x28
        break;
 8004328:	e00e      	b.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800432a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800432e:	3308      	adds	r3, #8
 8004330:	4618      	mov	r0, r3
 8004332:	f000 f8d5 	bl	80044e0 <RCCEx_PLL2_Config>
 8004336:	4603      	mov	r3, r0
 8004338:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 800433c:	e004      	b.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8004344:	e000      	b.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8004346:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004348:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800434c:	2b00      	cmp	r3, #0
 800434e:	d10d      	bne.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8004350:	4b62      	ldr	r3, [pc, #392]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004352:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004356:	f023 0203 	bic.w	r2, r3, #3
 800435a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800435e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8004362:	495e      	ldr	r1, [pc, #376]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004364:	4313      	orrs	r3, r2
 8004366:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 800436a:	e003      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800436c:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8004370:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004374:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800437c:	2100      	movs	r1, #0
 800437e:	6139      	str	r1, [r7, #16]
 8004380:	f003 0304 	and.w	r3, r3, #4
 8004384:	617b      	str	r3, [r7, #20]
 8004386:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800438a:	460b      	mov	r3, r1
 800438c:	4313      	orrs	r3, r2
 800438e:	d03a      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8004390:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004394:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004398:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800439c:	d00e      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 800439e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043a2:	d815      	bhi.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d017      	beq.n	80043d8 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 80043a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043ac:	d110      	bne.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043ae:	4b4b      	ldr	r3, [pc, #300]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80043b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043b2:	4a4a      	ldr	r2, [pc, #296]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80043b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043b8:	6293      	str	r3, [r2, #40]	; 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80043ba:	e00e      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80043bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80043c0:	3308      	adds	r3, #8
 80043c2:	4618      	mov	r0, r3
 80043c4:	f000 f88c 	bl	80044e0 <RCCEx_PLL2_Config>
 80043c8:	4603      	mov	r3, r0
 80043ca:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80043ce:	e004      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 80043d6:	e000      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 80043d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043da:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d10d      	bne.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80043e2:	4b3e      	ldr	r3, [pc, #248]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80043e4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80043e8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043ec:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80043f0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80043f4:	4939      	ldr	r1, [pc, #228]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80043f6:	4313      	orrs	r3, r2
 80043f8:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
 80043fc:	e003      	b.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043fe:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8004402:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004406:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800440a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440e:	2100      	movs	r1, #0
 8004410:	60b9      	str	r1, [r7, #8]
 8004412:	f003 0310 	and.w	r3, r3, #16
 8004416:	60fb      	str	r3, [r7, #12]
 8004418:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800441c:	460b      	mov	r3, r1
 800441e:	4313      	orrs	r3, r2
 8004420:	d038      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8004422:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004426:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800442a:	2b30      	cmp	r3, #48	; 0x30
 800442c:	d01b      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 800442e:	2b30      	cmp	r3, #48	; 0x30
 8004430:	d815      	bhi.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8004432:	2b10      	cmp	r3, #16
 8004434:	d002      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8004436:	2b20      	cmp	r3, #32
 8004438:	d007      	beq.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 800443a:	e010      	b.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800443c:	4b27      	ldr	r3, [pc, #156]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 800443e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004440:	4a26      	ldr	r2, [pc, #152]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004442:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004446:	6293      	str	r3, [r2, #40]	; 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8004448:	e00e      	b.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800444a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800444e:	3330      	adds	r3, #48	; 0x30
 8004450:	4618      	mov	r0, r3
 8004452:	f000 f8dd 	bl	8004610 <RCCEx_PLL3_Config>
 8004456:	4603      	mov	r3, r0
 8004458:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 800445c:	e004      	b.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
        break;
 8004464:	e000      	b.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 8004466:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004468:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800446c:	2b00      	cmp	r3, #0
 800446e:	d10d      	bne.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8004470:	4b1a      	ldr	r3, [pc, #104]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004472:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004476:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800447a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800447e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004482:	4916      	ldr	r1, [pc, #88]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8004484:	4313      	orrs	r3, r2
 8004486:	f8c1 30e4 	str.w	r3, [r1, #228]	; 0xe4
 800448a:	e003      	b.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800448c:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 8004490:	f887 315a 	strb.w	r3, [r7, #346]	; 0x15a

  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004494:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8004498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800449c:	2100      	movs	r1, #0
 800449e:	6039      	str	r1, [r7, #0]
 80044a0:	f003 0308 	and.w	r3, r3, #8
 80044a4:	607b      	str	r3, [r7, #4]
 80044a6:	e9d7 1200 	ldrd	r1, r2, [r7]
 80044aa:	460b      	mov	r3, r1
 80044ac:	4313      	orrs	r3, r2
 80044ae:	d00c      	beq.n	80044ca <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 80044b0:	4b0a      	ldr	r3, [pc, #40]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80044b2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80044b6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80044ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80044be:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80044c2:	4906      	ldr	r1, [pc, #24]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8

  }
#endif /* CEC */

  return status;
 80044ca:	f897 315a 	ldrb.w	r3, [r7, #346]	; 0x15a
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	f507 77b0 	add.w	r7, r7, #352	; 0x160
 80044d4:	46bd      	mov	sp, r7
 80044d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044da:	bf00      	nop
 80044dc:	44020c00 	.word	0x44020c00

080044e0 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 80044e8:	4b48      	ldr	r3, [pc, #288]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a47      	ldr	r2, [pc, #284]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 80044ee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80044f2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80044f4:	f7fc fa40 	bl	8000978 <HAL_GetTick>
 80044f8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80044fa:	e008      	b.n	800450e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80044fc:	f7fc fa3c 	bl	8000978 <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	2b02      	cmp	r3, #2
 8004508:	d901      	bls.n	800450e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e07a      	b.n	8004604 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800450e:	4b3f      	ldr	r3, [pc, #252]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1f0      	bne.n	80044fc <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800451a:	4b3c      	ldr	r3, [pc, #240]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 800451c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800451e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004522:	f023 0303 	bic.w	r3, r3, #3
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	6811      	ldr	r1, [r2, #0]
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	6852      	ldr	r2, [r2, #4]
 800452e:	0212      	lsls	r2, r2, #8
 8004530:	430a      	orrs	r2, r1
 8004532:	4936      	ldr	r1, [pc, #216]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 8004534:	4313      	orrs	r3, r2
 8004536:	62cb      	str	r3, [r1, #44]	; 0x2c
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	3b01      	subs	r3, #1
 800453e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	3b01      	subs	r3, #1
 8004548:	025b      	lsls	r3, r3, #9
 800454a:	b29b      	uxth	r3, r3
 800454c:	431a      	orrs	r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	691b      	ldr	r3, [r3, #16]
 8004552:	3b01      	subs	r3, #1
 8004554:	041b      	lsls	r3, r3, #16
 8004556:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800455a:	431a      	orrs	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	3b01      	subs	r3, #1
 8004562:	061b      	lsls	r3, r3, #24
 8004564:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004568:	4928      	ldr	r1, [pc, #160]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 800456a:	4313      	orrs	r3, r2
 800456c:	63cb      	str	r3, [r1, #60]	; 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800456e:	4b27      	ldr	r3, [pc, #156]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 8004570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004572:	f023 020c 	bic.w	r2, r3, #12
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	699b      	ldr	r3, [r3, #24]
 800457a:	4924      	ldr	r1, [pc, #144]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 800457c:	4313      	orrs	r3, r2
 800457e:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8004580:	4b22      	ldr	r3, [pc, #136]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 8004582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004584:	f023 0220 	bic.w	r2, r3, #32
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	69db      	ldr	r3, [r3, #28]
 800458c:	491f      	ldr	r1, [pc, #124]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 800458e:	4313      	orrs	r3, r2
 8004590:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8004592:	4b1e      	ldr	r3, [pc, #120]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 8004594:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459a:	491c      	ldr	r1, [pc, #112]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 800459c:	4313      	orrs	r3, r2
 800459e:	62cb      	str	r3, [r1, #44]	; 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 80045a0:	4b1a      	ldr	r3, [pc, #104]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 80045a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a4:	4a19      	ldr	r2, [pc, #100]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 80045a6:	f023 0310 	bic.w	r3, r3, #16
 80045aa:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 80045ac:	4b17      	ldr	r3, [pc, #92]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 80045ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045b4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80045b8:	687a      	ldr	r2, [r7, #4]
 80045ba:	6a12      	ldr	r2, [r2, #32]
 80045bc:	00d2      	lsls	r2, r2, #3
 80045be:	4913      	ldr	r1, [pc, #76]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	640b      	str	r3, [r1, #64]	; 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 80045c4:	4b11      	ldr	r3, [pc, #68]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 80045c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c8:	4a10      	ldr	r2, [pc, #64]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 80045ca:	f043 0310 	orr.w	r3, r3, #16
 80045ce:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 80045d0:	4b0e      	ldr	r3, [pc, #56]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a0d      	ldr	r2, [pc, #52]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 80045d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80045da:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80045dc:	f7fc f9cc 	bl	8000978 <HAL_GetTick>
 80045e0:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80045e2:	e008      	b.n	80045f6 <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80045e4:	f7fc f9c8 	bl	8000978 <HAL_GetTick>
 80045e8:	4602      	mov	r2, r0
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	2b02      	cmp	r3, #2
 80045f0:	d901      	bls.n	80045f6 <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e006      	b.n	8004604 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80045f6:	4b05      	ldr	r3, [pc, #20]	; (800460c <RCCEx_PLL2_Config+0x12c>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d0f0      	beq.n	80045e4 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8004602:	2300      	movs	r3, #0

}
 8004604:	4618      	mov	r0, r3
 8004606:	3710      	adds	r7, #16
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	44020c00 	.word	0x44020c00

08004610 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b084      	sub	sp, #16
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8004618:	4b48      	ldr	r3, [pc, #288]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a47      	ldr	r2, [pc, #284]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 800461e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004622:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004624:	f7fc f9a8 	bl	8000978 <HAL_GetTick>
 8004628:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800462a:	e008      	b.n	800463e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800462c:	f7fc f9a4 	bl	8000978 <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	2b02      	cmp	r3, #2
 8004638:	d901      	bls.n	800463e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e07a      	b.n	8004734 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800463e:	4b3f      	ldr	r3, [pc, #252]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d1f0      	bne.n	800462c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800464a:	4b3c      	ldr	r3, [pc, #240]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 800464c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800464e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004652:	f023 0303 	bic.w	r3, r3, #3
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	6811      	ldr	r1, [r2, #0]
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	6852      	ldr	r2, [r2, #4]
 800465e:	0212      	lsls	r2, r2, #8
 8004660:	430a      	orrs	r2, r1
 8004662:	4936      	ldr	r1, [pc, #216]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 8004664:	4313      	orrs	r3, r2
 8004666:	630b      	str	r3, [r1, #48]	; 0x30
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	3b01      	subs	r3, #1
 800466e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	68db      	ldr	r3, [r3, #12]
 8004676:	3b01      	subs	r3, #1
 8004678:	025b      	lsls	r3, r3, #9
 800467a:	b29b      	uxth	r3, r3
 800467c:	431a      	orrs	r2, r3
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	3b01      	subs	r3, #1
 8004684:	041b      	lsls	r3, r3, #16
 8004686:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800468a:	431a      	orrs	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	695b      	ldr	r3, [r3, #20]
 8004690:	3b01      	subs	r3, #1
 8004692:	061b      	lsls	r3, r3, #24
 8004694:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004698:	4928      	ldr	r1, [pc, #160]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 800469a:	4313      	orrs	r3, r2
 800469c:	644b      	str	r3, [r1, #68]	; 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800469e:	4b27      	ldr	r3, [pc, #156]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 80046a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a2:	f023 020c 	bic.w	r2, r3, #12
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	4924      	ldr	r1, [pc, #144]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	630b      	str	r3, [r1, #48]	; 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 80046b0:	4b22      	ldr	r3, [pc, #136]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 80046b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b4:	f023 0220 	bic.w	r2, r3, #32
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	69db      	ldr	r3, [r3, #28]
 80046bc:	491f      	ldr	r1, [pc, #124]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 80046be:	4313      	orrs	r3, r2
 80046c0:	630b      	str	r3, [r1, #48]	; 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80046c2:	4b1e      	ldr	r3, [pc, #120]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 80046c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ca:	491c      	ldr	r1, [pc, #112]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 80046cc:	4313      	orrs	r3, r2
 80046ce:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 80046d0:	4b1a      	ldr	r3, [pc, #104]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 80046d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d4:	4a19      	ldr	r2, [pc, #100]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 80046d6:	f023 0310 	bic.w	r3, r3, #16
 80046da:	6313      	str	r3, [r2, #48]	; 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 80046dc:	4b17      	ldr	r3, [pc, #92]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 80046de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046e0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80046e4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80046e8:	687a      	ldr	r2, [r7, #4]
 80046ea:	6a12      	ldr	r2, [r2, #32]
 80046ec:	00d2      	lsls	r2, r2, #3
 80046ee:	4913      	ldr	r1, [pc, #76]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 80046f0:	4313      	orrs	r3, r2
 80046f2:	648b      	str	r3, [r1, #72]	; 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 80046f4:	4b11      	ldr	r3, [pc, #68]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 80046f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f8:	4a10      	ldr	r2, [pc, #64]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 80046fa:	f043 0310 	orr.w	r3, r3, #16
 80046fe:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8004700:	4b0e      	ldr	r3, [pc, #56]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a0d      	ldr	r2, [pc, #52]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 8004706:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800470a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800470c:	f7fc f934 	bl	8000978 <HAL_GetTick>
 8004710:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004712:	e008      	b.n	8004726 <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004714:	f7fc f930 	bl	8000978 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	2b02      	cmp	r3, #2
 8004720:	d901      	bls.n	8004726 <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	e006      	b.n	8004734 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004726:	4b05      	ldr	r3, [pc, #20]	; (800473c <RCCEx_PLL3_Config+0x12c>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d0f0      	beq.n	8004714 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8004732:	2300      	movs	r3, #0
}
 8004734:	4618      	mov	r0, r3
 8004736:	3710      	adds	r7, #16
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}
 800473c:	44020c00 	.word	0x44020c00

08004740 <memset>:
 8004740:	4402      	add	r2, r0
 8004742:	4603      	mov	r3, r0
 8004744:	4293      	cmp	r3, r2
 8004746:	d100      	bne.n	800474a <memset+0xa>
 8004748:	4770      	bx	lr
 800474a:	f803 1b01 	strb.w	r1, [r3], #1
 800474e:	e7f9      	b.n	8004744 <memset+0x4>

08004750 <__libc_init_array>:
 8004750:	b570      	push	{r4, r5, r6, lr}
 8004752:	4d0d      	ldr	r5, [pc, #52]	; (8004788 <__libc_init_array+0x38>)
 8004754:	2600      	movs	r6, #0
 8004756:	4c0d      	ldr	r4, [pc, #52]	; (800478c <__libc_init_array+0x3c>)
 8004758:	1b64      	subs	r4, r4, r5
 800475a:	10a4      	asrs	r4, r4, #2
 800475c:	42a6      	cmp	r6, r4
 800475e:	d109      	bne.n	8004774 <__libc_init_array+0x24>
 8004760:	4d0b      	ldr	r5, [pc, #44]	; (8004790 <__libc_init_array+0x40>)
 8004762:	2600      	movs	r6, #0
 8004764:	4c0b      	ldr	r4, [pc, #44]	; (8004794 <__libc_init_array+0x44>)
 8004766:	f000 f817 	bl	8004798 <_init>
 800476a:	1b64      	subs	r4, r4, r5
 800476c:	10a4      	asrs	r4, r4, #2
 800476e:	42a6      	cmp	r6, r4
 8004770:	d105      	bne.n	800477e <__libc_init_array+0x2e>
 8004772:	bd70      	pop	{r4, r5, r6, pc}
 8004774:	f855 3b04 	ldr.w	r3, [r5], #4
 8004778:	3601      	adds	r6, #1
 800477a:	4798      	blx	r3
 800477c:	e7ee      	b.n	800475c <__libc_init_array+0xc>
 800477e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004782:	3601      	adds	r6, #1
 8004784:	4798      	blx	r3
 8004786:	e7f2      	b.n	800476e <__libc_init_array+0x1e>
 8004788:	080047c0 	.word	0x080047c0
 800478c:	080047c0 	.word	0x080047c0
 8004790:	080047c0 	.word	0x080047c0
 8004794:	080047c4 	.word	0x080047c4

08004798 <_init>:
 8004798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800479a:	bf00      	nop
 800479c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800479e:	bc08      	pop	{r3}
 80047a0:	469e      	mov	lr, r3
 80047a2:	4770      	bx	lr

080047a4 <_fini>:
 80047a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047a6:	bf00      	nop
 80047a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047aa:	bc08      	pop	{r3}
 80047ac:	469e      	mov	lr, r3
 80047ae:	4770      	bx	lr
