<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="I2C Control Register. This register can be written only when the DW_apb_i2c is disabled, which corresponds to the IC_ENABLE[0] register being set to 0. Writes at other times have no effect."><title>rp2040_pac::i2c0::ic_con - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module ic_con</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module ic_con</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In rp2040_<wbr>pac::<wbr>i2c0</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">i2c0</a></div><h1>Module <span>ic_con</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/rp2040_pac/i2c0/ic_con.rs.html#1-779">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>I2C Control Register. This register can be written only when the DW_apb_i2c is disabled, which corresponds to the IC_ENABLE[0]
register being set to 0. Writes at other times have no effect.</p>
<p>Read/Write Access: - bit 10 is read only. - bit 11 is read only - bit 16 is read only - bit 17 is read only - bits 18 and 19 are read only.</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.IC_CON_SPEC.html" title="struct rp2040_pac::i2c0::ic_con::IC_CON_SPEC">IC_<wbr>CON_<wbr>SPEC</a></dt><dd>I2C Control Register. This register can be written only when the DW_apb_i2c is disabled, which corresponds to the IC_ENABLE[0]
register being set to 0. Writes at other times have no effect.</dd></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><dl class="item-table"><dt><a class="enum" href="enum.IC_10BITADDR_MASTER_A.html" title="enum rp2040_pac::i2c0::ic_con::IC_10BITADDR_MASTER_A">IC_<wbr>10BITADDR_<wbr>MASTER_<wbr>A</a></dt><dd>Controls whether the DW_apb_i2c starts its transfers in 7- or 10-bit addressing mode when acting as a master. - 0: 7-bit addressing - 1: 10-bit addressing</dd><dt><a class="enum" href="enum.IC_10BITADDR_SLAVE_A.html" title="enum rp2040_pac::i2c0::ic_con::IC_10BITADDR_SLAVE_A">IC_<wbr>10BITADDR_<wbr>SLAVE_<wbr>A</a></dt><dd>When acting as a slave, this bit controls whether the DW_apb_i2c responds to 7- or 10-bit addresses. - 0: 7-bit addressing. The DW_apb_i2c ignores transactions that involve 10-bit addressing; for 7-bit addressing, only the lower 7 bits of the IC_SAR register are compared. - 1: 10-bit addressing. The DW_apb_i2c responds to only 10-bit addressing transfers that match the full 10 bits of the IC_SAR register.</dd><dt><a class="enum" href="enum.IC_RESTART_EN_A.html" title="enum rp2040_pac::i2c0::ic_con::IC_RESTART_EN_A">IC_<wbr>RESTART_<wbr>EN_<wbr>A</a></dt><dd>Determines whether RESTART conditions may be sent when acting as a master. Some older slaves do not support handling RESTART conditions; however, RESTART conditions are used in several DW_apb_i2c operations. When RESTART is disabled, the master is prohibited from performing the following functions: - Sending a START BYTE - Performing any high-speed mode operation - High-speed mode operation - Performing direction changes in combined format mode - Performing a read operation with a 10-bit address By replacing RESTART condition followed by a STOP and a subsequent START condition, split operations are broken down into multiple DW_apb_i2c transfers. If the above operations are performed, it will result in setting bit 6 (TX_ABRT) of the IC_RAW_INTR_STAT register.</dd><dt><a class="enum" href="enum.IC_SLAVE_DISABLE_A.html" title="enum rp2040_pac::i2c0::ic_con::IC_SLAVE_DISABLE_A">IC_<wbr>SLAVE_<wbr>DISABLE_<wbr>A</a></dt><dd>This bit controls whether I2C has its slave disabled, which means once the presetn signal is applied, then this bit is set and the slave is disabled.</dd><dt><a class="enum" href="enum.MASTER_MODE_A.html" title="enum rp2040_pac::i2c0::ic_con::MASTER_MODE_A">MASTER_<wbr>MODE_<wbr>A</a></dt><dd>This bit controls whether the DW_apb_i2c master is enabled.</dd><dt><a class="enum" href="enum.RX_FIFO_FULL_HLD_CTRL_A.html" title="enum rp2040_pac::i2c0::ic_con::RX_FIFO_FULL_HLD_CTRL_A">RX_<wbr>FIFO_<wbr>FULL_<wbr>HLD_<wbr>CTRL_<wbr>A</a></dt><dd>This bit controls whether DW_apb_i2c should hold the bus when the Rx FIFO is physically full to its RX_BUFFER_DEPTH, as described in the IC_RX_FULL_HLD_BUS_EN parameter.</dd><dt><a class="enum" href="enum.SPEED_A.html" title="enum rp2040_pac::i2c0::ic_con::SPEED_A">SPEED_A</a></dt><dd>These bits control at which speed the DW_apb_i2c operates; its setting is relevant only if one is operating the DW_apb_i2c in master mode. Hardware protects against illegal values being programmed by software. These bits must be programmed appropriately for slave mode also, as it is used to capture correct value of spike filter as per the speed mode.</dd><dt><a class="enum" href="enum.STOP_DET_IFADDRESSED_A.html" title="enum rp2040_pac::i2c0::ic_con::STOP_DET_IFADDRESSED_A">STOP_<wbr>DET_<wbr>IFADDRESSED_<wbr>A</a></dt><dd>In slave mode: - 1’b1: issues the STOP_DET interrupt only when it is addressed. - 1’b0: issues the STOP_DET irrespective of whether it’s addressed or not. Reset value: 0x0</dd><dt><a class="enum" href="enum.TX_EMPTY_CTRL_A.html" title="enum rp2040_pac::i2c0::ic_con::TX_EMPTY_CTRL_A">TX_<wbr>EMPTY_<wbr>CTRL_<wbr>A</a></dt><dd>This bit controls the generation of the TX_EMPTY interrupt, as described in the IC_RAW_INTR_STAT register.</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><dl class="item-table"><dt><a class="type" href="type.IC_10BITADDR_MASTER_R.html" title="type rp2040_pac::i2c0::ic_con::IC_10BITADDR_MASTER_R">IC_<wbr>10BITADDR_<wbr>MASTER_<wbr>R</a></dt><dd>Field <code>IC_10BITADDR_MASTER</code> reader - Controls whether the DW_apb_i2c starts its transfers in 7- or 10-bit addressing mode when acting as a master. - 0: 7-bit addressing - 1: 10-bit addressing</dd><dt><a class="type" href="type.IC_10BITADDR_MASTER_W.html" title="type rp2040_pac::i2c0::ic_con::IC_10BITADDR_MASTER_W">IC_<wbr>10BITADDR_<wbr>MASTER_<wbr>W</a></dt><dd>Field <code>IC_10BITADDR_MASTER</code> writer - Controls whether the DW_apb_i2c starts its transfers in 7- or 10-bit addressing mode when acting as a master. - 0: 7-bit addressing - 1: 10-bit addressing</dd><dt><a class="type" href="type.IC_10BITADDR_SLAVE_R.html" title="type rp2040_pac::i2c0::ic_con::IC_10BITADDR_SLAVE_R">IC_<wbr>10BITADDR_<wbr>SLAVE_<wbr>R</a></dt><dd>Field <code>IC_10BITADDR_SLAVE</code> reader - When acting as a slave, this bit controls whether the DW_apb_i2c responds to 7- or 10-bit addresses. - 0: 7-bit addressing. The DW_apb_i2c ignores transactions that involve 10-bit addressing; for 7-bit addressing, only the lower 7 bits of the IC_SAR register are compared. - 1: 10-bit addressing. The DW_apb_i2c responds to only 10-bit addressing transfers that match the full 10 bits of the IC_SAR register.</dd><dt><a class="type" href="type.IC_10BITADDR_SLAVE_W.html" title="type rp2040_pac::i2c0::ic_con::IC_10BITADDR_SLAVE_W">IC_<wbr>10BITADDR_<wbr>SLAVE_<wbr>W</a></dt><dd>Field <code>IC_10BITADDR_SLAVE</code> writer - When acting as a slave, this bit controls whether the DW_apb_i2c responds to 7- or 10-bit addresses. - 0: 7-bit addressing. The DW_apb_i2c ignores transactions that involve 10-bit addressing; for 7-bit addressing, only the lower 7 bits of the IC_SAR register are compared. - 1: 10-bit addressing. The DW_apb_i2c responds to only 10-bit addressing transfers that match the full 10 bits of the IC_SAR register.</dd><dt><a class="type" href="type.IC_RESTART_EN_R.html" title="type rp2040_pac::i2c0::ic_con::IC_RESTART_EN_R">IC_<wbr>RESTART_<wbr>EN_<wbr>R</a></dt><dd>Field <code>IC_RESTART_EN</code> reader - Determines whether RESTART conditions may be sent when acting as a master. Some older slaves do not support handling RESTART conditions; however, RESTART conditions are used in several DW_apb_i2c operations. When RESTART is disabled, the master is prohibited from performing the following functions: - Sending a START BYTE - Performing any high-speed mode operation - High-speed mode operation - Performing direction changes in combined format mode - Performing a read operation with a 10-bit address By replacing RESTART condition followed by a STOP and a subsequent START condition, split operations are broken down into multiple DW_apb_i2c transfers. If the above operations are performed, it will result in setting bit 6 (TX_ABRT) of the IC_RAW_INTR_STAT register.</dd><dt><a class="type" href="type.IC_RESTART_EN_W.html" title="type rp2040_pac::i2c0::ic_con::IC_RESTART_EN_W">IC_<wbr>RESTART_<wbr>EN_<wbr>W</a></dt><dd>Field <code>IC_RESTART_EN</code> writer - Determines whether RESTART conditions may be sent when acting as a master. Some older slaves do not support handling RESTART conditions; however, RESTART conditions are used in several DW_apb_i2c operations. When RESTART is disabled, the master is prohibited from performing the following functions: - Sending a START BYTE - Performing any high-speed mode operation - High-speed mode operation - Performing direction changes in combined format mode - Performing a read operation with a 10-bit address By replacing RESTART condition followed by a STOP and a subsequent START condition, split operations are broken down into multiple DW_apb_i2c transfers. If the above operations are performed, it will result in setting bit 6 (TX_ABRT) of the IC_RAW_INTR_STAT register.</dd><dt><a class="type" href="type.IC_SLAVE_DISABLE_R.html" title="type rp2040_pac::i2c0::ic_con::IC_SLAVE_DISABLE_R">IC_<wbr>SLAVE_<wbr>DISABLE_<wbr>R</a></dt><dd>Field <code>IC_SLAVE_DISABLE</code> reader - This bit controls whether I2C has its slave disabled, which means once the presetn signal is applied, then this bit is set and the slave is disabled.</dd><dt><a class="type" href="type.IC_SLAVE_DISABLE_W.html" title="type rp2040_pac::i2c0::ic_con::IC_SLAVE_DISABLE_W">IC_<wbr>SLAVE_<wbr>DISABLE_<wbr>W</a></dt><dd>Field <code>IC_SLAVE_DISABLE</code> writer - This bit controls whether I2C has its slave disabled, which means once the presetn signal is applied, then this bit is set and the slave is disabled.</dd><dt><a class="type" href="type.MASTER_MODE_R.html" title="type rp2040_pac::i2c0::ic_con::MASTER_MODE_R">MASTER_<wbr>MODE_<wbr>R</a></dt><dd>Field <code>MASTER_MODE</code> reader - This bit controls whether the DW_apb_i2c master is enabled.</dd><dt><a class="type" href="type.MASTER_MODE_W.html" title="type rp2040_pac::i2c0::ic_con::MASTER_MODE_W">MASTER_<wbr>MODE_<wbr>W</a></dt><dd>Field <code>MASTER_MODE</code> writer - This bit controls whether the DW_apb_i2c master is enabled.</dd><dt><a class="type" href="type.R.html" title="type rp2040_pac::i2c0::ic_con::R">R</a></dt><dd>Register <code>IC_CON</code> reader</dd><dt><a class="type" href="type.RX_FIFO_FULL_HLD_CTRL_R.html" title="type rp2040_pac::i2c0::ic_con::RX_FIFO_FULL_HLD_CTRL_R">RX_<wbr>FIFO_<wbr>FULL_<wbr>HLD_<wbr>CTRL_<wbr>R</a></dt><dd>Field <code>RX_FIFO_FULL_HLD_CTRL</code> reader - This bit controls whether DW_apb_i2c should hold the bus when the Rx FIFO is physically full to its RX_BUFFER_DEPTH, as described in the IC_RX_FULL_HLD_BUS_EN parameter.</dd><dt><a class="type" href="type.RX_FIFO_FULL_HLD_CTRL_W.html" title="type rp2040_pac::i2c0::ic_con::RX_FIFO_FULL_HLD_CTRL_W">RX_<wbr>FIFO_<wbr>FULL_<wbr>HLD_<wbr>CTRL_<wbr>W</a></dt><dd>Field <code>RX_FIFO_FULL_HLD_CTRL</code> writer - This bit controls whether DW_apb_i2c should hold the bus when the Rx FIFO is physically full to its RX_BUFFER_DEPTH, as described in the IC_RX_FULL_HLD_BUS_EN parameter.</dd><dt><a class="type" href="type.SPEED_R.html" title="type rp2040_pac::i2c0::ic_con::SPEED_R">SPEED_R</a></dt><dd>Field <code>SPEED</code> reader - These bits control at which speed the DW_apb_i2c operates; its setting is relevant only if one is operating the DW_apb_i2c in master mode. Hardware protects against illegal values being programmed by software. These bits must be programmed appropriately for slave mode also, as it is used to capture correct value of spike filter as per the speed mode.</dd><dt><a class="type" href="type.SPEED_W.html" title="type rp2040_pac::i2c0::ic_con::SPEED_W">SPEED_W</a></dt><dd>Field <code>SPEED</code> writer - These bits control at which speed the DW_apb_i2c operates; its setting is relevant only if one is operating the DW_apb_i2c in master mode. Hardware protects against illegal values being programmed by software. These bits must be programmed appropriately for slave mode also, as it is used to capture correct value of spike filter as per the speed mode.</dd><dt><a class="type" href="type.STOP_DET_IFADDRESSED_R.html" title="type rp2040_pac::i2c0::ic_con::STOP_DET_IFADDRESSED_R">STOP_<wbr>DET_<wbr>IFADDRESSED_<wbr>R</a></dt><dd>Field <code>STOP_DET_IFADDRESSED</code> reader - In slave mode: - 1’b1: issues the STOP_DET interrupt only when it is addressed. - 1’b0: issues the STOP_DET irrespective of whether it’s addressed or not. Reset value: 0x0</dd><dt><a class="type" href="type.STOP_DET_IFADDRESSED_W.html" title="type rp2040_pac::i2c0::ic_con::STOP_DET_IFADDRESSED_W">STOP_<wbr>DET_<wbr>IFADDRESSED_<wbr>W</a></dt><dd>Field <code>STOP_DET_IFADDRESSED</code> writer - In slave mode: - 1’b1: issues the STOP_DET interrupt only when it is addressed. - 1’b0: issues the STOP_DET irrespective of whether it’s addressed or not. Reset value: 0x0</dd><dt><a class="type" href="type.STOP_DET_IF_MASTER_ACTIVE_R.html" title="type rp2040_pac::i2c0::ic_con::STOP_DET_IF_MASTER_ACTIVE_R">STOP_<wbr>DET_<wbr>IF_<wbr>MASTER_<wbr>ACTIVE_<wbr>R</a></dt><dd>Field <code>STOP_DET_IF_MASTER_ACTIVE</code> reader - Master issues the STOP_DET interrupt irrespective of whether master is active or not</dd><dt><a class="type" href="type.TX_EMPTY_CTRL_R.html" title="type rp2040_pac::i2c0::ic_con::TX_EMPTY_CTRL_R">TX_<wbr>EMPTY_<wbr>CTRL_<wbr>R</a></dt><dd>Field <code>TX_EMPTY_CTRL</code> reader - This bit controls the generation of the TX_EMPTY interrupt, as described in the IC_RAW_INTR_STAT register.</dd><dt><a class="type" href="type.TX_EMPTY_CTRL_W.html" title="type rp2040_pac::i2c0::ic_con::TX_EMPTY_CTRL_W">TX_<wbr>EMPTY_<wbr>CTRL_<wbr>W</a></dt><dd>Field <code>TX_EMPTY_CTRL</code> writer - This bit controls the generation of the TX_EMPTY interrupt, as described in the IC_RAW_INTR_STAT register.</dd><dt><a class="type" href="type.W.html" title="type rp2040_pac::i2c0::ic_con::W">W</a></dt><dd>Register <code>IC_CON</code> writer</dd></dl></section></div></main></body></html>