{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 12:20:01 2018 " "Info: Processing started: Wed May 16 12:20:01 2018" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off term -c term " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off term -c term" {  } {  } 0}
{ "Warning" "WQSYN_FAMILY_EXCALIBUR_NOT_RECOMMENDED" "" "Warning: This product family is not recommended for new designs. Altera provides newer product families with better cost & performance attributes than ARM-Based Excalibur devices" {  } {  } 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/lyj/keypad_scan/term.v " "Warning: Can't analyze file -- file D:/lyj/keypad_scan/term.v is missing" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "term.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file term.v" { { "Info" "ISGN_ENTITY_NAME" "1 term " "Info: Found entity 1: term" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 16 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 SEG_DEC " "Info: Found entity 2: SEG_DEC" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 60 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 term.v(38) " "Warning: Verilog HDL assignment warning at term.v(38): truncated value with size 15 to match size of target (14)" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 38 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 term.v(42) " "Warning: Verilog HDL assignment warning at term.v(42): truncated value with size 3 to match size of target (2)" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 42 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "DEC_TMP term.v(44) " "Warning: Verilog HDL Always Construct warning at term.v(44): variable DEC_TMP may not be assigned a new value in every possible path through the Always Construct.  Variable DEC_TMP holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 44 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "SEG_SEL term.v(50) " "Warning: Verilog HDL Always Construct warning at term.v(50): variable SEG_SEL may not be assigned a new value in every possible path through the Always Construct.  Variable SEG_SEL holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 50 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "SEG_DEC term.v(65) " "Warning: Verilog HDL Always Construct warning at term.v(65): variable SEG_DEC may not be assigned a new value in every possible path through the Always Construct.  Variable SEG_DEC holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 65 0 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SEL_SEG\[1\] data_in GND " "Warning: Reduced register \"SEL_SEG\[1\]\" with stuck data_in port to stuck value GND" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 41 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG_SEL\[7\]\$latch " "Warning: LATCH primitive \"SEG_SEL\[7\]\$latch\" is permanently enabled" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 51 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG_SEL\[5\]\$latch " "Warning: LATCH primitive \"SEG_SEL\[5\]\$latch\" is permanently enabled" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 51 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DEC_TMP\[0\] " "Warning: LATCH primitive \"DEC_TMP\[0\]\" is permanently enabled" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 45 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DEC_TMP\[1\] " "Warning: LATCH primitive \"DEC_TMP\[1\]\" is permanently enabled" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 45 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DEC_TMP\[2\] " "Warning: LATCH primitive \"DEC_TMP\[2\]\" is permanently enabled" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 45 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DEC_TMP\[3\] " "Warning: LATCH primitive \"DEC_TMP\[3\]\" is permanently enabled" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 45 -1 0 } }  } 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "counts\[0\]~28 14 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=14) from the following logic: \"counts\[0\]~28\"" {  } { { "term.v" "counts\[0\]~28" { Text "D:/lyj/term/term.v" 36 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf" 227 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_counter " "Info: Found entity 1: alt_synch_counter" {  } { { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.tdf" 457 1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 36 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[6\] VCC " "Warning: Pin \"SEG_SEL\[6\]\" stuck at VCC" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 20 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[4\] VCC " "Warning: Pin \"SEG_SEL\[4\]\" stuck at VCC" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 20 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[3\] VCC " "Warning: Pin \"SEG_SEL\[3\]\" stuck at VCC" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 20 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[2\] VCC " "Warning: Pin \"SEG_SEL\[2\]\" stuck at VCC" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 20 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[1\] VCC " "Warning: Pin \"SEG_SEL\[1\]\" stuck at VCC" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 20 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[0\] VCC " "Warning: Pin \"SEG_SEL\[0\]\" stuck at VCC" {  } { { "term.v" "" { Text "D:/lyj/term/term.v" 20 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "65 " "Info: Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "40 " "Info: Implemented 40 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 12:20:02 2018 " "Info: Processing ended: Wed May 16 12:20:02 2018" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
