5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd fsm8.2.vcd -o fsm8.2.cdd -v fsm8.2.v
3 0 $root $root NA 0 0 1
3 0 main main fsm8.2.v 1 52 1
2 1 14 110015 2c 1 c 0 0 clock
2 2 14 9000f 0 2a 20000 0 0 1 2 2
2 3 14 90015 43 27 2100a 1 2 1 2 2
2 4 14 410041 5 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 5 14 360042 5 23 c 0 4 next_state
2 6 14 290032 1 32 4 0 0 STATE_IDLE
2 7 14 210032 6 1a 200cc 5 6 1 2 1102
2 8 14 210025 2 1 c 0 0 reset
2 9 14 210042 6 19 201cc 7 8 1 2 1102
2 10 14 18001c 0 1 400 0 0 state
2 11 14 180042 16 38 600e 9 10
2 12 17 1a001e 3 1 c 0 0 valid
2 13 17 1a001e 0 2a 20000 0 0 1 2 2
2 14 17 1a001e 3 29 20008 12 13 1 2 2
2 15 17 120015 3 1 c 0 0 head
2 16 17 120015 0 2a 20000 0 0 1 2 2
2 17 17 120015 3 29 20008 15 16 1 2 2
2 18 17 9000d 4 1 c 0 0 state
2 19 17 9000d 0 2a 20000 0 0 1 2 2
2 20 17 9000d 4 29 20008 18 19 1 2 2
2 21 17 90015 5 2b 20008 17 20 1 2 2
2 22 17 9001e b 2b 2100a 14 21 1 2 2
2 23 18 20006 5 3d 126002 0 0 1 2 2 $u0
2 24 25 1c001c 5 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 25 25 11001d 5 23 c 0 24 next_state
2 26 25 100010 5 1b 2000c 25 0 1 2 1102
2 27 25 7000c 0 1 400 0 0 msg_ip
2 28 25 7001d 4 35 f00e 26 27
2 29 47 8000c 1 3d 121002 0 0 1 2 2 $u2
2 30 0 0 5 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 31 0 0 5 23 f00e 0 30 next_state
2 32 0 0 4 1 f00e 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 1 1 0
1 STATE_SEND 0 80000 1 0 31 0 1 1 1
1 clock 6 83000f 1 0 0 0 1 1 1102
1 reset 7 3000f 1 0 0 0 1 1 1002
1 state 8 3000f 1 0 0 0 1 1 1102
1 next_state 9 83000f 1 0 1 0 2 1 330a
1 msg_ip 10 3000f 1 0 0 0 1 1 1102
1 head 11 3000f 1 0 0 0 1 1 1102
1 valid 12 3000f 1 0 0 0 1 1 1102
4 32 32 32
4 31 31 31
4 11 3 3
4 3 11 0
4 23 22 0
4 22 23 0
4 28 28 28
4 29 0 0
6 32 31 1 01,03,03,,01,81,0101
3 1 main.$u0 main.$u0 fsm8.2.v 0 23 1
2 33 20 5000e 1 32 4 0 0 STATE_IDLE
2 34 19 9000d 7 1 e 0 0 state
2 35 20 0 5 2d 3114e 33 34 1 2 1102
2 36 21 5000e 1 32 8 0 0 STATE_SEND
2 37 21 0 2 2d 2020e 36 34 1 2 1102
2 38 21 500053 1 0 20008 0 0 1 4 1
2 39 21 45004e 1 32 4 0 0 STATE_IDLE
2 40 21 450053 1 31 20088 38 39 2 2 120a
2 41 21 440054 1 26 20008 40 0 2 2 120a
2 42 21 3c003f 1 0 20004 0 0 1 4 0
2 43 21 31003a 1 32 8 0 0 STATE_SEND
2 44 21 31003f 1 31 20108 42 43 2 2 210a
2 45 21 300040 1 26 20008 44 0 2 2 210a
2 46 21 200040 1 1a 20208 41 45 2 2 120a
2 47 21 200024 1 1 4 0 0 valid
2 48 21 200054 1 19 20088 46 47 2 2 120a
2 49 21 12001b 0 1 400 0 0 next_state
2 50 21 120054 1 37 a 48 49
2 51 20 500053 1 0 20008 0 0 1 4 1
2 52 20 45004e 1 32 4 0 0 STATE_IDLE
2 53 20 450053 1 31 20088 51 52 2 2 120a
2 54 20 440054 1 26 20008 53 0 2 2 120a
2 55 20 3c003f 1 0 20004 0 0 1 4 0
2 56 20 31003a 1 32 8 0 0 STATE_SEND
2 57 20 31003f 1 31 20108 55 56 2 2 210a
2 58 20 300040 1 26 20008 57 0 2 2 210a
2 59 20 1f0040 3 1a 20208 54 58 2 2 330a
2 60 20 28002b 3 1 c 0 0 head
2 61 20 200024 3 1 c 0 0 valid
2 62 20 20002b 3 8 2024c 60 61 1 2 11102
2 63 20 1f0054 3 19 20288 59 62 2 2 330a
2 64 20 12001b 0 1 400 0 0 next_state
2 65 20 120054 3 37 a 63 64
4 50 0 0
4 37 50 0
4 65 0 0
4 35 65 37
3 1 main.$u1 main.$u1 fsm8.2.v 0 45 1
3 1 main.$u2 main.$u2 fsm8.2.v 0 50 1
2 66 48 9000c 1 0 20004 0 0 1 4 0
2 67 48 10005 0 1 400 0 0 clock
2 68 48 1000c 1 37 11006 66 67
2 69 49 b000b 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 70 49 9000c 57 2c 22000a 69 0 32 2 aa aa aa aa aa aa aa aa
2 71 49 17001b 2b 1 1c 0 0 clock
2 72 49 160016 2b 1b 2002c 71 0 1 2 1102
2 73 49 e0012 0 1 400 0 0 clock
2 74 49 e001b 2b 37 602e 72 73
4 74 70 70
4 70 74 0
4 68 70 70
