
Lab05.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075e4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  080077e8  080077e8  000177e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007bdc  08007bdc  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007bdc  08007bdc  00017bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007be4  08007be4  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007be4  08007be4  00017be4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007be8  08007be8  00017be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08007bec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ec  200001d4  08007dc0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005c0  08007dc0  000205c0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020202  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e622  00000000  00000000  00020245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002717  00000000  00000000  0002e867  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000aa0  00000000  00000000  00030f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000808  00000000  00000000  00031a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028c32  00000000  00000000  00032228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fcbc  00000000  00000000  0005ae5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f84f4  00000000  00000000  0006ab16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003850  00000000  00000000  0016300c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  0016685c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	080077cc 	.word	0x080077cc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	080077cc 	.word	0x080077cc

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b970 	b.w	80005e8 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	460d      	mov	r5, r1
 8000328:	4604      	mov	r4, r0
 800032a:	460f      	mov	r7, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4694      	mov	ip, r2
 8000334:	d965      	bls.n	8000402 <__udivmoddi4+0xe2>
 8000336:	fab2 f382 	clz	r3, r2
 800033a:	b143      	cbz	r3, 800034e <__udivmoddi4+0x2e>
 800033c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000340:	f1c3 0220 	rsb	r2, r3, #32
 8000344:	409f      	lsls	r7, r3
 8000346:	fa20 f202 	lsr.w	r2, r0, r2
 800034a:	4317      	orrs	r7, r2
 800034c:	409c      	lsls	r4, r3
 800034e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000352:	fa1f f58c 	uxth.w	r5, ip
 8000356:	fbb7 f1fe 	udiv	r1, r7, lr
 800035a:	0c22      	lsrs	r2, r4, #16
 800035c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000360:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000364:	fb01 f005 	mul.w	r0, r1, r5
 8000368:	4290      	cmp	r0, r2
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x62>
 800036c:	eb1c 0202 	adds.w	r2, ip, r2
 8000370:	f101 37ff 	add.w	r7, r1, #4294967295
 8000374:	f080 811c 	bcs.w	80005b0 <__udivmoddi4+0x290>
 8000378:	4290      	cmp	r0, r2
 800037a:	f240 8119 	bls.w	80005b0 <__udivmoddi4+0x290>
 800037e:	3902      	subs	r1, #2
 8000380:	4462      	add	r2, ip
 8000382:	1a12      	subs	r2, r2, r0
 8000384:	b2a4      	uxth	r4, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000392:	fb00 f505 	mul.w	r5, r0, r5
 8000396:	42a5      	cmp	r5, r4
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x90>
 800039a:	eb1c 0404 	adds.w	r4, ip, r4
 800039e:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a2:	f080 8107 	bcs.w	80005b4 <__udivmoddi4+0x294>
 80003a6:	42a5      	cmp	r5, r4
 80003a8:	f240 8104 	bls.w	80005b4 <__udivmoddi4+0x294>
 80003ac:	4464      	add	r4, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b4:	1b64      	subs	r4, r4, r5
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11e      	cbz	r6, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40dc      	lsrs	r4, r3
 80003bc:	2300      	movs	r3, #0
 80003be:	e9c6 4300 	strd	r4, r3, [r6]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0xbc>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80ed 	beq.w	80005aa <__udivmoddi4+0x28a>
 80003d0:	2100      	movs	r1, #0
 80003d2:	e9c6 0500 	strd	r0, r5, [r6]
 80003d6:	4608      	mov	r0, r1
 80003d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003dc:	fab3 f183 	clz	r1, r3
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d149      	bne.n	8000478 <__udivmoddi4+0x158>
 80003e4:	42ab      	cmp	r3, r5
 80003e6:	d302      	bcc.n	80003ee <__udivmoddi4+0xce>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	f200 80f8 	bhi.w	80005de <__udivmoddi4+0x2be>
 80003ee:	1a84      	subs	r4, r0, r2
 80003f0:	eb65 0203 	sbc.w	r2, r5, r3
 80003f4:	2001      	movs	r0, #1
 80003f6:	4617      	mov	r7, r2
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0e2      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	e9c6 4700 	strd	r4, r7, [r6]
 8000400:	e7df      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000402:	b902      	cbnz	r2, 8000406 <__udivmoddi4+0xe6>
 8000404:	deff      	udf	#255	; 0xff
 8000406:	fab2 f382 	clz	r3, r2
 800040a:	2b00      	cmp	r3, #0
 800040c:	f040 8090 	bne.w	8000530 <__udivmoddi4+0x210>
 8000410:	1a8a      	subs	r2, r1, r2
 8000412:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000416:	fa1f fe8c 	uxth.w	lr, ip
 800041a:	2101      	movs	r1, #1
 800041c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000420:	fb07 2015 	mls	r0, r7, r5, r2
 8000424:	0c22      	lsrs	r2, r4, #16
 8000426:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800042a:	fb0e f005 	mul.w	r0, lr, r5
 800042e:	4290      	cmp	r0, r2
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x124>
 8000432:	eb1c 0202 	adds.w	r2, ip, r2
 8000436:	f105 38ff 	add.w	r8, r5, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4290      	cmp	r0, r2
 800043e:	f200 80cb 	bhi.w	80005d8 <__udivmoddi4+0x2b8>
 8000442:	4645      	mov	r5, r8
 8000444:	1a12      	subs	r2, r2, r0
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb2 f0f7 	udiv	r0, r2, r7
 800044c:	fb07 2210 	mls	r2, r7, r0, r2
 8000450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000454:	fb0e fe00 	mul.w	lr, lr, r0
 8000458:	45a6      	cmp	lr, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x14e>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f100 32ff 	add.w	r2, r0, #4294967295
 8000464:	d202      	bcs.n	800046c <__udivmoddi4+0x14c>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f200 80bb 	bhi.w	80005e2 <__udivmoddi4+0x2c2>
 800046c:	4610      	mov	r0, r2
 800046e:	eba4 040e 	sub.w	r4, r4, lr
 8000472:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000476:	e79f      	b.n	80003b8 <__udivmoddi4+0x98>
 8000478:	f1c1 0720 	rsb	r7, r1, #32
 800047c:	408b      	lsls	r3, r1
 800047e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000482:	ea4c 0c03 	orr.w	ip, ip, r3
 8000486:	fa05 f401 	lsl.w	r4, r5, r1
 800048a:	fa20 f307 	lsr.w	r3, r0, r7
 800048e:	40fd      	lsrs	r5, r7
 8000490:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000494:	4323      	orrs	r3, r4
 8000496:	fbb5 f8f9 	udiv	r8, r5, r9
 800049a:	fa1f fe8c 	uxth.w	lr, ip
 800049e:	fb09 5518 	mls	r5, r9, r8, r5
 80004a2:	0c1c      	lsrs	r4, r3, #16
 80004a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80004a8:	fb08 f50e 	mul.w	r5, r8, lr
 80004ac:	42a5      	cmp	r5, r4
 80004ae:	fa02 f201 	lsl.w	r2, r2, r1
 80004b2:	fa00 f001 	lsl.w	r0, r0, r1
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c0:	f080 8088 	bcs.w	80005d4 <__udivmoddi4+0x2b4>
 80004c4:	42a5      	cmp	r5, r4
 80004c6:	f240 8085 	bls.w	80005d4 <__udivmoddi4+0x2b4>
 80004ca:	f1a8 0802 	sub.w	r8, r8, #2
 80004ce:	4464      	add	r4, ip
 80004d0:	1b64      	subs	r4, r4, r5
 80004d2:	b29d      	uxth	r5, r3
 80004d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004d8:	fb09 4413 	mls	r4, r9, r3, r4
 80004dc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004e0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004e4:	45a6      	cmp	lr, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ec:	f103 35ff 	add.w	r5, r3, #4294967295
 80004f0:	d26c      	bcs.n	80005cc <__udivmoddi4+0x2ac>
 80004f2:	45a6      	cmp	lr, r4
 80004f4:	d96a      	bls.n	80005cc <__udivmoddi4+0x2ac>
 80004f6:	3b02      	subs	r3, #2
 80004f8:	4464      	add	r4, ip
 80004fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004fe:	fba3 9502 	umull	r9, r5, r3, r2
 8000502:	eba4 040e 	sub.w	r4, r4, lr
 8000506:	42ac      	cmp	r4, r5
 8000508:	46c8      	mov	r8, r9
 800050a:	46ae      	mov	lr, r5
 800050c:	d356      	bcc.n	80005bc <__udivmoddi4+0x29c>
 800050e:	d053      	beq.n	80005b8 <__udivmoddi4+0x298>
 8000510:	b156      	cbz	r6, 8000528 <__udivmoddi4+0x208>
 8000512:	ebb0 0208 	subs.w	r2, r0, r8
 8000516:	eb64 040e 	sbc.w	r4, r4, lr
 800051a:	fa04 f707 	lsl.w	r7, r4, r7
 800051e:	40ca      	lsrs	r2, r1
 8000520:	40cc      	lsrs	r4, r1
 8000522:	4317      	orrs	r7, r2
 8000524:	e9c6 7400 	strd	r7, r4, [r6]
 8000528:	4618      	mov	r0, r3
 800052a:	2100      	movs	r1, #0
 800052c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000530:	f1c3 0120 	rsb	r1, r3, #32
 8000534:	fa02 fc03 	lsl.w	ip, r2, r3
 8000538:	fa20 f201 	lsr.w	r2, r0, r1
 800053c:	fa25 f101 	lsr.w	r1, r5, r1
 8000540:	409d      	lsls	r5, r3
 8000542:	432a      	orrs	r2, r5
 8000544:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000548:	fa1f fe8c 	uxth.w	lr, ip
 800054c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000550:	fb07 1510 	mls	r5, r7, r0, r1
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800055a:	fb00 f50e 	mul.w	r5, r0, lr
 800055e:	428d      	cmp	r5, r1
 8000560:	fa04 f403 	lsl.w	r4, r4, r3
 8000564:	d908      	bls.n	8000578 <__udivmoddi4+0x258>
 8000566:	eb1c 0101 	adds.w	r1, ip, r1
 800056a:	f100 38ff 	add.w	r8, r0, #4294967295
 800056e:	d22f      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 8000570:	428d      	cmp	r5, r1
 8000572:	d92d      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 8000574:	3802      	subs	r0, #2
 8000576:	4461      	add	r1, ip
 8000578:	1b49      	subs	r1, r1, r5
 800057a:	b292      	uxth	r2, r2
 800057c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000580:	fb07 1115 	mls	r1, r7, r5, r1
 8000584:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000588:	fb05 f10e 	mul.w	r1, r5, lr
 800058c:	4291      	cmp	r1, r2
 800058e:	d908      	bls.n	80005a2 <__udivmoddi4+0x282>
 8000590:	eb1c 0202 	adds.w	r2, ip, r2
 8000594:	f105 38ff 	add.w	r8, r5, #4294967295
 8000598:	d216      	bcs.n	80005c8 <__udivmoddi4+0x2a8>
 800059a:	4291      	cmp	r1, r2
 800059c:	d914      	bls.n	80005c8 <__udivmoddi4+0x2a8>
 800059e:	3d02      	subs	r5, #2
 80005a0:	4462      	add	r2, ip
 80005a2:	1a52      	subs	r2, r2, r1
 80005a4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80005a8:	e738      	b.n	800041c <__udivmoddi4+0xfc>
 80005aa:	4631      	mov	r1, r6
 80005ac:	4630      	mov	r0, r6
 80005ae:	e708      	b.n	80003c2 <__udivmoddi4+0xa2>
 80005b0:	4639      	mov	r1, r7
 80005b2:	e6e6      	b.n	8000382 <__udivmoddi4+0x62>
 80005b4:	4610      	mov	r0, r2
 80005b6:	e6fb      	b.n	80003b0 <__udivmoddi4+0x90>
 80005b8:	4548      	cmp	r0, r9
 80005ba:	d2a9      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005bc:	ebb9 0802 	subs.w	r8, r9, r2
 80005c0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80005c4:	3b01      	subs	r3, #1
 80005c6:	e7a3      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c8:	4645      	mov	r5, r8
 80005ca:	e7ea      	b.n	80005a2 <__udivmoddi4+0x282>
 80005cc:	462b      	mov	r3, r5
 80005ce:	e794      	b.n	80004fa <__udivmoddi4+0x1da>
 80005d0:	4640      	mov	r0, r8
 80005d2:	e7d1      	b.n	8000578 <__udivmoddi4+0x258>
 80005d4:	46d0      	mov	r8, sl
 80005d6:	e77b      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d8:	3d02      	subs	r5, #2
 80005da:	4462      	add	r2, ip
 80005dc:	e732      	b.n	8000444 <__udivmoddi4+0x124>
 80005de:	4608      	mov	r0, r1
 80005e0:	e70a      	b.n	80003f8 <__udivmoddi4+0xd8>
 80005e2:	4464      	add	r4, ip
 80005e4:	3802      	subs	r0, #2
 80005e6:	e742      	b.n	800046e <__udivmoddi4+0x14e>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005f2:	463b      	mov	r3, r7
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005fe:	4b52      	ldr	r3, [pc, #328]	; (8000748 <MX_ADC1_Init+0x15c>)
 8000600:	4a52      	ldr	r2, [pc, #328]	; (800074c <MX_ADC1_Init+0x160>)
 8000602:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000604:	4b50      	ldr	r3, [pc, #320]	; (8000748 <MX_ADC1_Init+0x15c>)
 8000606:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800060a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800060c:	4b4e      	ldr	r3, [pc, #312]	; (8000748 <MX_ADC1_Init+0x15c>)
 800060e:	2200      	movs	r2, #0
 8000610:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000612:	4b4d      	ldr	r3, [pc, #308]	; (8000748 <MX_ADC1_Init+0x15c>)
 8000614:	2201      	movs	r2, #1
 8000616:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000618:	4b4b      	ldr	r3, [pc, #300]	; (8000748 <MX_ADC1_Init+0x15c>)
 800061a:	2200      	movs	r2, #0
 800061c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800061e:	4b4a      	ldr	r3, [pc, #296]	; (8000748 <MX_ADC1_Init+0x15c>)
 8000620:	2200      	movs	r2, #0
 8000622:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000626:	4b48      	ldr	r3, [pc, #288]	; (8000748 <MX_ADC1_Init+0x15c>)
 8000628:	2200      	movs	r2, #0
 800062a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800062c:	4b46      	ldr	r3, [pc, #280]	; (8000748 <MX_ADC1_Init+0x15c>)
 800062e:	4a48      	ldr	r2, [pc, #288]	; (8000750 <MX_ADC1_Init+0x164>)
 8000630:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000632:	4b45      	ldr	r3, [pc, #276]	; (8000748 <MX_ADC1_Init+0x15c>)
 8000634:	2200      	movs	r2, #0
 8000636:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8000638:	4b43      	ldr	r3, [pc, #268]	; (8000748 <MX_ADC1_Init+0x15c>)
 800063a:	2208      	movs	r2, #8
 800063c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800063e:	4b42      	ldr	r3, [pc, #264]	; (8000748 <MX_ADC1_Init+0x15c>)
 8000640:	2201      	movs	r2, #1
 8000642:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000646:	4b40      	ldr	r3, [pc, #256]	; (8000748 <MX_ADC1_Init+0x15c>)
 8000648:	2200      	movs	r2, #0
 800064a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800064c:	483e      	ldr	r0, [pc, #248]	; (8000748 <MX_ADC1_Init+0x15c>)
 800064e:	f000 fd1d 	bl	800108c <HAL_ADC_Init>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000658:	f000 fa8c 	bl	8000b74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800065c:	2303      	movs	r3, #3
 800065e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000660:	2301      	movs	r3, #1
 8000662:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000664:	2300      	movs	r3, #0
 8000666:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000668:	463b      	mov	r3, r7
 800066a:	4619      	mov	r1, r3
 800066c:	4836      	ldr	r0, [pc, #216]	; (8000748 <MX_ADC1_Init+0x15c>)
 800066e:	f000 ff6f 	bl	8001550 <HAL_ADC_ConfigChannel>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000678:	f000 fa7c 	bl	8000b74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800067c:	2304      	movs	r3, #4
 800067e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000680:	2302      	movs	r3, #2
 8000682:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000684:	463b      	mov	r3, r7
 8000686:	4619      	mov	r1, r3
 8000688:	482f      	ldr	r0, [pc, #188]	; (8000748 <MX_ADC1_Init+0x15c>)
 800068a:	f000 ff61 	bl	8001550 <HAL_ADC_ConfigChannel>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000694:	f000 fa6e 	bl	8000b74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000698:	2305      	movs	r3, #5
 800069a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800069c:	2303      	movs	r3, #3
 800069e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006a0:	463b      	mov	r3, r7
 80006a2:	4619      	mov	r1, r3
 80006a4:	4828      	ldr	r0, [pc, #160]	; (8000748 <MX_ADC1_Init+0x15c>)
 80006a6:	f000 ff53 	bl	8001550 <HAL_ADC_ConfigChannel>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80006b0:	f000 fa60 	bl	8000b74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80006b4:	2306      	movs	r3, #6
 80006b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80006b8:	2304      	movs	r3, #4
 80006ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006bc:	463b      	mov	r3, r7
 80006be:	4619      	mov	r1, r3
 80006c0:	4821      	ldr	r0, [pc, #132]	; (8000748 <MX_ADC1_Init+0x15c>)
 80006c2:	f000 ff45 	bl	8001550 <HAL_ADC_ConfigChannel>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80006cc:	f000 fa52 	bl	8000b74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80006d0:	2309      	movs	r3, #9
 80006d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80006d4:	2305      	movs	r3, #5
 80006d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d8:	463b      	mov	r3, r7
 80006da:	4619      	mov	r1, r3
 80006dc:	481a      	ldr	r0, [pc, #104]	; (8000748 <MX_ADC1_Init+0x15c>)
 80006de:	f000 ff37 	bl	8001550 <HAL_ADC_ConfigChannel>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80006e8:	f000 fa44 	bl	8000b74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80006ec:	230a      	movs	r3, #10
 80006ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80006f0:	2306      	movs	r3, #6
 80006f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006f4:	463b      	mov	r3, r7
 80006f6:	4619      	mov	r1, r3
 80006f8:	4813      	ldr	r0, [pc, #76]	; (8000748 <MX_ADC1_Init+0x15c>)
 80006fa:	f000 ff29 	bl	8001550 <HAL_ADC_ConfigChannel>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000704:	f000 fa36 	bl	8000b74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000708:	230c      	movs	r3, #12
 800070a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 800070c:	2307      	movs	r3, #7
 800070e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000710:	463b      	mov	r3, r7
 8000712:	4619      	mov	r1, r3
 8000714:	480c      	ldr	r0, [pc, #48]	; (8000748 <MX_ADC1_Init+0x15c>)
 8000716:	f000 ff1b 	bl	8001550 <HAL_ADC_ConfigChannel>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8000720:	f000 fa28 	bl	8000b74 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000724:	230d      	movs	r3, #13
 8000726:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000728:	2308      	movs	r3, #8
 800072a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800072c:	463b      	mov	r3, r7
 800072e:	4619      	mov	r1, r3
 8000730:	4805      	ldr	r0, [pc, #20]	; (8000748 <MX_ADC1_Init+0x15c>)
 8000732:	f000 ff0d 	bl	8001550 <HAL_ADC_ConfigChannel>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 800073c:	f000 fa1a 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000740:	bf00      	nop
 8000742:	3710      	adds	r7, #16
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	200001f0 	.word	0x200001f0
 800074c:	40012000 	.word	0x40012000
 8000750:	0f000001 	.word	0x0f000001

08000754 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b08c      	sub	sp, #48	; 0x30
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075c:	f107 031c 	add.w	r3, r7, #28
 8000760:	2200      	movs	r2, #0
 8000762:	601a      	str	r2, [r3, #0]
 8000764:	605a      	str	r2, [r3, #4]
 8000766:	609a      	str	r2, [r3, #8]
 8000768:	60da      	str	r2, [r3, #12]
 800076a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	4a49      	ldr	r2, [pc, #292]	; (8000898 <HAL_ADC_MspInit+0x144>)
 8000772:	4293      	cmp	r3, r2
 8000774:	f040 808c 	bne.w	8000890 <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000778:	4b48      	ldr	r3, [pc, #288]	; (800089c <HAL_ADC_MspInit+0x148>)
 800077a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800077c:	4a47      	ldr	r2, [pc, #284]	; (800089c <HAL_ADC_MspInit+0x148>)
 800077e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000782:	6453      	str	r3, [r2, #68]	; 0x44
 8000784:	4b45      	ldr	r3, [pc, #276]	; (800089c <HAL_ADC_MspInit+0x148>)
 8000786:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800078c:	61bb      	str	r3, [r7, #24]
 800078e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000790:	4b42      	ldr	r3, [pc, #264]	; (800089c <HAL_ADC_MspInit+0x148>)
 8000792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000794:	4a41      	ldr	r2, [pc, #260]	; (800089c <HAL_ADC_MspInit+0x148>)
 8000796:	f043 0304 	orr.w	r3, r3, #4
 800079a:	6313      	str	r3, [r2, #48]	; 0x30
 800079c:	4b3f      	ldr	r3, [pc, #252]	; (800089c <HAL_ADC_MspInit+0x148>)
 800079e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a0:	f003 0304 	and.w	r3, r3, #4
 80007a4:	617b      	str	r3, [r7, #20]
 80007a6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007a8:	4b3c      	ldr	r3, [pc, #240]	; (800089c <HAL_ADC_MspInit+0x148>)
 80007aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ac:	4a3b      	ldr	r2, [pc, #236]	; (800089c <HAL_ADC_MspInit+0x148>)
 80007ae:	f043 0301 	orr.w	r3, r3, #1
 80007b2:	6313      	str	r3, [r2, #48]	; 0x30
 80007b4:	4b39      	ldr	r3, [pc, #228]	; (800089c <HAL_ADC_MspInit+0x148>)
 80007b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b8:	f003 0301 	and.w	r3, r3, #1
 80007bc:	613b      	str	r3, [r7, #16]
 80007be:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c0:	4b36      	ldr	r3, [pc, #216]	; (800089c <HAL_ADC_MspInit+0x148>)
 80007c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c4:	4a35      	ldr	r2, [pc, #212]	; (800089c <HAL_ADC_MspInit+0x148>)
 80007c6:	f043 0302 	orr.w	r3, r3, #2
 80007ca:	6313      	str	r3, [r2, #48]	; 0x30
 80007cc:	4b33      	ldr	r3, [pc, #204]	; (800089c <HAL_ADC_MspInit+0x148>)
 80007ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d0:	f003 0302 	and.w	r3, r3, #2
 80007d4:	60fb      	str	r3, [r7, #12]
 80007d6:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80007d8:	230d      	movs	r3, #13
 80007da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007dc:	2303      	movs	r3, #3
 80007de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e0:	2300      	movs	r3, #0
 80007e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007e4:	f107 031c 	add.w	r3, r7, #28
 80007e8:	4619      	mov	r1, r3
 80007ea:	482d      	ldr	r0, [pc, #180]	; (80008a0 <HAL_ADC_MspInit+0x14c>)
 80007ec:	f001 fea8 	bl	8002540 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80007f0:	2378      	movs	r3, #120	; 0x78
 80007f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007f4:	2303      	movs	r3, #3
 80007f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	2300      	movs	r3, #0
 80007fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007fc:	f107 031c 	add.w	r3, r7, #28
 8000800:	4619      	mov	r1, r3
 8000802:	4828      	ldr	r0, [pc, #160]	; (80008a4 <HAL_ADC_MspInit+0x150>)
 8000804:	f001 fe9c 	bl	8002540 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000808:	2302      	movs	r3, #2
 800080a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800080c:	2303      	movs	r3, #3
 800080e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000810:	2300      	movs	r3, #0
 8000812:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000814:	f107 031c 	add.w	r3, r7, #28
 8000818:	4619      	mov	r1, r3
 800081a:	4823      	ldr	r0, [pc, #140]	; (80008a8 <HAL_ADC_MspInit+0x154>)
 800081c:	f001 fe90 	bl	8002540 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000820:	4b22      	ldr	r3, [pc, #136]	; (80008ac <HAL_ADC_MspInit+0x158>)
 8000822:	4a23      	ldr	r2, [pc, #140]	; (80008b0 <HAL_ADC_MspInit+0x15c>)
 8000824:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000826:	4b21      	ldr	r3, [pc, #132]	; (80008ac <HAL_ADC_MspInit+0x158>)
 8000828:	2200      	movs	r2, #0
 800082a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800082c:	4b1f      	ldr	r3, [pc, #124]	; (80008ac <HAL_ADC_MspInit+0x158>)
 800082e:	2200      	movs	r2, #0
 8000830:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000832:	4b1e      	ldr	r3, [pc, #120]	; (80008ac <HAL_ADC_MspInit+0x158>)
 8000834:	2200      	movs	r2, #0
 8000836:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000838:	4b1c      	ldr	r3, [pc, #112]	; (80008ac <HAL_ADC_MspInit+0x158>)
 800083a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800083e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000840:	4b1a      	ldr	r3, [pc, #104]	; (80008ac <HAL_ADC_MspInit+0x158>)
 8000842:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000846:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000848:	4b18      	ldr	r3, [pc, #96]	; (80008ac <HAL_ADC_MspInit+0x158>)
 800084a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800084e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000850:	4b16      	ldr	r3, [pc, #88]	; (80008ac <HAL_ADC_MspInit+0x158>)
 8000852:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000856:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000858:	4b14      	ldr	r3, [pc, #80]	; (80008ac <HAL_ADC_MspInit+0x158>)
 800085a:	2200      	movs	r2, #0
 800085c:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800085e:	4b13      	ldr	r3, [pc, #76]	; (80008ac <HAL_ADC_MspInit+0x158>)
 8000860:	2200      	movs	r2, #0
 8000862:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000864:	4811      	ldr	r0, [pc, #68]	; (80008ac <HAL_ADC_MspInit+0x158>)
 8000866:	f001 fa61 	bl	8001d2c <HAL_DMA_Init>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <HAL_ADC_MspInit+0x120>
    {
      Error_Handler();
 8000870:	f000 f980 	bl	8000b74 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	4a0d      	ldr	r2, [pc, #52]	; (80008ac <HAL_ADC_MspInit+0x158>)
 8000878:	639a      	str	r2, [r3, #56]	; 0x38
 800087a:	4a0c      	ldr	r2, [pc, #48]	; (80008ac <HAL_ADC_MspInit+0x158>)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8000880:	2200      	movs	r2, #0
 8000882:	2100      	movs	r1, #0
 8000884:	2012      	movs	r0, #18
 8000886:	f001 fa1a 	bl	8001cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800088a:	2012      	movs	r0, #18
 800088c:	f001 fa33 	bl	8001cf6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000890:	bf00      	nop
 8000892:	3730      	adds	r7, #48	; 0x30
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40012000 	.word	0x40012000
 800089c:	40023800 	.word	0x40023800
 80008a0:	40020800 	.word	0x40020800
 80008a4:	40020000 	.word	0x40020000
 80008a8:	40020400 	.word	0x40020400
 80008ac:	20000238 	.word	0x20000238
 80008b0:	40026410 	.word	0x40026410

080008b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80008ba:	4b0c      	ldr	r3, [pc, #48]	; (80008ec <MX_DMA_Init+0x38>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	4a0b      	ldr	r2, [pc, #44]	; (80008ec <MX_DMA_Init+0x38>)
 80008c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008c4:	6313      	str	r3, [r2, #48]	; 0x30
 80008c6:	4b09      	ldr	r3, [pc, #36]	; (80008ec <MX_DMA_Init+0x38>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80008ce:	607b      	str	r3, [r7, #4]
 80008d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2101      	movs	r1, #1
 80008d6:	2038      	movs	r0, #56	; 0x38
 80008d8:	f001 f9f1 	bl	8001cbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80008dc:	2038      	movs	r0, #56	; 0x38
 80008de:	f001 fa0a 	bl	8001cf6 <HAL_NVIC_EnableIRQ>

}
 80008e2:	bf00      	nop
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40023800 	.word	0x40023800

080008f0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b08a      	sub	sp, #40	; 0x28
 80008f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f6:	f107 0314 	add.w	r3, r7, #20
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	605a      	str	r2, [r3, #4]
 8000900:	609a      	str	r2, [r3, #8]
 8000902:	60da      	str	r2, [r3, #12]
 8000904:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000906:	4b23      	ldr	r3, [pc, #140]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090a:	4a22      	ldr	r2, [pc, #136]	; (8000994 <MX_GPIO_Init+0xa4>)
 800090c:	f043 0304 	orr.w	r3, r3, #4
 8000910:	6313      	str	r3, [r2, #48]	; 0x30
 8000912:	4b20      	ldr	r3, [pc, #128]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000916:	f003 0304 	and.w	r3, r3, #4
 800091a:	613b      	str	r3, [r7, #16]
 800091c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091e:	4b1d      	ldr	r3, [pc, #116]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000922:	4a1c      	ldr	r2, [pc, #112]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	6313      	str	r3, [r2, #48]	; 0x30
 800092a:	4b1a      	ldr	r3, [pc, #104]	; (8000994 <MX_GPIO_Init+0xa4>)
 800092c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	60fb      	str	r3, [r7, #12]
 8000934:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000936:	4b17      	ldr	r3, [pc, #92]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093a:	4a16      	ldr	r2, [pc, #88]	; (8000994 <MX_GPIO_Init+0xa4>)
 800093c:	f043 0302 	orr.w	r3, r3, #2
 8000940:	6313      	str	r3, [r2, #48]	; 0x30
 8000942:	4b14      	ldr	r3, [pc, #80]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000946:	f003 0302 	and.w	r3, r3, #2
 800094a:	60bb      	str	r3, [r7, #8]
 800094c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800094e:	4b11      	ldr	r3, [pc, #68]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000952:	4a10      	ldr	r2, [pc, #64]	; (8000994 <MX_GPIO_Init+0xa4>)
 8000954:	f043 0308 	orr.w	r3, r3, #8
 8000958:	6313      	str	r3, [r2, #48]	; 0x30
 800095a:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <MX_GPIO_Init+0xa4>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095e:	f003 0308 	and.w	r3, r3, #8
 8000962:	607b      	str	r3, [r7, #4]
 8000964:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 8000966:	2201      	movs	r2, #1
 8000968:	2180      	movs	r1, #128	; 0x80
 800096a:	480b      	ldr	r0, [pc, #44]	; (8000998 <MX_GPIO_Init+0xa8>)
 800096c:	f001 ff94 	bl	8002898 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000970:	2380      	movs	r3, #128	; 0x80
 8000972:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000974:	2301      	movs	r3, #1
 8000976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097c:	2300      	movs	r3, #0
 800097e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000980:	f107 0314 	add.w	r3, r7, #20
 8000984:	4619      	mov	r1, r3
 8000986:	4804      	ldr	r0, [pc, #16]	; (8000998 <MX_GPIO_Init+0xa8>)
 8000988:	f001 fdda 	bl	8002540 <HAL_GPIO_Init>

}
 800098c:	bf00      	nop
 800098e:	3728      	adds	r7, #40	; 0x28
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	40023800 	.word	0x40023800
 8000998:	40020400 	.word	0x40020400

0800099c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800099c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800099e:	b08b      	sub	sp, #44	; 0x2c
 80009a0:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009a2:	f000 faf2 	bl	8000f8a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009a6:	f000 f84f 	bl	8000a48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009aa:	f7ff ffa1 	bl	80008f0 <MX_GPIO_Init>
  MX_DMA_Init();
 80009ae:	f7ff ff81 	bl	80008b4 <MX_DMA_Init>
  MX_ADC1_Init();
 80009b2:	f7ff fe1b 	bl	80005ec <MX_ADC1_Init>
  MX_USART3_UART_Init();
 80009b6:	f000 fa27 	bl	8000e08 <MX_USART3_UART_Init>
  while (1)
    {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  	  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_dma , 8);
 80009ba:	2208      	movs	r2, #8
 80009bc:	491d      	ldr	r1, [pc, #116]	; (8000a34 <main+0x98>)
 80009be:	481e      	ldr	r0, [pc, #120]	; (8000a38 <main+0x9c>)
 80009c0:	f000 fcb8 	bl	8001334 <HAL_ADC_Start_DMA>
  	  snprintf(buffer,300,"R1 : CH_1: %d, CH_2: %d, CH_3: %d, CH_4: %d\r\nR2 : CH_5: %d, CH_6: %d, CH_7: %d, CH_8: %d\r\n\r\n"
  			  , adc_dma[0], adc_dma[1], adc_dma[2], adc_dma[3], adc_dma[4], adc_dma[5], adc_dma[6], adc_dma[7]);
 80009c4:	4b1b      	ldr	r3, [pc, #108]	; (8000a34 <main+0x98>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	607b      	str	r3, [r7, #4]
 80009ca:	4b1a      	ldr	r3, [pc, #104]	; (8000a34 <main+0x98>)
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	4a19      	ldr	r2, [pc, #100]	; (8000a34 <main+0x98>)
 80009d0:	6892      	ldr	r2, [r2, #8]
 80009d2:	4918      	ldr	r1, [pc, #96]	; (8000a34 <main+0x98>)
 80009d4:	68c9      	ldr	r1, [r1, #12]
 80009d6:	4817      	ldr	r0, [pc, #92]	; (8000a34 <main+0x98>)
 80009d8:	6900      	ldr	r0, [r0, #16]
 80009da:	4c16      	ldr	r4, [pc, #88]	; (8000a34 <main+0x98>)
 80009dc:	6964      	ldr	r4, [r4, #20]
 80009de:	4d15      	ldr	r5, [pc, #84]	; (8000a34 <main+0x98>)
 80009e0:	69ad      	ldr	r5, [r5, #24]
 80009e2:	4e14      	ldr	r6, [pc, #80]	; (8000a34 <main+0x98>)
 80009e4:	69f6      	ldr	r6, [r6, #28]
  	  snprintf(buffer,300,"R1 : CH_1: %d, CH_2: %d, CH_3: %d, CH_4: %d\r\nR2 : CH_5: %d, CH_6: %d, CH_7: %d, CH_8: %d\r\n\r\n"
 80009e6:	9606      	str	r6, [sp, #24]
 80009e8:	9505      	str	r5, [sp, #20]
 80009ea:	9404      	str	r4, [sp, #16]
 80009ec:	9003      	str	r0, [sp, #12]
 80009ee:	9102      	str	r1, [sp, #8]
 80009f0:	9201      	str	r2, [sp, #4]
 80009f2:	9300      	str	r3, [sp, #0]
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	4a11      	ldr	r2, [pc, #68]	; (8000a3c <main+0xa0>)
 80009f8:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80009fc:	4810      	ldr	r0, [pc, #64]	; (8000a40 <main+0xa4>)
 80009fe:	f004 fdfd 	bl	80055fc <sniprintf>
  	  while (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_TC) == RESET) {}
 8000a02:	bf00      	nop
 8000a04:	4b0f      	ldr	r3, [pc, #60]	; (8000a44 <main+0xa8>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	69db      	ldr	r3, [r3, #28]
 8000a0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a0e:	2b40      	cmp	r3, #64	; 0x40
 8000a10:	d1f8      	bne.n	8000a04 <main+0x68>
  	  HAL_UART_Transmit(&huart3, (uint8_t*) buffer, strlen(buffer), 1000);
 8000a12:	480b      	ldr	r0, [pc, #44]	; (8000a40 <main+0xa4>)
 8000a14:	f7ff fc64 	bl	80002e0 <strlen>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	b29a      	uxth	r2, r3
 8000a1c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a20:	4907      	ldr	r1, [pc, #28]	; (8000a40 <main+0xa4>)
 8000a22:	4808      	ldr	r0, [pc, #32]	; (8000a44 <main+0xa8>)
 8000a24:	f003 f8ac 	bl	8003b80 <HAL_UART_Transmit>
  	  HAL_Delay(500);
 8000a28:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a2c:	f000 fb0a 	bl	8001044 <HAL_Delay>
    {
 8000a30:	e7c3      	b.n	80009ba <main+0x1e>
 8000a32:	bf00      	nop
 8000a34:	20000298 	.word	0x20000298
 8000a38:	200001f0 	.word	0x200001f0
 8000a3c:	080077e8 	.word	0x080077e8
 8000a40:	200002b8 	.word	0x200002b8
 8000a44:	200003e8 	.word	0x200003e8

08000a48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b094      	sub	sp, #80	; 0x50
 8000a4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a4e:	f107 031c 	add.w	r3, r7, #28
 8000a52:	2234      	movs	r2, #52	; 0x34
 8000a54:	2100      	movs	r1, #0
 8000a56:	4618      	mov	r0, r3
 8000a58:	f004 fe47 	bl	80056ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a5c:	f107 0308 	add.w	r3, r7, #8
 8000a60:	2200      	movs	r2, #0
 8000a62:	601a      	str	r2, [r3, #0]
 8000a64:	605a      	str	r2, [r3, #4]
 8000a66:	609a      	str	r2, [r3, #8]
 8000a68:	60da      	str	r2, [r3, #12]
 8000a6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a6c:	4b2b      	ldr	r3, [pc, #172]	; (8000b1c <SystemClock_Config+0xd4>)
 8000a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a70:	4a2a      	ldr	r2, [pc, #168]	; (8000b1c <SystemClock_Config+0xd4>)
 8000a72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a76:	6413      	str	r3, [r2, #64]	; 0x40
 8000a78:	4b28      	ldr	r3, [pc, #160]	; (8000b1c <SystemClock_Config+0xd4>)
 8000a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a80:	607b      	str	r3, [r7, #4]
 8000a82:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a84:	4b26      	ldr	r3, [pc, #152]	; (8000b20 <SystemClock_Config+0xd8>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a25      	ldr	r2, [pc, #148]	; (8000b20 <SystemClock_Config+0xd8>)
 8000a8a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a8e:	6013      	str	r3, [r2, #0]
 8000a90:	4b23      	ldr	r3, [pc, #140]	; (8000b20 <SystemClock_Config+0xd8>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a98:	603b      	str	r3, [r7, #0]
 8000a9a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aa4:	2310      	movs	r3, #16
 8000aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000aac:	2300      	movs	r3, #0
 8000aae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ab0:	2308      	movs	r3, #8
 8000ab2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000ab4:	23d8      	movs	r3, #216	; 0xd8
 8000ab6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ab8:	2302      	movs	r3, #2
 8000aba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000abc:	2302      	movs	r3, #2
 8000abe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ac4:	f107 031c 	add.w	r3, r7, #28
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f001 ff4f 	bl	800296c <HAL_RCC_OscConfig>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000ad4:	f000 f84e 	bl	8000b74 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000ad8:	f001 fef8 	bl	80028cc <HAL_PWREx_EnableOverDrive>
 8000adc:	4603      	mov	r3, r0
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d001      	beq.n	8000ae6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000ae2:	f000 f847 	bl	8000b74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ae6:	230f      	movs	r3, #15
 8000ae8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aea:	2302      	movs	r3, #2
 8000aec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aee:	2300      	movs	r3, #0
 8000af0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000af2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000af6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000af8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000afc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000afe:	f107 0308 	add.w	r3, r7, #8
 8000b02:	2107      	movs	r1, #7
 8000b04:	4618      	mov	r0, r3
 8000b06:	f002 f9df 	bl	8002ec8 <HAL_RCC_ClockConfig>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000b10:	f000 f830 	bl	8000b74 <Error_Handler>
  }
}
 8000b14:	bf00      	nop
 8000b16:	3750      	adds	r7, #80	; 0x50
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40023800 	.word	0x40023800
 8000b20:	40007000 	.word	0x40007000

08000b24 <HAL_ADC_ConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc1){
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	2180      	movs	r1, #128	; 0x80
 8000b30:	4805      	ldr	r0, [pc, #20]	; (8000b48 <HAL_ADC_ConvHalfCpltCallback+0x24>)
 8000b32:	f001 feb1 	bl	8002898 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000b36:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b3a:	f000 fa83 	bl	8001044 <HAL_Delay>
}
 8000b3e:	bf00      	nop
 8000b40:	3708      	adds	r7, #8
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40020400 	.word	0x40020400

08000b4c <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1){
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8000b54:	2200      	movs	r2, #0
 8000b56:	2180      	movs	r1, #128	; 0x80
 8000b58:	4805      	ldr	r0, [pc, #20]	; (8000b70 <HAL_ADC_ConvCpltCallback+0x24>)
 8000b5a:	f001 fe9d 	bl	8002898 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8000b5e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000b62:	f000 fa6f 	bl	8001044 <HAL_Delay>
}
 8000b66:	bf00      	nop
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40020400 	.word	0x40020400

08000b74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b78:	b672      	cpsid	i
}
 8000b7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b7c:	e7fe      	b.n	8000b7c <Error_Handler+0x8>
	...

08000b80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000b86:	4b0f      	ldr	r3, [pc, #60]	; (8000bc4 <HAL_MspInit+0x44>)
 8000b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8a:	4a0e      	ldr	r2, [pc, #56]	; (8000bc4 <HAL_MspInit+0x44>)
 8000b8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b90:	6413      	str	r3, [r2, #64]	; 0x40
 8000b92:	4b0c      	ldr	r3, [pc, #48]	; (8000bc4 <HAL_MspInit+0x44>)
 8000b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b9a:	607b      	str	r3, [r7, #4]
 8000b9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9e:	4b09      	ldr	r3, [pc, #36]	; (8000bc4 <HAL_MspInit+0x44>)
 8000ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ba2:	4a08      	ldr	r2, [pc, #32]	; (8000bc4 <HAL_MspInit+0x44>)
 8000ba4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ba8:	6453      	str	r3, [r2, #68]	; 0x44
 8000baa:	4b06      	ldr	r3, [pc, #24]	; (8000bc4 <HAL_MspInit+0x44>)
 8000bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bb2:	603b      	str	r3, [r7, #0]
 8000bb4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 8000bb6:	2006      	movs	r0, #6
 8000bb8:	f001 f876 	bl	8001ca8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bbc:	bf00      	nop
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	40023800 	.word	0x40023800

08000bc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000bcc:	e7fe      	b.n	8000bcc <NMI_Handler+0x4>

08000bce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bce:	b480      	push	{r7}
 8000bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bd2:	e7fe      	b.n	8000bd2 <HardFault_Handler+0x4>

08000bd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bd8:	e7fe      	b.n	8000bd8 <MemManage_Handler+0x4>

08000bda <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bda:	b480      	push	{r7}
 8000bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bde:	e7fe      	b.n	8000bde <BusFault_Handler+0x4>

08000be0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000be4:	e7fe      	b.n	8000be4 <UsageFault_Handler+0x4>

08000be6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000be6:	b480      	push	{r7}
 8000be8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bea:	bf00      	nop
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr

08000bf4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bf8:	bf00      	nop
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr

08000c10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c14:	f000 f9f6 	bl	8001004 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c18:	bf00      	nop
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000c20:	4802      	ldr	r0, [pc, #8]	; (8000c2c <ADC_IRQHandler+0x10>)
 8000c22:	f000 fa77 	bl	8001114 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	200001f0 	.word	0x200001f0

08000c30 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000c34:	4802      	ldr	r0, [pc, #8]	; (8000c40 <USART3_IRQHandler+0x10>)
 8000c36:	f003 f827 	bl	8003c88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	200003e8 	.word	0x200003e8

08000c44 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000c48:	4802      	ldr	r0, [pc, #8]	; (8000c54 <DMA2_Stream0_IRQHandler+0x10>)
 8000c4a:	f001 fa0f 	bl	800206c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000c4e:	bf00      	nop
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	20000238 	.word	0x20000238

08000c58 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  return 1;
 8000c5c:	2301      	movs	r3, #1
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr

08000c68 <_kill>:

int _kill(int pid, int sig)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000c72:	f004 fd8d 	bl	8005790 <__errno>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2216      	movs	r2, #22
 8000c7a:	601a      	str	r2, [r3, #0]
  return -1;
 8000c7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c80:	4618      	mov	r0, r3
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <_exit>:

void _exit (int status)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000c90:	f04f 31ff 	mov.w	r1, #4294967295
 8000c94:	6878      	ldr	r0, [r7, #4]
 8000c96:	f7ff ffe7 	bl	8000c68 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000c9a:	e7fe      	b.n	8000c9a <_exit+0x12>

08000c9c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b086      	sub	sp, #24
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	60f8      	str	r0, [r7, #12]
 8000ca4:	60b9      	str	r1, [r7, #8]
 8000ca6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca8:	2300      	movs	r3, #0
 8000caa:	617b      	str	r3, [r7, #20]
 8000cac:	e00a      	b.n	8000cc4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000cae:	f3af 8000 	nop.w
 8000cb2:	4601      	mov	r1, r0
 8000cb4:	68bb      	ldr	r3, [r7, #8]
 8000cb6:	1c5a      	adds	r2, r3, #1
 8000cb8:	60ba      	str	r2, [r7, #8]
 8000cba:	b2ca      	uxtb	r2, r1
 8000cbc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	617b      	str	r3, [r7, #20]
 8000cc4:	697a      	ldr	r2, [r7, #20]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	dbf0      	blt.n	8000cae <_read+0x12>
  }

  return len;
 8000ccc:	687b      	ldr	r3, [r7, #4]
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3718      	adds	r7, #24
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}

08000cd6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cd6:	b580      	push	{r7, lr}
 8000cd8:	b086      	sub	sp, #24
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	60f8      	str	r0, [r7, #12]
 8000cde:	60b9      	str	r1, [r7, #8]
 8000ce0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	617b      	str	r3, [r7, #20]
 8000ce6:	e009      	b.n	8000cfc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	1c5a      	adds	r2, r3, #1
 8000cec:	60ba      	str	r2, [r7, #8]
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	617b      	str	r3, [r7, #20]
 8000cfc:	697a      	ldr	r2, [r7, #20]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	429a      	cmp	r2, r3
 8000d02:	dbf1      	blt.n	8000ce8 <_write+0x12>
  }
  return len;
 8000d04:	687b      	ldr	r3, [r7, #4]
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3718      	adds	r7, #24
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}

08000d0e <_close>:

int _close(int file)
{
 8000d0e:	b480      	push	{r7}
 8000d10:	b083      	sub	sp, #12
 8000d12:	af00      	add	r7, sp, #0
 8000d14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d16:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr

08000d26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d26:	b480      	push	{r7}
 8000d28:	b083      	sub	sp, #12
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	6078      	str	r0, [r7, #4]
 8000d2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d36:	605a      	str	r2, [r3, #4]
  return 0;
 8000d38:	2300      	movs	r3, #0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	370c      	adds	r7, #12
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr

08000d46 <_isatty>:

int _isatty(int file)
{
 8000d46:	b480      	push	{r7}
 8000d48:	b083      	sub	sp, #12
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d4e:	2301      	movs	r3, #1
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	370c      	adds	r7, #12
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d68:	2300      	movs	r3, #0
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3714      	adds	r7, #20
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
	...

08000d78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d80:	4a14      	ldr	r2, [pc, #80]	; (8000dd4 <_sbrk+0x5c>)
 8000d82:	4b15      	ldr	r3, [pc, #84]	; (8000dd8 <_sbrk+0x60>)
 8000d84:	1ad3      	subs	r3, r2, r3
 8000d86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d8c:	4b13      	ldr	r3, [pc, #76]	; (8000ddc <_sbrk+0x64>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d102      	bne.n	8000d9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d94:	4b11      	ldr	r3, [pc, #68]	; (8000ddc <_sbrk+0x64>)
 8000d96:	4a12      	ldr	r2, [pc, #72]	; (8000de0 <_sbrk+0x68>)
 8000d98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d9a:	4b10      	ldr	r3, [pc, #64]	; (8000ddc <_sbrk+0x64>)
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4413      	add	r3, r2
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	429a      	cmp	r2, r3
 8000da6:	d207      	bcs.n	8000db8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000da8:	f004 fcf2 	bl	8005790 <__errno>
 8000dac:	4603      	mov	r3, r0
 8000dae:	220c      	movs	r2, #12
 8000db0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000db2:	f04f 33ff 	mov.w	r3, #4294967295
 8000db6:	e009      	b.n	8000dcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000db8:	4b08      	ldr	r3, [pc, #32]	; (8000ddc <_sbrk+0x64>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dbe:	4b07      	ldr	r3, [pc, #28]	; (8000ddc <_sbrk+0x64>)
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	4a05      	ldr	r2, [pc, #20]	; (8000ddc <_sbrk+0x64>)
 8000dc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000dca:	68fb      	ldr	r3, [r7, #12]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	3718      	adds	r7, #24
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20080000 	.word	0x20080000
 8000dd8:	00000400 	.word	0x00000400
 8000ddc:	200003e4 	.word	0x200003e4
 8000de0:	200005c0 	.word	0x200005c0

08000de4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000de4:	b480      	push	{r7}
 8000de6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000de8:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <SystemInit+0x20>)
 8000dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dee:	4a05      	ldr	r2, [pc, #20]	; (8000e04 <SystemInit+0x20>)
 8000df0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000df4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	e000ed00 	.word	0xe000ed00

08000e08 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e0c:	4b14      	ldr	r3, [pc, #80]	; (8000e60 <MX_USART3_UART_Init+0x58>)
 8000e0e:	4a15      	ldr	r2, [pc, #84]	; (8000e64 <MX_USART3_UART_Init+0x5c>)
 8000e10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e12:	4b13      	ldr	r3, [pc, #76]	; (8000e60 <MX_USART3_UART_Init+0x58>)
 8000e14:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e1a:	4b11      	ldr	r3, [pc, #68]	; (8000e60 <MX_USART3_UART_Init+0x58>)
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e20:	4b0f      	ldr	r3, [pc, #60]	; (8000e60 <MX_USART3_UART_Init+0x58>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e26:	4b0e      	ldr	r3, [pc, #56]	; (8000e60 <MX_USART3_UART_Init+0x58>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e2c:	4b0c      	ldr	r3, [pc, #48]	; (8000e60 <MX_USART3_UART_Init+0x58>)
 8000e2e:	220c      	movs	r2, #12
 8000e30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e32:	4b0b      	ldr	r3, [pc, #44]	; (8000e60 <MX_USART3_UART_Init+0x58>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e38:	4b09      	ldr	r3, [pc, #36]	; (8000e60 <MX_USART3_UART_Init+0x58>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e3e:	4b08      	ldr	r3, [pc, #32]	; (8000e60 <MX_USART3_UART_Init+0x58>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e44:	4b06      	ldr	r3, [pc, #24]	; (8000e60 <MX_USART3_UART_Init+0x58>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000e4a:	4805      	ldr	r0, [pc, #20]	; (8000e60 <MX_USART3_UART_Init+0x58>)
 8000e4c:	f002 fe4a 	bl	8003ae4 <HAL_UART_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000e56:	f7ff fe8d 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e5a:	bf00      	nop
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	200003e8 	.word	0x200003e8
 8000e64:	40004800 	.word	0x40004800

08000e68 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b0ae      	sub	sp, #184	; 0xb8
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e70:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e80:	f107 0314 	add.w	r3, r7, #20
 8000e84:	2290      	movs	r2, #144	; 0x90
 8000e86:	2100      	movs	r1, #0
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f004 fc2e 	bl	80056ea <memset>
  if(uartHandle->Instance==USART3)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a26      	ldr	r2, [pc, #152]	; (8000f2c <HAL_UART_MspInit+0xc4>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d144      	bne.n	8000f22 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e9c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ea2:	f107 0314 	add.w	r3, r7, #20
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f002 f9f4 	bl	8003294 <HAL_RCCEx_PeriphCLKConfig>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000eb2:	f7ff fe5f 	bl	8000b74 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000eb6:	4b1e      	ldr	r3, [pc, #120]	; (8000f30 <HAL_UART_MspInit+0xc8>)
 8000eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eba:	4a1d      	ldr	r2, [pc, #116]	; (8000f30 <HAL_UART_MspInit+0xc8>)
 8000ebc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ec0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ec2:	4b1b      	ldr	r3, [pc, #108]	; (8000f30 <HAL_UART_MspInit+0xc8>)
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000eca:	613b      	str	r3, [r7, #16]
 8000ecc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ece:	4b18      	ldr	r3, [pc, #96]	; (8000f30 <HAL_UART_MspInit+0xc8>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed2:	4a17      	ldr	r2, [pc, #92]	; (8000f30 <HAL_UART_MspInit+0xc8>)
 8000ed4:	f043 0308 	orr.w	r3, r3, #8
 8000ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eda:	4b15      	ldr	r3, [pc, #84]	; (8000f30 <HAL_UART_MspInit+0xc8>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ede:	f003 0308 	and.w	r3, r3, #8
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000ee6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000eea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eee:	2302      	movs	r3, #2
 8000ef0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000efa:	2303      	movs	r3, #3
 8000efc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f00:	2307      	movs	r3, #7
 8000f02:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f06:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4809      	ldr	r0, [pc, #36]	; (8000f34 <HAL_UART_MspInit+0xcc>)
 8000f0e:	f001 fb17 	bl	8002540 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000f12:	2200      	movs	r2, #0
 8000f14:	2100      	movs	r1, #0
 8000f16:	2027      	movs	r0, #39	; 0x27
 8000f18:	f000 fed1 	bl	8001cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000f1c:	2027      	movs	r0, #39	; 0x27
 8000f1e:	f000 feea 	bl	8001cf6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000f22:	bf00      	nop
 8000f24:	37b8      	adds	r7, #184	; 0xb8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	40004800 	.word	0x40004800
 8000f30:	40023800 	.word	0x40023800
 8000f34:	40020c00 	.word	0x40020c00

08000f38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000f3c:	480d      	ldr	r0, [pc, #52]	; (8000f74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000f3e:	490e      	ldr	r1, [pc, #56]	; (8000f78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000f40:	4a0e      	ldr	r2, [pc, #56]	; (8000f7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f44:	e002      	b.n	8000f4c <LoopCopyDataInit>

08000f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f4a:	3304      	adds	r3, #4

08000f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f50:	d3f9      	bcc.n	8000f46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f52:	4a0b      	ldr	r2, [pc, #44]	; (8000f80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000f54:	4c0b      	ldr	r4, [pc, #44]	; (8000f84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f58:	e001      	b.n	8000f5e <LoopFillZerobss>

08000f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f5c:	3204      	adds	r2, #4

08000f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f60:	d3fb      	bcc.n	8000f5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000f62:	f7ff ff3f 	bl	8000de4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f66:	f004 fc19 	bl	800579c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f6a:	f7ff fd17 	bl	800099c <main>
  bx  lr    
 8000f6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f70:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000f74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f78:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000f7c:	08007bec 	.word	0x08007bec
  ldr r2, =_sbss
 8000f80:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8000f84:	200005c0 	.word	0x200005c0

08000f88 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f88:	e7fe      	b.n	8000f88 <CAN1_RX0_IRQHandler>

08000f8a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f8e:	2003      	movs	r0, #3
 8000f90:	f000 fe8a 	bl	8001ca8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f94:	2000      	movs	r0, #0
 8000f96:	f000 f805 	bl	8000fa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f9a:	f7ff fdf1 	bl	8000b80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f9e:	2300      	movs	r3, #0
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fac:	4b12      	ldr	r3, [pc, #72]	; (8000ff8 <HAL_InitTick+0x54>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	4b12      	ldr	r3, [pc, #72]	; (8000ffc <HAL_InitTick+0x58>)
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 fea5 	bl	8001d12 <HAL_SYSTICK_Config>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e00e      	b.n	8000ff0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2b0f      	cmp	r3, #15
 8000fd6:	d80a      	bhi.n	8000fee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	6879      	ldr	r1, [r7, #4]
 8000fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe0:	f000 fe6d 	bl	8001cbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fe4:	4a06      	ldr	r2, [pc, #24]	; (8001000 <HAL_InitTick+0x5c>)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fea:	2300      	movs	r3, #0
 8000fec:	e000      	b.n	8000ff0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20000000 	.word	0x20000000
 8000ffc:	20000008 	.word	0x20000008
 8001000:	20000004 	.word	0x20000004

08001004 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001008:	4b06      	ldr	r3, [pc, #24]	; (8001024 <HAL_IncTick+0x20>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	461a      	mov	r2, r3
 800100e:	4b06      	ldr	r3, [pc, #24]	; (8001028 <HAL_IncTick+0x24>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4413      	add	r3, r2
 8001014:	4a04      	ldr	r2, [pc, #16]	; (8001028 <HAL_IncTick+0x24>)
 8001016:	6013      	str	r3, [r2, #0]
}
 8001018:	bf00      	nop
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	20000008 	.word	0x20000008
 8001028:	20000470 	.word	0x20000470

0800102c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  return uwTick;
 8001030:	4b03      	ldr	r3, [pc, #12]	; (8001040 <HAL_GetTick+0x14>)
 8001032:	681b      	ldr	r3, [r3, #0]
}
 8001034:	4618      	mov	r0, r3
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	20000470 	.word	0x20000470

08001044 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800104c:	f7ff ffee 	bl	800102c <HAL_GetTick>
 8001050:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800105c:	d005      	beq.n	800106a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800105e:	4b0a      	ldr	r3, [pc, #40]	; (8001088 <HAL_Delay+0x44>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	461a      	mov	r2, r3
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	4413      	add	r3, r2
 8001068:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800106a:	bf00      	nop
 800106c:	f7ff ffde 	bl	800102c <HAL_GetTick>
 8001070:	4602      	mov	r2, r0
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	1ad3      	subs	r3, r2, r3
 8001076:	68fa      	ldr	r2, [r7, #12]
 8001078:	429a      	cmp	r2, r3
 800107a:	d8f7      	bhi.n	800106c <HAL_Delay+0x28>
  {
  }
}
 800107c:	bf00      	nop
 800107e:	bf00      	nop
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000008 	.word	0x20000008

0800108c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001094:	2300      	movs	r3, #0
 8001096:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d101      	bne.n	80010a2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e031      	b.n	8001106 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d109      	bne.n	80010be <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f7ff fb52 	bl	8000754 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2200      	movs	r2, #0
 80010b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2200      	movs	r2, #0
 80010ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c2:	f003 0310 	and.w	r3, r3, #16
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d116      	bne.n	80010f8 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010ce:	4b10      	ldr	r3, [pc, #64]	; (8001110 <HAL_ADC_Init+0x84>)
 80010d0:	4013      	ands	r3, r2
 80010d2:	f043 0202 	orr.w	r2, r3, #2
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f000 fb8e 	bl	80017fc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2200      	movs	r2, #0
 80010e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ea:	f023 0303 	bic.w	r3, r3, #3
 80010ee:	f043 0201 	orr.w	r2, r3, #1
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	641a      	str	r2, [r3, #64]	; 0x40
 80010f6:	e001      	b.n	80010fc <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001104:	7bfb      	ldrb	r3, [r7, #15]
}
 8001106:	4618      	mov	r0, r3
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	ffffeefd 	.word	0xffffeefd

08001114 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	2300      	movs	r3, #0
 8001122:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800113c:	68bb      	ldr	r3, [r7, #8]
 800113e:	f003 0320 	and.w	r3, r3, #32
 8001142:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d049      	beq.n	80011de <HAL_ADC_IRQHandler+0xca>
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d046      	beq.n	80011de <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001154:	f003 0310 	and.w	r3, r3, #16
 8001158:	2b00      	cmp	r3, #0
 800115a:	d105      	bne.n	8001168 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001160:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001172:	2b00      	cmp	r3, #0
 8001174:	d12b      	bne.n	80011ce <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800117a:	2b00      	cmp	r3, #0
 800117c:	d127      	bne.n	80011ce <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001184:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001188:	2b00      	cmp	r3, #0
 800118a:	d006      	beq.n	800119a <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001196:	2b00      	cmp	r3, #0
 8001198:	d119      	bne.n	80011ce <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	685a      	ldr	r2, [r3, #4]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f022 0220 	bic.w	r2, r2, #32
 80011a8:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d105      	bne.n	80011ce <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c6:	f043 0201 	orr.w	r2, r3, #1
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f7ff fcbc 	bl	8000b4c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f06f 0212 	mvn.w	r2, #18
 80011dc:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	f003 0304 	and.w	r3, r3, #4
 80011e4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ec:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d057      	beq.n	80012a4 <HAL_ADC_IRQHandler+0x190>
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d054      	beq.n	80012a4 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fe:	f003 0310 	and.w	r3, r3, #16
 8001202:	2b00      	cmp	r3, #0
 8001204:	d105      	bne.n	8001212 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800121c:	2b00      	cmp	r3, #0
 800121e:	d139      	bne.n	8001294 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001226:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800122a:	2b00      	cmp	r3, #0
 800122c:	d006      	beq.n	800123c <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8001238:	2b00      	cmp	r3, #0
 800123a:	d12b      	bne.n	8001294 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8001246:	2b00      	cmp	r3, #0
 8001248:	d124      	bne.n	8001294 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001254:	2b00      	cmp	r3, #0
 8001256:	d11d      	bne.n	8001294 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 800125c:	2b00      	cmp	r3, #0
 800125e:	d119      	bne.n	8001294 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	685a      	ldr	r2, [r3, #4]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800126e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001274:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001284:	2b00      	cmp	r3, #0
 8001286:	d105      	bne.n	8001294 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128c:	f043 0201 	orr.w	r2, r3, #1
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	f000 fc2d 	bl	8001af4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f06f 020c 	mvn.w	r2, #12
 80012a2:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	f003 0301 	and.w	r3, r3, #1
 80012aa:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012b2:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d017      	beq.n	80012ea <HAL_ADC_IRQHandler+0x1d6>
 80012ba:	693b      	ldr	r3, [r7, #16]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d014      	beq.n	80012ea <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d10d      	bne.n	80012ea <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012d2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f000 f924 	bl	8001528 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f06f 0201 	mvn.w	r2, #1
 80012e8:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	f003 0320 	and.w	r3, r3, #32
 80012f0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80012f8:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d015      	beq.n	800132c <HAL_ADC_IRQHandler+0x218>
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d012      	beq.n	800132c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800130a:	f043 0202 	orr.w	r2, r3, #2
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f06f 0220 	mvn.w	r2, #32
 800131a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f000 f90d 	bl	800153c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f06f 0220 	mvn.w	r2, #32
 800132a:	601a      	str	r2, [r3, #0]
  }
}
 800132c:	bf00      	nop
 800132e:	3718      	adds	r7, #24
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b086      	sub	sp, #24
 8001338:	af00      	add	r7, sp, #0
 800133a:	60f8      	str	r0, [r7, #12]
 800133c:	60b9      	str	r1, [r7, #8]
 800133e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0;
 8001340:	2300      	movs	r3, #0
 8001342:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800134a:	2b01      	cmp	r3, #1
 800134c:	d101      	bne.n	8001352 <HAL_ADC_Start_DMA+0x1e>
 800134e:	2302      	movs	r3, #2
 8001350:	e0d4      	b.n	80014fc <HAL_ADC_Start_DMA+0x1c8>
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	2201      	movs	r2, #1
 8001356:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	f003 0301 	and.w	r3, r3, #1
 8001364:	2b01      	cmp	r3, #1
 8001366:	d018      	beq.n	800139a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	689a      	ldr	r2, [r3, #8]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f042 0201 	orr.w	r2, r2, #1
 8001376:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001378:	4b62      	ldr	r3, [pc, #392]	; (8001504 <HAL_ADC_Start_DMA+0x1d0>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a62      	ldr	r2, [pc, #392]	; (8001508 <HAL_ADC_Start_DMA+0x1d4>)
 800137e:	fba2 2303 	umull	r2, r3, r2, r3
 8001382:	0c9a      	lsrs	r2, r3, #18
 8001384:	4613      	mov	r3, r2
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	4413      	add	r3, r2
 800138a:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 800138c:	e002      	b.n	8001394 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	3b01      	subs	r3, #1
 8001392:	617b      	str	r3, [r7, #20]
    while(counter != 0)
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d1f9      	bne.n	800138e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	f003 0301 	and.w	r3, r3, #1
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	f040 809c 	bne.w	80014e2 <HAL_ADC_Start_DMA+0x1ae>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013ae:	4b57      	ldr	r3, [pc, #348]	; (800150c <HAL_ADC_Start_DMA+0x1d8>)
 80013b0:	4013      	ands	r3, r2
 80013b2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d007      	beq.n	80013d8 <HAL_ADC_Start_DMA+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013d0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013e4:	d106      	bne.n	80013f4 <HAL_ADC_Start_DMA+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ea:	f023 0206 	bic.w	r2, r3, #6
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	645a      	str	r2, [r3, #68]	; 0x44
 80013f2:	e002      	b.n	80013fa <HAL_ADC_Start_DMA+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	2200      	movs	r2, #0
 80013f8:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	2200      	movs	r2, #0
 80013fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001406:	4a42      	ldr	r2, [pc, #264]	; (8001510 <HAL_ADC_Start_DMA+0x1dc>)
 8001408:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800140e:	4a41      	ldr	r2, [pc, #260]	; (8001514 <HAL_ADC_Start_DMA+0x1e0>)
 8001410:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001416:	4a40      	ldr	r2, [pc, #256]	; (8001518 <HAL_ADC_Start_DMA+0x1e4>)
 8001418:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001422:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	685a      	ldr	r2, [r3, #4]
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001432:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	689a      	ldr	r2, [r3, #8]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001442:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	334c      	adds	r3, #76	; 0x4c
 800144e:	4619      	mov	r1, r3
 8001450:	68ba      	ldr	r2, [r7, #8]
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	f000 fd18 	bl	8001e88 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001458:	4b30      	ldr	r3, [pc, #192]	; (800151c <HAL_ADC_Start_DMA+0x1e8>)
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	f003 031f 	and.w	r3, r3, #31
 8001460:	2b00      	cmp	r3, #0
 8001462:	d10f      	bne.n	8001484 <HAL_ADC_Start_DMA+0x150>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800146e:	2b00      	cmp	r3, #0
 8001470:	d143      	bne.n	80014fa <HAL_ADC_Start_DMA+0x1c6>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	689a      	ldr	r2, [r3, #8]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001480:	609a      	str	r2, [r3, #8]
 8001482:	e03a      	b.n	80014fa <HAL_ADC_Start_DMA+0x1c6>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a25      	ldr	r2, [pc, #148]	; (8001520 <HAL_ADC_Start_DMA+0x1ec>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d10e      	bne.n	80014ac <HAL_ADC_Start_DMA+0x178>
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001498:	2b00      	cmp	r3, #0
 800149a:	d107      	bne.n	80014ac <HAL_ADC_Start_DMA+0x178>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	689a      	ldr	r2, [r3, #8]
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80014aa:	609a      	str	r2, [r3, #8]
      }
      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80014ac:	4b1b      	ldr	r3, [pc, #108]	; (800151c <HAL_ADC_Start_DMA+0x1e8>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f003 0310 	and.w	r3, r3, #16
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d120      	bne.n	80014fa <HAL_ADC_Start_DMA+0x1c6>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a19      	ldr	r2, [pc, #100]	; (8001524 <HAL_ADC_Start_DMA+0x1f0>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d11b      	bne.n	80014fa <HAL_ADC_Start_DMA+0x1c6>
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d114      	bne.n	80014fa <HAL_ADC_Start_DMA+0x1c6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	689a      	ldr	r2, [r3, #8]
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80014de:	609a      	str	r2, [r3, #8]
 80014e0:	e00b      	b.n	80014fa <HAL_ADC_Start_DMA+0x1c6>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e6:	f043 0210 	orr.w	r2, r3, #16
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014f2:	f043 0201 	orr.w	r2, r3, #1
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80014fa:	2300      	movs	r3, #0
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	3718      	adds	r7, #24
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	20000000 	.word	0x20000000
 8001508:	431bde83 	.word	0x431bde83
 800150c:	fffff8fe 	.word	0xfffff8fe
 8001510:	080019f1 	.word	0x080019f1
 8001514:	08001aab 	.word	0x08001aab
 8001518:	08001ac7 	.word	0x08001ac7
 800151c:	40012300 	.word	0x40012300
 8001520:	40012000 	.word	0x40012000
 8001524:	40012200 	.word	0x40012200

08001528 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8001530:	bf00      	nop
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800155a:	2300      	movs	r3, #0
 800155c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001564:	2b01      	cmp	r3, #1
 8001566:	d101      	bne.n	800156c <HAL_ADC_ConfigChannel+0x1c>
 8001568:	2302      	movs	r3, #2
 800156a:	e136      	b.n	80017da <HAL_ADC_ConfigChannel+0x28a>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2201      	movs	r2, #1
 8001570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2b09      	cmp	r3, #9
 800157a:	d93a      	bls.n	80015f2 <HAL_ADC_ConfigChannel+0xa2>
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001584:	d035      	beq.n	80015f2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	68d9      	ldr	r1, [r3, #12]
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	b29b      	uxth	r3, r3
 8001592:	461a      	mov	r2, r3
 8001594:	4613      	mov	r3, r2
 8001596:	005b      	lsls	r3, r3, #1
 8001598:	4413      	add	r3, r2
 800159a:	3b1e      	subs	r3, #30
 800159c:	2207      	movs	r2, #7
 800159e:	fa02 f303 	lsl.w	r3, r2, r3
 80015a2:	43da      	mvns	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	400a      	ands	r2, r1
 80015aa:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a8d      	ldr	r2, [pc, #564]	; (80017e8 <HAL_ADC_ConfigChannel+0x298>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d10a      	bne.n	80015cc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	68d9      	ldr	r1, [r3, #12]
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	061a      	lsls	r2, r3, #24
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	430a      	orrs	r2, r1
 80015c8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80015ca:	e035      	b.n	8001638 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	68d9      	ldr	r1, [r3, #12]
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	689a      	ldr	r2, [r3, #8]
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	b29b      	uxth	r3, r3
 80015dc:	4618      	mov	r0, r3
 80015de:	4603      	mov	r3, r0
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	4403      	add	r3, r0
 80015e4:	3b1e      	subs	r3, #30
 80015e6:	409a      	lsls	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	430a      	orrs	r2, r1
 80015ee:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80015f0:	e022      	b.n	8001638 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	6919      	ldr	r1, [r3, #16]
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	461a      	mov	r2, r3
 8001600:	4613      	mov	r3, r2
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	4413      	add	r3, r2
 8001606:	2207      	movs	r2, #7
 8001608:	fa02 f303 	lsl.w	r3, r2, r3
 800160c:	43da      	mvns	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	400a      	ands	r2, r1
 8001614:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	6919      	ldr	r1, [r3, #16]
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	b29b      	uxth	r3, r3
 8001626:	4618      	mov	r0, r3
 8001628:	4603      	mov	r3, r0
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	4403      	add	r3, r0
 800162e:	409a      	lsls	r2, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	430a      	orrs	r2, r1
 8001636:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	2b06      	cmp	r3, #6
 800163e:	d824      	bhi.n	800168a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	685a      	ldr	r2, [r3, #4]
 800164a:	4613      	mov	r3, r2
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	4413      	add	r3, r2
 8001650:	3b05      	subs	r3, #5
 8001652:	221f      	movs	r2, #31
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	43da      	mvns	r2, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	400a      	ands	r2, r1
 8001660:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	b29b      	uxth	r3, r3
 800166e:	4618      	mov	r0, r3
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685a      	ldr	r2, [r3, #4]
 8001674:	4613      	mov	r3, r2
 8001676:	009b      	lsls	r3, r3, #2
 8001678:	4413      	add	r3, r2
 800167a:	3b05      	subs	r3, #5
 800167c:	fa00 f203 	lsl.w	r2, r0, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	430a      	orrs	r2, r1
 8001686:	635a      	str	r2, [r3, #52]	; 0x34
 8001688:	e04c      	b.n	8001724 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	2b0c      	cmp	r3, #12
 8001690:	d824      	bhi.n	80016dc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685a      	ldr	r2, [r3, #4]
 800169c:	4613      	mov	r3, r2
 800169e:	009b      	lsls	r3, r3, #2
 80016a0:	4413      	add	r3, r2
 80016a2:	3b23      	subs	r3, #35	; 0x23
 80016a4:	221f      	movs	r2, #31
 80016a6:	fa02 f303 	lsl.w	r3, r2, r3
 80016aa:	43da      	mvns	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	400a      	ands	r2, r1
 80016b2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	b29b      	uxth	r3, r3
 80016c0:	4618      	mov	r0, r3
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685a      	ldr	r2, [r3, #4]
 80016c6:	4613      	mov	r3, r2
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	4413      	add	r3, r2
 80016cc:	3b23      	subs	r3, #35	; 0x23
 80016ce:	fa00 f203 	lsl.w	r2, r0, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	430a      	orrs	r2, r1
 80016d8:	631a      	str	r2, [r3, #48]	; 0x30
 80016da:	e023      	b.n	8001724 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685a      	ldr	r2, [r3, #4]
 80016e6:	4613      	mov	r3, r2
 80016e8:	009b      	lsls	r3, r3, #2
 80016ea:	4413      	add	r3, r2
 80016ec:	3b41      	subs	r3, #65	; 0x41
 80016ee:	221f      	movs	r2, #31
 80016f0:	fa02 f303 	lsl.w	r3, r2, r3
 80016f4:	43da      	mvns	r2, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	400a      	ands	r2, r1
 80016fc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	b29b      	uxth	r3, r3
 800170a:	4618      	mov	r0, r3
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685a      	ldr	r2, [r3, #4]
 8001710:	4613      	mov	r3, r2
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	3b41      	subs	r3, #65	; 0x41
 8001718:	fa00 f203 	lsl.w	r2, r0, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	430a      	orrs	r2, r1
 8001722:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a30      	ldr	r2, [pc, #192]	; (80017ec <HAL_ADC_ConfigChannel+0x29c>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d10a      	bne.n	8001744 <HAL_ADC_ConfigChannel+0x1f4>
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001736:	d105      	bne.n	8001744 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001738:	4b2d      	ldr	r3, [pc, #180]	; (80017f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	4a2c      	ldr	r2, [pc, #176]	; (80017f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800173e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001742:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a28      	ldr	r2, [pc, #160]	; (80017ec <HAL_ADC_ConfigChannel+0x29c>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d10f      	bne.n	800176e <HAL_ADC_ConfigChannel+0x21e>
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2b12      	cmp	r3, #18
 8001754:	d10b      	bne.n	800176e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8001756:	4b26      	ldr	r3, [pc, #152]	; (80017f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	4a25      	ldr	r2, [pc, #148]	; (80017f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800175c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001760:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001762:	4b23      	ldr	r3, [pc, #140]	; (80017f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	4a22      	ldr	r2, [pc, #136]	; (80017f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001768:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800176c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a1e      	ldr	r2, [pc, #120]	; (80017ec <HAL_ADC_ConfigChannel+0x29c>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d12b      	bne.n	80017d0 <HAL_ADC_ConfigChannel+0x280>
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a1a      	ldr	r2, [pc, #104]	; (80017e8 <HAL_ADC_ConfigChannel+0x298>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d003      	beq.n	800178a <HAL_ADC_ConfigChannel+0x23a>
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2b11      	cmp	r3, #17
 8001788:	d122      	bne.n	80017d0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800178a:	4b19      	ldr	r3, [pc, #100]	; (80017f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	4a18      	ldr	r2, [pc, #96]	; (80017f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001790:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001794:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001796:	4b16      	ldr	r3, [pc, #88]	; (80017f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	4a15      	ldr	r2, [pc, #84]	; (80017f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800179c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80017a0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a10      	ldr	r2, [pc, #64]	; (80017e8 <HAL_ADC_ConfigChannel+0x298>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d111      	bne.n	80017d0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80017ac:	4b11      	ldr	r3, [pc, #68]	; (80017f4 <HAL_ADC_ConfigChannel+0x2a4>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a11      	ldr	r2, [pc, #68]	; (80017f8 <HAL_ADC_ConfigChannel+0x2a8>)
 80017b2:	fba2 2303 	umull	r2, r3, r2, r3
 80017b6:	0c9a      	lsrs	r2, r3, #18
 80017b8:	4613      	mov	r3, r2
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	4413      	add	r3, r2
 80017be:	005b      	lsls	r3, r3, #1
 80017c0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80017c2:	e002      	b.n	80017ca <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	3b01      	subs	r3, #1
 80017c8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d1f9      	bne.n	80017c4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3714      	adds	r7, #20
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	10000012 	.word	0x10000012
 80017ec:	40012000 	.word	0x40012000
 80017f0:	40012300 	.word	0x40012300
 80017f4:	20000000 	.word	0x20000000
 80017f8:	431bde83 	.word	0x431bde83

080017fc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001804:	4b78      	ldr	r3, [pc, #480]	; (80019e8 <ADC_Init+0x1ec>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	4a77      	ldr	r2, [pc, #476]	; (80019e8 <ADC_Init+0x1ec>)
 800180a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800180e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001810:	4b75      	ldr	r3, [pc, #468]	; (80019e8 <ADC_Init+0x1ec>)
 8001812:	685a      	ldr	r2, [r3, #4]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	4973      	ldr	r1, [pc, #460]	; (80019e8 <ADC_Init+0x1ec>)
 800181a:	4313      	orrs	r3, r2
 800181c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	685a      	ldr	r2, [r3, #4]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800182c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	6859      	ldr	r1, [r3, #4]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	691b      	ldr	r3, [r3, #16]
 8001838:	021a      	lsls	r2, r3, #8
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	430a      	orrs	r2, r1
 8001840:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	685a      	ldr	r2, [r3, #4]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001850:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	6859      	ldr	r1, [r3, #4]
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	689a      	ldr	r2, [r3, #8]
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	430a      	orrs	r2, r1
 8001862:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	689a      	ldr	r2, [r3, #8]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001872:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	6899      	ldr	r1, [r3, #8]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	68da      	ldr	r2, [r3, #12]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	430a      	orrs	r2, r1
 8001884:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188a:	4a58      	ldr	r2, [pc, #352]	; (80019ec <ADC_Init+0x1f0>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d022      	beq.n	80018d6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	689a      	ldr	r2, [r3, #8]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800189e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	6899      	ldr	r1, [r3, #8]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	430a      	orrs	r2, r1
 80018b0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	689a      	ldr	r2, [r3, #8]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80018c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	6899      	ldr	r1, [r3, #8]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	430a      	orrs	r2, r1
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	e00f      	b.n	80018f6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	689a      	ldr	r2, [r3, #8]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80018e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	689a      	ldr	r2, [r3, #8]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80018f4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	689a      	ldr	r2, [r3, #8]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f022 0202 	bic.w	r2, r2, #2
 8001904:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	6899      	ldr	r1, [r3, #8]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	005a      	lsls	r2, r3, #1
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	430a      	orrs	r2, r1
 8001918:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d01b      	beq.n	800195c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	685a      	ldr	r2, [r3, #4]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001932:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	685a      	ldr	r2, [r3, #4]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001942:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	6859      	ldr	r1, [r3, #4]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194e:	3b01      	subs	r3, #1
 8001950:	035a      	lsls	r2, r3, #13
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	430a      	orrs	r2, r1
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	e007      	b.n	800196c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	685a      	ldr	r2, [r3, #4]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800196a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800197a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	69db      	ldr	r3, [r3, #28]
 8001986:	3b01      	subs	r3, #1
 8001988:	051a      	lsls	r2, r3, #20
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	430a      	orrs	r2, r1
 8001990:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	689a      	ldr	r2, [r3, #8]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80019a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	6899      	ldr	r1, [r3, #8]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80019ae:	025a      	lsls	r2, r3, #9
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	430a      	orrs	r2, r1
 80019b6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	689a      	ldr	r2, [r3, #8]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80019c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	6899      	ldr	r1, [r3, #8]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	695b      	ldr	r3, [r3, #20]
 80019d2:	029a      	lsls	r2, r3, #10
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	430a      	orrs	r2, r1
 80019da:	609a      	str	r2, [r3, #8]
}
 80019dc:	bf00      	nop
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	40012300 	.word	0x40012300
 80019ec:	0f000001 	.word	0x0f000001

080019f0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019fc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a02:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d13c      	bne.n	8001a84 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a0e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d12b      	bne.n	8001a7c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d127      	bne.n	8001a7c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a32:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d006      	beq.n	8001a48 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d119      	bne.n	8001a7c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	685a      	ldr	r2, [r3, #4]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f022 0220 	bic.w	r2, r2, #32
 8001a56:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d105      	bne.n	8001a7c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a74:	f043 0201 	orr.w	r2, r3, #1
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a7c:	68f8      	ldr	r0, [r7, #12]
 8001a7e:	f7ff f865 	bl	8000b4c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001a82:	e00e      	b.n	8001aa2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a88:	f003 0310 	and.w	r3, r3, #16
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d003      	beq.n	8001a98 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001a90:	68f8      	ldr	r0, [r7, #12]
 8001a92:	f7ff fd53 	bl	800153c <HAL_ADC_ErrorCallback>
}
 8001a96:	e004      	b.n	8001aa2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	4798      	blx	r3
}
 8001aa2:	bf00      	nop
 8001aa4:	3710      	adds	r7, #16
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b084      	sub	sp, #16
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ab6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ab8:	68f8      	ldr	r0, [r7, #12]
 8001aba:	f7ff f833 	bl	8000b24 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001abe:	bf00      	nop
 8001ac0:	3710      	adds	r7, #16
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b084      	sub	sp, #16
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ad2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	2240      	movs	r2, #64	; 0x40
 8001ad8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ade:	f043 0204 	orr.w	r2, r3, #4
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	645a      	str	r2, [r3, #68]	; 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001ae6:	68f8      	ldr	r0, [r7, #12]
 8001ae8:	f7ff fd28 	bl	800153c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001aec:	bf00      	nop
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8001afc:	bf00      	nop
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr

08001b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f003 0307 	and.w	r3, r3, #7
 8001b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b18:	4b0b      	ldr	r3, [pc, #44]	; (8001b48 <__NVIC_SetPriorityGrouping+0x40>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b1e:	68ba      	ldr	r2, [r7, #8]
 8001b20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b24:	4013      	ands	r3, r2
 8001b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b30:	4b06      	ldr	r3, [pc, #24]	; (8001b4c <__NVIC_SetPriorityGrouping+0x44>)
 8001b32:	4313      	orrs	r3, r2
 8001b34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b36:	4a04      	ldr	r2, [pc, #16]	; (8001b48 <__NVIC_SetPriorityGrouping+0x40>)
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	60d3      	str	r3, [r2, #12]
}
 8001b3c:	bf00      	nop
 8001b3e:	3714      	adds	r7, #20
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr
 8001b48:	e000ed00 	.word	0xe000ed00
 8001b4c:	05fa0000 	.word	0x05fa0000

08001b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b54:	4b04      	ldr	r3, [pc, #16]	; (8001b68 <__NVIC_GetPriorityGrouping+0x18>)
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	0a1b      	lsrs	r3, r3, #8
 8001b5a:	f003 0307 	and.w	r3, r3, #7
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	e000ed00 	.word	0xe000ed00

08001b6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	4603      	mov	r3, r0
 8001b74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	db0b      	blt.n	8001b96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
 8001b80:	f003 021f 	and.w	r2, r3, #31
 8001b84:	4907      	ldr	r1, [pc, #28]	; (8001ba4 <__NVIC_EnableIRQ+0x38>)
 8001b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8a:	095b      	lsrs	r3, r3, #5
 8001b8c:	2001      	movs	r0, #1
 8001b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	e000e100 	.word	0xe000e100

08001ba8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	6039      	str	r1, [r7, #0]
 8001bb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	db0a      	blt.n	8001bd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	b2da      	uxtb	r2, r3
 8001bc0:	490c      	ldr	r1, [pc, #48]	; (8001bf4 <__NVIC_SetPriority+0x4c>)
 8001bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc6:	0112      	lsls	r2, r2, #4
 8001bc8:	b2d2      	uxtb	r2, r2
 8001bca:	440b      	add	r3, r1
 8001bcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bd0:	e00a      	b.n	8001be8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	b2da      	uxtb	r2, r3
 8001bd6:	4908      	ldr	r1, [pc, #32]	; (8001bf8 <__NVIC_SetPriority+0x50>)
 8001bd8:	79fb      	ldrb	r3, [r7, #7]
 8001bda:	f003 030f 	and.w	r3, r3, #15
 8001bde:	3b04      	subs	r3, #4
 8001be0:	0112      	lsls	r2, r2, #4
 8001be2:	b2d2      	uxtb	r2, r2
 8001be4:	440b      	add	r3, r1
 8001be6:	761a      	strb	r2, [r3, #24]
}
 8001be8:	bf00      	nop
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	e000e100 	.word	0xe000e100
 8001bf8:	e000ed00 	.word	0xe000ed00

08001bfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b089      	sub	sp, #36	; 0x24
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	f003 0307 	and.w	r3, r3, #7
 8001c0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	f1c3 0307 	rsb	r3, r3, #7
 8001c16:	2b04      	cmp	r3, #4
 8001c18:	bf28      	it	cs
 8001c1a:	2304      	movcs	r3, #4
 8001c1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	3304      	adds	r3, #4
 8001c22:	2b06      	cmp	r3, #6
 8001c24:	d902      	bls.n	8001c2c <NVIC_EncodePriority+0x30>
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	3b03      	subs	r3, #3
 8001c2a:	e000      	b.n	8001c2e <NVIC_EncodePriority+0x32>
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c30:	f04f 32ff 	mov.w	r2, #4294967295
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3a:	43da      	mvns	r2, r3
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	401a      	ands	r2, r3
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c44:	f04f 31ff 	mov.w	r1, #4294967295
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c4e:	43d9      	mvns	r1, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c54:	4313      	orrs	r3, r2
         );
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3724      	adds	r7, #36	; 0x24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
	...

08001c64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c74:	d301      	bcc.n	8001c7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c76:	2301      	movs	r3, #1
 8001c78:	e00f      	b.n	8001c9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c7a:	4a0a      	ldr	r2, [pc, #40]	; (8001ca4 <SysTick_Config+0x40>)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	3b01      	subs	r3, #1
 8001c80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c82:	210f      	movs	r1, #15
 8001c84:	f04f 30ff 	mov.w	r0, #4294967295
 8001c88:	f7ff ff8e 	bl	8001ba8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c8c:	4b05      	ldr	r3, [pc, #20]	; (8001ca4 <SysTick_Config+0x40>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c92:	4b04      	ldr	r3, [pc, #16]	; (8001ca4 <SysTick_Config+0x40>)
 8001c94:	2207      	movs	r2, #7
 8001c96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c98:	2300      	movs	r3, #0
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	e000e010 	.word	0xe000e010

08001ca8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f7ff ff29 	bl	8001b08 <__NVIC_SetPriorityGrouping>
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cbe:	b580      	push	{r7, lr}
 8001cc0:	b086      	sub	sp, #24
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	60b9      	str	r1, [r7, #8]
 8001cc8:	607a      	str	r2, [r7, #4]
 8001cca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cd0:	f7ff ff3e 	bl	8001b50 <__NVIC_GetPriorityGrouping>
 8001cd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	68b9      	ldr	r1, [r7, #8]
 8001cda:	6978      	ldr	r0, [r7, #20]
 8001cdc:	f7ff ff8e 	bl	8001bfc <NVIC_EncodePriority>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ce6:	4611      	mov	r1, r2
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff ff5d 	bl	8001ba8 <__NVIC_SetPriority>
}
 8001cee:	bf00      	nop
 8001cf0:	3718      	adds	r7, #24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b082      	sub	sp, #8
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d04:	4618      	mov	r0, r3
 8001d06:	f7ff ff31 	bl	8001b6c <__NVIC_EnableIRQ>
}
 8001d0a:	bf00      	nop
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b082      	sub	sp, #8
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d1a:	6878      	ldr	r0, [r7, #4]
 8001d1c:	f7ff ffa2 	bl	8001c64 <SysTick_Config>
 8001d20:	4603      	mov	r3, r0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
	...

08001d2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b086      	sub	sp, #24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001d34:	2300      	movs	r3, #0
 8001d36:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001d38:	f7ff f978 	bl	800102c <HAL_GetTick>
 8001d3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d101      	bne.n	8001d48 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e099      	b.n	8001e7c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2202      	movs	r2, #2
 8001d4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f022 0201 	bic.w	r2, r2, #1
 8001d66:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d68:	e00f      	b.n	8001d8a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d6a:	f7ff f95f 	bl	800102c <HAL_GetTick>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	1ad3      	subs	r3, r2, r3
 8001d74:	2b05      	cmp	r3, #5
 8001d76:	d908      	bls.n	8001d8a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2220      	movs	r2, #32
 8001d7c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2203      	movs	r2, #3
 8001d82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001d86:	2303      	movs	r3, #3
 8001d88:	e078      	b.n	8001e7c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0301 	and.w	r3, r3, #1
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d1e8      	bne.n	8001d6a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001da0:	697a      	ldr	r2, [r7, #20]
 8001da2:	4b38      	ldr	r3, [pc, #224]	; (8001e84 <HAL_DMA_Init+0x158>)
 8001da4:	4013      	ands	r3, r2
 8001da6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	685a      	ldr	r2, [r3, #4]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001db6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	691b      	ldr	r3, [r3, #16]
 8001dbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a1b      	ldr	r3, [r3, #32]
 8001dd4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001dd6:	697a      	ldr	r2, [r7, #20]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de0:	2b04      	cmp	r3, #4
 8001de2:	d107      	bne.n	8001df4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dec:	4313      	orrs	r3, r2
 8001dee:	697a      	ldr	r2, [r7, #20]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	697a      	ldr	r2, [r7, #20]
 8001dfa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	695b      	ldr	r3, [r3, #20]
 8001e02:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	f023 0307 	bic.w	r3, r3, #7
 8001e0a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e10:	697a      	ldr	r2, [r7, #20]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1a:	2b04      	cmp	r3, #4
 8001e1c:	d117      	bne.n	8001e4e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e22:	697a      	ldr	r2, [r7, #20]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d00e      	beq.n	8001e4e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f000 fb09 	bl	8002448 <DMA_CheckFifoParam>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d008      	beq.n	8001e4e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2240      	movs	r2, #64	; 0x40
 8001e40:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2201      	movs	r2, #1
 8001e46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e016      	b.n	8001e7c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	697a      	ldr	r2, [r7, #20]
 8001e54:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f000 fac0 	bl	80023dc <DMA_CalcBaseAndBitshift>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e64:	223f      	movs	r2, #63	; 0x3f
 8001e66:	409a      	lsls	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2201      	movs	r2, #1
 8001e76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001e7a:	2300      	movs	r3, #0
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3718      	adds	r7, #24
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	e010803f 	.word	0xe010803f

08001e88 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
 8001e94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e96:	2300      	movs	r3, #0
 8001e98:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e9e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001ea6:	2b01      	cmp	r3, #1
 8001ea8:	d101      	bne.n	8001eae <HAL_DMA_Start_IT+0x26>
 8001eaa:	2302      	movs	r3, #2
 8001eac:	e048      	b.n	8001f40 <HAL_DMA_Start_IT+0xb8>
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	2201      	movs	r2, #1
 8001eb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d137      	bne.n	8001f32 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	2202      	movs	r2, #2
 8001ec6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	2200      	movs	r2, #0
 8001ece:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	68b9      	ldr	r1, [r7, #8]
 8001ed6:	68f8      	ldr	r0, [r7, #12]
 8001ed8:	f000 fa52 	bl	8002380 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ee0:	223f      	movs	r2, #63	; 0x3f
 8001ee2:	409a      	lsls	r2, r3
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f042 0216 	orr.w	r2, r2, #22
 8001ef6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	695a      	ldr	r2, [r3, #20]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f06:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d007      	beq.n	8001f20 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f042 0208 	orr.w	r2, r2, #8
 8001f1e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f042 0201 	orr.w	r2, r2, #1
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	e005      	b.n	8001f3e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2200      	movs	r2, #0
 8001f36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001f3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	3718      	adds	r7, #24
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b084      	sub	sp, #16
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f54:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001f56:	f7ff f869 	bl	800102c <HAL_GetTick>
 8001f5a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d008      	beq.n	8001f7a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2280      	movs	r2, #128	; 0x80
 8001f6c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e052      	b.n	8002020 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f022 0216 	bic.w	r2, r2, #22
 8001f88:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	695a      	ldr	r2, [r3, #20]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f98:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d103      	bne.n	8001faa <HAL_DMA_Abort+0x62>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d007      	beq.n	8001fba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f022 0208 	bic.w	r2, r2, #8
 8001fb8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f022 0201 	bic.w	r2, r2, #1
 8001fc8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fca:	e013      	b.n	8001ff4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001fcc:	f7ff f82e 	bl	800102c <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b05      	cmp	r3, #5
 8001fd8:	d90c      	bls.n	8001ff4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2220      	movs	r2, #32
 8001fde:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2203      	movs	r2, #3
 8001fe4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	e015      	b.n	8002020 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d1e4      	bne.n	8001fcc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002006:	223f      	movs	r2, #63	; 0x3f
 8002008:	409a      	lsls	r2, r3
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2201      	movs	r2, #1
 8002012:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800201e:	2300      	movs	r3, #0
}
 8002020:	4618      	mov	r0, r3
 8002022:	3710      	adds	r7, #16
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}

08002028 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002036:	b2db      	uxtb	r3, r3
 8002038:	2b02      	cmp	r3, #2
 800203a:	d004      	beq.n	8002046 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2280      	movs	r2, #128	; 0x80
 8002040:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e00c      	b.n	8002060 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2205      	movs	r2, #5
 800204a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f022 0201 	bic.w	r2, r2, #1
 800205c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002074:	2300      	movs	r3, #0
 8002076:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002078:	4b8e      	ldr	r3, [pc, #568]	; (80022b4 <HAL_DMA_IRQHandler+0x248>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a8e      	ldr	r2, [pc, #568]	; (80022b8 <HAL_DMA_IRQHandler+0x24c>)
 800207e:	fba2 2303 	umull	r2, r3, r2, r3
 8002082:	0a9b      	lsrs	r3, r3, #10
 8002084:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800208a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002096:	2208      	movs	r2, #8
 8002098:	409a      	lsls	r2, r3
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	4013      	ands	r3, r2
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d01a      	beq.n	80020d8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0304 	and.w	r3, r3, #4
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d013      	beq.n	80020d8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f022 0204 	bic.w	r2, r2, #4
 80020be:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020c4:	2208      	movs	r2, #8
 80020c6:	409a      	lsls	r2, r3
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020d0:	f043 0201 	orr.w	r2, r3, #1
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020dc:	2201      	movs	r2, #1
 80020de:	409a      	lsls	r2, r3
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	4013      	ands	r3, r2
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d012      	beq.n	800210e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d00b      	beq.n	800210e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020fa:	2201      	movs	r2, #1
 80020fc:	409a      	lsls	r2, r3
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002106:	f043 0202 	orr.w	r2, r3, #2
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002112:	2204      	movs	r2, #4
 8002114:	409a      	lsls	r2, r3
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	4013      	ands	r3, r2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d012      	beq.n	8002144 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 0302 	and.w	r3, r3, #2
 8002128:	2b00      	cmp	r3, #0
 800212a:	d00b      	beq.n	8002144 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002130:	2204      	movs	r2, #4
 8002132:	409a      	lsls	r2, r3
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800213c:	f043 0204 	orr.w	r2, r3, #4
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002148:	2210      	movs	r2, #16
 800214a:	409a      	lsls	r2, r3
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	4013      	ands	r3, r2
 8002150:	2b00      	cmp	r3, #0
 8002152:	d043      	beq.n	80021dc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0308 	and.w	r3, r3, #8
 800215e:	2b00      	cmp	r3, #0
 8002160:	d03c      	beq.n	80021dc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002166:	2210      	movs	r2, #16
 8002168:	409a      	lsls	r2, r3
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d018      	beq.n	80021ae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d108      	bne.n	800219c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218e:	2b00      	cmp	r3, #0
 8002190:	d024      	beq.n	80021dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	4798      	blx	r3
 800219a:	e01f      	b.n	80021dc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d01b      	beq.n	80021dc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	4798      	blx	r3
 80021ac:	e016      	b.n	80021dc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d107      	bne.n	80021cc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f022 0208 	bic.w	r2, r2, #8
 80021ca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d003      	beq.n	80021dc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021e0:	2220      	movs	r2, #32
 80021e2:	409a      	lsls	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	4013      	ands	r3, r2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	f000 808f 	beq.w	800230c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0310 	and.w	r3, r3, #16
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	f000 8087 	beq.w	800230c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002202:	2220      	movs	r2, #32
 8002204:	409a      	lsls	r2, r3
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002210:	b2db      	uxtb	r3, r3
 8002212:	2b05      	cmp	r3, #5
 8002214:	d136      	bne.n	8002284 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f022 0216 	bic.w	r2, r2, #22
 8002224:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	695a      	ldr	r2, [r3, #20]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002234:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223a:	2b00      	cmp	r3, #0
 800223c:	d103      	bne.n	8002246 <HAL_DMA_IRQHandler+0x1da>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002242:	2b00      	cmp	r3, #0
 8002244:	d007      	beq.n	8002256 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f022 0208 	bic.w	r2, r2, #8
 8002254:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800225a:	223f      	movs	r2, #63	; 0x3f
 800225c:	409a      	lsls	r2, r3
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2201      	movs	r2, #1
 8002266:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002276:	2b00      	cmp	r3, #0
 8002278:	d07e      	beq.n	8002378 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	4798      	blx	r3
        }
        return;
 8002282:	e079      	b.n	8002378 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d01d      	beq.n	80022ce <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d10d      	bne.n	80022bc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d031      	beq.n	800230c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	4798      	blx	r3
 80022b0:	e02c      	b.n	800230c <HAL_DMA_IRQHandler+0x2a0>
 80022b2:	bf00      	nop
 80022b4:	20000000 	.word	0x20000000
 80022b8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d023      	beq.n	800230c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	4798      	blx	r3
 80022cc:	e01e      	b.n	800230c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d10f      	bne.n	80022fc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 0210 	bic.w	r2, r2, #16
 80022ea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2200      	movs	r2, #0
 80022f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002300:	2b00      	cmp	r3, #0
 8002302:	d003      	beq.n	800230c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002310:	2b00      	cmp	r3, #0
 8002312:	d032      	beq.n	800237a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002318:	f003 0301 	and.w	r3, r3, #1
 800231c:	2b00      	cmp	r3, #0
 800231e:	d022      	beq.n	8002366 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2205      	movs	r2, #5
 8002324:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f022 0201 	bic.w	r2, r2, #1
 8002336:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	3301      	adds	r3, #1
 800233c:	60bb      	str	r3, [r7, #8]
 800233e:	697a      	ldr	r2, [r7, #20]
 8002340:	429a      	cmp	r2, r3
 8002342:	d307      	bcc.n	8002354 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1f2      	bne.n	8002338 <HAL_DMA_IRQHandler+0x2cc>
 8002352:	e000      	b.n	8002356 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002354:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2201      	movs	r2, #1
 800235a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800236a:	2b00      	cmp	r3, #0
 800236c:	d005      	beq.n	800237a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	4798      	blx	r3
 8002376:	e000      	b.n	800237a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002378:	bf00      	nop
    }
  }
}
 800237a:	3718      	adds	r7, #24
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	60f8      	str	r0, [r7, #12]
 8002388:	60b9      	str	r1, [r7, #8]
 800238a:	607a      	str	r2, [r7, #4]
 800238c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800239c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	2b40      	cmp	r3, #64	; 0x40
 80023ac:	d108      	bne.n	80023c0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80023be:	e007      	b.n	80023d0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	68ba      	ldr	r2, [r7, #8]
 80023c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	60da      	str	r2, [r3, #12]
}
 80023d0:	bf00      	nop
 80023d2:	3714      	adds	r7, #20
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80023dc:	b480      	push	{r7}
 80023de:	b085      	sub	sp, #20
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	3b10      	subs	r3, #16
 80023ec:	4a13      	ldr	r2, [pc, #76]	; (800243c <DMA_CalcBaseAndBitshift+0x60>)
 80023ee:	fba2 2303 	umull	r2, r3, r2, r3
 80023f2:	091b      	lsrs	r3, r3, #4
 80023f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80023f6:	4a12      	ldr	r2, [pc, #72]	; (8002440 <DMA_CalcBaseAndBitshift+0x64>)
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	4413      	add	r3, r2
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	461a      	mov	r2, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2b03      	cmp	r3, #3
 8002408:	d908      	bls.n	800241c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	461a      	mov	r2, r3
 8002410:	4b0c      	ldr	r3, [pc, #48]	; (8002444 <DMA_CalcBaseAndBitshift+0x68>)
 8002412:	4013      	ands	r3, r2
 8002414:	1d1a      	adds	r2, r3, #4
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	659a      	str	r2, [r3, #88]	; 0x58
 800241a:	e006      	b.n	800242a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	461a      	mov	r2, r3
 8002422:	4b08      	ldr	r3, [pc, #32]	; (8002444 <DMA_CalcBaseAndBitshift+0x68>)
 8002424:	4013      	ands	r3, r2
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800242e:	4618      	mov	r0, r3
 8002430:	3714      	adds	r7, #20
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	aaaaaaab 	.word	0xaaaaaaab
 8002440:	08007860 	.word	0x08007860
 8002444:	fffffc00 	.word	0xfffffc00

08002448 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002450:	2300      	movs	r3, #0
 8002452:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002458:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	699b      	ldr	r3, [r3, #24]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d11f      	bne.n	80024a2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	2b03      	cmp	r3, #3
 8002466:	d856      	bhi.n	8002516 <DMA_CheckFifoParam+0xce>
 8002468:	a201      	add	r2, pc, #4	; (adr r2, 8002470 <DMA_CheckFifoParam+0x28>)
 800246a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800246e:	bf00      	nop
 8002470:	08002481 	.word	0x08002481
 8002474:	08002493 	.word	0x08002493
 8002478:	08002481 	.word	0x08002481
 800247c:	08002517 	.word	0x08002517
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002484:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d046      	beq.n	800251a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002490:	e043      	b.n	800251a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002496:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800249a:	d140      	bne.n	800251e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024a0:	e03d      	b.n	800251e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	699b      	ldr	r3, [r3, #24]
 80024a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024aa:	d121      	bne.n	80024f0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	2b03      	cmp	r3, #3
 80024b0:	d837      	bhi.n	8002522 <DMA_CheckFifoParam+0xda>
 80024b2:	a201      	add	r2, pc, #4	; (adr r2, 80024b8 <DMA_CheckFifoParam+0x70>)
 80024b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024b8:	080024c9 	.word	0x080024c9
 80024bc:	080024cf 	.word	0x080024cf
 80024c0:	080024c9 	.word	0x080024c9
 80024c4:	080024e1 	.word	0x080024e1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	73fb      	strb	r3, [r7, #15]
      break;
 80024cc:	e030      	b.n	8002530 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d025      	beq.n	8002526 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80024de:	e022      	b.n	8002526 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80024e8:	d11f      	bne.n	800252a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80024ee:	e01c      	b.n	800252a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d903      	bls.n	80024fe <DMA_CheckFifoParam+0xb6>
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	2b03      	cmp	r3, #3
 80024fa:	d003      	beq.n	8002504 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80024fc:	e018      	b.n	8002530 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	73fb      	strb	r3, [r7, #15]
      break;
 8002502:	e015      	b.n	8002530 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002508:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d00e      	beq.n	800252e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	73fb      	strb	r3, [r7, #15]
      break;
 8002514:	e00b      	b.n	800252e <DMA_CheckFifoParam+0xe6>
      break;
 8002516:	bf00      	nop
 8002518:	e00a      	b.n	8002530 <DMA_CheckFifoParam+0xe8>
      break;
 800251a:	bf00      	nop
 800251c:	e008      	b.n	8002530 <DMA_CheckFifoParam+0xe8>
      break;
 800251e:	bf00      	nop
 8002520:	e006      	b.n	8002530 <DMA_CheckFifoParam+0xe8>
      break;
 8002522:	bf00      	nop
 8002524:	e004      	b.n	8002530 <DMA_CheckFifoParam+0xe8>
      break;
 8002526:	bf00      	nop
 8002528:	e002      	b.n	8002530 <DMA_CheckFifoParam+0xe8>
      break;   
 800252a:	bf00      	nop
 800252c:	e000      	b.n	8002530 <DMA_CheckFifoParam+0xe8>
      break;
 800252e:	bf00      	nop
    }
  } 
  
  return status; 
 8002530:	7bfb      	ldrb	r3, [r7, #15]
}
 8002532:	4618      	mov	r0, r3
 8002534:	3714      	adds	r7, #20
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop

08002540 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002540:	b480      	push	{r7}
 8002542:	b089      	sub	sp, #36	; 0x24
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800254a:	2300      	movs	r3, #0
 800254c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800254e:	2300      	movs	r3, #0
 8002550:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002552:	2300      	movs	r3, #0
 8002554:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002556:	2300      	movs	r3, #0
 8002558:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800255a:	2300      	movs	r3, #0
 800255c:	61fb      	str	r3, [r7, #28]
 800255e:	e175      	b.n	800284c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002560:	2201      	movs	r2, #1
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	fa02 f303 	lsl.w	r3, r2, r3
 8002568:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	4013      	ands	r3, r2
 8002572:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	429a      	cmp	r2, r3
 800257a:	f040 8164 	bne.w	8002846 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f003 0303 	and.w	r3, r3, #3
 8002586:	2b01      	cmp	r3, #1
 8002588:	d005      	beq.n	8002596 <HAL_GPIO_Init+0x56>
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f003 0303 	and.w	r3, r3, #3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d130      	bne.n	80025f8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	005b      	lsls	r3, r3, #1
 80025a0:	2203      	movs	r2, #3
 80025a2:	fa02 f303 	lsl.w	r3, r2, r3
 80025a6:	43db      	mvns	r3, r3
 80025a8:	69ba      	ldr	r2, [r7, #24]
 80025aa:	4013      	ands	r3, r2
 80025ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	68da      	ldr	r2, [r3, #12]
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	4313      	orrs	r3, r2
 80025be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	69ba      	ldr	r2, [r7, #24]
 80025c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80025cc:	2201      	movs	r2, #1
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	43db      	mvns	r3, r3
 80025d6:	69ba      	ldr	r2, [r7, #24]
 80025d8:	4013      	ands	r3, r2
 80025da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	091b      	lsrs	r3, r3, #4
 80025e2:	f003 0201 	and.w	r2, r3, #1
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ec:	69ba      	ldr	r2, [r7, #24]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	69ba      	ldr	r2, [r7, #24]
 80025f6:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f003 0303 	and.w	r3, r3, #3
 8002600:	2b03      	cmp	r3, #3
 8002602:	d017      	beq.n	8002634 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	2203      	movs	r2, #3
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	43db      	mvns	r3, r3
 8002616:	69ba      	ldr	r2, [r7, #24]
 8002618:	4013      	ands	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	689a      	ldr	r2, [r3, #8]
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	fa02 f303 	lsl.w	r3, r2, r3
 8002628:	69ba      	ldr	r2, [r7, #24]
 800262a:	4313      	orrs	r3, r2
 800262c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f003 0303 	and.w	r3, r3, #3
 800263c:	2b02      	cmp	r3, #2
 800263e:	d123      	bne.n	8002688 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	08da      	lsrs	r2, r3, #3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	3208      	adds	r2, #8
 8002648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800264c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	f003 0307 	and.w	r3, r3, #7
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	220f      	movs	r2, #15
 8002658:	fa02 f303 	lsl.w	r3, r2, r3
 800265c:	43db      	mvns	r3, r3
 800265e:	69ba      	ldr	r2, [r7, #24]
 8002660:	4013      	ands	r3, r2
 8002662:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	691a      	ldr	r2, [r3, #16]
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	f003 0307 	and.w	r3, r3, #7
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	69ba      	ldr	r2, [r7, #24]
 8002676:	4313      	orrs	r3, r2
 8002678:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	08da      	lsrs	r2, r3, #3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	3208      	adds	r2, #8
 8002682:	69b9      	ldr	r1, [r7, #24]
 8002684:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	005b      	lsls	r3, r3, #1
 8002692:	2203      	movs	r2, #3
 8002694:	fa02 f303 	lsl.w	r3, r2, r3
 8002698:	43db      	mvns	r3, r3
 800269a:	69ba      	ldr	r2, [r7, #24]
 800269c:	4013      	ands	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f003 0203 	and.w	r2, r3, #3
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	69ba      	ldr	r2, [r7, #24]
 80026ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	f000 80be 	beq.w	8002846 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026ca:	4b66      	ldr	r3, [pc, #408]	; (8002864 <HAL_GPIO_Init+0x324>)
 80026cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ce:	4a65      	ldr	r2, [pc, #404]	; (8002864 <HAL_GPIO_Init+0x324>)
 80026d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026d4:	6453      	str	r3, [r2, #68]	; 0x44
 80026d6:	4b63      	ldr	r3, [pc, #396]	; (8002864 <HAL_GPIO_Init+0x324>)
 80026d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026de:	60fb      	str	r3, [r7, #12]
 80026e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80026e2:	4a61      	ldr	r2, [pc, #388]	; (8002868 <HAL_GPIO_Init+0x328>)
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	089b      	lsrs	r3, r3, #2
 80026e8:	3302      	adds	r3, #2
 80026ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	f003 0303 	and.w	r3, r3, #3
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	220f      	movs	r2, #15
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	43db      	mvns	r3, r3
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	4013      	ands	r3, r2
 8002704:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4a58      	ldr	r2, [pc, #352]	; (800286c <HAL_GPIO_Init+0x32c>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d037      	beq.n	800277e <HAL_GPIO_Init+0x23e>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a57      	ldr	r2, [pc, #348]	; (8002870 <HAL_GPIO_Init+0x330>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d031      	beq.n	800277a <HAL_GPIO_Init+0x23a>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4a56      	ldr	r2, [pc, #344]	; (8002874 <HAL_GPIO_Init+0x334>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d02b      	beq.n	8002776 <HAL_GPIO_Init+0x236>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a55      	ldr	r2, [pc, #340]	; (8002878 <HAL_GPIO_Init+0x338>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d025      	beq.n	8002772 <HAL_GPIO_Init+0x232>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4a54      	ldr	r2, [pc, #336]	; (800287c <HAL_GPIO_Init+0x33c>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d01f      	beq.n	800276e <HAL_GPIO_Init+0x22e>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a53      	ldr	r2, [pc, #332]	; (8002880 <HAL_GPIO_Init+0x340>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d019      	beq.n	800276a <HAL_GPIO_Init+0x22a>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a52      	ldr	r2, [pc, #328]	; (8002884 <HAL_GPIO_Init+0x344>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d013      	beq.n	8002766 <HAL_GPIO_Init+0x226>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a51      	ldr	r2, [pc, #324]	; (8002888 <HAL_GPIO_Init+0x348>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d00d      	beq.n	8002762 <HAL_GPIO_Init+0x222>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a50      	ldr	r2, [pc, #320]	; (800288c <HAL_GPIO_Init+0x34c>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d007      	beq.n	800275e <HAL_GPIO_Init+0x21e>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	4a4f      	ldr	r2, [pc, #316]	; (8002890 <HAL_GPIO_Init+0x350>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d101      	bne.n	800275a <HAL_GPIO_Init+0x21a>
 8002756:	2309      	movs	r3, #9
 8002758:	e012      	b.n	8002780 <HAL_GPIO_Init+0x240>
 800275a:	230a      	movs	r3, #10
 800275c:	e010      	b.n	8002780 <HAL_GPIO_Init+0x240>
 800275e:	2308      	movs	r3, #8
 8002760:	e00e      	b.n	8002780 <HAL_GPIO_Init+0x240>
 8002762:	2307      	movs	r3, #7
 8002764:	e00c      	b.n	8002780 <HAL_GPIO_Init+0x240>
 8002766:	2306      	movs	r3, #6
 8002768:	e00a      	b.n	8002780 <HAL_GPIO_Init+0x240>
 800276a:	2305      	movs	r3, #5
 800276c:	e008      	b.n	8002780 <HAL_GPIO_Init+0x240>
 800276e:	2304      	movs	r3, #4
 8002770:	e006      	b.n	8002780 <HAL_GPIO_Init+0x240>
 8002772:	2303      	movs	r3, #3
 8002774:	e004      	b.n	8002780 <HAL_GPIO_Init+0x240>
 8002776:	2302      	movs	r3, #2
 8002778:	e002      	b.n	8002780 <HAL_GPIO_Init+0x240>
 800277a:	2301      	movs	r3, #1
 800277c:	e000      	b.n	8002780 <HAL_GPIO_Init+0x240>
 800277e:	2300      	movs	r3, #0
 8002780:	69fa      	ldr	r2, [r7, #28]
 8002782:	f002 0203 	and.w	r2, r2, #3
 8002786:	0092      	lsls	r2, r2, #2
 8002788:	4093      	lsls	r3, r2
 800278a:	69ba      	ldr	r2, [r7, #24]
 800278c:	4313      	orrs	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002790:	4935      	ldr	r1, [pc, #212]	; (8002868 <HAL_GPIO_Init+0x328>)
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	089b      	lsrs	r3, r3, #2
 8002796:	3302      	adds	r3, #2
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800279e:	4b3d      	ldr	r3, [pc, #244]	; (8002894 <HAL_GPIO_Init+0x354>)
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	43db      	mvns	r3, r3
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	4013      	ands	r3, r2
 80027ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80027ba:	69ba      	ldr	r2, [r7, #24]
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	4313      	orrs	r3, r2
 80027c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027c2:	4a34      	ldr	r2, [pc, #208]	; (8002894 <HAL_GPIO_Init+0x354>)
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027c8:	4b32      	ldr	r3, [pc, #200]	; (8002894 <HAL_GPIO_Init+0x354>)
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	43db      	mvns	r3, r3
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	4013      	ands	r3, r2
 80027d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d003      	beq.n	80027ec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027ec:	4a29      	ldr	r2, [pc, #164]	; (8002894 <HAL_GPIO_Init+0x354>)
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027f2:	4b28      	ldr	r3, [pc, #160]	; (8002894 <HAL_GPIO_Init+0x354>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	43db      	mvns	r3, r3
 80027fc:	69ba      	ldr	r2, [r7, #24]
 80027fe:	4013      	ands	r3, r2
 8002800:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d003      	beq.n	8002816 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800280e:	69ba      	ldr	r2, [r7, #24]
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	4313      	orrs	r3, r2
 8002814:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002816:	4a1f      	ldr	r2, [pc, #124]	; (8002894 <HAL_GPIO_Init+0x354>)
 8002818:	69bb      	ldr	r3, [r7, #24]
 800281a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800281c:	4b1d      	ldr	r3, [pc, #116]	; (8002894 <HAL_GPIO_Init+0x354>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	43db      	mvns	r3, r3
 8002826:	69ba      	ldr	r2, [r7, #24]
 8002828:	4013      	ands	r3, r2
 800282a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d003      	beq.n	8002840 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002838:	69ba      	ldr	r2, [r7, #24]
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	4313      	orrs	r3, r2
 800283e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002840:	4a14      	ldr	r2, [pc, #80]	; (8002894 <HAL_GPIO_Init+0x354>)
 8002842:	69bb      	ldr	r3, [r7, #24]
 8002844:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	3301      	adds	r3, #1
 800284a:	61fb      	str	r3, [r7, #28]
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	2b0f      	cmp	r3, #15
 8002850:	f67f ae86 	bls.w	8002560 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002854:	bf00      	nop
 8002856:	bf00      	nop
 8002858:	3724      	adds	r7, #36	; 0x24
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	40023800 	.word	0x40023800
 8002868:	40013800 	.word	0x40013800
 800286c:	40020000 	.word	0x40020000
 8002870:	40020400 	.word	0x40020400
 8002874:	40020800 	.word	0x40020800
 8002878:	40020c00 	.word	0x40020c00
 800287c:	40021000 	.word	0x40021000
 8002880:	40021400 	.word	0x40021400
 8002884:	40021800 	.word	0x40021800
 8002888:	40021c00 	.word	0x40021c00
 800288c:	40022000 	.word	0x40022000
 8002890:	40022400 	.word	0x40022400
 8002894:	40013c00 	.word	0x40013c00

08002898 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	460b      	mov	r3, r1
 80028a2:	807b      	strh	r3, [r7, #2]
 80028a4:	4613      	mov	r3, r2
 80028a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028a8:	787b      	ldrb	r3, [r7, #1]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d003      	beq.n	80028b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028ae:	887a      	ldrh	r2, [r7, #2]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80028b4:	e003      	b.n	80028be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80028b6:	887b      	ldrh	r3, [r7, #2]
 80028b8:	041a      	lsls	r2, r3, #16
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	619a      	str	r2, [r3, #24]
}
 80028be:	bf00      	nop
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
	...

080028cc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80028d2:	2300      	movs	r3, #0
 80028d4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80028d6:	4b23      	ldr	r3, [pc, #140]	; (8002964 <HAL_PWREx_EnableOverDrive+0x98>)
 80028d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028da:	4a22      	ldr	r2, [pc, #136]	; (8002964 <HAL_PWREx_EnableOverDrive+0x98>)
 80028dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028e0:	6413      	str	r3, [r2, #64]	; 0x40
 80028e2:	4b20      	ldr	r3, [pc, #128]	; (8002964 <HAL_PWREx_EnableOverDrive+0x98>)
 80028e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ea:	603b      	str	r3, [r7, #0]
 80028ec:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80028ee:	4b1e      	ldr	r3, [pc, #120]	; (8002968 <HAL_PWREx_EnableOverDrive+0x9c>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a1d      	ldr	r2, [pc, #116]	; (8002968 <HAL_PWREx_EnableOverDrive+0x9c>)
 80028f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028f8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028fa:	f7fe fb97 	bl	800102c <HAL_GetTick>
 80028fe:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002900:	e009      	b.n	8002916 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002902:	f7fe fb93 	bl	800102c <HAL_GetTick>
 8002906:	4602      	mov	r2, r0
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002910:	d901      	bls.n	8002916 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e022      	b.n	800295c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002916:	4b14      	ldr	r3, [pc, #80]	; (8002968 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800291e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002922:	d1ee      	bne.n	8002902 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002924:	4b10      	ldr	r3, [pc, #64]	; (8002968 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a0f      	ldr	r2, [pc, #60]	; (8002968 <HAL_PWREx_EnableOverDrive+0x9c>)
 800292a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800292e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002930:	f7fe fb7c 	bl	800102c <HAL_GetTick>
 8002934:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002936:	e009      	b.n	800294c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002938:	f7fe fb78 	bl	800102c <HAL_GetTick>
 800293c:	4602      	mov	r2, r0
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002946:	d901      	bls.n	800294c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e007      	b.n	800295c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800294c:	4b06      	ldr	r3, [pc, #24]	; (8002968 <HAL_PWREx_EnableOverDrive+0x9c>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002954:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002958:	d1ee      	bne.n	8002938 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800295a:	2300      	movs	r3, #0
}
 800295c:	4618      	mov	r0, r3
 800295e:	3708      	adds	r7, #8
 8002960:	46bd      	mov	sp, r7
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40023800 	.word	0x40023800
 8002968:	40007000 	.word	0x40007000

0800296c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b086      	sub	sp, #24
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002974:	2300      	movs	r3, #0
 8002976:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2b00      	cmp	r3, #0
 800297c:	d101      	bne.n	8002982 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e29b      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0301 	and.w	r3, r3, #1
 800298a:	2b00      	cmp	r3, #0
 800298c:	f000 8087 	beq.w	8002a9e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002990:	4b96      	ldr	r3, [pc, #600]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f003 030c 	and.w	r3, r3, #12
 8002998:	2b04      	cmp	r3, #4
 800299a:	d00c      	beq.n	80029b6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800299c:	4b93      	ldr	r3, [pc, #588]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 800299e:	689b      	ldr	r3, [r3, #8]
 80029a0:	f003 030c 	and.w	r3, r3, #12
 80029a4:	2b08      	cmp	r3, #8
 80029a6:	d112      	bne.n	80029ce <HAL_RCC_OscConfig+0x62>
 80029a8:	4b90      	ldr	r3, [pc, #576]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029b4:	d10b      	bne.n	80029ce <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029b6:	4b8d      	ldr	r3, [pc, #564]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d06c      	beq.n	8002a9c <HAL_RCC_OscConfig+0x130>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d168      	bne.n	8002a9c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e275      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029d6:	d106      	bne.n	80029e6 <HAL_RCC_OscConfig+0x7a>
 80029d8:	4b84      	ldr	r3, [pc, #528]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a83      	ldr	r2, [pc, #524]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 80029de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029e2:	6013      	str	r3, [r2, #0]
 80029e4:	e02e      	b.n	8002a44 <HAL_RCC_OscConfig+0xd8>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d10c      	bne.n	8002a08 <HAL_RCC_OscConfig+0x9c>
 80029ee:	4b7f      	ldr	r3, [pc, #508]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a7e      	ldr	r2, [pc, #504]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 80029f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029f8:	6013      	str	r3, [r2, #0]
 80029fa:	4b7c      	ldr	r3, [pc, #496]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a7b      	ldr	r2, [pc, #492]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002a00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a04:	6013      	str	r3, [r2, #0]
 8002a06:	e01d      	b.n	8002a44 <HAL_RCC_OscConfig+0xd8>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a10:	d10c      	bne.n	8002a2c <HAL_RCC_OscConfig+0xc0>
 8002a12:	4b76      	ldr	r3, [pc, #472]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a75      	ldr	r2, [pc, #468]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002a18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a1c:	6013      	str	r3, [r2, #0]
 8002a1e:	4b73      	ldr	r3, [pc, #460]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a72      	ldr	r2, [pc, #456]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002a24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a28:	6013      	str	r3, [r2, #0]
 8002a2a:	e00b      	b.n	8002a44 <HAL_RCC_OscConfig+0xd8>
 8002a2c:	4b6f      	ldr	r3, [pc, #444]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a6e      	ldr	r2, [pc, #440]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002a32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a36:	6013      	str	r3, [r2, #0]
 8002a38:	4b6c      	ldr	r3, [pc, #432]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a6b      	ldr	r2, [pc, #428]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002a3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d013      	beq.n	8002a74 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4c:	f7fe faee 	bl	800102c <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a54:	f7fe faea 	bl	800102c <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b64      	cmp	r3, #100	; 0x64
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e229      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a66:	4b61      	ldr	r3, [pc, #388]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0xe8>
 8002a72:	e014      	b.n	8002a9e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a74:	f7fe fada 	bl	800102c <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a7c:	f7fe fad6 	bl	800102c <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b64      	cmp	r3, #100	; 0x64
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e215      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a8e:	4b57      	ldr	r3, [pc, #348]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1f0      	bne.n	8002a7c <HAL_RCC_OscConfig+0x110>
 8002a9a:	e000      	b.n	8002a9e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d069      	beq.n	8002b7e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002aaa:	4b50      	ldr	r3, [pc, #320]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f003 030c 	and.w	r3, r3, #12
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00b      	beq.n	8002ace <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ab6:	4b4d      	ldr	r3, [pc, #308]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 030c 	and.w	r3, r3, #12
 8002abe:	2b08      	cmp	r3, #8
 8002ac0:	d11c      	bne.n	8002afc <HAL_RCC_OscConfig+0x190>
 8002ac2:	4b4a      	ldr	r3, [pc, #296]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d116      	bne.n	8002afc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ace:	4b47      	ldr	r3, [pc, #284]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d005      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x17a>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d001      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e1e9      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae6:	4b41      	ldr	r3, [pc, #260]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	691b      	ldr	r3, [r3, #16]
 8002af2:	00db      	lsls	r3, r3, #3
 8002af4:	493d      	ldr	r1, [pc, #244]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002afa:	e040      	b.n	8002b7e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d023      	beq.n	8002b4c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b04:	4b39      	ldr	r3, [pc, #228]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a38      	ldr	r2, [pc, #224]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002b0a:	f043 0301 	orr.w	r3, r3, #1
 8002b0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b10:	f7fe fa8c 	bl	800102c <HAL_GetTick>
 8002b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b16:	e008      	b.n	8002b2a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b18:	f7fe fa88 	bl	800102c <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e1c7      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b2a:	4b30      	ldr	r3, [pc, #192]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d0f0      	beq.n	8002b18 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b36:	4b2d      	ldr	r3, [pc, #180]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	691b      	ldr	r3, [r3, #16]
 8002b42:	00db      	lsls	r3, r3, #3
 8002b44:	4929      	ldr	r1, [pc, #164]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002b46:	4313      	orrs	r3, r2
 8002b48:	600b      	str	r3, [r1, #0]
 8002b4a:	e018      	b.n	8002b7e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b4c:	4b27      	ldr	r3, [pc, #156]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a26      	ldr	r2, [pc, #152]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002b52:	f023 0301 	bic.w	r3, r3, #1
 8002b56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b58:	f7fe fa68 	bl	800102c <HAL_GetTick>
 8002b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b5e:	e008      	b.n	8002b72 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b60:	f7fe fa64 	bl	800102c <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e1a3      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b72:	4b1e      	ldr	r3, [pc, #120]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0302 	and.w	r3, r3, #2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1f0      	bne.n	8002b60 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0308 	and.w	r3, r3, #8
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d038      	beq.n	8002bfc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d019      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b92:	4b16      	ldr	r3, [pc, #88]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002b94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b96:	4a15      	ldr	r2, [pc, #84]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002b98:	f043 0301 	orr.w	r3, r3, #1
 8002b9c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b9e:	f7fe fa45 	bl	800102c <HAL_GetTick>
 8002ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ba4:	e008      	b.n	8002bb8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ba6:	f7fe fa41 	bl	800102c <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d901      	bls.n	8002bb8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002bb4:	2303      	movs	r3, #3
 8002bb6:	e180      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bb8:	4b0c      	ldr	r3, [pc, #48]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002bba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bbc:	f003 0302 	and.w	r3, r3, #2
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d0f0      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x23a>
 8002bc4:	e01a      	b.n	8002bfc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bc6:	4b09      	ldr	r3, [pc, #36]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002bc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bca:	4a08      	ldr	r2, [pc, #32]	; (8002bec <HAL_RCC_OscConfig+0x280>)
 8002bcc:	f023 0301 	bic.w	r3, r3, #1
 8002bd0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bd2:	f7fe fa2b 	bl	800102c <HAL_GetTick>
 8002bd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bd8:	e00a      	b.n	8002bf0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bda:	f7fe fa27 	bl	800102c <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d903      	bls.n	8002bf0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e166      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
 8002bec:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bf0:	4b92      	ldr	r3, [pc, #584]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002bf2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bf4:	f003 0302 	and.w	r3, r3, #2
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d1ee      	bne.n	8002bda <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0304 	and.w	r3, r3, #4
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	f000 80a4 	beq.w	8002d52 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c0a:	4b8c      	ldr	r3, [pc, #560]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d10d      	bne.n	8002c32 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c16:	4b89      	ldr	r3, [pc, #548]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1a:	4a88      	ldr	r2, [pc, #544]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c20:	6413      	str	r3, [r2, #64]	; 0x40
 8002c22:	4b86      	ldr	r3, [pc, #536]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c2a:	60bb      	str	r3, [r7, #8]
 8002c2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c32:	4b83      	ldr	r3, [pc, #524]	; (8002e40 <HAL_RCC_OscConfig+0x4d4>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d118      	bne.n	8002c70 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002c3e:	4b80      	ldr	r3, [pc, #512]	; (8002e40 <HAL_RCC_OscConfig+0x4d4>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a7f      	ldr	r2, [pc, #508]	; (8002e40 <HAL_RCC_OscConfig+0x4d4>)
 8002c44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c4a:	f7fe f9ef 	bl	800102c <HAL_GetTick>
 8002c4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c50:	e008      	b.n	8002c64 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c52:	f7fe f9eb 	bl	800102c <HAL_GetTick>
 8002c56:	4602      	mov	r2, r0
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	2b64      	cmp	r3, #100	; 0x64
 8002c5e:	d901      	bls.n	8002c64 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002c60:	2303      	movs	r3, #3
 8002c62:	e12a      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c64:	4b76      	ldr	r3, [pc, #472]	; (8002e40 <HAL_RCC_OscConfig+0x4d4>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d0f0      	beq.n	8002c52 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d106      	bne.n	8002c86 <HAL_RCC_OscConfig+0x31a>
 8002c78:	4b70      	ldr	r3, [pc, #448]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002c7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c7c:	4a6f      	ldr	r2, [pc, #444]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002c7e:	f043 0301 	orr.w	r3, r3, #1
 8002c82:	6713      	str	r3, [r2, #112]	; 0x70
 8002c84:	e02d      	b.n	8002ce2 <HAL_RCC_OscConfig+0x376>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d10c      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x33c>
 8002c8e:	4b6b      	ldr	r3, [pc, #428]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c92:	4a6a      	ldr	r2, [pc, #424]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002c94:	f023 0301 	bic.w	r3, r3, #1
 8002c98:	6713      	str	r3, [r2, #112]	; 0x70
 8002c9a:	4b68      	ldr	r3, [pc, #416]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c9e:	4a67      	ldr	r2, [pc, #412]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002ca0:	f023 0304 	bic.w	r3, r3, #4
 8002ca4:	6713      	str	r3, [r2, #112]	; 0x70
 8002ca6:	e01c      	b.n	8002ce2 <HAL_RCC_OscConfig+0x376>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2b05      	cmp	r3, #5
 8002cae:	d10c      	bne.n	8002cca <HAL_RCC_OscConfig+0x35e>
 8002cb0:	4b62      	ldr	r3, [pc, #392]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cb4:	4a61      	ldr	r2, [pc, #388]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002cb6:	f043 0304 	orr.w	r3, r3, #4
 8002cba:	6713      	str	r3, [r2, #112]	; 0x70
 8002cbc:	4b5f      	ldr	r3, [pc, #380]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cc0:	4a5e      	ldr	r2, [pc, #376]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002cc2:	f043 0301 	orr.w	r3, r3, #1
 8002cc6:	6713      	str	r3, [r2, #112]	; 0x70
 8002cc8:	e00b      	b.n	8002ce2 <HAL_RCC_OscConfig+0x376>
 8002cca:	4b5c      	ldr	r3, [pc, #368]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cce:	4a5b      	ldr	r2, [pc, #364]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002cd0:	f023 0301 	bic.w	r3, r3, #1
 8002cd4:	6713      	str	r3, [r2, #112]	; 0x70
 8002cd6:	4b59      	ldr	r3, [pc, #356]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cda:	4a58      	ldr	r2, [pc, #352]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002cdc:	f023 0304 	bic.w	r3, r3, #4
 8002ce0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d015      	beq.n	8002d16 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cea:	f7fe f99f 	bl	800102c <HAL_GetTick>
 8002cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cf0:	e00a      	b.n	8002d08 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cf2:	f7fe f99b 	bl	800102c <HAL_GetTick>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	1ad3      	subs	r3, r2, r3
 8002cfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e0d8      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d08:	4b4c      	ldr	r3, [pc, #304]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002d0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d0c:	f003 0302 	and.w	r3, r3, #2
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d0ee      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x386>
 8002d14:	e014      	b.n	8002d40 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d16:	f7fe f989 	bl	800102c <HAL_GetTick>
 8002d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d1c:	e00a      	b.n	8002d34 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d1e:	f7fe f985 	bl	800102c <HAL_GetTick>
 8002d22:	4602      	mov	r2, r0
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	1ad3      	subs	r3, r2, r3
 8002d28:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d901      	bls.n	8002d34 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e0c2      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d34:	4b41      	ldr	r3, [pc, #260]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d1ee      	bne.n	8002d1e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d40:	7dfb      	ldrb	r3, [r7, #23]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d105      	bne.n	8002d52 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d46:	4b3d      	ldr	r3, [pc, #244]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4a:	4a3c      	ldr	r2, [pc, #240]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002d4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d50:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	f000 80ae 	beq.w	8002eb8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d5c:	4b37      	ldr	r3, [pc, #220]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 030c 	and.w	r3, r3, #12
 8002d64:	2b08      	cmp	r3, #8
 8002d66:	d06d      	beq.n	8002e44 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d14b      	bne.n	8002e08 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d70:	4b32      	ldr	r3, [pc, #200]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a31      	ldr	r2, [pc, #196]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002d76:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d7c:	f7fe f956 	bl	800102c <HAL_GetTick>
 8002d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d82:	e008      	b.n	8002d96 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d84:	f7fe f952 	bl	800102c <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e091      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d96:	4b29      	ldr	r3, [pc, #164]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1f0      	bne.n	8002d84 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	69da      	ldr	r2, [r3, #28]
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a1b      	ldr	r3, [r3, #32]
 8002daa:	431a      	orrs	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002db0:	019b      	lsls	r3, r3, #6
 8002db2:	431a      	orrs	r2, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002db8:	085b      	lsrs	r3, r3, #1
 8002dba:	3b01      	subs	r3, #1
 8002dbc:	041b      	lsls	r3, r3, #16
 8002dbe:	431a      	orrs	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc4:	061b      	lsls	r3, r3, #24
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dcc:	071b      	lsls	r3, r3, #28
 8002dce:	491b      	ldr	r1, [pc, #108]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dd4:	4b19      	ldr	r3, [pc, #100]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a18      	ldr	r2, [pc, #96]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002dda:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de0:	f7fe f924 	bl	800102c <HAL_GetTick>
 8002de4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002de6:	e008      	b.n	8002dfa <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002de8:	f7fe f920 	bl	800102c <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	693b      	ldr	r3, [r7, #16]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	2b02      	cmp	r3, #2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e05f      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dfa:	4b10      	ldr	r3, [pc, #64]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d0f0      	beq.n	8002de8 <HAL_RCC_OscConfig+0x47c>
 8002e06:	e057      	b.n	8002eb8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e08:	4b0c      	ldr	r3, [pc, #48]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a0b      	ldr	r2, [pc, #44]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002e0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e14:	f7fe f90a 	bl	800102c <HAL_GetTick>
 8002e18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e1a:	e008      	b.n	8002e2e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e1c:	f7fe f906 	bl	800102c <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d901      	bls.n	8002e2e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002e2a:	2303      	movs	r3, #3
 8002e2c:	e045      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e2e:	4b03      	ldr	r3, [pc, #12]	; (8002e3c <HAL_RCC_OscConfig+0x4d0>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d1f0      	bne.n	8002e1c <HAL_RCC_OscConfig+0x4b0>
 8002e3a:	e03d      	b.n	8002eb8 <HAL_RCC_OscConfig+0x54c>
 8002e3c:	40023800 	.word	0x40023800
 8002e40:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002e44:	4b1f      	ldr	r3, [pc, #124]	; (8002ec4 <HAL_RCC_OscConfig+0x558>)
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	699b      	ldr	r3, [r3, #24]
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d030      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d129      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d122      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e6e:	68fa      	ldr	r2, [r7, #12]
 8002e70:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002e74:	4013      	ands	r3, r2
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e7a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d119      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e8a:	085b      	lsrs	r3, r3, #1
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d10f      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e9e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002ea0:	429a      	cmp	r2, r3
 8002ea2:	d107      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eae:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d001      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e000      	b.n	8002eba <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3718      	adds	r7, #24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40023800 	.word	0x40023800

08002ec8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d101      	bne.n	8002ee0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e0d0      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ee0:	4b6a      	ldr	r3, [pc, #424]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 030f 	and.w	r3, r3, #15
 8002ee8:	683a      	ldr	r2, [r7, #0]
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d910      	bls.n	8002f10 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eee:	4b67      	ldr	r3, [pc, #412]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f023 020f 	bic.w	r2, r3, #15
 8002ef6:	4965      	ldr	r1, [pc, #404]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002efe:	4b63      	ldr	r3, [pc, #396]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 030f 	and.w	r3, r3, #15
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d001      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e0b8      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0302 	and.w	r3, r3, #2
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d020      	beq.n	8002f5e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0304 	and.w	r3, r3, #4
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d005      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f28:	4b59      	ldr	r3, [pc, #356]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	4a58      	ldr	r2, [pc, #352]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8002f2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f32:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0308 	and.w	r3, r3, #8
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d005      	beq.n	8002f4c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f40:	4b53      	ldr	r3, [pc, #332]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	4a52      	ldr	r2, [pc, #328]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8002f46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002f4a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f4c:	4b50      	ldr	r3, [pc, #320]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	494d      	ldr	r1, [pc, #308]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d040      	beq.n	8002fec <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d107      	bne.n	8002f82 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f72:	4b47      	ldr	r3, [pc, #284]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d115      	bne.n	8002faa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e07f      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d107      	bne.n	8002f9a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f8a:	4b41      	ldr	r3, [pc, #260]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d109      	bne.n	8002faa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e073      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f9a:	4b3d      	ldr	r3, [pc, #244]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0302 	and.w	r3, r3, #2
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e06b      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002faa:	4b39      	ldr	r3, [pc, #228]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	f023 0203 	bic.w	r2, r3, #3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	4936      	ldr	r1, [pc, #216]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fbc:	f7fe f836 	bl	800102c <HAL_GetTick>
 8002fc0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fc2:	e00a      	b.n	8002fda <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fc4:	f7fe f832 	bl	800102c <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d901      	bls.n	8002fda <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002fd6:	2303      	movs	r3, #3
 8002fd8:	e053      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fda:	4b2d      	ldr	r3, [pc, #180]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f003 020c 	and.w	r2, r3, #12
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d1eb      	bne.n	8002fc4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fec:	4b27      	ldr	r3, [pc, #156]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 030f 	and.w	r3, r3, #15
 8002ff4:	683a      	ldr	r2, [r7, #0]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d210      	bcs.n	800301c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ffa:	4b24      	ldr	r3, [pc, #144]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f023 020f 	bic.w	r2, r3, #15
 8003002:	4922      	ldr	r1, [pc, #136]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	4313      	orrs	r3, r2
 8003008:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800300a:	4b20      	ldr	r3, [pc, #128]	; (800308c <HAL_RCC_ClockConfig+0x1c4>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 030f 	and.w	r3, r3, #15
 8003012:	683a      	ldr	r2, [r7, #0]
 8003014:	429a      	cmp	r2, r3
 8003016:	d001      	beq.n	800301c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e032      	b.n	8003082 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0304 	and.w	r3, r3, #4
 8003024:	2b00      	cmp	r3, #0
 8003026:	d008      	beq.n	800303a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003028:	4b19      	ldr	r3, [pc, #100]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	4916      	ldr	r1, [pc, #88]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8003036:	4313      	orrs	r3, r2
 8003038:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 0308 	and.w	r3, r3, #8
 8003042:	2b00      	cmp	r3, #0
 8003044:	d009      	beq.n	800305a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003046:	4b12      	ldr	r3, [pc, #72]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	00db      	lsls	r3, r3, #3
 8003054:	490e      	ldr	r1, [pc, #56]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8003056:	4313      	orrs	r3, r2
 8003058:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800305a:	f000 f821 	bl	80030a0 <HAL_RCC_GetSysClockFreq>
 800305e:	4602      	mov	r2, r0
 8003060:	4b0b      	ldr	r3, [pc, #44]	; (8003090 <HAL_RCC_ClockConfig+0x1c8>)
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	091b      	lsrs	r3, r3, #4
 8003066:	f003 030f 	and.w	r3, r3, #15
 800306a:	490a      	ldr	r1, [pc, #40]	; (8003094 <HAL_RCC_ClockConfig+0x1cc>)
 800306c:	5ccb      	ldrb	r3, [r1, r3]
 800306e:	fa22 f303 	lsr.w	r3, r2, r3
 8003072:	4a09      	ldr	r2, [pc, #36]	; (8003098 <HAL_RCC_ClockConfig+0x1d0>)
 8003074:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003076:	4b09      	ldr	r3, [pc, #36]	; (800309c <HAL_RCC_ClockConfig+0x1d4>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4618      	mov	r0, r3
 800307c:	f7fd ff92 	bl	8000fa4 <HAL_InitTick>

  return HAL_OK;
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3710      	adds	r7, #16
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	40023c00 	.word	0x40023c00
 8003090:	40023800 	.word	0x40023800
 8003094:	08007848 	.word	0x08007848
 8003098:	20000000 	.word	0x20000000
 800309c:	20000004 	.word	0x20000004

080030a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80030a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030a4:	b090      	sub	sp, #64	; 0x40
 80030a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80030a8:	2300      	movs	r3, #0
 80030aa:	637b      	str	r3, [r7, #52]	; 0x34
 80030ac:	2300      	movs	r3, #0
 80030ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030b0:	2300      	movs	r3, #0
 80030b2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 80030b4:	2300      	movs	r3, #0
 80030b6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030b8:	4b59      	ldr	r3, [pc, #356]	; (8003220 <HAL_RCC_GetSysClockFreq+0x180>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f003 030c 	and.w	r3, r3, #12
 80030c0:	2b08      	cmp	r3, #8
 80030c2:	d00d      	beq.n	80030e0 <HAL_RCC_GetSysClockFreq+0x40>
 80030c4:	2b08      	cmp	r3, #8
 80030c6:	f200 80a1 	bhi.w	800320c <HAL_RCC_GetSysClockFreq+0x16c>
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d002      	beq.n	80030d4 <HAL_RCC_GetSysClockFreq+0x34>
 80030ce:	2b04      	cmp	r3, #4
 80030d0:	d003      	beq.n	80030da <HAL_RCC_GetSysClockFreq+0x3a>
 80030d2:	e09b      	b.n	800320c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80030d4:	4b53      	ldr	r3, [pc, #332]	; (8003224 <HAL_RCC_GetSysClockFreq+0x184>)
 80030d6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80030d8:	e09b      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80030da:	4b53      	ldr	r3, [pc, #332]	; (8003228 <HAL_RCC_GetSysClockFreq+0x188>)
 80030dc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80030de:	e098      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80030e0:	4b4f      	ldr	r3, [pc, #316]	; (8003220 <HAL_RCC_GetSysClockFreq+0x180>)
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80030e8:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80030ea:	4b4d      	ldr	r3, [pc, #308]	; (8003220 <HAL_RCC_GetSysClockFreq+0x180>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d028      	beq.n	8003148 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030f6:	4b4a      	ldr	r3, [pc, #296]	; (8003220 <HAL_RCC_GetSysClockFreq+0x180>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	099b      	lsrs	r3, r3, #6
 80030fc:	2200      	movs	r2, #0
 80030fe:	623b      	str	r3, [r7, #32]
 8003100:	627a      	str	r2, [r7, #36]	; 0x24
 8003102:	6a3b      	ldr	r3, [r7, #32]
 8003104:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003108:	2100      	movs	r1, #0
 800310a:	4b47      	ldr	r3, [pc, #284]	; (8003228 <HAL_RCC_GetSysClockFreq+0x188>)
 800310c:	fb03 f201 	mul.w	r2, r3, r1
 8003110:	2300      	movs	r3, #0
 8003112:	fb00 f303 	mul.w	r3, r0, r3
 8003116:	4413      	add	r3, r2
 8003118:	4a43      	ldr	r2, [pc, #268]	; (8003228 <HAL_RCC_GetSysClockFreq+0x188>)
 800311a:	fba0 1202 	umull	r1, r2, r0, r2
 800311e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003120:	460a      	mov	r2, r1
 8003122:	62ba      	str	r2, [r7, #40]	; 0x28
 8003124:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003126:	4413      	add	r3, r2
 8003128:	62fb      	str	r3, [r7, #44]	; 0x2c
 800312a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800312c:	2200      	movs	r2, #0
 800312e:	61bb      	str	r3, [r7, #24]
 8003130:	61fa      	str	r2, [r7, #28]
 8003132:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003136:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800313a:	f7fd f8d9 	bl	80002f0 <__aeabi_uldivmod>
 800313e:	4602      	mov	r2, r0
 8003140:	460b      	mov	r3, r1
 8003142:	4613      	mov	r3, r2
 8003144:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003146:	e053      	b.n	80031f0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003148:	4b35      	ldr	r3, [pc, #212]	; (8003220 <HAL_RCC_GetSysClockFreq+0x180>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	099b      	lsrs	r3, r3, #6
 800314e:	2200      	movs	r2, #0
 8003150:	613b      	str	r3, [r7, #16]
 8003152:	617a      	str	r2, [r7, #20]
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800315a:	f04f 0b00 	mov.w	fp, #0
 800315e:	4652      	mov	r2, sl
 8003160:	465b      	mov	r3, fp
 8003162:	f04f 0000 	mov.w	r0, #0
 8003166:	f04f 0100 	mov.w	r1, #0
 800316a:	0159      	lsls	r1, r3, #5
 800316c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003170:	0150      	lsls	r0, r2, #5
 8003172:	4602      	mov	r2, r0
 8003174:	460b      	mov	r3, r1
 8003176:	ebb2 080a 	subs.w	r8, r2, sl
 800317a:	eb63 090b 	sbc.w	r9, r3, fp
 800317e:	f04f 0200 	mov.w	r2, #0
 8003182:	f04f 0300 	mov.w	r3, #0
 8003186:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800318a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800318e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003192:	ebb2 0408 	subs.w	r4, r2, r8
 8003196:	eb63 0509 	sbc.w	r5, r3, r9
 800319a:	f04f 0200 	mov.w	r2, #0
 800319e:	f04f 0300 	mov.w	r3, #0
 80031a2:	00eb      	lsls	r3, r5, #3
 80031a4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031a8:	00e2      	lsls	r2, r4, #3
 80031aa:	4614      	mov	r4, r2
 80031ac:	461d      	mov	r5, r3
 80031ae:	eb14 030a 	adds.w	r3, r4, sl
 80031b2:	603b      	str	r3, [r7, #0]
 80031b4:	eb45 030b 	adc.w	r3, r5, fp
 80031b8:	607b      	str	r3, [r7, #4]
 80031ba:	f04f 0200 	mov.w	r2, #0
 80031be:	f04f 0300 	mov.w	r3, #0
 80031c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80031c6:	4629      	mov	r1, r5
 80031c8:	028b      	lsls	r3, r1, #10
 80031ca:	4621      	mov	r1, r4
 80031cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031d0:	4621      	mov	r1, r4
 80031d2:	028a      	lsls	r2, r1, #10
 80031d4:	4610      	mov	r0, r2
 80031d6:	4619      	mov	r1, r3
 80031d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80031da:	2200      	movs	r2, #0
 80031dc:	60bb      	str	r3, [r7, #8]
 80031de:	60fa      	str	r2, [r7, #12]
 80031e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80031e4:	f7fd f884 	bl	80002f0 <__aeabi_uldivmod>
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	4613      	mov	r3, r2
 80031ee:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80031f0:	4b0b      	ldr	r3, [pc, #44]	; (8003220 <HAL_RCC_GetSysClockFreq+0x180>)
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	0c1b      	lsrs	r3, r3, #16
 80031f6:	f003 0303 	and.w	r3, r3, #3
 80031fa:	3301      	adds	r3, #1
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8003200:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003204:	fbb2 f3f3 	udiv	r3, r2, r3
 8003208:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800320a:	e002      	b.n	8003212 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800320c:	4b05      	ldr	r3, [pc, #20]	; (8003224 <HAL_RCC_GetSysClockFreq+0x184>)
 800320e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003210:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003214:	4618      	mov	r0, r3
 8003216:	3740      	adds	r7, #64	; 0x40
 8003218:	46bd      	mov	sp, r7
 800321a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800321e:	bf00      	nop
 8003220:	40023800 	.word	0x40023800
 8003224:	00f42400 	.word	0x00f42400
 8003228:	017d7840 	.word	0x017d7840

0800322c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003230:	4b03      	ldr	r3, [pc, #12]	; (8003240 <HAL_RCC_GetHCLKFreq+0x14>)
 8003232:	681b      	ldr	r3, [r3, #0]
}
 8003234:	4618      	mov	r0, r3
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	20000000 	.word	0x20000000

08003244 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003248:	f7ff fff0 	bl	800322c <HAL_RCC_GetHCLKFreq>
 800324c:	4602      	mov	r2, r0
 800324e:	4b05      	ldr	r3, [pc, #20]	; (8003264 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	0a9b      	lsrs	r3, r3, #10
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	4903      	ldr	r1, [pc, #12]	; (8003268 <HAL_RCC_GetPCLK1Freq+0x24>)
 800325a:	5ccb      	ldrb	r3, [r1, r3]
 800325c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003260:	4618      	mov	r0, r3
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40023800 	.word	0x40023800
 8003268:	08007858 	.word	0x08007858

0800326c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003270:	f7ff ffdc 	bl	800322c <HAL_RCC_GetHCLKFreq>
 8003274:	4602      	mov	r2, r0
 8003276:	4b05      	ldr	r3, [pc, #20]	; (800328c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	0b5b      	lsrs	r3, r3, #13
 800327c:	f003 0307 	and.w	r3, r3, #7
 8003280:	4903      	ldr	r1, [pc, #12]	; (8003290 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003282:	5ccb      	ldrb	r3, [r1, r3]
 8003284:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003288:	4618      	mov	r0, r3
 800328a:	bd80      	pop	{r7, pc}
 800328c:	40023800 	.word	0x40023800
 8003290:	08007858 	.word	0x08007858

08003294 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b088      	sub	sp, #32
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800329c:	2300      	movs	r3, #0
 800329e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80032a0:	2300      	movs	r3, #0
 80032a2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80032a4:	2300      	movs	r3, #0
 80032a6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80032a8:	2300      	movs	r3, #0
 80032aa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80032ac:	2300      	movs	r3, #0
 80032ae:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0301 	and.w	r3, r3, #1
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d012      	beq.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80032bc:	4b69      	ldr	r3, [pc, #420]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	4a68      	ldr	r2, [pc, #416]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032c2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80032c6:	6093      	str	r3, [r2, #8]
 80032c8:	4b66      	ldr	r3, [pc, #408]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032ca:	689a      	ldr	r2, [r3, #8]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d0:	4964      	ldr	r1, [pc, #400]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d101      	bne.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80032de:	2301      	movs	r3, #1
 80032e0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d017      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80032ee:	4b5d      	ldr	r3, [pc, #372]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032f4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032fc:	4959      	ldr	r1, [pc, #356]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003308:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800330c:	d101      	bne.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800330e:	2301      	movs	r3, #1
 8003310:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800331a:	2301      	movs	r3, #1
 800331c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003326:	2b00      	cmp	r3, #0
 8003328:	d017      	beq.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800332a:	4b4e      	ldr	r3, [pc, #312]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800332c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003330:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003338:	494a      	ldr	r1, [pc, #296]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800333a:	4313      	orrs	r3, r2
 800333c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003344:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003348:	d101      	bne.n	800334e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800334a:	2301      	movs	r3, #1
 800334c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003352:	2b00      	cmp	r3, #0
 8003354:	d101      	bne.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003356:	2301      	movs	r3, #1
 8003358:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003362:	2b00      	cmp	r3, #0
 8003364:	d001      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003366:	2301      	movs	r3, #1
 8003368:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0320 	and.w	r3, r3, #32
 8003372:	2b00      	cmp	r3, #0
 8003374:	f000 808b 	beq.w	800348e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003378:	4b3a      	ldr	r3, [pc, #232]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800337a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337c:	4a39      	ldr	r2, [pc, #228]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800337e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003382:	6413      	str	r3, [r2, #64]	; 0x40
 8003384:	4b37      	ldr	r3, [pc, #220]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800338c:	60bb      	str	r3, [r7, #8]
 800338e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003390:	4b35      	ldr	r3, [pc, #212]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a34      	ldr	r2, [pc, #208]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003396:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800339a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800339c:	f7fd fe46 	bl	800102c <HAL_GetTick>
 80033a0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80033a2:	e008      	b.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033a4:	f7fd fe42 	bl	800102c <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	2b64      	cmp	r3, #100	; 0x64
 80033b0:	d901      	bls.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e38f      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80033b6:	4b2c      	ldr	r3, [pc, #176]	; (8003468 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d0f0      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80033c2:	4b28      	ldr	r3, [pc, #160]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033ca:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d035      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d02e      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033e0:	4b20      	ldr	r3, [pc, #128]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033e8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033ea:	4b1e      	ldr	r3, [pc, #120]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033ee:	4a1d      	ldr	r2, [pc, #116]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033f4:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033f6:	4b1b      	ldr	r3, [pc, #108]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033fa:	4a1a      	ldr	r2, [pc, #104]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003400:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003402:	4a18      	ldr	r2, [pc, #96]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003408:	4b16      	ldr	r3, [pc, #88]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800340a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b01      	cmp	r3, #1
 8003412:	d114      	bne.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003414:	f7fd fe0a 	bl	800102c <HAL_GetTick>
 8003418:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800341a:	e00a      	b.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800341c:	f7fd fe06 	bl	800102c <HAL_GetTick>
 8003420:	4602      	mov	r2, r0
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	1ad3      	subs	r3, r2, r3
 8003426:	f241 3288 	movw	r2, #5000	; 0x1388
 800342a:	4293      	cmp	r3, r2
 800342c:	d901      	bls.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e351      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003432:	4b0c      	ldr	r3, [pc, #48]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003434:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d0ee      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003442:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003446:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800344a:	d111      	bne.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800344c:	4b05      	ldr	r3, [pc, #20]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003458:	4b04      	ldr	r3, [pc, #16]	; (800346c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800345a:	400b      	ands	r3, r1
 800345c:	4901      	ldr	r1, [pc, #4]	; (8003464 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800345e:	4313      	orrs	r3, r2
 8003460:	608b      	str	r3, [r1, #8]
 8003462:	e00b      	b.n	800347c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003464:	40023800 	.word	0x40023800
 8003468:	40007000 	.word	0x40007000
 800346c:	0ffffcff 	.word	0x0ffffcff
 8003470:	4bac      	ldr	r3, [pc, #688]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	4aab      	ldr	r2, [pc, #684]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003476:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800347a:	6093      	str	r3, [r2, #8]
 800347c:	4ba9      	ldr	r3, [pc, #676]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800347e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003484:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003488:	49a6      	ldr	r1, [pc, #664]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800348a:	4313      	orrs	r3, r2
 800348c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0310 	and.w	r3, r3, #16
 8003496:	2b00      	cmp	r3, #0
 8003498:	d010      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800349a:	4ba2      	ldr	r3, [pc, #648]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800349c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034a0:	4aa0      	ldr	r2, [pc, #640]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80034a6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80034aa:	4b9e      	ldr	r3, [pc, #632]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034ac:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034b4:	499b      	ldr	r1, [pc, #620]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034b6:	4313      	orrs	r3, r2
 80034b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d00a      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80034c8:	4b96      	ldr	r3, [pc, #600]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034ce:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034d6:	4993      	ldr	r1, [pc, #588]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00a      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80034ea:	4b8e      	ldr	r3, [pc, #568]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034f0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80034f8:	498a      	ldr	r1, [pc, #552]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80034fa:	4313      	orrs	r3, r2
 80034fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003508:	2b00      	cmp	r3, #0
 800350a:	d00a      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800350c:	4b85      	ldr	r3, [pc, #532]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800350e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003512:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800351a:	4982      	ldr	r1, [pc, #520]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800351c:	4313      	orrs	r3, r2
 800351e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00a      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800352e:	4b7d      	ldr	r3, [pc, #500]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003534:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800353c:	4979      	ldr	r1, [pc, #484]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800353e:	4313      	orrs	r3, r2
 8003540:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00a      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003550:	4b74      	ldr	r3, [pc, #464]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003552:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003556:	f023 0203 	bic.w	r2, r3, #3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800355e:	4971      	ldr	r1, [pc, #452]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003560:	4313      	orrs	r3, r2
 8003562:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00a      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003572:	4b6c      	ldr	r3, [pc, #432]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003574:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003578:	f023 020c 	bic.w	r2, r3, #12
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003580:	4968      	ldr	r1, [pc, #416]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003582:	4313      	orrs	r3, r2
 8003584:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00a      	beq.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003594:	4b63      	ldr	r3, [pc, #396]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003596:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800359a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035a2:	4960      	ldr	r1, [pc, #384]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00a      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035b6:	4b5b      	ldr	r3, [pc, #364]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035bc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035c4:	4957      	ldr	r1, [pc, #348]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00a      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80035d8:	4b52      	ldr	r3, [pc, #328]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035e6:	494f      	ldr	r1, [pc, #316]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00a      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80035fa:	4b4a      	ldr	r3, [pc, #296]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80035fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003600:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003608:	4946      	ldr	r1, [pc, #280]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800360a:	4313      	orrs	r3, r2
 800360c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003618:	2b00      	cmp	r3, #0
 800361a:	d00a      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800361c:	4b41      	ldr	r3, [pc, #260]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800361e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003622:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800362a:	493e      	ldr	r1, [pc, #248]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800362c:	4313      	orrs	r3, r2
 800362e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00a      	beq.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800363e:	4b39      	ldr	r3, [pc, #228]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003640:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003644:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800364c:	4935      	ldr	r1, [pc, #212]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800364e:	4313      	orrs	r3, r2
 8003650:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00a      	beq.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003660:	4b30      	ldr	r3, [pc, #192]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003666:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800366e:	492d      	ldr	r1, [pc, #180]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003670:	4313      	orrs	r3, r2
 8003672:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d011      	beq.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003682:	4b28      	ldr	r3, [pc, #160]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003684:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003688:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003690:	4924      	ldr	r1, [pc, #144]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003692:	4313      	orrs	r3, r2
 8003694:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800369c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036a0:	d101      	bne.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80036a2:	2301      	movs	r3, #1
 80036a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0308 	and.w	r3, r3, #8
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80036b2:	2301      	movs	r3, #1
 80036b4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00a      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80036c2:	4b18      	ldr	r3, [pc, #96]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036c8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036d0:	4914      	ldr	r1, [pc, #80]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d00b      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80036e4:	4b0f      	ldr	r3, [pc, #60]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ea:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80036f4:	490b      	ldr	r1, [pc, #44]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d00f      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003708:	4b06      	ldr	r3, [pc, #24]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800370a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800370e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003718:	4902      	ldr	r1, [pc, #8]	; (8003724 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800371a:	4313      	orrs	r3, r2
 800371c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003720:	e002      	b.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003722:	bf00      	nop
 8003724:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00b      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003734:	4b8a      	ldr	r3, [pc, #552]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003736:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800373a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003744:	4986      	ldr	r1, [pc, #536]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003746:	4313      	orrs	r3, r2
 8003748:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d00b      	beq.n	8003770 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003758:	4b81      	ldr	r3, [pc, #516]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800375a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800375e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003768:	497d      	ldr	r1, [pc, #500]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800376a:	4313      	orrs	r3, r2
 800376c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	2b01      	cmp	r3, #1
 8003774:	d006      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800377e:	2b00      	cmp	r3, #0
 8003780:	f000 80d6 	beq.w	8003930 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003784:	4b76      	ldr	r3, [pc, #472]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a75      	ldr	r2, [pc, #468]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800378a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800378e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003790:	f7fd fc4c 	bl	800102c <HAL_GetTick>
 8003794:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003796:	e008      	b.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003798:	f7fd fc48 	bl	800102c <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b64      	cmp	r3, #100	; 0x64
 80037a4:	d901      	bls.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e195      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80037aa:	4b6d      	ldr	r3, [pc, #436]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d1f0      	bne.n	8003798 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0301 	and.w	r3, r3, #1
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d021      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x572>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d11d      	bne.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80037ca:	4b65      	ldr	r3, [pc, #404]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037d0:	0c1b      	lsrs	r3, r3, #16
 80037d2:	f003 0303 	and.w	r3, r3, #3
 80037d6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80037d8:	4b61      	ldr	r3, [pc, #388]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80037da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037de:	0e1b      	lsrs	r3, r3, #24
 80037e0:	f003 030f 	and.w	r3, r3, #15
 80037e4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	019a      	lsls	r2, r3, #6
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	041b      	lsls	r3, r3, #16
 80037f0:	431a      	orrs	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	061b      	lsls	r3, r3, #24
 80037f6:	431a      	orrs	r2, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	071b      	lsls	r3, r3, #28
 80037fe:	4958      	ldr	r1, [pc, #352]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003800:	4313      	orrs	r3, r2
 8003802:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d004      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003816:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800381a:	d00a      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003824:	2b00      	cmp	r3, #0
 8003826:	d02e      	beq.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003830:	d129      	bne.n	8003886 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003832:	4b4b      	ldr	r3, [pc, #300]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003834:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003838:	0c1b      	lsrs	r3, r3, #16
 800383a:	f003 0303 	and.w	r3, r3, #3
 800383e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003840:	4b47      	ldr	r3, [pc, #284]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003842:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003846:	0f1b      	lsrs	r3, r3, #28
 8003848:	f003 0307 	and.w	r3, r3, #7
 800384c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	019a      	lsls	r2, r3, #6
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	041b      	lsls	r3, r3, #16
 8003858:	431a      	orrs	r2, r3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	061b      	lsls	r3, r3, #24
 8003860:	431a      	orrs	r2, r3
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	071b      	lsls	r3, r3, #28
 8003866:	493e      	ldr	r1, [pc, #248]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003868:	4313      	orrs	r3, r2
 800386a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800386e:	4b3c      	ldr	r3, [pc, #240]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003870:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003874:	f023 021f 	bic.w	r2, r3, #31
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387c:	3b01      	subs	r3, #1
 800387e:	4938      	ldr	r1, [pc, #224]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003880:	4313      	orrs	r3, r2
 8003882:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d01d      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003892:	4b33      	ldr	r3, [pc, #204]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003894:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003898:	0e1b      	lsrs	r3, r3, #24
 800389a:	f003 030f 	and.w	r3, r3, #15
 800389e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80038a0:	4b2f      	ldr	r3, [pc, #188]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038a6:	0f1b      	lsrs	r3, r3, #28
 80038a8:	f003 0307 	and.w	r3, r3, #7
 80038ac:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	019a      	lsls	r2, r3, #6
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	691b      	ldr	r3, [r3, #16]
 80038b8:	041b      	lsls	r3, r3, #16
 80038ba:	431a      	orrs	r2, r3
 80038bc:	693b      	ldr	r3, [r7, #16]
 80038be:	061b      	lsls	r3, r3, #24
 80038c0:	431a      	orrs	r2, r3
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	071b      	lsls	r3, r3, #28
 80038c6:	4926      	ldr	r1, [pc, #152]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038c8:	4313      	orrs	r3, r2
 80038ca:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d011      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	019a      	lsls	r2, r3, #6
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	691b      	ldr	r3, [r3, #16]
 80038e4:	041b      	lsls	r3, r3, #16
 80038e6:	431a      	orrs	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	061b      	lsls	r3, r3, #24
 80038ee:	431a      	orrs	r2, r3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	071b      	lsls	r3, r3, #28
 80038f6:	491a      	ldr	r1, [pc, #104]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80038fe:	4b18      	ldr	r3, [pc, #96]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a17      	ldr	r2, [pc, #92]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003904:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003908:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800390a:	f7fd fb8f 	bl	800102c <HAL_GetTick>
 800390e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003910:	e008      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003912:	f7fd fb8b 	bl	800102c <HAL_GetTick>
 8003916:	4602      	mov	r2, r0
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	2b64      	cmp	r3, #100	; 0x64
 800391e:	d901      	bls.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003920:	2303      	movs	r3, #3
 8003922:	e0d8      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003924:	4b0e      	ldr	r3, [pc, #56]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800392c:	2b00      	cmp	r3, #0
 800392e:	d0f0      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	2b01      	cmp	r3, #1
 8003934:	f040 80ce 	bne.w	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003938:	4b09      	ldr	r3, [pc, #36]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a08      	ldr	r2, [pc, #32]	; (8003960 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800393e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003942:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003944:	f7fd fb72 	bl	800102c <HAL_GetTick>
 8003948:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800394a:	e00b      	b.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800394c:	f7fd fb6e 	bl	800102c <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b64      	cmp	r3, #100	; 0x64
 8003958:	d904      	bls.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e0bb      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800395e:	bf00      	nop
 8003960:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003964:	4b5e      	ldr	r3, [pc, #376]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800396c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003970:	d0ec      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800397a:	2b00      	cmp	r3, #0
 800397c:	d003      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003982:	2b00      	cmp	r3, #0
 8003984:	d009      	beq.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800398e:	2b00      	cmp	r3, #0
 8003990:	d02e      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003996:	2b00      	cmp	r3, #0
 8003998:	d12a      	bne.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800399a:	4b51      	ldr	r3, [pc, #324]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800399c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039a0:	0c1b      	lsrs	r3, r3, #16
 80039a2:	f003 0303 	and.w	r3, r3, #3
 80039a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80039a8:	4b4d      	ldr	r3, [pc, #308]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ae:	0f1b      	lsrs	r3, r3, #28
 80039b0:	f003 0307 	and.w	r3, r3, #7
 80039b4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	019a      	lsls	r2, r3, #6
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	041b      	lsls	r3, r3, #16
 80039c0:	431a      	orrs	r2, r3
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	699b      	ldr	r3, [r3, #24]
 80039c6:	061b      	lsls	r3, r3, #24
 80039c8:	431a      	orrs	r2, r3
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	071b      	lsls	r3, r3, #28
 80039ce:	4944      	ldr	r1, [pc, #272]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80039d6:	4b42      	ldr	r3, [pc, #264]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039dc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039e4:	3b01      	subs	r3, #1
 80039e6:	021b      	lsls	r3, r3, #8
 80039e8:	493d      	ldr	r1, [pc, #244]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80039ea:	4313      	orrs	r3, r2
 80039ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d022      	beq.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a00:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a04:	d11d      	bne.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003a06:	4b36      	ldr	r3, [pc, #216]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a0c:	0e1b      	lsrs	r3, r3, #24
 8003a0e:	f003 030f 	and.w	r3, r3, #15
 8003a12:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003a14:	4b32      	ldr	r3, [pc, #200]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a1a:	0f1b      	lsrs	r3, r3, #28
 8003a1c:	f003 0307 	and.w	r3, r3, #7
 8003a20:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	019a      	lsls	r2, r3, #6
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6a1b      	ldr	r3, [r3, #32]
 8003a2c:	041b      	lsls	r3, r3, #16
 8003a2e:	431a      	orrs	r2, r3
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	061b      	lsls	r3, r3, #24
 8003a34:	431a      	orrs	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	071b      	lsls	r3, r3, #28
 8003a3a:	4929      	ldr	r1, [pc, #164]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0308 	and.w	r3, r3, #8
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d028      	beq.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003a4e:	4b24      	ldr	r3, [pc, #144]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a54:	0e1b      	lsrs	r3, r3, #24
 8003a56:	f003 030f 	and.w	r3, r3, #15
 8003a5a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003a5c:	4b20      	ldr	r3, [pc, #128]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a62:	0c1b      	lsrs	r3, r3, #16
 8003a64:	f003 0303 	and.w	r3, r3, #3
 8003a68:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	019a      	lsls	r2, r3, #6
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	041b      	lsls	r3, r3, #16
 8003a74:	431a      	orrs	r2, r3
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	061b      	lsls	r3, r3, #24
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	69db      	ldr	r3, [r3, #28]
 8003a80:	071b      	lsls	r3, r3, #28
 8003a82:	4917      	ldr	r1, [pc, #92]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a84:	4313      	orrs	r3, r2
 8003a86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003a8a:	4b15      	ldr	r3, [pc, #84]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a90:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a98:	4911      	ldr	r1, [pc, #68]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003aa0:	4b0f      	ldr	r3, [pc, #60]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a0e      	ldr	r2, [pc, #56]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003aa6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aaa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aac:	f7fd fabe 	bl	800102c <HAL_GetTick>
 8003ab0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003ab4:	f7fd faba 	bl	800102c <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b64      	cmp	r3, #100	; 0x64
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e007      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ac6:	4b06      	ldr	r3, [pc, #24]	; (8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ace:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ad2:	d1ef      	bne.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3720      	adds	r7, #32
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	40023800 	.word	0x40023800

08003ae4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d101      	bne.n	8003af6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e040      	b.n	8003b78 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d106      	bne.n	8003b0c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f7fd f9ae 	bl	8000e68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2224      	movs	r2, #36	; 0x24
 8003b10:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f022 0201 	bic.w	r2, r2, #1
 8003b20:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 fbc2 	bl	80042ac <UART_SetConfig>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b01      	cmp	r3, #1
 8003b2c:	d101      	bne.n	8003b32 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e022      	b.n	8003b78 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d002      	beq.n	8003b40 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 fe1a 	bl	8004774 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	685a      	ldr	r2, [r3, #4]
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	689a      	ldr	r2, [r3, #8]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f042 0201 	orr.w	r2, r2, #1
 8003b6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b70:	6878      	ldr	r0, [r7, #4]
 8003b72:	f000 fea1 	bl	80048b8 <UART_CheckIdleState>
 8003b76:	4603      	mov	r3, r0
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3708      	adds	r7, #8
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}

08003b80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b08a      	sub	sp, #40	; 0x28
 8003b84:	af02      	add	r7, sp, #8
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	60b9      	str	r1, [r7, #8]
 8003b8a:	603b      	str	r3, [r7, #0]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003b94:	2b20      	cmp	r3, #32
 8003b96:	d171      	bne.n	8003c7c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d002      	beq.n	8003ba4 <HAL_UART_Transmit+0x24>
 8003b9e:	88fb      	ldrh	r3, [r7, #6]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d101      	bne.n	8003ba8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e06a      	b.n	8003c7e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2221      	movs	r2, #33	; 0x21
 8003bb4:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bb6:	f7fd fa39 	bl	800102c <HAL_GetTick>
 8003bba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	88fa      	ldrh	r2, [r7, #6]
 8003bc0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	88fa      	ldrh	r2, [r7, #6]
 8003bc8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003bd4:	d108      	bne.n	8003be8 <HAL_UART_Transmit+0x68>
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d104      	bne.n	8003be8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003bde:	2300      	movs	r3, #0
 8003be0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	61bb      	str	r3, [r7, #24]
 8003be6:	e003      	b.n	8003bf0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003bec:	2300      	movs	r3, #0
 8003bee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003bf0:	e02c      	b.n	8003c4c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	9300      	str	r3, [sp, #0]
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	2180      	movs	r1, #128	; 0x80
 8003bfc:	68f8      	ldr	r0, [r7, #12]
 8003bfe:	f000 fea8 	bl	8004952 <UART_WaitOnFlagUntilTimeout>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d001      	beq.n	8003c0c <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e038      	b.n	8003c7e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d10b      	bne.n	8003c2a <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	881b      	ldrh	r3, [r3, #0]
 8003c16:	461a      	mov	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c20:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003c22:	69bb      	ldr	r3, [r7, #24]
 8003c24:	3302      	adds	r3, #2
 8003c26:	61bb      	str	r3, [r7, #24]
 8003c28:	e007      	b.n	8003c3a <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	781a      	ldrb	r2, [r3, #0]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	3301      	adds	r3, #1
 8003c38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003c40:	b29b      	uxth	r3, r3
 8003c42:	3b01      	subs	r3, #1
 8003c44:	b29a      	uxth	r2, r3
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d1cc      	bne.n	8003bf2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	9300      	str	r3, [sp, #0]
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	2140      	movs	r1, #64	; 0x40
 8003c62:	68f8      	ldr	r0, [r7, #12]
 8003c64:	f000 fe75 	bl	8004952 <UART_WaitOnFlagUntilTimeout>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d001      	beq.n	8003c72 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e005      	b.n	8003c7e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2220      	movs	r2, #32
 8003c76:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	e000      	b.n	8003c7e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003c7c:	2302      	movs	r3, #2
  }
}
 8003c7e:	4618      	mov	r0, r3
 8003c80:	3720      	adds	r7, #32
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
	...

08003c88 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b0ba      	sub	sp, #232	; 0xe8
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	69db      	ldr	r3, [r3, #28]
 8003c96:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003cae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8003cb2:	f640 030f 	movw	r3, #2063	; 0x80f
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8003cbc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d115      	bne.n	8003cf0 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003cc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cc8:	f003 0320 	and.w	r3, r3, #32
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00f      	beq.n	8003cf0 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003cd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cd4:	f003 0320 	and.w	r3, r3, #32
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d009      	beq.n	8003cf0 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 82ac 	beq.w	800423e <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	4798      	blx	r3
      }
      return;
 8003cee:	e2a6      	b.n	800423e <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003cf0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	f000 8117 	beq.w	8003f28 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003cfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003cfe:	f003 0301 	and.w	r3, r3, #1
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d106      	bne.n	8003d14 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003d06:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8003d0a:	4b85      	ldr	r3, [pc, #532]	; (8003f20 <HAL_UART_IRQHandler+0x298>)
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	f000 810a 	beq.w	8003f28 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003d14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d011      	beq.n	8003d44 <HAL_UART_IRQHandler+0xbc>
 8003d20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d00b      	beq.n	8003d44 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2201      	movs	r2, #1
 8003d32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d3a:	f043 0201 	orr.w	r2, r3, #1
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d48:	f003 0302 	and.w	r3, r3, #2
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d011      	beq.n	8003d74 <HAL_UART_IRQHandler+0xec>
 8003d50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d54:	f003 0301 	and.w	r3, r3, #1
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d00b      	beq.n	8003d74 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2202      	movs	r2, #2
 8003d62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d6a:	f043 0204 	orr.w	r2, r3, #4
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d78:	f003 0304 	and.w	r3, r3, #4
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d011      	beq.n	8003da4 <HAL_UART_IRQHandler+0x11c>
 8003d80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d84:	f003 0301 	and.w	r3, r3, #1
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d00b      	beq.n	8003da4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2204      	movs	r2, #4
 8003d92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d9a:	f043 0202 	orr.w	r2, r3, #2
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003da4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003da8:	f003 0308 	and.w	r3, r3, #8
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d017      	beq.n	8003de0 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003db0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003db4:	f003 0320 	and.w	r3, r3, #32
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d105      	bne.n	8003dc8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003dbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003dc0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00b      	beq.n	8003de0 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2208      	movs	r2, #8
 8003dce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003dd6:	f043 0208 	orr.w	r2, r3, #8
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003de0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003de4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d012      	beq.n	8003e12 <HAL_UART_IRQHandler+0x18a>
 8003dec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003df0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00c      	beq.n	8003e12 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e00:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e08:	f043 0220 	orr.w	r2, r3, #32
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 8212 	beq.w	8004242 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e22:	f003 0320 	and.w	r3, r3, #32
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00d      	beq.n	8003e46 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003e2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e2e:	f003 0320 	and.w	r3, r3, #32
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d007      	beq.n	8003e46 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e4c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e5a:	2b40      	cmp	r3, #64	; 0x40
 8003e5c:	d005      	beq.n	8003e6a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003e5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003e62:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d04f      	beq.n	8003f0a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f000 fe37 	bl	8004ade <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e7a:	2b40      	cmp	r3, #64	; 0x40
 8003e7c:	d141      	bne.n	8003f02 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	3308      	adds	r3, #8
 8003e84:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e88:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003e8c:	e853 3f00 	ldrex	r3, [r3]
 8003e90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003e94:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003e98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	3308      	adds	r3, #8
 8003ea6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003eaa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003eae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eb2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003eb6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003eba:	e841 2300 	strex	r3, r2, [r1]
 8003ebe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003ec2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1d9      	bne.n	8003e7e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d013      	beq.n	8003efa <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ed6:	4a13      	ldr	r2, [pc, #76]	; (8003f24 <HAL_UART_IRQHandler+0x29c>)
 8003ed8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7fe f8a2 	bl	8002028 <HAL_DMA_Abort_IT>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d017      	beq.n	8003f1a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003eee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003ef4:	4610      	mov	r0, r2
 8003ef6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ef8:	e00f      	b.n	8003f1a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f000 f9b6 	bl	800426c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f00:	e00b      	b.n	8003f1a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 f9b2 	bl	800426c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f08:	e007      	b.n	8003f1a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 f9ae 	bl	800426c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003f18:	e193      	b.n	8004242 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f1a:	bf00      	nop
    return;
 8003f1c:	e191      	b.n	8004242 <HAL_UART_IRQHandler+0x5ba>
 8003f1e:	bf00      	nop
 8003f20:	04000120 	.word	0x04000120
 8003f24:	08004ba7 	.word	0x08004ba7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	f040 814c 	bne.w	80041ca <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f36:	f003 0310 	and.w	r3, r3, #16
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	f000 8145 	beq.w	80041ca <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003f40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f44:	f003 0310 	and.w	r3, r3, #16
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	f000 813e 	beq.w	80041ca <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2210      	movs	r2, #16
 8003f54:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f60:	2b40      	cmp	r3, #64	; 0x40
 8003f62:	f040 80b6 	bne.w	80040d2 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003f72:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	f000 8165 	beq.w	8004246 <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8003f82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003f86:	429a      	cmp	r2, r3
 8003f88:	f080 815d 	bcs.w	8004246 <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003f92:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f9a:	69db      	ldr	r3, [r3, #28]
 8003f9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fa0:	f000 8086 	beq.w	80040b0 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003fb0:	e853 3f00 	ldrex	r3, [r3]
 8003fb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003fb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003fbc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003fc0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	461a      	mov	r2, r3
 8003fca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003fce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003fd2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fd6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003fda:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003fde:	e841 2300 	strex	r3, r2, [r1]
 8003fe2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003fe6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d1da      	bne.n	8003fa4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	3308      	adds	r3, #8
 8003ff4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ff6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ff8:	e853 3f00 	ldrex	r3, [r3]
 8003ffc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003ffe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004000:	f023 0301 	bic.w	r3, r3, #1
 8004004:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	3308      	adds	r3, #8
 800400e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004012:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004016:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004018:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800401a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800401e:	e841 2300 	strex	r3, r2, [r1]
 8004022:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004024:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1e1      	bne.n	8003fee <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	3308      	adds	r3, #8
 8004030:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004032:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004034:	e853 3f00 	ldrex	r3, [r3]
 8004038:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800403a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800403c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004040:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	3308      	adds	r3, #8
 800404a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800404e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004050:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004052:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004054:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004056:	e841 2300 	strex	r3, r2, [r1]
 800405a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800405c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800405e:	2b00      	cmp	r3, #0
 8004060:	d1e3      	bne.n	800402a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2220      	movs	r2, #32
 8004066:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004076:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004078:	e853 3f00 	ldrex	r3, [r3]
 800407c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800407e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004080:	f023 0310 	bic.w	r3, r3, #16
 8004084:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	461a      	mov	r2, r3
 800408e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004092:	65bb      	str	r3, [r7, #88]	; 0x58
 8004094:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004096:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004098:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800409a:	e841 2300 	strex	r3, r2, [r1]
 800409e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80040a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d1e4      	bne.n	8004070 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040aa:	4618      	mov	r0, r3
 80040ac:	f7fd ff4c 	bl	8001f48 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2202      	movs	r2, #2
 80040b4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	b29b      	uxth	r3, r3
 80040c8:	4619      	mov	r1, r3
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f000 f8d8 	bl	8004280 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80040d0:	e0b9      	b.n	8004246 <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80040de:	b29b      	uxth	r3, r3
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	f000 80ab 	beq.w	800424a <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 80040f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	f000 80a6 	beq.w	800424a <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004106:	e853 3f00 	ldrex	r3, [r3]
 800410a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800410c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800410e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004112:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	461a      	mov	r2, r3
 800411c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004120:	647b      	str	r3, [r7, #68]	; 0x44
 8004122:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004124:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004126:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004128:	e841 2300 	strex	r3, r2, [r1]
 800412c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800412e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004130:	2b00      	cmp	r3, #0
 8004132:	d1e4      	bne.n	80040fe <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	3308      	adds	r3, #8
 800413a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800413c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800413e:	e853 3f00 	ldrex	r3, [r3]
 8004142:	623b      	str	r3, [r7, #32]
   return(result);
 8004144:	6a3b      	ldr	r3, [r7, #32]
 8004146:	f023 0301 	bic.w	r3, r3, #1
 800414a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	3308      	adds	r3, #8
 8004154:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004158:	633a      	str	r2, [r7, #48]	; 0x30
 800415a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800415e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004160:	e841 2300 	strex	r3, r2, [r1]
 8004164:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1e3      	bne.n	8004134 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2220      	movs	r2, #32
 8004170:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	e853 3f00 	ldrex	r3, [r3]
 800418c:	60fb      	str	r3, [r7, #12]
   return(result);
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f023 0310 	bic.w	r3, r3, #16
 8004194:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	461a      	mov	r2, r3
 800419e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80041a2:	61fb      	str	r3, [r7, #28]
 80041a4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a6:	69b9      	ldr	r1, [r7, #24]
 80041a8:	69fa      	ldr	r2, [r7, #28]
 80041aa:	e841 2300 	strex	r3, r2, [r1]
 80041ae:	617b      	str	r3, [r7, #20]
   return(result);
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1e4      	bne.n	8004180 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2202      	movs	r2, #2
 80041ba:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80041bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80041c0:	4619      	mov	r1, r3
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 f85c 	bl	8004280 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80041c8:	e03f      	b.n	800424a <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80041ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d00e      	beq.n	80041f4 <HAL_UART_IRQHandler+0x56c>
 80041d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80041da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d008      	beq.n	80041f4 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80041ea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f000 f853 	bl	8004298 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80041f2:	e02d      	b.n	8004250 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80041f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d00e      	beq.n	800421e <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004208:	2b00      	cmp	r3, #0
 800420a:	d008      	beq.n	800421e <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004210:	2b00      	cmp	r3, #0
 8004212:	d01c      	beq.n	800424e <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	4798      	blx	r3
    }
    return;
 800421c:	e017      	b.n	800424e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800421e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004226:	2b00      	cmp	r3, #0
 8004228:	d012      	beq.n	8004250 <HAL_UART_IRQHandler+0x5c8>
 800422a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800422e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00c      	beq.n	8004250 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 fccb 	bl	8004bd2 <UART_EndTransmit_IT>
    return;
 800423c:	e008      	b.n	8004250 <HAL_UART_IRQHandler+0x5c8>
      return;
 800423e:	bf00      	nop
 8004240:	e006      	b.n	8004250 <HAL_UART_IRQHandler+0x5c8>
    return;
 8004242:	bf00      	nop
 8004244:	e004      	b.n	8004250 <HAL_UART_IRQHandler+0x5c8>
      return;
 8004246:	bf00      	nop
 8004248:	e002      	b.n	8004250 <HAL_UART_IRQHandler+0x5c8>
      return;
 800424a:	bf00      	nop
 800424c:	e000      	b.n	8004250 <HAL_UART_IRQHandler+0x5c8>
    return;
 800424e:	bf00      	nop
  }

}
 8004250:	37e8      	adds	r7, #232	; 0xe8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop

08004258 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004260:	bf00      	nop
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004280:	b480      	push	{r7}
 8004282:	b083      	sub	sp, #12
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
 8004288:	460b      	mov	r3, r1
 800428a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800428c:	bf00      	nop
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80042a0:	bf00      	nop
 80042a2:	370c      	adds	r7, #12
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b088      	sub	sp, #32
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80042b4:	2300      	movs	r3, #0
 80042b6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	689a      	ldr	r2, [r3, #8]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	691b      	ldr	r3, [r3, #16]
 80042c0:	431a      	orrs	r2, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	431a      	orrs	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	69db      	ldr	r3, [r3, #28]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	4ba6      	ldr	r3, [pc, #664]	; (8004570 <UART_SetConfig+0x2c4>)
 80042d8:	4013      	ands	r3, r2
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	6812      	ldr	r2, [r2, #0]
 80042de:	6979      	ldr	r1, [r7, #20]
 80042e0:	430b      	orrs	r3, r1
 80042e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68da      	ldr	r2, [r3, #12]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	430a      	orrs	r2, r1
 80042f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	699b      	ldr	r3, [r3, #24]
 80042fe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a1b      	ldr	r3, [r3, #32]
 8004304:	697a      	ldr	r2, [r7, #20]
 8004306:	4313      	orrs	r3, r2
 8004308:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	697a      	ldr	r2, [r7, #20]
 800431a:	430a      	orrs	r2, r1
 800431c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a94      	ldr	r2, [pc, #592]	; (8004574 <UART_SetConfig+0x2c8>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d120      	bne.n	800436a <UART_SetConfig+0xbe>
 8004328:	4b93      	ldr	r3, [pc, #588]	; (8004578 <UART_SetConfig+0x2cc>)
 800432a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800432e:	f003 0303 	and.w	r3, r3, #3
 8004332:	2b03      	cmp	r3, #3
 8004334:	d816      	bhi.n	8004364 <UART_SetConfig+0xb8>
 8004336:	a201      	add	r2, pc, #4	; (adr r2, 800433c <UART_SetConfig+0x90>)
 8004338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800433c:	0800434d 	.word	0x0800434d
 8004340:	08004359 	.word	0x08004359
 8004344:	08004353 	.word	0x08004353
 8004348:	0800435f 	.word	0x0800435f
 800434c:	2301      	movs	r3, #1
 800434e:	77fb      	strb	r3, [r7, #31]
 8004350:	e150      	b.n	80045f4 <UART_SetConfig+0x348>
 8004352:	2302      	movs	r3, #2
 8004354:	77fb      	strb	r3, [r7, #31]
 8004356:	e14d      	b.n	80045f4 <UART_SetConfig+0x348>
 8004358:	2304      	movs	r3, #4
 800435a:	77fb      	strb	r3, [r7, #31]
 800435c:	e14a      	b.n	80045f4 <UART_SetConfig+0x348>
 800435e:	2308      	movs	r3, #8
 8004360:	77fb      	strb	r3, [r7, #31]
 8004362:	e147      	b.n	80045f4 <UART_SetConfig+0x348>
 8004364:	2310      	movs	r3, #16
 8004366:	77fb      	strb	r3, [r7, #31]
 8004368:	e144      	b.n	80045f4 <UART_SetConfig+0x348>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a83      	ldr	r2, [pc, #524]	; (800457c <UART_SetConfig+0x2d0>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d132      	bne.n	80043da <UART_SetConfig+0x12e>
 8004374:	4b80      	ldr	r3, [pc, #512]	; (8004578 <UART_SetConfig+0x2cc>)
 8004376:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800437a:	f003 030c 	and.w	r3, r3, #12
 800437e:	2b0c      	cmp	r3, #12
 8004380:	d828      	bhi.n	80043d4 <UART_SetConfig+0x128>
 8004382:	a201      	add	r2, pc, #4	; (adr r2, 8004388 <UART_SetConfig+0xdc>)
 8004384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004388:	080043bd 	.word	0x080043bd
 800438c:	080043d5 	.word	0x080043d5
 8004390:	080043d5 	.word	0x080043d5
 8004394:	080043d5 	.word	0x080043d5
 8004398:	080043c9 	.word	0x080043c9
 800439c:	080043d5 	.word	0x080043d5
 80043a0:	080043d5 	.word	0x080043d5
 80043a4:	080043d5 	.word	0x080043d5
 80043a8:	080043c3 	.word	0x080043c3
 80043ac:	080043d5 	.word	0x080043d5
 80043b0:	080043d5 	.word	0x080043d5
 80043b4:	080043d5 	.word	0x080043d5
 80043b8:	080043cf 	.word	0x080043cf
 80043bc:	2300      	movs	r3, #0
 80043be:	77fb      	strb	r3, [r7, #31]
 80043c0:	e118      	b.n	80045f4 <UART_SetConfig+0x348>
 80043c2:	2302      	movs	r3, #2
 80043c4:	77fb      	strb	r3, [r7, #31]
 80043c6:	e115      	b.n	80045f4 <UART_SetConfig+0x348>
 80043c8:	2304      	movs	r3, #4
 80043ca:	77fb      	strb	r3, [r7, #31]
 80043cc:	e112      	b.n	80045f4 <UART_SetConfig+0x348>
 80043ce:	2308      	movs	r3, #8
 80043d0:	77fb      	strb	r3, [r7, #31]
 80043d2:	e10f      	b.n	80045f4 <UART_SetConfig+0x348>
 80043d4:	2310      	movs	r3, #16
 80043d6:	77fb      	strb	r3, [r7, #31]
 80043d8:	e10c      	b.n	80045f4 <UART_SetConfig+0x348>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a68      	ldr	r2, [pc, #416]	; (8004580 <UART_SetConfig+0x2d4>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d120      	bne.n	8004426 <UART_SetConfig+0x17a>
 80043e4:	4b64      	ldr	r3, [pc, #400]	; (8004578 <UART_SetConfig+0x2cc>)
 80043e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ea:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80043ee:	2b30      	cmp	r3, #48	; 0x30
 80043f0:	d013      	beq.n	800441a <UART_SetConfig+0x16e>
 80043f2:	2b30      	cmp	r3, #48	; 0x30
 80043f4:	d814      	bhi.n	8004420 <UART_SetConfig+0x174>
 80043f6:	2b20      	cmp	r3, #32
 80043f8:	d009      	beq.n	800440e <UART_SetConfig+0x162>
 80043fa:	2b20      	cmp	r3, #32
 80043fc:	d810      	bhi.n	8004420 <UART_SetConfig+0x174>
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d002      	beq.n	8004408 <UART_SetConfig+0x15c>
 8004402:	2b10      	cmp	r3, #16
 8004404:	d006      	beq.n	8004414 <UART_SetConfig+0x168>
 8004406:	e00b      	b.n	8004420 <UART_SetConfig+0x174>
 8004408:	2300      	movs	r3, #0
 800440a:	77fb      	strb	r3, [r7, #31]
 800440c:	e0f2      	b.n	80045f4 <UART_SetConfig+0x348>
 800440e:	2302      	movs	r3, #2
 8004410:	77fb      	strb	r3, [r7, #31]
 8004412:	e0ef      	b.n	80045f4 <UART_SetConfig+0x348>
 8004414:	2304      	movs	r3, #4
 8004416:	77fb      	strb	r3, [r7, #31]
 8004418:	e0ec      	b.n	80045f4 <UART_SetConfig+0x348>
 800441a:	2308      	movs	r3, #8
 800441c:	77fb      	strb	r3, [r7, #31]
 800441e:	e0e9      	b.n	80045f4 <UART_SetConfig+0x348>
 8004420:	2310      	movs	r3, #16
 8004422:	77fb      	strb	r3, [r7, #31]
 8004424:	e0e6      	b.n	80045f4 <UART_SetConfig+0x348>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a56      	ldr	r2, [pc, #344]	; (8004584 <UART_SetConfig+0x2d8>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d120      	bne.n	8004472 <UART_SetConfig+0x1c6>
 8004430:	4b51      	ldr	r3, [pc, #324]	; (8004578 <UART_SetConfig+0x2cc>)
 8004432:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004436:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800443a:	2bc0      	cmp	r3, #192	; 0xc0
 800443c:	d013      	beq.n	8004466 <UART_SetConfig+0x1ba>
 800443e:	2bc0      	cmp	r3, #192	; 0xc0
 8004440:	d814      	bhi.n	800446c <UART_SetConfig+0x1c0>
 8004442:	2b80      	cmp	r3, #128	; 0x80
 8004444:	d009      	beq.n	800445a <UART_SetConfig+0x1ae>
 8004446:	2b80      	cmp	r3, #128	; 0x80
 8004448:	d810      	bhi.n	800446c <UART_SetConfig+0x1c0>
 800444a:	2b00      	cmp	r3, #0
 800444c:	d002      	beq.n	8004454 <UART_SetConfig+0x1a8>
 800444e:	2b40      	cmp	r3, #64	; 0x40
 8004450:	d006      	beq.n	8004460 <UART_SetConfig+0x1b4>
 8004452:	e00b      	b.n	800446c <UART_SetConfig+0x1c0>
 8004454:	2300      	movs	r3, #0
 8004456:	77fb      	strb	r3, [r7, #31]
 8004458:	e0cc      	b.n	80045f4 <UART_SetConfig+0x348>
 800445a:	2302      	movs	r3, #2
 800445c:	77fb      	strb	r3, [r7, #31]
 800445e:	e0c9      	b.n	80045f4 <UART_SetConfig+0x348>
 8004460:	2304      	movs	r3, #4
 8004462:	77fb      	strb	r3, [r7, #31]
 8004464:	e0c6      	b.n	80045f4 <UART_SetConfig+0x348>
 8004466:	2308      	movs	r3, #8
 8004468:	77fb      	strb	r3, [r7, #31]
 800446a:	e0c3      	b.n	80045f4 <UART_SetConfig+0x348>
 800446c:	2310      	movs	r3, #16
 800446e:	77fb      	strb	r3, [r7, #31]
 8004470:	e0c0      	b.n	80045f4 <UART_SetConfig+0x348>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a44      	ldr	r2, [pc, #272]	; (8004588 <UART_SetConfig+0x2dc>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d125      	bne.n	80044c8 <UART_SetConfig+0x21c>
 800447c:	4b3e      	ldr	r3, [pc, #248]	; (8004578 <UART_SetConfig+0x2cc>)
 800447e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004482:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004486:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800448a:	d017      	beq.n	80044bc <UART_SetConfig+0x210>
 800448c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004490:	d817      	bhi.n	80044c2 <UART_SetConfig+0x216>
 8004492:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004496:	d00b      	beq.n	80044b0 <UART_SetConfig+0x204>
 8004498:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800449c:	d811      	bhi.n	80044c2 <UART_SetConfig+0x216>
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d003      	beq.n	80044aa <UART_SetConfig+0x1fe>
 80044a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044a6:	d006      	beq.n	80044b6 <UART_SetConfig+0x20a>
 80044a8:	e00b      	b.n	80044c2 <UART_SetConfig+0x216>
 80044aa:	2300      	movs	r3, #0
 80044ac:	77fb      	strb	r3, [r7, #31]
 80044ae:	e0a1      	b.n	80045f4 <UART_SetConfig+0x348>
 80044b0:	2302      	movs	r3, #2
 80044b2:	77fb      	strb	r3, [r7, #31]
 80044b4:	e09e      	b.n	80045f4 <UART_SetConfig+0x348>
 80044b6:	2304      	movs	r3, #4
 80044b8:	77fb      	strb	r3, [r7, #31]
 80044ba:	e09b      	b.n	80045f4 <UART_SetConfig+0x348>
 80044bc:	2308      	movs	r3, #8
 80044be:	77fb      	strb	r3, [r7, #31]
 80044c0:	e098      	b.n	80045f4 <UART_SetConfig+0x348>
 80044c2:	2310      	movs	r3, #16
 80044c4:	77fb      	strb	r3, [r7, #31]
 80044c6:	e095      	b.n	80045f4 <UART_SetConfig+0x348>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a2f      	ldr	r2, [pc, #188]	; (800458c <UART_SetConfig+0x2e0>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d125      	bne.n	800451e <UART_SetConfig+0x272>
 80044d2:	4b29      	ldr	r3, [pc, #164]	; (8004578 <UART_SetConfig+0x2cc>)
 80044d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80044dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044e0:	d017      	beq.n	8004512 <UART_SetConfig+0x266>
 80044e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044e6:	d817      	bhi.n	8004518 <UART_SetConfig+0x26c>
 80044e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044ec:	d00b      	beq.n	8004506 <UART_SetConfig+0x25a>
 80044ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044f2:	d811      	bhi.n	8004518 <UART_SetConfig+0x26c>
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d003      	beq.n	8004500 <UART_SetConfig+0x254>
 80044f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044fc:	d006      	beq.n	800450c <UART_SetConfig+0x260>
 80044fe:	e00b      	b.n	8004518 <UART_SetConfig+0x26c>
 8004500:	2301      	movs	r3, #1
 8004502:	77fb      	strb	r3, [r7, #31]
 8004504:	e076      	b.n	80045f4 <UART_SetConfig+0x348>
 8004506:	2302      	movs	r3, #2
 8004508:	77fb      	strb	r3, [r7, #31]
 800450a:	e073      	b.n	80045f4 <UART_SetConfig+0x348>
 800450c:	2304      	movs	r3, #4
 800450e:	77fb      	strb	r3, [r7, #31]
 8004510:	e070      	b.n	80045f4 <UART_SetConfig+0x348>
 8004512:	2308      	movs	r3, #8
 8004514:	77fb      	strb	r3, [r7, #31]
 8004516:	e06d      	b.n	80045f4 <UART_SetConfig+0x348>
 8004518:	2310      	movs	r3, #16
 800451a:	77fb      	strb	r3, [r7, #31]
 800451c:	e06a      	b.n	80045f4 <UART_SetConfig+0x348>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a1b      	ldr	r2, [pc, #108]	; (8004590 <UART_SetConfig+0x2e4>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d138      	bne.n	800459a <UART_SetConfig+0x2ee>
 8004528:	4b13      	ldr	r3, [pc, #76]	; (8004578 <UART_SetConfig+0x2cc>)
 800452a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800452e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004532:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004536:	d017      	beq.n	8004568 <UART_SetConfig+0x2bc>
 8004538:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800453c:	d82a      	bhi.n	8004594 <UART_SetConfig+0x2e8>
 800453e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004542:	d00b      	beq.n	800455c <UART_SetConfig+0x2b0>
 8004544:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004548:	d824      	bhi.n	8004594 <UART_SetConfig+0x2e8>
 800454a:	2b00      	cmp	r3, #0
 800454c:	d003      	beq.n	8004556 <UART_SetConfig+0x2aa>
 800454e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004552:	d006      	beq.n	8004562 <UART_SetConfig+0x2b6>
 8004554:	e01e      	b.n	8004594 <UART_SetConfig+0x2e8>
 8004556:	2300      	movs	r3, #0
 8004558:	77fb      	strb	r3, [r7, #31]
 800455a:	e04b      	b.n	80045f4 <UART_SetConfig+0x348>
 800455c:	2302      	movs	r3, #2
 800455e:	77fb      	strb	r3, [r7, #31]
 8004560:	e048      	b.n	80045f4 <UART_SetConfig+0x348>
 8004562:	2304      	movs	r3, #4
 8004564:	77fb      	strb	r3, [r7, #31]
 8004566:	e045      	b.n	80045f4 <UART_SetConfig+0x348>
 8004568:	2308      	movs	r3, #8
 800456a:	77fb      	strb	r3, [r7, #31]
 800456c:	e042      	b.n	80045f4 <UART_SetConfig+0x348>
 800456e:	bf00      	nop
 8004570:	efff69f3 	.word	0xefff69f3
 8004574:	40011000 	.word	0x40011000
 8004578:	40023800 	.word	0x40023800
 800457c:	40004400 	.word	0x40004400
 8004580:	40004800 	.word	0x40004800
 8004584:	40004c00 	.word	0x40004c00
 8004588:	40005000 	.word	0x40005000
 800458c:	40011400 	.word	0x40011400
 8004590:	40007800 	.word	0x40007800
 8004594:	2310      	movs	r3, #16
 8004596:	77fb      	strb	r3, [r7, #31]
 8004598:	e02c      	b.n	80045f4 <UART_SetConfig+0x348>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a72      	ldr	r2, [pc, #456]	; (8004768 <UART_SetConfig+0x4bc>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d125      	bne.n	80045f0 <UART_SetConfig+0x344>
 80045a4:	4b71      	ldr	r3, [pc, #452]	; (800476c <UART_SetConfig+0x4c0>)
 80045a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045aa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80045ae:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80045b2:	d017      	beq.n	80045e4 <UART_SetConfig+0x338>
 80045b4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80045b8:	d817      	bhi.n	80045ea <UART_SetConfig+0x33e>
 80045ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045be:	d00b      	beq.n	80045d8 <UART_SetConfig+0x32c>
 80045c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045c4:	d811      	bhi.n	80045ea <UART_SetConfig+0x33e>
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d003      	beq.n	80045d2 <UART_SetConfig+0x326>
 80045ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80045ce:	d006      	beq.n	80045de <UART_SetConfig+0x332>
 80045d0:	e00b      	b.n	80045ea <UART_SetConfig+0x33e>
 80045d2:	2300      	movs	r3, #0
 80045d4:	77fb      	strb	r3, [r7, #31]
 80045d6:	e00d      	b.n	80045f4 <UART_SetConfig+0x348>
 80045d8:	2302      	movs	r3, #2
 80045da:	77fb      	strb	r3, [r7, #31]
 80045dc:	e00a      	b.n	80045f4 <UART_SetConfig+0x348>
 80045de:	2304      	movs	r3, #4
 80045e0:	77fb      	strb	r3, [r7, #31]
 80045e2:	e007      	b.n	80045f4 <UART_SetConfig+0x348>
 80045e4:	2308      	movs	r3, #8
 80045e6:	77fb      	strb	r3, [r7, #31]
 80045e8:	e004      	b.n	80045f4 <UART_SetConfig+0x348>
 80045ea:	2310      	movs	r3, #16
 80045ec:	77fb      	strb	r3, [r7, #31]
 80045ee:	e001      	b.n	80045f4 <UART_SetConfig+0x348>
 80045f0:	2310      	movs	r3, #16
 80045f2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	69db      	ldr	r3, [r3, #28]
 80045f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045fc:	d15b      	bne.n	80046b6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80045fe:	7ffb      	ldrb	r3, [r7, #31]
 8004600:	2b08      	cmp	r3, #8
 8004602:	d828      	bhi.n	8004656 <UART_SetConfig+0x3aa>
 8004604:	a201      	add	r2, pc, #4	; (adr r2, 800460c <UART_SetConfig+0x360>)
 8004606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460a:	bf00      	nop
 800460c:	08004631 	.word	0x08004631
 8004610:	08004639 	.word	0x08004639
 8004614:	08004641 	.word	0x08004641
 8004618:	08004657 	.word	0x08004657
 800461c:	08004647 	.word	0x08004647
 8004620:	08004657 	.word	0x08004657
 8004624:	08004657 	.word	0x08004657
 8004628:	08004657 	.word	0x08004657
 800462c:	0800464f 	.word	0x0800464f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004630:	f7fe fe08 	bl	8003244 <HAL_RCC_GetPCLK1Freq>
 8004634:	61b8      	str	r0, [r7, #24]
        break;
 8004636:	e013      	b.n	8004660 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004638:	f7fe fe18 	bl	800326c <HAL_RCC_GetPCLK2Freq>
 800463c:	61b8      	str	r0, [r7, #24]
        break;
 800463e:	e00f      	b.n	8004660 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004640:	4b4b      	ldr	r3, [pc, #300]	; (8004770 <UART_SetConfig+0x4c4>)
 8004642:	61bb      	str	r3, [r7, #24]
        break;
 8004644:	e00c      	b.n	8004660 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004646:	f7fe fd2b 	bl	80030a0 <HAL_RCC_GetSysClockFreq>
 800464a:	61b8      	str	r0, [r7, #24]
        break;
 800464c:	e008      	b.n	8004660 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800464e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004652:	61bb      	str	r3, [r7, #24]
        break;
 8004654:	e004      	b.n	8004660 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004656:	2300      	movs	r3, #0
 8004658:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	77bb      	strb	r3, [r7, #30]
        break;
 800465e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d074      	beq.n	8004750 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004666:	69bb      	ldr	r3, [r7, #24]
 8004668:	005a      	lsls	r2, r3, #1
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	085b      	lsrs	r3, r3, #1
 8004670:	441a      	add	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	fbb2 f3f3 	udiv	r3, r2, r3
 800467a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	2b0f      	cmp	r3, #15
 8004680:	d916      	bls.n	80046b0 <UART_SetConfig+0x404>
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004688:	d212      	bcs.n	80046b0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	b29b      	uxth	r3, r3
 800468e:	f023 030f 	bic.w	r3, r3, #15
 8004692:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	085b      	lsrs	r3, r3, #1
 8004698:	b29b      	uxth	r3, r3
 800469a:	f003 0307 	and.w	r3, r3, #7
 800469e:	b29a      	uxth	r2, r3
 80046a0:	89fb      	ldrh	r3, [r7, #14]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	89fa      	ldrh	r2, [r7, #14]
 80046ac:	60da      	str	r2, [r3, #12]
 80046ae:	e04f      	b.n	8004750 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	77bb      	strb	r3, [r7, #30]
 80046b4:	e04c      	b.n	8004750 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80046b6:	7ffb      	ldrb	r3, [r7, #31]
 80046b8:	2b08      	cmp	r3, #8
 80046ba:	d828      	bhi.n	800470e <UART_SetConfig+0x462>
 80046bc:	a201      	add	r2, pc, #4	; (adr r2, 80046c4 <UART_SetConfig+0x418>)
 80046be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046c2:	bf00      	nop
 80046c4:	080046e9 	.word	0x080046e9
 80046c8:	080046f1 	.word	0x080046f1
 80046cc:	080046f9 	.word	0x080046f9
 80046d0:	0800470f 	.word	0x0800470f
 80046d4:	080046ff 	.word	0x080046ff
 80046d8:	0800470f 	.word	0x0800470f
 80046dc:	0800470f 	.word	0x0800470f
 80046e0:	0800470f 	.word	0x0800470f
 80046e4:	08004707 	.word	0x08004707
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046e8:	f7fe fdac 	bl	8003244 <HAL_RCC_GetPCLK1Freq>
 80046ec:	61b8      	str	r0, [r7, #24]
        break;
 80046ee:	e013      	b.n	8004718 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046f0:	f7fe fdbc 	bl	800326c <HAL_RCC_GetPCLK2Freq>
 80046f4:	61b8      	str	r0, [r7, #24]
        break;
 80046f6:	e00f      	b.n	8004718 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046f8:	4b1d      	ldr	r3, [pc, #116]	; (8004770 <UART_SetConfig+0x4c4>)
 80046fa:	61bb      	str	r3, [r7, #24]
        break;
 80046fc:	e00c      	b.n	8004718 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046fe:	f7fe fccf 	bl	80030a0 <HAL_RCC_GetSysClockFreq>
 8004702:	61b8      	str	r0, [r7, #24]
        break;
 8004704:	e008      	b.n	8004718 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004706:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800470a:	61bb      	str	r3, [r7, #24]
        break;
 800470c:	e004      	b.n	8004718 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800470e:	2300      	movs	r3, #0
 8004710:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	77bb      	strb	r3, [r7, #30]
        break;
 8004716:	bf00      	nop
    }

    if (pclk != 0U)
 8004718:	69bb      	ldr	r3, [r7, #24]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d018      	beq.n	8004750 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	085a      	lsrs	r2, r3, #1
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	441a      	add	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004730:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	2b0f      	cmp	r3, #15
 8004736:	d909      	bls.n	800474c <UART_SetConfig+0x4a0>
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800473e:	d205      	bcs.n	800474c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	b29a      	uxth	r2, r3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	60da      	str	r2, [r3, #12]
 800474a:	e001      	b.n	8004750 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800475c:	7fbb      	ldrb	r3, [r7, #30]
}
 800475e:	4618      	mov	r0, r3
 8004760:	3720      	adds	r7, #32
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	40007c00 	.word	0x40007c00
 800476c:	40023800 	.word	0x40023800
 8004770:	00f42400 	.word	0x00f42400

08004774 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004780:	f003 0301 	and.w	r3, r3, #1
 8004784:	2b00      	cmp	r3, #0
 8004786:	d00a      	beq.n	800479e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	430a      	orrs	r2, r1
 800479c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a2:	f003 0302 	and.w	r3, r3, #2
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d00a      	beq.n	80047c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	430a      	orrs	r2, r1
 80047be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c4:	f003 0304 	and.w	r3, r3, #4
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d00a      	beq.n	80047e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	430a      	orrs	r2, r1
 80047e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e6:	f003 0308 	and.w	r3, r3, #8
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00a      	beq.n	8004804 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	430a      	orrs	r2, r1
 8004802:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004808:	f003 0310 	and.w	r3, r3, #16
 800480c:	2b00      	cmp	r3, #0
 800480e:	d00a      	beq.n	8004826 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	430a      	orrs	r2, r1
 8004824:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482a:	f003 0320 	and.w	r3, r3, #32
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00a      	beq.n	8004848 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	430a      	orrs	r2, r1
 8004846:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004850:	2b00      	cmp	r3, #0
 8004852:	d01a      	beq.n	800488a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	430a      	orrs	r2, r1
 8004868:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800486e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004872:	d10a      	bne.n	800488a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004892:	2b00      	cmp	r3, #0
 8004894:	d00a      	beq.n	80048ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	430a      	orrs	r2, r1
 80048aa:	605a      	str	r2, [r3, #4]
  }
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b086      	sub	sp, #24
 80048bc:	af02      	add	r7, sp, #8
 80048be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80048c8:	f7fc fbb0 	bl	800102c <HAL_GetTick>
 80048cc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 0308 	and.w	r3, r3, #8
 80048d8:	2b08      	cmp	r3, #8
 80048da:	d10e      	bne.n	80048fa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048dc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80048e0:	9300      	str	r3, [sp, #0]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2200      	movs	r2, #0
 80048e6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 f831 	bl	8004952 <UART_WaitOnFlagUntilTimeout>
 80048f0:	4603      	mov	r3, r0
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d001      	beq.n	80048fa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e027      	b.n	800494a <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0304 	and.w	r3, r3, #4
 8004904:	2b04      	cmp	r3, #4
 8004906:	d10e      	bne.n	8004926 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004908:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800490c:	9300      	str	r3, [sp, #0]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2200      	movs	r2, #0
 8004912:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f000 f81b 	bl	8004952 <UART_WaitOnFlagUntilTimeout>
 800491c:	4603      	mov	r3, r0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d001      	beq.n	8004926 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004922:	2303      	movs	r3, #3
 8004924:	e011      	b.n	800494a <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2220      	movs	r2, #32
 800492a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2220      	movs	r2, #32
 8004930:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004948:	2300      	movs	r3, #0
}
 800494a:	4618      	mov	r0, r3
 800494c:	3710      	adds	r7, #16
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}

08004952 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004952:	b580      	push	{r7, lr}
 8004954:	b09c      	sub	sp, #112	; 0x70
 8004956:	af00      	add	r7, sp, #0
 8004958:	60f8      	str	r0, [r7, #12]
 800495a:	60b9      	str	r1, [r7, #8]
 800495c:	603b      	str	r3, [r7, #0]
 800495e:	4613      	mov	r3, r2
 8004960:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004962:	e0a7      	b.n	8004ab4 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004964:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800496a:	f000 80a3 	beq.w	8004ab4 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800496e:	f7fc fb5d 	bl	800102c <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800497a:	429a      	cmp	r2, r3
 800497c:	d302      	bcc.n	8004984 <UART_WaitOnFlagUntilTimeout+0x32>
 800497e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004980:	2b00      	cmp	r3, #0
 8004982:	d13f      	bne.n	8004a04 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800498a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800498c:	e853 3f00 	ldrex	r3, [r3]
 8004990:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004992:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004994:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004998:	667b      	str	r3, [r7, #100]	; 0x64
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	461a      	mov	r2, r3
 80049a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80049a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80049a4:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049a6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80049a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80049aa:	e841 2300 	strex	r3, r2, [r1]
 80049ae:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80049b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d1e6      	bne.n	8004984 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	3308      	adds	r3, #8
 80049bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80049c0:	e853 3f00 	ldrex	r3, [r3]
 80049c4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80049c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049c8:	f023 0301 	bic.w	r3, r3, #1
 80049cc:	663b      	str	r3, [r7, #96]	; 0x60
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	3308      	adds	r3, #8
 80049d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80049d6:	64ba      	str	r2, [r7, #72]	; 0x48
 80049d8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049da:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80049dc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049de:	e841 2300 	strex	r3, r2, [r1]
 80049e2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80049e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d1e5      	bne.n	80049b6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2220      	movs	r2, #32
 80049ee:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2220      	movs	r2, #32
 80049f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8004a00:	2303      	movs	r3, #3
 8004a02:	e068      	b.n	8004ad6 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0304 	and.w	r3, r3, #4
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d050      	beq.n	8004ab4 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	69db      	ldr	r3, [r3, #28]
 8004a18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a1c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a20:	d148      	bne.n	8004ab4 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a2a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a34:	e853 3f00 	ldrex	r3, [r3]
 8004a38:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a3c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004a40:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	461a      	mov	r2, r3
 8004a48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a4a:	637b      	str	r3, [r7, #52]	; 0x34
 8004a4c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a4e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a50:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a52:	e841 2300 	strex	r3, r2, [r1]
 8004a56:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004a58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d1e6      	bne.n	8004a2c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	3308      	adds	r3, #8
 8004a64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	e853 3f00 	ldrex	r3, [r3]
 8004a6c:	613b      	str	r3, [r7, #16]
   return(result);
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	f023 0301 	bic.w	r3, r3, #1
 8004a74:	66bb      	str	r3, [r7, #104]	; 0x68
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	3308      	adds	r3, #8
 8004a7c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004a7e:	623a      	str	r2, [r7, #32]
 8004a80:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a82:	69f9      	ldr	r1, [r7, #28]
 8004a84:	6a3a      	ldr	r2, [r7, #32]
 8004a86:	e841 2300 	strex	r3, r2, [r1]
 8004a8a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a8c:	69bb      	ldr	r3, [r7, #24]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1e5      	bne.n	8004a5e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2220      	movs	r2, #32
 8004a96:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2220      	movs	r2, #32
 8004aa4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	e010      	b.n	8004ad6 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	69da      	ldr	r2, [r3, #28]
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	4013      	ands	r3, r2
 8004abe:	68ba      	ldr	r2, [r7, #8]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	bf0c      	ite	eq
 8004ac4:	2301      	moveq	r3, #1
 8004ac6:	2300      	movne	r3, #0
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	461a      	mov	r2, r3
 8004acc:	79fb      	ldrb	r3, [r7, #7]
 8004ace:	429a      	cmp	r2, r3
 8004ad0:	f43f af48 	beq.w	8004964 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3770      	adds	r7, #112	; 0x70
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ade:	b480      	push	{r7}
 8004ae0:	b095      	sub	sp, #84	; 0x54
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004aee:	e853 3f00 	ldrex	r3, [r3]
 8004af2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004afa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	461a      	mov	r2, r3
 8004b02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b04:	643b      	str	r3, [r7, #64]	; 0x40
 8004b06:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b08:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004b0a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b0c:	e841 2300 	strex	r3, r2, [r1]
 8004b10:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d1e6      	bne.n	8004ae6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	3308      	adds	r3, #8
 8004b1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b20:	6a3b      	ldr	r3, [r7, #32]
 8004b22:	e853 3f00 	ldrex	r3, [r3]
 8004b26:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	f023 0301 	bic.w	r3, r3, #1
 8004b2e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	3308      	adds	r3, #8
 8004b36:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b38:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b3a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b3c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b40:	e841 2300 	strex	r3, r2, [r1]
 8004b44:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d1e5      	bne.n	8004b18 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d118      	bne.n	8004b86 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	e853 3f00 	ldrex	r3, [r3]
 8004b60:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	f023 0310 	bic.w	r3, r3, #16
 8004b68:	647b      	str	r3, [r7, #68]	; 0x44
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	461a      	mov	r2, r3
 8004b70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b72:	61bb      	str	r3, [r7, #24]
 8004b74:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b76:	6979      	ldr	r1, [r7, #20]
 8004b78:	69ba      	ldr	r2, [r7, #24]
 8004b7a:	e841 2300 	strex	r3, r2, [r1]
 8004b7e:	613b      	str	r3, [r7, #16]
   return(result);
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1e6      	bne.n	8004b54 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2220      	movs	r2, #32
 8004b8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004b9a:	bf00      	nop
 8004b9c:	3754      	adds	r7, #84	; 0x54
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr

08004ba6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ba6:	b580      	push	{r7, lr}
 8004ba8:	b084      	sub	sp, #16
 8004baa:	af00      	add	r7, sp, #0
 8004bac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bb2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004bc4:	68f8      	ldr	r0, [r7, #12]
 8004bc6:	f7ff fb51 	bl	800426c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004bca:	bf00      	nop
 8004bcc:	3710      	adds	r7, #16
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}

08004bd2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004bd2:	b580      	push	{r7, lr}
 8004bd4:	b088      	sub	sp, #32
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	e853 3f00 	ldrex	r3, [r3]
 8004be6:	60bb      	str	r3, [r7, #8]
   return(result);
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bee:	61fb      	str	r3, [r7, #28]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	69fb      	ldr	r3, [r7, #28]
 8004bf8:	61bb      	str	r3, [r7, #24]
 8004bfa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bfc:	6979      	ldr	r1, [r7, #20]
 8004bfe:	69ba      	ldr	r2, [r7, #24]
 8004c00:	e841 2300 	strex	r3, r2, [r1]
 8004c04:	613b      	str	r3, [r7, #16]
   return(result);
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d1e6      	bne.n	8004bda <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2220      	movs	r2, #32
 8004c10:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f7ff fb1d 	bl	8004258 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c1e:	bf00      	nop
 8004c20:	3720      	adds	r7, #32
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <__cvt>:
 8004c26:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c28:	ed2d 8b02 	vpush	{d8}
 8004c2c:	eeb0 8b40 	vmov.f64	d8, d0
 8004c30:	b085      	sub	sp, #20
 8004c32:	4617      	mov	r7, r2
 8004c34:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004c36:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004c38:	ee18 2a90 	vmov	r2, s17
 8004c3c:	f025 0520 	bic.w	r5, r5, #32
 8004c40:	2a00      	cmp	r2, #0
 8004c42:	bfb6      	itet	lt
 8004c44:	222d      	movlt	r2, #45	; 0x2d
 8004c46:	2200      	movge	r2, #0
 8004c48:	eeb1 8b40 	vneglt.f64	d8, d0
 8004c4c:	2d46      	cmp	r5, #70	; 0x46
 8004c4e:	460c      	mov	r4, r1
 8004c50:	701a      	strb	r2, [r3, #0]
 8004c52:	d004      	beq.n	8004c5e <__cvt+0x38>
 8004c54:	2d45      	cmp	r5, #69	; 0x45
 8004c56:	d100      	bne.n	8004c5a <__cvt+0x34>
 8004c58:	3401      	adds	r4, #1
 8004c5a:	2102      	movs	r1, #2
 8004c5c:	e000      	b.n	8004c60 <__cvt+0x3a>
 8004c5e:	2103      	movs	r1, #3
 8004c60:	ab03      	add	r3, sp, #12
 8004c62:	9301      	str	r3, [sp, #4]
 8004c64:	ab02      	add	r3, sp, #8
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	4622      	mov	r2, r4
 8004c6a:	4633      	mov	r3, r6
 8004c6c:	eeb0 0b48 	vmov.f64	d0, d8
 8004c70:	f000 fe42 	bl	80058f8 <_dtoa_r>
 8004c74:	2d47      	cmp	r5, #71	; 0x47
 8004c76:	d101      	bne.n	8004c7c <__cvt+0x56>
 8004c78:	07fb      	lsls	r3, r7, #31
 8004c7a:	d51a      	bpl.n	8004cb2 <__cvt+0x8c>
 8004c7c:	2d46      	cmp	r5, #70	; 0x46
 8004c7e:	eb00 0204 	add.w	r2, r0, r4
 8004c82:	d10c      	bne.n	8004c9e <__cvt+0x78>
 8004c84:	7803      	ldrb	r3, [r0, #0]
 8004c86:	2b30      	cmp	r3, #48	; 0x30
 8004c88:	d107      	bne.n	8004c9a <__cvt+0x74>
 8004c8a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c92:	bf1c      	itt	ne
 8004c94:	f1c4 0401 	rsbne	r4, r4, #1
 8004c98:	6034      	strne	r4, [r6, #0]
 8004c9a:	6833      	ldr	r3, [r6, #0]
 8004c9c:	441a      	add	r2, r3
 8004c9e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ca6:	bf08      	it	eq
 8004ca8:	9203      	streq	r2, [sp, #12]
 8004caa:	2130      	movs	r1, #48	; 0x30
 8004cac:	9b03      	ldr	r3, [sp, #12]
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d307      	bcc.n	8004cc2 <__cvt+0x9c>
 8004cb2:	9b03      	ldr	r3, [sp, #12]
 8004cb4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004cb6:	1a1b      	subs	r3, r3, r0
 8004cb8:	6013      	str	r3, [r2, #0]
 8004cba:	b005      	add	sp, #20
 8004cbc:	ecbd 8b02 	vpop	{d8}
 8004cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cc2:	1c5c      	adds	r4, r3, #1
 8004cc4:	9403      	str	r4, [sp, #12]
 8004cc6:	7019      	strb	r1, [r3, #0]
 8004cc8:	e7f0      	b.n	8004cac <__cvt+0x86>

08004cca <__exponent>:
 8004cca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2900      	cmp	r1, #0
 8004cd0:	bfb8      	it	lt
 8004cd2:	4249      	neglt	r1, r1
 8004cd4:	f803 2b02 	strb.w	r2, [r3], #2
 8004cd8:	bfb4      	ite	lt
 8004cda:	222d      	movlt	r2, #45	; 0x2d
 8004cdc:	222b      	movge	r2, #43	; 0x2b
 8004cde:	2909      	cmp	r1, #9
 8004ce0:	7042      	strb	r2, [r0, #1]
 8004ce2:	dd2a      	ble.n	8004d3a <__exponent+0x70>
 8004ce4:	f10d 0207 	add.w	r2, sp, #7
 8004ce8:	4617      	mov	r7, r2
 8004cea:	260a      	movs	r6, #10
 8004cec:	4694      	mov	ip, r2
 8004cee:	fb91 f5f6 	sdiv	r5, r1, r6
 8004cf2:	fb06 1415 	mls	r4, r6, r5, r1
 8004cf6:	3430      	adds	r4, #48	; 0x30
 8004cf8:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004cfc:	460c      	mov	r4, r1
 8004cfe:	2c63      	cmp	r4, #99	; 0x63
 8004d00:	f102 32ff 	add.w	r2, r2, #4294967295
 8004d04:	4629      	mov	r1, r5
 8004d06:	dcf1      	bgt.n	8004cec <__exponent+0x22>
 8004d08:	3130      	adds	r1, #48	; 0x30
 8004d0a:	f1ac 0402 	sub.w	r4, ip, #2
 8004d0e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004d12:	1c41      	adds	r1, r0, #1
 8004d14:	4622      	mov	r2, r4
 8004d16:	42ba      	cmp	r2, r7
 8004d18:	d30a      	bcc.n	8004d30 <__exponent+0x66>
 8004d1a:	f10d 0209 	add.w	r2, sp, #9
 8004d1e:	eba2 020c 	sub.w	r2, r2, ip
 8004d22:	42bc      	cmp	r4, r7
 8004d24:	bf88      	it	hi
 8004d26:	2200      	movhi	r2, #0
 8004d28:	4413      	add	r3, r2
 8004d2a:	1a18      	subs	r0, r3, r0
 8004d2c:	b003      	add	sp, #12
 8004d2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d30:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004d34:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004d38:	e7ed      	b.n	8004d16 <__exponent+0x4c>
 8004d3a:	2330      	movs	r3, #48	; 0x30
 8004d3c:	3130      	adds	r1, #48	; 0x30
 8004d3e:	7083      	strb	r3, [r0, #2]
 8004d40:	70c1      	strb	r1, [r0, #3]
 8004d42:	1d03      	adds	r3, r0, #4
 8004d44:	e7f1      	b.n	8004d2a <__exponent+0x60>
	...

08004d48 <_printf_float>:
 8004d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d4c:	b08b      	sub	sp, #44	; 0x2c
 8004d4e:	460c      	mov	r4, r1
 8004d50:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8004d54:	4616      	mov	r6, r2
 8004d56:	461f      	mov	r7, r3
 8004d58:	4605      	mov	r5, r0
 8004d5a:	f000 fccf 	bl	80056fc <_localeconv_r>
 8004d5e:	f8d0 b000 	ldr.w	fp, [r0]
 8004d62:	4658      	mov	r0, fp
 8004d64:	f7fb fabc 	bl	80002e0 <strlen>
 8004d68:	2300      	movs	r3, #0
 8004d6a:	9308      	str	r3, [sp, #32]
 8004d6c:	f8d8 3000 	ldr.w	r3, [r8]
 8004d70:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004d74:	6822      	ldr	r2, [r4, #0]
 8004d76:	3307      	adds	r3, #7
 8004d78:	f023 0307 	bic.w	r3, r3, #7
 8004d7c:	f103 0108 	add.w	r1, r3, #8
 8004d80:	f8c8 1000 	str.w	r1, [r8]
 8004d84:	ed93 0b00 	vldr	d0, [r3]
 8004d88:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8004fe8 <_printf_float+0x2a0>
 8004d8c:	eeb0 7bc0 	vabs.f64	d7, d0
 8004d90:	eeb4 7b46 	vcmp.f64	d7, d6
 8004d94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d98:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8004d9c:	4682      	mov	sl, r0
 8004d9e:	dd24      	ble.n	8004dea <_printf_float+0xa2>
 8004da0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004da8:	d502      	bpl.n	8004db0 <_printf_float+0x68>
 8004daa:	232d      	movs	r3, #45	; 0x2d
 8004dac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004db0:	498f      	ldr	r1, [pc, #572]	; (8004ff0 <_printf_float+0x2a8>)
 8004db2:	4b90      	ldr	r3, [pc, #576]	; (8004ff4 <_printf_float+0x2ac>)
 8004db4:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004db8:	bf94      	ite	ls
 8004dba:	4688      	movls	r8, r1
 8004dbc:	4698      	movhi	r8, r3
 8004dbe:	2303      	movs	r3, #3
 8004dc0:	6123      	str	r3, [r4, #16]
 8004dc2:	f022 0204 	bic.w	r2, r2, #4
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	6022      	str	r2, [r4, #0]
 8004dca:	9304      	str	r3, [sp, #16]
 8004dcc:	9700      	str	r7, [sp, #0]
 8004dce:	4633      	mov	r3, r6
 8004dd0:	aa09      	add	r2, sp, #36	; 0x24
 8004dd2:	4621      	mov	r1, r4
 8004dd4:	4628      	mov	r0, r5
 8004dd6:	f000 f9d1 	bl	800517c <_printf_common>
 8004dda:	3001      	adds	r0, #1
 8004ddc:	f040 808a 	bne.w	8004ef4 <_printf_float+0x1ac>
 8004de0:	f04f 30ff 	mov.w	r0, #4294967295
 8004de4:	b00b      	add	sp, #44	; 0x2c
 8004de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dea:	eeb4 0b40 	vcmp.f64	d0, d0
 8004dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004df2:	d709      	bvc.n	8004e08 <_printf_float+0xc0>
 8004df4:	ee10 3a90 	vmov	r3, s1
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	bfbc      	itt	lt
 8004dfc:	232d      	movlt	r3, #45	; 0x2d
 8004dfe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004e02:	497d      	ldr	r1, [pc, #500]	; (8004ff8 <_printf_float+0x2b0>)
 8004e04:	4b7d      	ldr	r3, [pc, #500]	; (8004ffc <_printf_float+0x2b4>)
 8004e06:	e7d5      	b.n	8004db4 <_printf_float+0x6c>
 8004e08:	6863      	ldr	r3, [r4, #4]
 8004e0a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004e0e:	9104      	str	r1, [sp, #16]
 8004e10:	1c59      	adds	r1, r3, #1
 8004e12:	d13c      	bne.n	8004e8e <_printf_float+0x146>
 8004e14:	2306      	movs	r3, #6
 8004e16:	6063      	str	r3, [r4, #4]
 8004e18:	2300      	movs	r3, #0
 8004e1a:	9303      	str	r3, [sp, #12]
 8004e1c:	ab08      	add	r3, sp, #32
 8004e1e:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004e22:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e26:	ab07      	add	r3, sp, #28
 8004e28:	6861      	ldr	r1, [r4, #4]
 8004e2a:	9300      	str	r3, [sp, #0]
 8004e2c:	6022      	str	r2, [r4, #0]
 8004e2e:	f10d 031b 	add.w	r3, sp, #27
 8004e32:	4628      	mov	r0, r5
 8004e34:	f7ff fef7 	bl	8004c26 <__cvt>
 8004e38:	9b04      	ldr	r3, [sp, #16]
 8004e3a:	9907      	ldr	r1, [sp, #28]
 8004e3c:	2b47      	cmp	r3, #71	; 0x47
 8004e3e:	4680      	mov	r8, r0
 8004e40:	d108      	bne.n	8004e54 <_printf_float+0x10c>
 8004e42:	1cc8      	adds	r0, r1, #3
 8004e44:	db02      	blt.n	8004e4c <_printf_float+0x104>
 8004e46:	6863      	ldr	r3, [r4, #4]
 8004e48:	4299      	cmp	r1, r3
 8004e4a:	dd41      	ble.n	8004ed0 <_printf_float+0x188>
 8004e4c:	f1a9 0902 	sub.w	r9, r9, #2
 8004e50:	fa5f f989 	uxtb.w	r9, r9
 8004e54:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004e58:	d820      	bhi.n	8004e9c <_printf_float+0x154>
 8004e5a:	3901      	subs	r1, #1
 8004e5c:	464a      	mov	r2, r9
 8004e5e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004e62:	9107      	str	r1, [sp, #28]
 8004e64:	f7ff ff31 	bl	8004cca <__exponent>
 8004e68:	9a08      	ldr	r2, [sp, #32]
 8004e6a:	9004      	str	r0, [sp, #16]
 8004e6c:	1813      	adds	r3, r2, r0
 8004e6e:	2a01      	cmp	r2, #1
 8004e70:	6123      	str	r3, [r4, #16]
 8004e72:	dc02      	bgt.n	8004e7a <_printf_float+0x132>
 8004e74:	6822      	ldr	r2, [r4, #0]
 8004e76:	07d2      	lsls	r2, r2, #31
 8004e78:	d501      	bpl.n	8004e7e <_printf_float+0x136>
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	6123      	str	r3, [r4, #16]
 8004e7e:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d0a2      	beq.n	8004dcc <_printf_float+0x84>
 8004e86:	232d      	movs	r3, #45	; 0x2d
 8004e88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e8c:	e79e      	b.n	8004dcc <_printf_float+0x84>
 8004e8e:	9904      	ldr	r1, [sp, #16]
 8004e90:	2947      	cmp	r1, #71	; 0x47
 8004e92:	d1c1      	bne.n	8004e18 <_printf_float+0xd0>
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d1bf      	bne.n	8004e18 <_printf_float+0xd0>
 8004e98:	2301      	movs	r3, #1
 8004e9a:	e7bc      	b.n	8004e16 <_printf_float+0xce>
 8004e9c:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004ea0:	d118      	bne.n	8004ed4 <_printf_float+0x18c>
 8004ea2:	2900      	cmp	r1, #0
 8004ea4:	6863      	ldr	r3, [r4, #4]
 8004ea6:	dd0b      	ble.n	8004ec0 <_printf_float+0x178>
 8004ea8:	6121      	str	r1, [r4, #16]
 8004eaa:	b913      	cbnz	r3, 8004eb2 <_printf_float+0x16a>
 8004eac:	6822      	ldr	r2, [r4, #0]
 8004eae:	07d0      	lsls	r0, r2, #31
 8004eb0:	d502      	bpl.n	8004eb8 <_printf_float+0x170>
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	440b      	add	r3, r1
 8004eb6:	6123      	str	r3, [r4, #16]
 8004eb8:	2300      	movs	r3, #0
 8004eba:	65a1      	str	r1, [r4, #88]	; 0x58
 8004ebc:	9304      	str	r3, [sp, #16]
 8004ebe:	e7de      	b.n	8004e7e <_printf_float+0x136>
 8004ec0:	b913      	cbnz	r3, 8004ec8 <_printf_float+0x180>
 8004ec2:	6822      	ldr	r2, [r4, #0]
 8004ec4:	07d2      	lsls	r2, r2, #31
 8004ec6:	d501      	bpl.n	8004ecc <_printf_float+0x184>
 8004ec8:	3302      	adds	r3, #2
 8004eca:	e7f4      	b.n	8004eb6 <_printf_float+0x16e>
 8004ecc:	2301      	movs	r3, #1
 8004ece:	e7f2      	b.n	8004eb6 <_printf_float+0x16e>
 8004ed0:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004ed4:	9b08      	ldr	r3, [sp, #32]
 8004ed6:	4299      	cmp	r1, r3
 8004ed8:	db05      	blt.n	8004ee6 <_printf_float+0x19e>
 8004eda:	6823      	ldr	r3, [r4, #0]
 8004edc:	6121      	str	r1, [r4, #16]
 8004ede:	07d8      	lsls	r0, r3, #31
 8004ee0:	d5ea      	bpl.n	8004eb8 <_printf_float+0x170>
 8004ee2:	1c4b      	adds	r3, r1, #1
 8004ee4:	e7e7      	b.n	8004eb6 <_printf_float+0x16e>
 8004ee6:	2900      	cmp	r1, #0
 8004ee8:	bfd4      	ite	le
 8004eea:	f1c1 0202 	rsble	r2, r1, #2
 8004eee:	2201      	movgt	r2, #1
 8004ef0:	4413      	add	r3, r2
 8004ef2:	e7e0      	b.n	8004eb6 <_printf_float+0x16e>
 8004ef4:	6823      	ldr	r3, [r4, #0]
 8004ef6:	055a      	lsls	r2, r3, #21
 8004ef8:	d407      	bmi.n	8004f0a <_printf_float+0x1c2>
 8004efa:	6923      	ldr	r3, [r4, #16]
 8004efc:	4642      	mov	r2, r8
 8004efe:	4631      	mov	r1, r6
 8004f00:	4628      	mov	r0, r5
 8004f02:	47b8      	blx	r7
 8004f04:	3001      	adds	r0, #1
 8004f06:	d12a      	bne.n	8004f5e <_printf_float+0x216>
 8004f08:	e76a      	b.n	8004de0 <_printf_float+0x98>
 8004f0a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004f0e:	f240 80e0 	bls.w	80050d2 <_printf_float+0x38a>
 8004f12:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004f16:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f1e:	d133      	bne.n	8004f88 <_printf_float+0x240>
 8004f20:	4a37      	ldr	r2, [pc, #220]	; (8005000 <_printf_float+0x2b8>)
 8004f22:	2301      	movs	r3, #1
 8004f24:	4631      	mov	r1, r6
 8004f26:	4628      	mov	r0, r5
 8004f28:	47b8      	blx	r7
 8004f2a:	3001      	adds	r0, #1
 8004f2c:	f43f af58 	beq.w	8004de0 <_printf_float+0x98>
 8004f30:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004f34:	429a      	cmp	r2, r3
 8004f36:	db02      	blt.n	8004f3e <_printf_float+0x1f6>
 8004f38:	6823      	ldr	r3, [r4, #0]
 8004f3a:	07d8      	lsls	r0, r3, #31
 8004f3c:	d50f      	bpl.n	8004f5e <_printf_float+0x216>
 8004f3e:	4653      	mov	r3, sl
 8004f40:	465a      	mov	r2, fp
 8004f42:	4631      	mov	r1, r6
 8004f44:	4628      	mov	r0, r5
 8004f46:	47b8      	blx	r7
 8004f48:	3001      	adds	r0, #1
 8004f4a:	f43f af49 	beq.w	8004de0 <_printf_float+0x98>
 8004f4e:	f04f 0800 	mov.w	r8, #0
 8004f52:	f104 091a 	add.w	r9, r4, #26
 8004f56:	9b08      	ldr	r3, [sp, #32]
 8004f58:	3b01      	subs	r3, #1
 8004f5a:	4543      	cmp	r3, r8
 8004f5c:	dc09      	bgt.n	8004f72 <_printf_float+0x22a>
 8004f5e:	6823      	ldr	r3, [r4, #0]
 8004f60:	079b      	lsls	r3, r3, #30
 8004f62:	f100 8106 	bmi.w	8005172 <_printf_float+0x42a>
 8004f66:	68e0      	ldr	r0, [r4, #12]
 8004f68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f6a:	4298      	cmp	r0, r3
 8004f6c:	bfb8      	it	lt
 8004f6e:	4618      	movlt	r0, r3
 8004f70:	e738      	b.n	8004de4 <_printf_float+0x9c>
 8004f72:	2301      	movs	r3, #1
 8004f74:	464a      	mov	r2, r9
 8004f76:	4631      	mov	r1, r6
 8004f78:	4628      	mov	r0, r5
 8004f7a:	47b8      	blx	r7
 8004f7c:	3001      	adds	r0, #1
 8004f7e:	f43f af2f 	beq.w	8004de0 <_printf_float+0x98>
 8004f82:	f108 0801 	add.w	r8, r8, #1
 8004f86:	e7e6      	b.n	8004f56 <_printf_float+0x20e>
 8004f88:	9b07      	ldr	r3, [sp, #28]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	dc3a      	bgt.n	8005004 <_printf_float+0x2bc>
 8004f8e:	4a1c      	ldr	r2, [pc, #112]	; (8005000 <_printf_float+0x2b8>)
 8004f90:	2301      	movs	r3, #1
 8004f92:	4631      	mov	r1, r6
 8004f94:	4628      	mov	r0, r5
 8004f96:	47b8      	blx	r7
 8004f98:	3001      	adds	r0, #1
 8004f9a:	f43f af21 	beq.w	8004de0 <_printf_float+0x98>
 8004f9e:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	d102      	bne.n	8004fac <_printf_float+0x264>
 8004fa6:	6823      	ldr	r3, [r4, #0]
 8004fa8:	07d9      	lsls	r1, r3, #31
 8004faa:	d5d8      	bpl.n	8004f5e <_printf_float+0x216>
 8004fac:	4653      	mov	r3, sl
 8004fae:	465a      	mov	r2, fp
 8004fb0:	4631      	mov	r1, r6
 8004fb2:	4628      	mov	r0, r5
 8004fb4:	47b8      	blx	r7
 8004fb6:	3001      	adds	r0, #1
 8004fb8:	f43f af12 	beq.w	8004de0 <_printf_float+0x98>
 8004fbc:	f04f 0900 	mov.w	r9, #0
 8004fc0:	f104 0a1a 	add.w	sl, r4, #26
 8004fc4:	9b07      	ldr	r3, [sp, #28]
 8004fc6:	425b      	negs	r3, r3
 8004fc8:	454b      	cmp	r3, r9
 8004fca:	dc01      	bgt.n	8004fd0 <_printf_float+0x288>
 8004fcc:	9b08      	ldr	r3, [sp, #32]
 8004fce:	e795      	b.n	8004efc <_printf_float+0x1b4>
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	4652      	mov	r2, sl
 8004fd4:	4631      	mov	r1, r6
 8004fd6:	4628      	mov	r0, r5
 8004fd8:	47b8      	blx	r7
 8004fda:	3001      	adds	r0, #1
 8004fdc:	f43f af00 	beq.w	8004de0 <_printf_float+0x98>
 8004fe0:	f109 0901 	add.w	r9, r9, #1
 8004fe4:	e7ee      	b.n	8004fc4 <_printf_float+0x27c>
 8004fe6:	bf00      	nop
 8004fe8:	ffffffff 	.word	0xffffffff
 8004fec:	7fefffff 	.word	0x7fefffff
 8004ff0:	08007868 	.word	0x08007868
 8004ff4:	0800786c 	.word	0x0800786c
 8004ff8:	08007870 	.word	0x08007870
 8004ffc:	08007874 	.word	0x08007874
 8005000:	08007878 	.word	0x08007878
 8005004:	9a08      	ldr	r2, [sp, #32]
 8005006:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005008:	429a      	cmp	r2, r3
 800500a:	bfa8      	it	ge
 800500c:	461a      	movge	r2, r3
 800500e:	2a00      	cmp	r2, #0
 8005010:	4691      	mov	r9, r2
 8005012:	dc38      	bgt.n	8005086 <_printf_float+0x33e>
 8005014:	2300      	movs	r3, #0
 8005016:	9305      	str	r3, [sp, #20]
 8005018:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800501c:	f104 021a 	add.w	r2, r4, #26
 8005020:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005022:	9905      	ldr	r1, [sp, #20]
 8005024:	9304      	str	r3, [sp, #16]
 8005026:	eba3 0309 	sub.w	r3, r3, r9
 800502a:	428b      	cmp	r3, r1
 800502c:	dc33      	bgt.n	8005096 <_printf_float+0x34e>
 800502e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005032:	429a      	cmp	r2, r3
 8005034:	db3c      	blt.n	80050b0 <_printf_float+0x368>
 8005036:	6823      	ldr	r3, [r4, #0]
 8005038:	07da      	lsls	r2, r3, #31
 800503a:	d439      	bmi.n	80050b0 <_printf_float+0x368>
 800503c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8005040:	eba2 0903 	sub.w	r9, r2, r3
 8005044:	9b04      	ldr	r3, [sp, #16]
 8005046:	1ad2      	subs	r2, r2, r3
 8005048:	4591      	cmp	r9, r2
 800504a:	bfa8      	it	ge
 800504c:	4691      	movge	r9, r2
 800504e:	f1b9 0f00 	cmp.w	r9, #0
 8005052:	dc35      	bgt.n	80050c0 <_printf_float+0x378>
 8005054:	f04f 0800 	mov.w	r8, #0
 8005058:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800505c:	f104 0a1a 	add.w	sl, r4, #26
 8005060:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005064:	1a9b      	subs	r3, r3, r2
 8005066:	eba3 0309 	sub.w	r3, r3, r9
 800506a:	4543      	cmp	r3, r8
 800506c:	f77f af77 	ble.w	8004f5e <_printf_float+0x216>
 8005070:	2301      	movs	r3, #1
 8005072:	4652      	mov	r2, sl
 8005074:	4631      	mov	r1, r6
 8005076:	4628      	mov	r0, r5
 8005078:	47b8      	blx	r7
 800507a:	3001      	adds	r0, #1
 800507c:	f43f aeb0 	beq.w	8004de0 <_printf_float+0x98>
 8005080:	f108 0801 	add.w	r8, r8, #1
 8005084:	e7ec      	b.n	8005060 <_printf_float+0x318>
 8005086:	4613      	mov	r3, r2
 8005088:	4631      	mov	r1, r6
 800508a:	4642      	mov	r2, r8
 800508c:	4628      	mov	r0, r5
 800508e:	47b8      	blx	r7
 8005090:	3001      	adds	r0, #1
 8005092:	d1bf      	bne.n	8005014 <_printf_float+0x2cc>
 8005094:	e6a4      	b.n	8004de0 <_printf_float+0x98>
 8005096:	2301      	movs	r3, #1
 8005098:	4631      	mov	r1, r6
 800509a:	4628      	mov	r0, r5
 800509c:	9204      	str	r2, [sp, #16]
 800509e:	47b8      	blx	r7
 80050a0:	3001      	adds	r0, #1
 80050a2:	f43f ae9d 	beq.w	8004de0 <_printf_float+0x98>
 80050a6:	9b05      	ldr	r3, [sp, #20]
 80050a8:	9a04      	ldr	r2, [sp, #16]
 80050aa:	3301      	adds	r3, #1
 80050ac:	9305      	str	r3, [sp, #20]
 80050ae:	e7b7      	b.n	8005020 <_printf_float+0x2d8>
 80050b0:	4653      	mov	r3, sl
 80050b2:	465a      	mov	r2, fp
 80050b4:	4631      	mov	r1, r6
 80050b6:	4628      	mov	r0, r5
 80050b8:	47b8      	blx	r7
 80050ba:	3001      	adds	r0, #1
 80050bc:	d1be      	bne.n	800503c <_printf_float+0x2f4>
 80050be:	e68f      	b.n	8004de0 <_printf_float+0x98>
 80050c0:	9a04      	ldr	r2, [sp, #16]
 80050c2:	464b      	mov	r3, r9
 80050c4:	4442      	add	r2, r8
 80050c6:	4631      	mov	r1, r6
 80050c8:	4628      	mov	r0, r5
 80050ca:	47b8      	blx	r7
 80050cc:	3001      	adds	r0, #1
 80050ce:	d1c1      	bne.n	8005054 <_printf_float+0x30c>
 80050d0:	e686      	b.n	8004de0 <_printf_float+0x98>
 80050d2:	9a08      	ldr	r2, [sp, #32]
 80050d4:	2a01      	cmp	r2, #1
 80050d6:	dc01      	bgt.n	80050dc <_printf_float+0x394>
 80050d8:	07db      	lsls	r3, r3, #31
 80050da:	d537      	bpl.n	800514c <_printf_float+0x404>
 80050dc:	2301      	movs	r3, #1
 80050de:	4642      	mov	r2, r8
 80050e0:	4631      	mov	r1, r6
 80050e2:	4628      	mov	r0, r5
 80050e4:	47b8      	blx	r7
 80050e6:	3001      	adds	r0, #1
 80050e8:	f43f ae7a 	beq.w	8004de0 <_printf_float+0x98>
 80050ec:	4653      	mov	r3, sl
 80050ee:	465a      	mov	r2, fp
 80050f0:	4631      	mov	r1, r6
 80050f2:	4628      	mov	r0, r5
 80050f4:	47b8      	blx	r7
 80050f6:	3001      	adds	r0, #1
 80050f8:	f43f ae72 	beq.w	8004de0 <_printf_float+0x98>
 80050fc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005100:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005104:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005108:	9b08      	ldr	r3, [sp, #32]
 800510a:	d01a      	beq.n	8005142 <_printf_float+0x3fa>
 800510c:	3b01      	subs	r3, #1
 800510e:	f108 0201 	add.w	r2, r8, #1
 8005112:	4631      	mov	r1, r6
 8005114:	4628      	mov	r0, r5
 8005116:	47b8      	blx	r7
 8005118:	3001      	adds	r0, #1
 800511a:	d10e      	bne.n	800513a <_printf_float+0x3f2>
 800511c:	e660      	b.n	8004de0 <_printf_float+0x98>
 800511e:	2301      	movs	r3, #1
 8005120:	464a      	mov	r2, r9
 8005122:	4631      	mov	r1, r6
 8005124:	4628      	mov	r0, r5
 8005126:	47b8      	blx	r7
 8005128:	3001      	adds	r0, #1
 800512a:	f43f ae59 	beq.w	8004de0 <_printf_float+0x98>
 800512e:	f108 0801 	add.w	r8, r8, #1
 8005132:	9b08      	ldr	r3, [sp, #32]
 8005134:	3b01      	subs	r3, #1
 8005136:	4543      	cmp	r3, r8
 8005138:	dcf1      	bgt.n	800511e <_printf_float+0x3d6>
 800513a:	9b04      	ldr	r3, [sp, #16]
 800513c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005140:	e6dd      	b.n	8004efe <_printf_float+0x1b6>
 8005142:	f04f 0800 	mov.w	r8, #0
 8005146:	f104 091a 	add.w	r9, r4, #26
 800514a:	e7f2      	b.n	8005132 <_printf_float+0x3ea>
 800514c:	2301      	movs	r3, #1
 800514e:	4642      	mov	r2, r8
 8005150:	e7df      	b.n	8005112 <_printf_float+0x3ca>
 8005152:	2301      	movs	r3, #1
 8005154:	464a      	mov	r2, r9
 8005156:	4631      	mov	r1, r6
 8005158:	4628      	mov	r0, r5
 800515a:	47b8      	blx	r7
 800515c:	3001      	adds	r0, #1
 800515e:	f43f ae3f 	beq.w	8004de0 <_printf_float+0x98>
 8005162:	f108 0801 	add.w	r8, r8, #1
 8005166:	68e3      	ldr	r3, [r4, #12]
 8005168:	9909      	ldr	r1, [sp, #36]	; 0x24
 800516a:	1a5b      	subs	r3, r3, r1
 800516c:	4543      	cmp	r3, r8
 800516e:	dcf0      	bgt.n	8005152 <_printf_float+0x40a>
 8005170:	e6f9      	b.n	8004f66 <_printf_float+0x21e>
 8005172:	f04f 0800 	mov.w	r8, #0
 8005176:	f104 0919 	add.w	r9, r4, #25
 800517a:	e7f4      	b.n	8005166 <_printf_float+0x41e>

0800517c <_printf_common>:
 800517c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005180:	4616      	mov	r6, r2
 8005182:	4699      	mov	r9, r3
 8005184:	688a      	ldr	r2, [r1, #8]
 8005186:	690b      	ldr	r3, [r1, #16]
 8005188:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800518c:	4293      	cmp	r3, r2
 800518e:	bfb8      	it	lt
 8005190:	4613      	movlt	r3, r2
 8005192:	6033      	str	r3, [r6, #0]
 8005194:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005198:	4607      	mov	r7, r0
 800519a:	460c      	mov	r4, r1
 800519c:	b10a      	cbz	r2, 80051a2 <_printf_common+0x26>
 800519e:	3301      	adds	r3, #1
 80051a0:	6033      	str	r3, [r6, #0]
 80051a2:	6823      	ldr	r3, [r4, #0]
 80051a4:	0699      	lsls	r1, r3, #26
 80051a6:	bf42      	ittt	mi
 80051a8:	6833      	ldrmi	r3, [r6, #0]
 80051aa:	3302      	addmi	r3, #2
 80051ac:	6033      	strmi	r3, [r6, #0]
 80051ae:	6825      	ldr	r5, [r4, #0]
 80051b0:	f015 0506 	ands.w	r5, r5, #6
 80051b4:	d106      	bne.n	80051c4 <_printf_common+0x48>
 80051b6:	f104 0a19 	add.w	sl, r4, #25
 80051ba:	68e3      	ldr	r3, [r4, #12]
 80051bc:	6832      	ldr	r2, [r6, #0]
 80051be:	1a9b      	subs	r3, r3, r2
 80051c0:	42ab      	cmp	r3, r5
 80051c2:	dc26      	bgt.n	8005212 <_printf_common+0x96>
 80051c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80051c8:	1e13      	subs	r3, r2, #0
 80051ca:	6822      	ldr	r2, [r4, #0]
 80051cc:	bf18      	it	ne
 80051ce:	2301      	movne	r3, #1
 80051d0:	0692      	lsls	r2, r2, #26
 80051d2:	d42b      	bmi.n	800522c <_printf_common+0xb0>
 80051d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051d8:	4649      	mov	r1, r9
 80051da:	4638      	mov	r0, r7
 80051dc:	47c0      	blx	r8
 80051de:	3001      	adds	r0, #1
 80051e0:	d01e      	beq.n	8005220 <_printf_common+0xa4>
 80051e2:	6823      	ldr	r3, [r4, #0]
 80051e4:	6922      	ldr	r2, [r4, #16]
 80051e6:	f003 0306 	and.w	r3, r3, #6
 80051ea:	2b04      	cmp	r3, #4
 80051ec:	bf02      	ittt	eq
 80051ee:	68e5      	ldreq	r5, [r4, #12]
 80051f0:	6833      	ldreq	r3, [r6, #0]
 80051f2:	1aed      	subeq	r5, r5, r3
 80051f4:	68a3      	ldr	r3, [r4, #8]
 80051f6:	bf0c      	ite	eq
 80051f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80051fc:	2500      	movne	r5, #0
 80051fe:	4293      	cmp	r3, r2
 8005200:	bfc4      	itt	gt
 8005202:	1a9b      	subgt	r3, r3, r2
 8005204:	18ed      	addgt	r5, r5, r3
 8005206:	2600      	movs	r6, #0
 8005208:	341a      	adds	r4, #26
 800520a:	42b5      	cmp	r5, r6
 800520c:	d11a      	bne.n	8005244 <_printf_common+0xc8>
 800520e:	2000      	movs	r0, #0
 8005210:	e008      	b.n	8005224 <_printf_common+0xa8>
 8005212:	2301      	movs	r3, #1
 8005214:	4652      	mov	r2, sl
 8005216:	4649      	mov	r1, r9
 8005218:	4638      	mov	r0, r7
 800521a:	47c0      	blx	r8
 800521c:	3001      	adds	r0, #1
 800521e:	d103      	bne.n	8005228 <_printf_common+0xac>
 8005220:	f04f 30ff 	mov.w	r0, #4294967295
 8005224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005228:	3501      	adds	r5, #1
 800522a:	e7c6      	b.n	80051ba <_printf_common+0x3e>
 800522c:	18e1      	adds	r1, r4, r3
 800522e:	1c5a      	adds	r2, r3, #1
 8005230:	2030      	movs	r0, #48	; 0x30
 8005232:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005236:	4422      	add	r2, r4
 8005238:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800523c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005240:	3302      	adds	r3, #2
 8005242:	e7c7      	b.n	80051d4 <_printf_common+0x58>
 8005244:	2301      	movs	r3, #1
 8005246:	4622      	mov	r2, r4
 8005248:	4649      	mov	r1, r9
 800524a:	4638      	mov	r0, r7
 800524c:	47c0      	blx	r8
 800524e:	3001      	adds	r0, #1
 8005250:	d0e6      	beq.n	8005220 <_printf_common+0xa4>
 8005252:	3601      	adds	r6, #1
 8005254:	e7d9      	b.n	800520a <_printf_common+0x8e>
	...

08005258 <_printf_i>:
 8005258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800525c:	7e0f      	ldrb	r7, [r1, #24]
 800525e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005260:	2f78      	cmp	r7, #120	; 0x78
 8005262:	4691      	mov	r9, r2
 8005264:	4680      	mov	r8, r0
 8005266:	460c      	mov	r4, r1
 8005268:	469a      	mov	sl, r3
 800526a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800526e:	d807      	bhi.n	8005280 <_printf_i+0x28>
 8005270:	2f62      	cmp	r7, #98	; 0x62
 8005272:	d80a      	bhi.n	800528a <_printf_i+0x32>
 8005274:	2f00      	cmp	r7, #0
 8005276:	f000 80d4 	beq.w	8005422 <_printf_i+0x1ca>
 800527a:	2f58      	cmp	r7, #88	; 0x58
 800527c:	f000 80c0 	beq.w	8005400 <_printf_i+0x1a8>
 8005280:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005284:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005288:	e03a      	b.n	8005300 <_printf_i+0xa8>
 800528a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800528e:	2b15      	cmp	r3, #21
 8005290:	d8f6      	bhi.n	8005280 <_printf_i+0x28>
 8005292:	a101      	add	r1, pc, #4	; (adr r1, 8005298 <_printf_i+0x40>)
 8005294:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005298:	080052f1 	.word	0x080052f1
 800529c:	08005305 	.word	0x08005305
 80052a0:	08005281 	.word	0x08005281
 80052a4:	08005281 	.word	0x08005281
 80052a8:	08005281 	.word	0x08005281
 80052ac:	08005281 	.word	0x08005281
 80052b0:	08005305 	.word	0x08005305
 80052b4:	08005281 	.word	0x08005281
 80052b8:	08005281 	.word	0x08005281
 80052bc:	08005281 	.word	0x08005281
 80052c0:	08005281 	.word	0x08005281
 80052c4:	08005409 	.word	0x08005409
 80052c8:	08005331 	.word	0x08005331
 80052cc:	080053c3 	.word	0x080053c3
 80052d0:	08005281 	.word	0x08005281
 80052d4:	08005281 	.word	0x08005281
 80052d8:	0800542b 	.word	0x0800542b
 80052dc:	08005281 	.word	0x08005281
 80052e0:	08005331 	.word	0x08005331
 80052e4:	08005281 	.word	0x08005281
 80052e8:	08005281 	.word	0x08005281
 80052ec:	080053cb 	.word	0x080053cb
 80052f0:	682b      	ldr	r3, [r5, #0]
 80052f2:	1d1a      	adds	r2, r3, #4
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	602a      	str	r2, [r5, #0]
 80052f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80052fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005300:	2301      	movs	r3, #1
 8005302:	e09f      	b.n	8005444 <_printf_i+0x1ec>
 8005304:	6820      	ldr	r0, [r4, #0]
 8005306:	682b      	ldr	r3, [r5, #0]
 8005308:	0607      	lsls	r7, r0, #24
 800530a:	f103 0104 	add.w	r1, r3, #4
 800530e:	6029      	str	r1, [r5, #0]
 8005310:	d501      	bpl.n	8005316 <_printf_i+0xbe>
 8005312:	681e      	ldr	r6, [r3, #0]
 8005314:	e003      	b.n	800531e <_printf_i+0xc6>
 8005316:	0646      	lsls	r6, r0, #25
 8005318:	d5fb      	bpl.n	8005312 <_printf_i+0xba>
 800531a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800531e:	2e00      	cmp	r6, #0
 8005320:	da03      	bge.n	800532a <_printf_i+0xd2>
 8005322:	232d      	movs	r3, #45	; 0x2d
 8005324:	4276      	negs	r6, r6
 8005326:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800532a:	485a      	ldr	r0, [pc, #360]	; (8005494 <_printf_i+0x23c>)
 800532c:	230a      	movs	r3, #10
 800532e:	e012      	b.n	8005356 <_printf_i+0xfe>
 8005330:	682b      	ldr	r3, [r5, #0]
 8005332:	6820      	ldr	r0, [r4, #0]
 8005334:	1d19      	adds	r1, r3, #4
 8005336:	6029      	str	r1, [r5, #0]
 8005338:	0605      	lsls	r5, r0, #24
 800533a:	d501      	bpl.n	8005340 <_printf_i+0xe8>
 800533c:	681e      	ldr	r6, [r3, #0]
 800533e:	e002      	b.n	8005346 <_printf_i+0xee>
 8005340:	0641      	lsls	r1, r0, #25
 8005342:	d5fb      	bpl.n	800533c <_printf_i+0xe4>
 8005344:	881e      	ldrh	r6, [r3, #0]
 8005346:	4853      	ldr	r0, [pc, #332]	; (8005494 <_printf_i+0x23c>)
 8005348:	2f6f      	cmp	r7, #111	; 0x6f
 800534a:	bf0c      	ite	eq
 800534c:	2308      	moveq	r3, #8
 800534e:	230a      	movne	r3, #10
 8005350:	2100      	movs	r1, #0
 8005352:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005356:	6865      	ldr	r5, [r4, #4]
 8005358:	60a5      	str	r5, [r4, #8]
 800535a:	2d00      	cmp	r5, #0
 800535c:	bfa2      	ittt	ge
 800535e:	6821      	ldrge	r1, [r4, #0]
 8005360:	f021 0104 	bicge.w	r1, r1, #4
 8005364:	6021      	strge	r1, [r4, #0]
 8005366:	b90e      	cbnz	r6, 800536c <_printf_i+0x114>
 8005368:	2d00      	cmp	r5, #0
 800536a:	d04b      	beq.n	8005404 <_printf_i+0x1ac>
 800536c:	4615      	mov	r5, r2
 800536e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005372:	fb03 6711 	mls	r7, r3, r1, r6
 8005376:	5dc7      	ldrb	r7, [r0, r7]
 8005378:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800537c:	4637      	mov	r7, r6
 800537e:	42bb      	cmp	r3, r7
 8005380:	460e      	mov	r6, r1
 8005382:	d9f4      	bls.n	800536e <_printf_i+0x116>
 8005384:	2b08      	cmp	r3, #8
 8005386:	d10b      	bne.n	80053a0 <_printf_i+0x148>
 8005388:	6823      	ldr	r3, [r4, #0]
 800538a:	07de      	lsls	r6, r3, #31
 800538c:	d508      	bpl.n	80053a0 <_printf_i+0x148>
 800538e:	6923      	ldr	r3, [r4, #16]
 8005390:	6861      	ldr	r1, [r4, #4]
 8005392:	4299      	cmp	r1, r3
 8005394:	bfde      	ittt	le
 8005396:	2330      	movle	r3, #48	; 0x30
 8005398:	f805 3c01 	strble.w	r3, [r5, #-1]
 800539c:	f105 35ff 	addle.w	r5, r5, #4294967295
 80053a0:	1b52      	subs	r2, r2, r5
 80053a2:	6122      	str	r2, [r4, #16]
 80053a4:	f8cd a000 	str.w	sl, [sp]
 80053a8:	464b      	mov	r3, r9
 80053aa:	aa03      	add	r2, sp, #12
 80053ac:	4621      	mov	r1, r4
 80053ae:	4640      	mov	r0, r8
 80053b0:	f7ff fee4 	bl	800517c <_printf_common>
 80053b4:	3001      	adds	r0, #1
 80053b6:	d14a      	bne.n	800544e <_printf_i+0x1f6>
 80053b8:	f04f 30ff 	mov.w	r0, #4294967295
 80053bc:	b004      	add	sp, #16
 80053be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053c2:	6823      	ldr	r3, [r4, #0]
 80053c4:	f043 0320 	orr.w	r3, r3, #32
 80053c8:	6023      	str	r3, [r4, #0]
 80053ca:	4833      	ldr	r0, [pc, #204]	; (8005498 <_printf_i+0x240>)
 80053cc:	2778      	movs	r7, #120	; 0x78
 80053ce:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80053d2:	6823      	ldr	r3, [r4, #0]
 80053d4:	6829      	ldr	r1, [r5, #0]
 80053d6:	061f      	lsls	r7, r3, #24
 80053d8:	f851 6b04 	ldr.w	r6, [r1], #4
 80053dc:	d402      	bmi.n	80053e4 <_printf_i+0x18c>
 80053de:	065f      	lsls	r7, r3, #25
 80053e0:	bf48      	it	mi
 80053e2:	b2b6      	uxthmi	r6, r6
 80053e4:	07df      	lsls	r7, r3, #31
 80053e6:	bf48      	it	mi
 80053e8:	f043 0320 	orrmi.w	r3, r3, #32
 80053ec:	6029      	str	r1, [r5, #0]
 80053ee:	bf48      	it	mi
 80053f0:	6023      	strmi	r3, [r4, #0]
 80053f2:	b91e      	cbnz	r6, 80053fc <_printf_i+0x1a4>
 80053f4:	6823      	ldr	r3, [r4, #0]
 80053f6:	f023 0320 	bic.w	r3, r3, #32
 80053fa:	6023      	str	r3, [r4, #0]
 80053fc:	2310      	movs	r3, #16
 80053fe:	e7a7      	b.n	8005350 <_printf_i+0xf8>
 8005400:	4824      	ldr	r0, [pc, #144]	; (8005494 <_printf_i+0x23c>)
 8005402:	e7e4      	b.n	80053ce <_printf_i+0x176>
 8005404:	4615      	mov	r5, r2
 8005406:	e7bd      	b.n	8005384 <_printf_i+0x12c>
 8005408:	682b      	ldr	r3, [r5, #0]
 800540a:	6826      	ldr	r6, [r4, #0]
 800540c:	6961      	ldr	r1, [r4, #20]
 800540e:	1d18      	adds	r0, r3, #4
 8005410:	6028      	str	r0, [r5, #0]
 8005412:	0635      	lsls	r5, r6, #24
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	d501      	bpl.n	800541c <_printf_i+0x1c4>
 8005418:	6019      	str	r1, [r3, #0]
 800541a:	e002      	b.n	8005422 <_printf_i+0x1ca>
 800541c:	0670      	lsls	r0, r6, #25
 800541e:	d5fb      	bpl.n	8005418 <_printf_i+0x1c0>
 8005420:	8019      	strh	r1, [r3, #0]
 8005422:	2300      	movs	r3, #0
 8005424:	6123      	str	r3, [r4, #16]
 8005426:	4615      	mov	r5, r2
 8005428:	e7bc      	b.n	80053a4 <_printf_i+0x14c>
 800542a:	682b      	ldr	r3, [r5, #0]
 800542c:	1d1a      	adds	r2, r3, #4
 800542e:	602a      	str	r2, [r5, #0]
 8005430:	681d      	ldr	r5, [r3, #0]
 8005432:	6862      	ldr	r2, [r4, #4]
 8005434:	2100      	movs	r1, #0
 8005436:	4628      	mov	r0, r5
 8005438:	f7fa ff02 	bl	8000240 <memchr>
 800543c:	b108      	cbz	r0, 8005442 <_printf_i+0x1ea>
 800543e:	1b40      	subs	r0, r0, r5
 8005440:	6060      	str	r0, [r4, #4]
 8005442:	6863      	ldr	r3, [r4, #4]
 8005444:	6123      	str	r3, [r4, #16]
 8005446:	2300      	movs	r3, #0
 8005448:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800544c:	e7aa      	b.n	80053a4 <_printf_i+0x14c>
 800544e:	6923      	ldr	r3, [r4, #16]
 8005450:	462a      	mov	r2, r5
 8005452:	4649      	mov	r1, r9
 8005454:	4640      	mov	r0, r8
 8005456:	47d0      	blx	sl
 8005458:	3001      	adds	r0, #1
 800545a:	d0ad      	beq.n	80053b8 <_printf_i+0x160>
 800545c:	6823      	ldr	r3, [r4, #0]
 800545e:	079b      	lsls	r3, r3, #30
 8005460:	d413      	bmi.n	800548a <_printf_i+0x232>
 8005462:	68e0      	ldr	r0, [r4, #12]
 8005464:	9b03      	ldr	r3, [sp, #12]
 8005466:	4298      	cmp	r0, r3
 8005468:	bfb8      	it	lt
 800546a:	4618      	movlt	r0, r3
 800546c:	e7a6      	b.n	80053bc <_printf_i+0x164>
 800546e:	2301      	movs	r3, #1
 8005470:	4632      	mov	r2, r6
 8005472:	4649      	mov	r1, r9
 8005474:	4640      	mov	r0, r8
 8005476:	47d0      	blx	sl
 8005478:	3001      	adds	r0, #1
 800547a:	d09d      	beq.n	80053b8 <_printf_i+0x160>
 800547c:	3501      	adds	r5, #1
 800547e:	68e3      	ldr	r3, [r4, #12]
 8005480:	9903      	ldr	r1, [sp, #12]
 8005482:	1a5b      	subs	r3, r3, r1
 8005484:	42ab      	cmp	r3, r5
 8005486:	dcf2      	bgt.n	800546e <_printf_i+0x216>
 8005488:	e7eb      	b.n	8005462 <_printf_i+0x20a>
 800548a:	2500      	movs	r5, #0
 800548c:	f104 0619 	add.w	r6, r4, #25
 8005490:	e7f5      	b.n	800547e <_printf_i+0x226>
 8005492:	bf00      	nop
 8005494:	0800787a 	.word	0x0800787a
 8005498:	0800788b 	.word	0x0800788b

0800549c <std>:
 800549c:	2300      	movs	r3, #0
 800549e:	b510      	push	{r4, lr}
 80054a0:	4604      	mov	r4, r0
 80054a2:	e9c0 3300 	strd	r3, r3, [r0]
 80054a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80054aa:	6083      	str	r3, [r0, #8]
 80054ac:	8181      	strh	r1, [r0, #12]
 80054ae:	6643      	str	r3, [r0, #100]	; 0x64
 80054b0:	81c2      	strh	r2, [r0, #14]
 80054b2:	6183      	str	r3, [r0, #24]
 80054b4:	4619      	mov	r1, r3
 80054b6:	2208      	movs	r2, #8
 80054b8:	305c      	adds	r0, #92	; 0x5c
 80054ba:	f000 f916 	bl	80056ea <memset>
 80054be:	4b05      	ldr	r3, [pc, #20]	; (80054d4 <std+0x38>)
 80054c0:	6263      	str	r3, [r4, #36]	; 0x24
 80054c2:	4b05      	ldr	r3, [pc, #20]	; (80054d8 <std+0x3c>)
 80054c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80054c6:	4b05      	ldr	r3, [pc, #20]	; (80054dc <std+0x40>)
 80054c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80054ca:	4b05      	ldr	r3, [pc, #20]	; (80054e0 <std+0x44>)
 80054cc:	6224      	str	r4, [r4, #32]
 80054ce:	6323      	str	r3, [r4, #48]	; 0x30
 80054d0:	bd10      	pop	{r4, pc}
 80054d2:	bf00      	nop
 80054d4:	08005665 	.word	0x08005665
 80054d8:	08005687 	.word	0x08005687
 80054dc:	080056bf 	.word	0x080056bf
 80054e0:	080056e3 	.word	0x080056e3

080054e4 <stdio_exit_handler>:
 80054e4:	4a02      	ldr	r2, [pc, #8]	; (80054f0 <stdio_exit_handler+0xc>)
 80054e6:	4903      	ldr	r1, [pc, #12]	; (80054f4 <stdio_exit_handler+0x10>)
 80054e8:	4803      	ldr	r0, [pc, #12]	; (80054f8 <stdio_exit_handler+0x14>)
 80054ea:	f000 b869 	b.w	80055c0 <_fwalk_sglue>
 80054ee:	bf00      	nop
 80054f0:	2000000c 	.word	0x2000000c
 80054f4:	08007085 	.word	0x08007085
 80054f8:	20000018 	.word	0x20000018

080054fc <cleanup_stdio>:
 80054fc:	6841      	ldr	r1, [r0, #4]
 80054fe:	4b0c      	ldr	r3, [pc, #48]	; (8005530 <cleanup_stdio+0x34>)
 8005500:	4299      	cmp	r1, r3
 8005502:	b510      	push	{r4, lr}
 8005504:	4604      	mov	r4, r0
 8005506:	d001      	beq.n	800550c <cleanup_stdio+0x10>
 8005508:	f001 fdbc 	bl	8007084 <_fflush_r>
 800550c:	68a1      	ldr	r1, [r4, #8]
 800550e:	4b09      	ldr	r3, [pc, #36]	; (8005534 <cleanup_stdio+0x38>)
 8005510:	4299      	cmp	r1, r3
 8005512:	d002      	beq.n	800551a <cleanup_stdio+0x1e>
 8005514:	4620      	mov	r0, r4
 8005516:	f001 fdb5 	bl	8007084 <_fflush_r>
 800551a:	68e1      	ldr	r1, [r4, #12]
 800551c:	4b06      	ldr	r3, [pc, #24]	; (8005538 <cleanup_stdio+0x3c>)
 800551e:	4299      	cmp	r1, r3
 8005520:	d004      	beq.n	800552c <cleanup_stdio+0x30>
 8005522:	4620      	mov	r0, r4
 8005524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005528:	f001 bdac 	b.w	8007084 <_fflush_r>
 800552c:	bd10      	pop	{r4, pc}
 800552e:	bf00      	nop
 8005530:	20000474 	.word	0x20000474
 8005534:	200004dc 	.word	0x200004dc
 8005538:	20000544 	.word	0x20000544

0800553c <global_stdio_init.part.0>:
 800553c:	b510      	push	{r4, lr}
 800553e:	4b0b      	ldr	r3, [pc, #44]	; (800556c <global_stdio_init.part.0+0x30>)
 8005540:	4c0b      	ldr	r4, [pc, #44]	; (8005570 <global_stdio_init.part.0+0x34>)
 8005542:	4a0c      	ldr	r2, [pc, #48]	; (8005574 <global_stdio_init.part.0+0x38>)
 8005544:	601a      	str	r2, [r3, #0]
 8005546:	4620      	mov	r0, r4
 8005548:	2200      	movs	r2, #0
 800554a:	2104      	movs	r1, #4
 800554c:	f7ff ffa6 	bl	800549c <std>
 8005550:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005554:	2201      	movs	r2, #1
 8005556:	2109      	movs	r1, #9
 8005558:	f7ff ffa0 	bl	800549c <std>
 800555c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005560:	2202      	movs	r2, #2
 8005562:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005566:	2112      	movs	r1, #18
 8005568:	f7ff bf98 	b.w	800549c <std>
 800556c:	200005ac 	.word	0x200005ac
 8005570:	20000474 	.word	0x20000474
 8005574:	080054e5 	.word	0x080054e5

08005578 <__sfp_lock_acquire>:
 8005578:	4801      	ldr	r0, [pc, #4]	; (8005580 <__sfp_lock_acquire+0x8>)
 800557a:	f000 b933 	b.w	80057e4 <__retarget_lock_acquire_recursive>
 800557e:	bf00      	nop
 8005580:	200005b5 	.word	0x200005b5

08005584 <__sfp_lock_release>:
 8005584:	4801      	ldr	r0, [pc, #4]	; (800558c <__sfp_lock_release+0x8>)
 8005586:	f000 b92e 	b.w	80057e6 <__retarget_lock_release_recursive>
 800558a:	bf00      	nop
 800558c:	200005b5 	.word	0x200005b5

08005590 <__sinit>:
 8005590:	b510      	push	{r4, lr}
 8005592:	4604      	mov	r4, r0
 8005594:	f7ff fff0 	bl	8005578 <__sfp_lock_acquire>
 8005598:	6a23      	ldr	r3, [r4, #32]
 800559a:	b11b      	cbz	r3, 80055a4 <__sinit+0x14>
 800559c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055a0:	f7ff bff0 	b.w	8005584 <__sfp_lock_release>
 80055a4:	4b04      	ldr	r3, [pc, #16]	; (80055b8 <__sinit+0x28>)
 80055a6:	6223      	str	r3, [r4, #32]
 80055a8:	4b04      	ldr	r3, [pc, #16]	; (80055bc <__sinit+0x2c>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d1f5      	bne.n	800559c <__sinit+0xc>
 80055b0:	f7ff ffc4 	bl	800553c <global_stdio_init.part.0>
 80055b4:	e7f2      	b.n	800559c <__sinit+0xc>
 80055b6:	bf00      	nop
 80055b8:	080054fd 	.word	0x080054fd
 80055bc:	200005ac 	.word	0x200005ac

080055c0 <_fwalk_sglue>:
 80055c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055c4:	4607      	mov	r7, r0
 80055c6:	4688      	mov	r8, r1
 80055c8:	4614      	mov	r4, r2
 80055ca:	2600      	movs	r6, #0
 80055cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80055d0:	f1b9 0901 	subs.w	r9, r9, #1
 80055d4:	d505      	bpl.n	80055e2 <_fwalk_sglue+0x22>
 80055d6:	6824      	ldr	r4, [r4, #0]
 80055d8:	2c00      	cmp	r4, #0
 80055da:	d1f7      	bne.n	80055cc <_fwalk_sglue+0xc>
 80055dc:	4630      	mov	r0, r6
 80055de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055e2:	89ab      	ldrh	r3, [r5, #12]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d907      	bls.n	80055f8 <_fwalk_sglue+0x38>
 80055e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80055ec:	3301      	adds	r3, #1
 80055ee:	d003      	beq.n	80055f8 <_fwalk_sglue+0x38>
 80055f0:	4629      	mov	r1, r5
 80055f2:	4638      	mov	r0, r7
 80055f4:	47c0      	blx	r8
 80055f6:	4306      	orrs	r6, r0
 80055f8:	3568      	adds	r5, #104	; 0x68
 80055fa:	e7e9      	b.n	80055d0 <_fwalk_sglue+0x10>

080055fc <sniprintf>:
 80055fc:	b40c      	push	{r2, r3}
 80055fe:	b530      	push	{r4, r5, lr}
 8005600:	4b17      	ldr	r3, [pc, #92]	; (8005660 <sniprintf+0x64>)
 8005602:	1e0c      	subs	r4, r1, #0
 8005604:	681d      	ldr	r5, [r3, #0]
 8005606:	b09d      	sub	sp, #116	; 0x74
 8005608:	da08      	bge.n	800561c <sniprintf+0x20>
 800560a:	238b      	movs	r3, #139	; 0x8b
 800560c:	602b      	str	r3, [r5, #0]
 800560e:	f04f 30ff 	mov.w	r0, #4294967295
 8005612:	b01d      	add	sp, #116	; 0x74
 8005614:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005618:	b002      	add	sp, #8
 800561a:	4770      	bx	lr
 800561c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005620:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005624:	bf14      	ite	ne
 8005626:	f104 33ff 	addne.w	r3, r4, #4294967295
 800562a:	4623      	moveq	r3, r4
 800562c:	9304      	str	r3, [sp, #16]
 800562e:	9307      	str	r3, [sp, #28]
 8005630:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005634:	9002      	str	r0, [sp, #8]
 8005636:	9006      	str	r0, [sp, #24]
 8005638:	f8ad 3016 	strh.w	r3, [sp, #22]
 800563c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800563e:	ab21      	add	r3, sp, #132	; 0x84
 8005640:	a902      	add	r1, sp, #8
 8005642:	4628      	mov	r0, r5
 8005644:	9301      	str	r3, [sp, #4]
 8005646:	f001 fb99 	bl	8006d7c <_svfiprintf_r>
 800564a:	1c43      	adds	r3, r0, #1
 800564c:	bfbc      	itt	lt
 800564e:	238b      	movlt	r3, #139	; 0x8b
 8005650:	602b      	strlt	r3, [r5, #0]
 8005652:	2c00      	cmp	r4, #0
 8005654:	d0dd      	beq.n	8005612 <sniprintf+0x16>
 8005656:	9b02      	ldr	r3, [sp, #8]
 8005658:	2200      	movs	r2, #0
 800565a:	701a      	strb	r2, [r3, #0]
 800565c:	e7d9      	b.n	8005612 <sniprintf+0x16>
 800565e:	bf00      	nop
 8005660:	20000064 	.word	0x20000064

08005664 <__sread>:
 8005664:	b510      	push	{r4, lr}
 8005666:	460c      	mov	r4, r1
 8005668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800566c:	f000 f86c 	bl	8005748 <_read_r>
 8005670:	2800      	cmp	r0, #0
 8005672:	bfab      	itete	ge
 8005674:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005676:	89a3      	ldrhlt	r3, [r4, #12]
 8005678:	181b      	addge	r3, r3, r0
 800567a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800567e:	bfac      	ite	ge
 8005680:	6563      	strge	r3, [r4, #84]	; 0x54
 8005682:	81a3      	strhlt	r3, [r4, #12]
 8005684:	bd10      	pop	{r4, pc}

08005686 <__swrite>:
 8005686:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800568a:	461f      	mov	r7, r3
 800568c:	898b      	ldrh	r3, [r1, #12]
 800568e:	05db      	lsls	r3, r3, #23
 8005690:	4605      	mov	r5, r0
 8005692:	460c      	mov	r4, r1
 8005694:	4616      	mov	r6, r2
 8005696:	d505      	bpl.n	80056a4 <__swrite+0x1e>
 8005698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800569c:	2302      	movs	r3, #2
 800569e:	2200      	movs	r2, #0
 80056a0:	f000 f840 	bl	8005724 <_lseek_r>
 80056a4:	89a3      	ldrh	r3, [r4, #12]
 80056a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80056ae:	81a3      	strh	r3, [r4, #12]
 80056b0:	4632      	mov	r2, r6
 80056b2:	463b      	mov	r3, r7
 80056b4:	4628      	mov	r0, r5
 80056b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056ba:	f000 b857 	b.w	800576c <_write_r>

080056be <__sseek>:
 80056be:	b510      	push	{r4, lr}
 80056c0:	460c      	mov	r4, r1
 80056c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056c6:	f000 f82d 	bl	8005724 <_lseek_r>
 80056ca:	1c43      	adds	r3, r0, #1
 80056cc:	89a3      	ldrh	r3, [r4, #12]
 80056ce:	bf15      	itete	ne
 80056d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80056d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80056d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80056da:	81a3      	strheq	r3, [r4, #12]
 80056dc:	bf18      	it	ne
 80056de:	81a3      	strhne	r3, [r4, #12]
 80056e0:	bd10      	pop	{r4, pc}

080056e2 <__sclose>:
 80056e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056e6:	f000 b80d 	b.w	8005704 <_close_r>

080056ea <memset>:
 80056ea:	4402      	add	r2, r0
 80056ec:	4603      	mov	r3, r0
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d100      	bne.n	80056f4 <memset+0xa>
 80056f2:	4770      	bx	lr
 80056f4:	f803 1b01 	strb.w	r1, [r3], #1
 80056f8:	e7f9      	b.n	80056ee <memset+0x4>
	...

080056fc <_localeconv_r>:
 80056fc:	4800      	ldr	r0, [pc, #0]	; (8005700 <_localeconv_r+0x4>)
 80056fe:	4770      	bx	lr
 8005700:	20000158 	.word	0x20000158

08005704 <_close_r>:
 8005704:	b538      	push	{r3, r4, r5, lr}
 8005706:	4d06      	ldr	r5, [pc, #24]	; (8005720 <_close_r+0x1c>)
 8005708:	2300      	movs	r3, #0
 800570a:	4604      	mov	r4, r0
 800570c:	4608      	mov	r0, r1
 800570e:	602b      	str	r3, [r5, #0]
 8005710:	f7fb fafd 	bl	8000d0e <_close>
 8005714:	1c43      	adds	r3, r0, #1
 8005716:	d102      	bne.n	800571e <_close_r+0x1a>
 8005718:	682b      	ldr	r3, [r5, #0]
 800571a:	b103      	cbz	r3, 800571e <_close_r+0x1a>
 800571c:	6023      	str	r3, [r4, #0]
 800571e:	bd38      	pop	{r3, r4, r5, pc}
 8005720:	200005b0 	.word	0x200005b0

08005724 <_lseek_r>:
 8005724:	b538      	push	{r3, r4, r5, lr}
 8005726:	4d07      	ldr	r5, [pc, #28]	; (8005744 <_lseek_r+0x20>)
 8005728:	4604      	mov	r4, r0
 800572a:	4608      	mov	r0, r1
 800572c:	4611      	mov	r1, r2
 800572e:	2200      	movs	r2, #0
 8005730:	602a      	str	r2, [r5, #0]
 8005732:	461a      	mov	r2, r3
 8005734:	f7fb fb12 	bl	8000d5c <_lseek>
 8005738:	1c43      	adds	r3, r0, #1
 800573a:	d102      	bne.n	8005742 <_lseek_r+0x1e>
 800573c:	682b      	ldr	r3, [r5, #0]
 800573e:	b103      	cbz	r3, 8005742 <_lseek_r+0x1e>
 8005740:	6023      	str	r3, [r4, #0]
 8005742:	bd38      	pop	{r3, r4, r5, pc}
 8005744:	200005b0 	.word	0x200005b0

08005748 <_read_r>:
 8005748:	b538      	push	{r3, r4, r5, lr}
 800574a:	4d07      	ldr	r5, [pc, #28]	; (8005768 <_read_r+0x20>)
 800574c:	4604      	mov	r4, r0
 800574e:	4608      	mov	r0, r1
 8005750:	4611      	mov	r1, r2
 8005752:	2200      	movs	r2, #0
 8005754:	602a      	str	r2, [r5, #0]
 8005756:	461a      	mov	r2, r3
 8005758:	f7fb faa0 	bl	8000c9c <_read>
 800575c:	1c43      	adds	r3, r0, #1
 800575e:	d102      	bne.n	8005766 <_read_r+0x1e>
 8005760:	682b      	ldr	r3, [r5, #0]
 8005762:	b103      	cbz	r3, 8005766 <_read_r+0x1e>
 8005764:	6023      	str	r3, [r4, #0]
 8005766:	bd38      	pop	{r3, r4, r5, pc}
 8005768:	200005b0 	.word	0x200005b0

0800576c <_write_r>:
 800576c:	b538      	push	{r3, r4, r5, lr}
 800576e:	4d07      	ldr	r5, [pc, #28]	; (800578c <_write_r+0x20>)
 8005770:	4604      	mov	r4, r0
 8005772:	4608      	mov	r0, r1
 8005774:	4611      	mov	r1, r2
 8005776:	2200      	movs	r2, #0
 8005778:	602a      	str	r2, [r5, #0]
 800577a:	461a      	mov	r2, r3
 800577c:	f7fb faab 	bl	8000cd6 <_write>
 8005780:	1c43      	adds	r3, r0, #1
 8005782:	d102      	bne.n	800578a <_write_r+0x1e>
 8005784:	682b      	ldr	r3, [r5, #0]
 8005786:	b103      	cbz	r3, 800578a <_write_r+0x1e>
 8005788:	6023      	str	r3, [r4, #0]
 800578a:	bd38      	pop	{r3, r4, r5, pc}
 800578c:	200005b0 	.word	0x200005b0

08005790 <__errno>:
 8005790:	4b01      	ldr	r3, [pc, #4]	; (8005798 <__errno+0x8>)
 8005792:	6818      	ldr	r0, [r3, #0]
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop
 8005798:	20000064 	.word	0x20000064

0800579c <__libc_init_array>:
 800579c:	b570      	push	{r4, r5, r6, lr}
 800579e:	4d0d      	ldr	r5, [pc, #52]	; (80057d4 <__libc_init_array+0x38>)
 80057a0:	4c0d      	ldr	r4, [pc, #52]	; (80057d8 <__libc_init_array+0x3c>)
 80057a2:	1b64      	subs	r4, r4, r5
 80057a4:	10a4      	asrs	r4, r4, #2
 80057a6:	2600      	movs	r6, #0
 80057a8:	42a6      	cmp	r6, r4
 80057aa:	d109      	bne.n	80057c0 <__libc_init_array+0x24>
 80057ac:	4d0b      	ldr	r5, [pc, #44]	; (80057dc <__libc_init_array+0x40>)
 80057ae:	4c0c      	ldr	r4, [pc, #48]	; (80057e0 <__libc_init_array+0x44>)
 80057b0:	f002 f80c 	bl	80077cc <_init>
 80057b4:	1b64      	subs	r4, r4, r5
 80057b6:	10a4      	asrs	r4, r4, #2
 80057b8:	2600      	movs	r6, #0
 80057ba:	42a6      	cmp	r6, r4
 80057bc:	d105      	bne.n	80057ca <__libc_init_array+0x2e>
 80057be:	bd70      	pop	{r4, r5, r6, pc}
 80057c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80057c4:	4798      	blx	r3
 80057c6:	3601      	adds	r6, #1
 80057c8:	e7ee      	b.n	80057a8 <__libc_init_array+0xc>
 80057ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80057ce:	4798      	blx	r3
 80057d0:	3601      	adds	r6, #1
 80057d2:	e7f2      	b.n	80057ba <__libc_init_array+0x1e>
 80057d4:	08007be4 	.word	0x08007be4
 80057d8:	08007be4 	.word	0x08007be4
 80057dc:	08007be4 	.word	0x08007be4
 80057e0:	08007be8 	.word	0x08007be8

080057e4 <__retarget_lock_acquire_recursive>:
 80057e4:	4770      	bx	lr

080057e6 <__retarget_lock_release_recursive>:
 80057e6:	4770      	bx	lr

080057e8 <quorem>:
 80057e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057ec:	6903      	ldr	r3, [r0, #16]
 80057ee:	690c      	ldr	r4, [r1, #16]
 80057f0:	42a3      	cmp	r3, r4
 80057f2:	4607      	mov	r7, r0
 80057f4:	db7e      	blt.n	80058f4 <quorem+0x10c>
 80057f6:	3c01      	subs	r4, #1
 80057f8:	f101 0814 	add.w	r8, r1, #20
 80057fc:	f100 0514 	add.w	r5, r0, #20
 8005800:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005804:	9301      	str	r3, [sp, #4]
 8005806:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800580a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800580e:	3301      	adds	r3, #1
 8005810:	429a      	cmp	r2, r3
 8005812:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005816:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800581a:	fbb2 f6f3 	udiv	r6, r2, r3
 800581e:	d331      	bcc.n	8005884 <quorem+0x9c>
 8005820:	f04f 0e00 	mov.w	lr, #0
 8005824:	4640      	mov	r0, r8
 8005826:	46ac      	mov	ip, r5
 8005828:	46f2      	mov	sl, lr
 800582a:	f850 2b04 	ldr.w	r2, [r0], #4
 800582e:	b293      	uxth	r3, r2
 8005830:	fb06 e303 	mla	r3, r6, r3, lr
 8005834:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005838:	0c1a      	lsrs	r2, r3, #16
 800583a:	b29b      	uxth	r3, r3
 800583c:	ebaa 0303 	sub.w	r3, sl, r3
 8005840:	f8dc a000 	ldr.w	sl, [ip]
 8005844:	fa13 f38a 	uxtah	r3, r3, sl
 8005848:	fb06 220e 	mla	r2, r6, lr, r2
 800584c:	9300      	str	r3, [sp, #0]
 800584e:	9b00      	ldr	r3, [sp, #0]
 8005850:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005854:	b292      	uxth	r2, r2
 8005856:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800585a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800585e:	f8bd 3000 	ldrh.w	r3, [sp]
 8005862:	4581      	cmp	r9, r0
 8005864:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005868:	f84c 3b04 	str.w	r3, [ip], #4
 800586c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005870:	d2db      	bcs.n	800582a <quorem+0x42>
 8005872:	f855 300b 	ldr.w	r3, [r5, fp]
 8005876:	b92b      	cbnz	r3, 8005884 <quorem+0x9c>
 8005878:	9b01      	ldr	r3, [sp, #4]
 800587a:	3b04      	subs	r3, #4
 800587c:	429d      	cmp	r5, r3
 800587e:	461a      	mov	r2, r3
 8005880:	d32c      	bcc.n	80058dc <quorem+0xf4>
 8005882:	613c      	str	r4, [r7, #16]
 8005884:	4638      	mov	r0, r7
 8005886:	f001 f91f 	bl	8006ac8 <__mcmp>
 800588a:	2800      	cmp	r0, #0
 800588c:	db22      	blt.n	80058d4 <quorem+0xec>
 800588e:	3601      	adds	r6, #1
 8005890:	4629      	mov	r1, r5
 8005892:	2000      	movs	r0, #0
 8005894:	f858 2b04 	ldr.w	r2, [r8], #4
 8005898:	f8d1 c000 	ldr.w	ip, [r1]
 800589c:	b293      	uxth	r3, r2
 800589e:	1ac3      	subs	r3, r0, r3
 80058a0:	0c12      	lsrs	r2, r2, #16
 80058a2:	fa13 f38c 	uxtah	r3, r3, ip
 80058a6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80058aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058b4:	45c1      	cmp	r9, r8
 80058b6:	f841 3b04 	str.w	r3, [r1], #4
 80058ba:	ea4f 4022 	mov.w	r0, r2, asr #16
 80058be:	d2e9      	bcs.n	8005894 <quorem+0xac>
 80058c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80058c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80058c8:	b922      	cbnz	r2, 80058d4 <quorem+0xec>
 80058ca:	3b04      	subs	r3, #4
 80058cc:	429d      	cmp	r5, r3
 80058ce:	461a      	mov	r2, r3
 80058d0:	d30a      	bcc.n	80058e8 <quorem+0x100>
 80058d2:	613c      	str	r4, [r7, #16]
 80058d4:	4630      	mov	r0, r6
 80058d6:	b003      	add	sp, #12
 80058d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058dc:	6812      	ldr	r2, [r2, #0]
 80058de:	3b04      	subs	r3, #4
 80058e0:	2a00      	cmp	r2, #0
 80058e2:	d1ce      	bne.n	8005882 <quorem+0x9a>
 80058e4:	3c01      	subs	r4, #1
 80058e6:	e7c9      	b.n	800587c <quorem+0x94>
 80058e8:	6812      	ldr	r2, [r2, #0]
 80058ea:	3b04      	subs	r3, #4
 80058ec:	2a00      	cmp	r2, #0
 80058ee:	d1f0      	bne.n	80058d2 <quorem+0xea>
 80058f0:	3c01      	subs	r4, #1
 80058f2:	e7eb      	b.n	80058cc <quorem+0xe4>
 80058f4:	2000      	movs	r0, #0
 80058f6:	e7ee      	b.n	80058d6 <quorem+0xee>

080058f8 <_dtoa_r>:
 80058f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058fc:	ed2d 8b02 	vpush	{d8}
 8005900:	69c5      	ldr	r5, [r0, #28]
 8005902:	b091      	sub	sp, #68	; 0x44
 8005904:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005908:	ec59 8b10 	vmov	r8, r9, d0
 800590c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800590e:	9106      	str	r1, [sp, #24]
 8005910:	4606      	mov	r6, r0
 8005912:	9208      	str	r2, [sp, #32]
 8005914:	930c      	str	r3, [sp, #48]	; 0x30
 8005916:	b975      	cbnz	r5, 8005936 <_dtoa_r+0x3e>
 8005918:	2010      	movs	r0, #16
 800591a:	f000 fda5 	bl	8006468 <malloc>
 800591e:	4602      	mov	r2, r0
 8005920:	61f0      	str	r0, [r6, #28]
 8005922:	b920      	cbnz	r0, 800592e <_dtoa_r+0x36>
 8005924:	4ba6      	ldr	r3, [pc, #664]	; (8005bc0 <_dtoa_r+0x2c8>)
 8005926:	21ef      	movs	r1, #239	; 0xef
 8005928:	48a6      	ldr	r0, [pc, #664]	; (8005bc4 <_dtoa_r+0x2cc>)
 800592a:	f001 fc0b 	bl	8007144 <__assert_func>
 800592e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005932:	6005      	str	r5, [r0, #0]
 8005934:	60c5      	str	r5, [r0, #12]
 8005936:	69f3      	ldr	r3, [r6, #28]
 8005938:	6819      	ldr	r1, [r3, #0]
 800593a:	b151      	cbz	r1, 8005952 <_dtoa_r+0x5a>
 800593c:	685a      	ldr	r2, [r3, #4]
 800593e:	604a      	str	r2, [r1, #4]
 8005940:	2301      	movs	r3, #1
 8005942:	4093      	lsls	r3, r2
 8005944:	608b      	str	r3, [r1, #8]
 8005946:	4630      	mov	r0, r6
 8005948:	f000 fe82 	bl	8006650 <_Bfree>
 800594c:	69f3      	ldr	r3, [r6, #28]
 800594e:	2200      	movs	r2, #0
 8005950:	601a      	str	r2, [r3, #0]
 8005952:	f1b9 0300 	subs.w	r3, r9, #0
 8005956:	bfbb      	ittet	lt
 8005958:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800595c:	9303      	strlt	r3, [sp, #12]
 800595e:	2300      	movge	r3, #0
 8005960:	2201      	movlt	r2, #1
 8005962:	bfac      	ite	ge
 8005964:	6023      	strge	r3, [r4, #0]
 8005966:	6022      	strlt	r2, [r4, #0]
 8005968:	4b97      	ldr	r3, [pc, #604]	; (8005bc8 <_dtoa_r+0x2d0>)
 800596a:	9c03      	ldr	r4, [sp, #12]
 800596c:	43a3      	bics	r3, r4
 800596e:	d11c      	bne.n	80059aa <_dtoa_r+0xb2>
 8005970:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005972:	f242 730f 	movw	r3, #9999	; 0x270f
 8005976:	6013      	str	r3, [r2, #0]
 8005978:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800597c:	ea53 0308 	orrs.w	r3, r3, r8
 8005980:	f000 84fb 	beq.w	800637a <_dtoa_r+0xa82>
 8005984:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005986:	b963      	cbnz	r3, 80059a2 <_dtoa_r+0xaa>
 8005988:	4b90      	ldr	r3, [pc, #576]	; (8005bcc <_dtoa_r+0x2d4>)
 800598a:	e020      	b.n	80059ce <_dtoa_r+0xd6>
 800598c:	4b90      	ldr	r3, [pc, #576]	; (8005bd0 <_dtoa_r+0x2d8>)
 800598e:	9301      	str	r3, [sp, #4]
 8005990:	3308      	adds	r3, #8
 8005992:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005994:	6013      	str	r3, [r2, #0]
 8005996:	9801      	ldr	r0, [sp, #4]
 8005998:	b011      	add	sp, #68	; 0x44
 800599a:	ecbd 8b02 	vpop	{d8}
 800599e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059a2:	4b8a      	ldr	r3, [pc, #552]	; (8005bcc <_dtoa_r+0x2d4>)
 80059a4:	9301      	str	r3, [sp, #4]
 80059a6:	3303      	adds	r3, #3
 80059a8:	e7f3      	b.n	8005992 <_dtoa_r+0x9a>
 80059aa:	ed9d 8b02 	vldr	d8, [sp, #8]
 80059ae:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80059b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059b6:	d10c      	bne.n	80059d2 <_dtoa_r+0xda>
 80059b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059ba:	2301      	movs	r3, #1
 80059bc:	6013      	str	r3, [r2, #0]
 80059be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	f000 84d7 	beq.w	8006374 <_dtoa_r+0xa7c>
 80059c6:	4b83      	ldr	r3, [pc, #524]	; (8005bd4 <_dtoa_r+0x2dc>)
 80059c8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80059ca:	6013      	str	r3, [r2, #0]
 80059cc:	3b01      	subs	r3, #1
 80059ce:	9301      	str	r3, [sp, #4]
 80059d0:	e7e1      	b.n	8005996 <_dtoa_r+0x9e>
 80059d2:	aa0e      	add	r2, sp, #56	; 0x38
 80059d4:	a90f      	add	r1, sp, #60	; 0x3c
 80059d6:	4630      	mov	r0, r6
 80059d8:	eeb0 0b48 	vmov.f64	d0, d8
 80059dc:	f001 f91a 	bl	8006c14 <__d2b>
 80059e0:	f3c4 530a 	ubfx	r3, r4, #20, #11
 80059e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80059e6:	4605      	mov	r5, r0
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d046      	beq.n	8005a7a <_dtoa_r+0x182>
 80059ec:	eeb0 7b48 	vmov.f64	d7, d8
 80059f0:	ee18 1a90 	vmov	r1, s17
 80059f4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80059f8:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 80059fc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005a00:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005a04:	2000      	movs	r0, #0
 8005a06:	ee07 1a90 	vmov	s15, r1
 8005a0a:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8005a0e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8005ba8 <_dtoa_r+0x2b0>
 8005a12:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005a16:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8005bb0 <_dtoa_r+0x2b8>
 8005a1a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005a1e:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8005bb8 <_dtoa_r+0x2c0>
 8005a22:	ee07 3a90 	vmov	s15, r3
 8005a26:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8005a2a:	eeb0 7b46 	vmov.f64	d7, d6
 8005a2e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005a32:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8005a36:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a3e:	ee16 ba90 	vmov	fp, s13
 8005a42:	9009      	str	r0, [sp, #36]	; 0x24
 8005a44:	d508      	bpl.n	8005a58 <_dtoa_r+0x160>
 8005a46:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005a4a:	eeb4 6b47 	vcmp.f64	d6, d7
 8005a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a52:	bf18      	it	ne
 8005a54:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8005a58:	f1bb 0f16 	cmp.w	fp, #22
 8005a5c:	d82b      	bhi.n	8005ab6 <_dtoa_r+0x1be>
 8005a5e:	495e      	ldr	r1, [pc, #376]	; (8005bd8 <_dtoa_r+0x2e0>)
 8005a60:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005a64:	ed91 7b00 	vldr	d7, [r1]
 8005a68:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8005a6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a70:	d501      	bpl.n	8005a76 <_dtoa_r+0x17e>
 8005a72:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005a76:	2100      	movs	r1, #0
 8005a78:	e01e      	b.n	8005ab8 <_dtoa_r+0x1c0>
 8005a7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a7c:	4413      	add	r3, r2
 8005a7e:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8005a82:	2920      	cmp	r1, #32
 8005a84:	bfc1      	itttt	gt
 8005a86:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8005a8a:	408c      	lslgt	r4, r1
 8005a8c:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8005a90:	fa28 f101 	lsrgt.w	r1, r8, r1
 8005a94:	bfd6      	itet	le
 8005a96:	f1c1 0120 	rsble	r1, r1, #32
 8005a9a:	4321      	orrgt	r1, r4
 8005a9c:	fa08 f101 	lslle.w	r1, r8, r1
 8005aa0:	ee07 1a90 	vmov	s15, r1
 8005aa4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005aa8:	3b01      	subs	r3, #1
 8005aaa:	ee17 1a90 	vmov	r1, s15
 8005aae:	2001      	movs	r0, #1
 8005ab0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005ab4:	e7a7      	b.n	8005a06 <_dtoa_r+0x10e>
 8005ab6:	2101      	movs	r1, #1
 8005ab8:	1ad2      	subs	r2, r2, r3
 8005aba:	1e53      	subs	r3, r2, #1
 8005abc:	9305      	str	r3, [sp, #20]
 8005abe:	bf45      	ittet	mi
 8005ac0:	f1c2 0301 	rsbmi	r3, r2, #1
 8005ac4:	9304      	strmi	r3, [sp, #16]
 8005ac6:	2300      	movpl	r3, #0
 8005ac8:	2300      	movmi	r3, #0
 8005aca:	bf4c      	ite	mi
 8005acc:	9305      	strmi	r3, [sp, #20]
 8005ace:	9304      	strpl	r3, [sp, #16]
 8005ad0:	f1bb 0f00 	cmp.w	fp, #0
 8005ad4:	910b      	str	r1, [sp, #44]	; 0x2c
 8005ad6:	db18      	blt.n	8005b0a <_dtoa_r+0x212>
 8005ad8:	9b05      	ldr	r3, [sp, #20]
 8005ada:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8005ade:	445b      	add	r3, fp
 8005ae0:	9305      	str	r3, [sp, #20]
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	9a06      	ldr	r2, [sp, #24]
 8005ae6:	2a09      	cmp	r2, #9
 8005ae8:	d848      	bhi.n	8005b7c <_dtoa_r+0x284>
 8005aea:	2a05      	cmp	r2, #5
 8005aec:	bfc4      	itt	gt
 8005aee:	3a04      	subgt	r2, #4
 8005af0:	9206      	strgt	r2, [sp, #24]
 8005af2:	9a06      	ldr	r2, [sp, #24]
 8005af4:	f1a2 0202 	sub.w	r2, r2, #2
 8005af8:	bfcc      	ite	gt
 8005afa:	2400      	movgt	r4, #0
 8005afc:	2401      	movle	r4, #1
 8005afe:	2a03      	cmp	r2, #3
 8005b00:	d847      	bhi.n	8005b92 <_dtoa_r+0x29a>
 8005b02:	e8df f002 	tbb	[pc, r2]
 8005b06:	2d0b      	.short	0x2d0b
 8005b08:	392b      	.short	0x392b
 8005b0a:	9b04      	ldr	r3, [sp, #16]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	eba3 030b 	sub.w	r3, r3, fp
 8005b12:	9304      	str	r3, [sp, #16]
 8005b14:	920a      	str	r2, [sp, #40]	; 0x28
 8005b16:	f1cb 0300 	rsb	r3, fp, #0
 8005b1a:	e7e3      	b.n	8005ae4 <_dtoa_r+0x1ec>
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	9207      	str	r2, [sp, #28]
 8005b20:	9a08      	ldr	r2, [sp, #32]
 8005b22:	2a00      	cmp	r2, #0
 8005b24:	dc38      	bgt.n	8005b98 <_dtoa_r+0x2a0>
 8005b26:	f04f 0a01 	mov.w	sl, #1
 8005b2a:	46d1      	mov	r9, sl
 8005b2c:	4652      	mov	r2, sl
 8005b2e:	f8cd a020 	str.w	sl, [sp, #32]
 8005b32:	69f7      	ldr	r7, [r6, #28]
 8005b34:	2100      	movs	r1, #0
 8005b36:	2004      	movs	r0, #4
 8005b38:	f100 0c14 	add.w	ip, r0, #20
 8005b3c:	4594      	cmp	ip, r2
 8005b3e:	d930      	bls.n	8005ba2 <_dtoa_r+0x2aa>
 8005b40:	6079      	str	r1, [r7, #4]
 8005b42:	4630      	mov	r0, r6
 8005b44:	930d      	str	r3, [sp, #52]	; 0x34
 8005b46:	f000 fd43 	bl	80065d0 <_Balloc>
 8005b4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b4c:	9001      	str	r0, [sp, #4]
 8005b4e:	4602      	mov	r2, r0
 8005b50:	2800      	cmp	r0, #0
 8005b52:	d145      	bne.n	8005be0 <_dtoa_r+0x2e8>
 8005b54:	4b21      	ldr	r3, [pc, #132]	; (8005bdc <_dtoa_r+0x2e4>)
 8005b56:	f240 11af 	movw	r1, #431	; 0x1af
 8005b5a:	e6e5      	b.n	8005928 <_dtoa_r+0x30>
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	e7de      	b.n	8005b1e <_dtoa_r+0x226>
 8005b60:	2200      	movs	r2, #0
 8005b62:	9207      	str	r2, [sp, #28]
 8005b64:	9a08      	ldr	r2, [sp, #32]
 8005b66:	eb0b 0a02 	add.w	sl, fp, r2
 8005b6a:	f10a 0901 	add.w	r9, sl, #1
 8005b6e:	464a      	mov	r2, r9
 8005b70:	2a01      	cmp	r2, #1
 8005b72:	bfb8      	it	lt
 8005b74:	2201      	movlt	r2, #1
 8005b76:	e7dc      	b.n	8005b32 <_dtoa_r+0x23a>
 8005b78:	2201      	movs	r2, #1
 8005b7a:	e7f2      	b.n	8005b62 <_dtoa_r+0x26a>
 8005b7c:	2401      	movs	r4, #1
 8005b7e:	2200      	movs	r2, #0
 8005b80:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8005b84:	f04f 3aff 	mov.w	sl, #4294967295
 8005b88:	2100      	movs	r1, #0
 8005b8a:	46d1      	mov	r9, sl
 8005b8c:	2212      	movs	r2, #18
 8005b8e:	9108      	str	r1, [sp, #32]
 8005b90:	e7cf      	b.n	8005b32 <_dtoa_r+0x23a>
 8005b92:	2201      	movs	r2, #1
 8005b94:	9207      	str	r2, [sp, #28]
 8005b96:	e7f5      	b.n	8005b84 <_dtoa_r+0x28c>
 8005b98:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005b9c:	46d1      	mov	r9, sl
 8005b9e:	4652      	mov	r2, sl
 8005ba0:	e7c7      	b.n	8005b32 <_dtoa_r+0x23a>
 8005ba2:	3101      	adds	r1, #1
 8005ba4:	0040      	lsls	r0, r0, #1
 8005ba6:	e7c7      	b.n	8005b38 <_dtoa_r+0x240>
 8005ba8:	636f4361 	.word	0x636f4361
 8005bac:	3fd287a7 	.word	0x3fd287a7
 8005bb0:	8b60c8b3 	.word	0x8b60c8b3
 8005bb4:	3fc68a28 	.word	0x3fc68a28
 8005bb8:	509f79fb 	.word	0x509f79fb
 8005bbc:	3fd34413 	.word	0x3fd34413
 8005bc0:	080078a9 	.word	0x080078a9
 8005bc4:	080078c0 	.word	0x080078c0
 8005bc8:	7ff00000 	.word	0x7ff00000
 8005bcc:	080078a5 	.word	0x080078a5
 8005bd0:	0800789c 	.word	0x0800789c
 8005bd4:	08007879 	.word	0x08007879
 8005bd8:	080079b0 	.word	0x080079b0
 8005bdc:	08007918 	.word	0x08007918
 8005be0:	69f2      	ldr	r2, [r6, #28]
 8005be2:	9901      	ldr	r1, [sp, #4]
 8005be4:	6011      	str	r1, [r2, #0]
 8005be6:	f1b9 0f0e 	cmp.w	r9, #14
 8005bea:	d86c      	bhi.n	8005cc6 <_dtoa_r+0x3ce>
 8005bec:	2c00      	cmp	r4, #0
 8005bee:	d06a      	beq.n	8005cc6 <_dtoa_r+0x3ce>
 8005bf0:	f1bb 0f00 	cmp.w	fp, #0
 8005bf4:	f340 80a0 	ble.w	8005d38 <_dtoa_r+0x440>
 8005bf8:	4ac1      	ldr	r2, [pc, #772]	; (8005f00 <_dtoa_r+0x608>)
 8005bfa:	f00b 010f 	and.w	r1, fp, #15
 8005bfe:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005c02:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005c06:	ed92 7b00 	vldr	d7, [r2]
 8005c0a:	ea4f 122b 	mov.w	r2, fp, asr #4
 8005c0e:	f000 8087 	beq.w	8005d20 <_dtoa_r+0x428>
 8005c12:	49bc      	ldr	r1, [pc, #752]	; (8005f04 <_dtoa_r+0x60c>)
 8005c14:	ed91 6b08 	vldr	d6, [r1, #32]
 8005c18:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8005c1c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005c20:	f002 020f 	and.w	r2, r2, #15
 8005c24:	2103      	movs	r1, #3
 8005c26:	48b7      	ldr	r0, [pc, #732]	; (8005f04 <_dtoa_r+0x60c>)
 8005c28:	2a00      	cmp	r2, #0
 8005c2a:	d17b      	bne.n	8005d24 <_dtoa_r+0x42c>
 8005c2c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005c30:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005c34:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005c38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005c3a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005c3e:	2a00      	cmp	r2, #0
 8005c40:	f000 80a0 	beq.w	8005d84 <_dtoa_r+0x48c>
 8005c44:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8005c48:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c50:	f140 8098 	bpl.w	8005d84 <_dtoa_r+0x48c>
 8005c54:	f1b9 0f00 	cmp.w	r9, #0
 8005c58:	f000 8094 	beq.w	8005d84 <_dtoa_r+0x48c>
 8005c5c:	f1ba 0f00 	cmp.w	sl, #0
 8005c60:	dd2f      	ble.n	8005cc2 <_dtoa_r+0x3ca>
 8005c62:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8005c66:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005c6a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005c6e:	f10b 32ff 	add.w	r2, fp, #4294967295
 8005c72:	3101      	adds	r1, #1
 8005c74:	4654      	mov	r4, sl
 8005c76:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005c7a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8005c7e:	ee07 1a90 	vmov	s15, r1
 8005c82:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005c86:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005c8a:	ee15 7a90 	vmov	r7, s11
 8005c8e:	ec51 0b15 	vmov	r0, r1, d5
 8005c92:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 8005c96:	2c00      	cmp	r4, #0
 8005c98:	d177      	bne.n	8005d8a <_dtoa_r+0x492>
 8005c9a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005c9e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005ca2:	ec41 0b17 	vmov	d7, r0, r1
 8005ca6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cae:	f300 826a 	bgt.w	8006186 <_dtoa_r+0x88e>
 8005cb2:	eeb1 7b47 	vneg.f64	d7, d7
 8005cb6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cbe:	f100 8260 	bmi.w	8006182 <_dtoa_r+0x88a>
 8005cc2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005cc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005cc8:	2a00      	cmp	r2, #0
 8005cca:	f2c0 811d 	blt.w	8005f08 <_dtoa_r+0x610>
 8005cce:	f1bb 0f0e 	cmp.w	fp, #14
 8005cd2:	f300 8119 	bgt.w	8005f08 <_dtoa_r+0x610>
 8005cd6:	4b8a      	ldr	r3, [pc, #552]	; (8005f00 <_dtoa_r+0x608>)
 8005cd8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005cdc:	ed93 6b00 	vldr	d6, [r3]
 8005ce0:	9b08      	ldr	r3, [sp, #32]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	f280 80b7 	bge.w	8005e56 <_dtoa_r+0x55e>
 8005ce8:	f1b9 0f00 	cmp.w	r9, #0
 8005cec:	f300 80b3 	bgt.w	8005e56 <_dtoa_r+0x55e>
 8005cf0:	f040 8246 	bne.w	8006180 <_dtoa_r+0x888>
 8005cf4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005cf8:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005cfc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005d00:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005d04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d08:	464c      	mov	r4, r9
 8005d0a:	464f      	mov	r7, r9
 8005d0c:	f280 821c 	bge.w	8006148 <_dtoa_r+0x850>
 8005d10:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005d14:	2331      	movs	r3, #49	; 0x31
 8005d16:	f808 3b01 	strb.w	r3, [r8], #1
 8005d1a:	f10b 0b01 	add.w	fp, fp, #1
 8005d1e:	e218      	b.n	8006152 <_dtoa_r+0x85a>
 8005d20:	2102      	movs	r1, #2
 8005d22:	e780      	b.n	8005c26 <_dtoa_r+0x32e>
 8005d24:	07d4      	lsls	r4, r2, #31
 8005d26:	d504      	bpl.n	8005d32 <_dtoa_r+0x43a>
 8005d28:	ed90 6b00 	vldr	d6, [r0]
 8005d2c:	3101      	adds	r1, #1
 8005d2e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005d32:	1052      	asrs	r2, r2, #1
 8005d34:	3008      	adds	r0, #8
 8005d36:	e777      	b.n	8005c28 <_dtoa_r+0x330>
 8005d38:	d022      	beq.n	8005d80 <_dtoa_r+0x488>
 8005d3a:	f1cb 0200 	rsb	r2, fp, #0
 8005d3e:	4970      	ldr	r1, [pc, #448]	; (8005f00 <_dtoa_r+0x608>)
 8005d40:	f002 000f 	and.w	r0, r2, #15
 8005d44:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8005d48:	ed91 7b00 	vldr	d7, [r1]
 8005d4c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8005d50:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005d54:	486b      	ldr	r0, [pc, #428]	; (8005f04 <_dtoa_r+0x60c>)
 8005d56:	1112      	asrs	r2, r2, #4
 8005d58:	2400      	movs	r4, #0
 8005d5a:	2102      	movs	r1, #2
 8005d5c:	b92a      	cbnz	r2, 8005d6a <_dtoa_r+0x472>
 8005d5e:	2c00      	cmp	r4, #0
 8005d60:	f43f af6a 	beq.w	8005c38 <_dtoa_r+0x340>
 8005d64:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005d68:	e766      	b.n	8005c38 <_dtoa_r+0x340>
 8005d6a:	07d7      	lsls	r7, r2, #31
 8005d6c:	d505      	bpl.n	8005d7a <_dtoa_r+0x482>
 8005d6e:	ed90 6b00 	vldr	d6, [r0]
 8005d72:	3101      	adds	r1, #1
 8005d74:	2401      	movs	r4, #1
 8005d76:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005d7a:	1052      	asrs	r2, r2, #1
 8005d7c:	3008      	adds	r0, #8
 8005d7e:	e7ed      	b.n	8005d5c <_dtoa_r+0x464>
 8005d80:	2102      	movs	r1, #2
 8005d82:	e759      	b.n	8005c38 <_dtoa_r+0x340>
 8005d84:	465a      	mov	r2, fp
 8005d86:	464c      	mov	r4, r9
 8005d88:	e775      	b.n	8005c76 <_dtoa_r+0x37e>
 8005d8a:	ec41 0b17 	vmov	d7, r0, r1
 8005d8e:	495c      	ldr	r1, [pc, #368]	; (8005f00 <_dtoa_r+0x608>)
 8005d90:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8005d94:	ed11 4b02 	vldr	d4, [r1, #-8]
 8005d98:	9901      	ldr	r1, [sp, #4]
 8005d9a:	440c      	add	r4, r1
 8005d9c:	9907      	ldr	r1, [sp, #28]
 8005d9e:	b351      	cbz	r1, 8005df6 <_dtoa_r+0x4fe>
 8005da0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8005da4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8005da8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005dac:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005db0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005db4:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005db8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005dbc:	ee14 1a90 	vmov	r1, s9
 8005dc0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005dc4:	3130      	adds	r1, #48	; 0x30
 8005dc6:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005dca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dd2:	f808 1b01 	strb.w	r1, [r8], #1
 8005dd6:	d439      	bmi.n	8005e4c <_dtoa_r+0x554>
 8005dd8:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005ddc:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005de4:	d472      	bmi.n	8005ecc <_dtoa_r+0x5d4>
 8005de6:	45a0      	cmp	r8, r4
 8005de8:	f43f af6b 	beq.w	8005cc2 <_dtoa_r+0x3ca>
 8005dec:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005df0:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005df4:	e7e0      	b.n	8005db8 <_dtoa_r+0x4c0>
 8005df6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005dfa:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005dfe:	4620      	mov	r0, r4
 8005e00:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005e04:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005e08:	ee14 1a90 	vmov	r1, s9
 8005e0c:	3130      	adds	r1, #48	; 0x30
 8005e0e:	f808 1b01 	strb.w	r1, [r8], #1
 8005e12:	45a0      	cmp	r8, r4
 8005e14:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005e18:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005e1c:	d118      	bne.n	8005e50 <_dtoa_r+0x558>
 8005e1e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8005e22:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005e26:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8005e2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e2e:	dc4d      	bgt.n	8005ecc <_dtoa_r+0x5d4>
 8005e30:	ee35 5b47 	vsub.f64	d5, d5, d7
 8005e34:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8005e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e3c:	f57f af41 	bpl.w	8005cc2 <_dtoa_r+0x3ca>
 8005e40:	4680      	mov	r8, r0
 8005e42:	3801      	subs	r0, #1
 8005e44:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8005e48:	2b30      	cmp	r3, #48	; 0x30
 8005e4a:	d0f9      	beq.n	8005e40 <_dtoa_r+0x548>
 8005e4c:	4693      	mov	fp, r2
 8005e4e:	e02a      	b.n	8005ea6 <_dtoa_r+0x5ae>
 8005e50:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005e54:	e7d6      	b.n	8005e04 <_dtoa_r+0x50c>
 8005e56:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e5a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8005e5e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005e62:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8005e66:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8005e6a:	ee15 3a10 	vmov	r3, s10
 8005e6e:	3330      	adds	r3, #48	; 0x30
 8005e70:	f808 3b01 	strb.w	r3, [r8], #1
 8005e74:	9b01      	ldr	r3, [sp, #4]
 8005e76:	eba8 0303 	sub.w	r3, r8, r3
 8005e7a:	4599      	cmp	r9, r3
 8005e7c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005e80:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005e84:	d133      	bne.n	8005eee <_dtoa_r+0x5f6>
 8005e86:	ee37 7b07 	vadd.f64	d7, d7, d7
 8005e8a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e92:	dc1a      	bgt.n	8005eca <_dtoa_r+0x5d2>
 8005e94:	eeb4 7b46 	vcmp.f64	d7, d6
 8005e98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e9c:	d103      	bne.n	8005ea6 <_dtoa_r+0x5ae>
 8005e9e:	ee15 3a10 	vmov	r3, s10
 8005ea2:	07d9      	lsls	r1, r3, #31
 8005ea4:	d411      	bmi.n	8005eca <_dtoa_r+0x5d2>
 8005ea6:	4629      	mov	r1, r5
 8005ea8:	4630      	mov	r0, r6
 8005eaa:	f000 fbd1 	bl	8006650 <_Bfree>
 8005eae:	2300      	movs	r3, #0
 8005eb0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005eb2:	f888 3000 	strb.w	r3, [r8]
 8005eb6:	f10b 0301 	add.w	r3, fp, #1
 8005eba:	6013      	str	r3, [r2, #0]
 8005ebc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	f43f ad69 	beq.w	8005996 <_dtoa_r+0x9e>
 8005ec4:	f8c3 8000 	str.w	r8, [r3]
 8005ec8:	e565      	b.n	8005996 <_dtoa_r+0x9e>
 8005eca:	465a      	mov	r2, fp
 8005ecc:	4643      	mov	r3, r8
 8005ece:	4698      	mov	r8, r3
 8005ed0:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8005ed4:	2939      	cmp	r1, #57	; 0x39
 8005ed6:	d106      	bne.n	8005ee6 <_dtoa_r+0x5ee>
 8005ed8:	9901      	ldr	r1, [sp, #4]
 8005eda:	4299      	cmp	r1, r3
 8005edc:	d1f7      	bne.n	8005ece <_dtoa_r+0x5d6>
 8005ede:	9801      	ldr	r0, [sp, #4]
 8005ee0:	2130      	movs	r1, #48	; 0x30
 8005ee2:	3201      	adds	r2, #1
 8005ee4:	7001      	strb	r1, [r0, #0]
 8005ee6:	7819      	ldrb	r1, [r3, #0]
 8005ee8:	3101      	adds	r1, #1
 8005eea:	7019      	strb	r1, [r3, #0]
 8005eec:	e7ae      	b.n	8005e4c <_dtoa_r+0x554>
 8005eee:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005ef2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005efa:	d1b2      	bne.n	8005e62 <_dtoa_r+0x56a>
 8005efc:	e7d3      	b.n	8005ea6 <_dtoa_r+0x5ae>
 8005efe:	bf00      	nop
 8005f00:	080079b0 	.word	0x080079b0
 8005f04:	08007988 	.word	0x08007988
 8005f08:	9907      	ldr	r1, [sp, #28]
 8005f0a:	2900      	cmp	r1, #0
 8005f0c:	f000 80d0 	beq.w	80060b0 <_dtoa_r+0x7b8>
 8005f10:	9906      	ldr	r1, [sp, #24]
 8005f12:	2901      	cmp	r1, #1
 8005f14:	f300 80b4 	bgt.w	8006080 <_dtoa_r+0x788>
 8005f18:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f1a:	2900      	cmp	r1, #0
 8005f1c:	f000 80ac 	beq.w	8006078 <_dtoa_r+0x780>
 8005f20:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005f24:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005f28:	461c      	mov	r4, r3
 8005f2a:	9309      	str	r3, [sp, #36]	; 0x24
 8005f2c:	9b04      	ldr	r3, [sp, #16]
 8005f2e:	4413      	add	r3, r2
 8005f30:	9304      	str	r3, [sp, #16]
 8005f32:	9b05      	ldr	r3, [sp, #20]
 8005f34:	2101      	movs	r1, #1
 8005f36:	4413      	add	r3, r2
 8005f38:	4630      	mov	r0, r6
 8005f3a:	9305      	str	r3, [sp, #20]
 8005f3c:	f000 fc3e 	bl	80067bc <__i2b>
 8005f40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f42:	4607      	mov	r7, r0
 8005f44:	f1b8 0f00 	cmp.w	r8, #0
 8005f48:	d00d      	beq.n	8005f66 <_dtoa_r+0x66e>
 8005f4a:	9a05      	ldr	r2, [sp, #20]
 8005f4c:	2a00      	cmp	r2, #0
 8005f4e:	dd0a      	ble.n	8005f66 <_dtoa_r+0x66e>
 8005f50:	4542      	cmp	r2, r8
 8005f52:	9904      	ldr	r1, [sp, #16]
 8005f54:	bfa8      	it	ge
 8005f56:	4642      	movge	r2, r8
 8005f58:	1a89      	subs	r1, r1, r2
 8005f5a:	9104      	str	r1, [sp, #16]
 8005f5c:	9905      	ldr	r1, [sp, #20]
 8005f5e:	eba8 0802 	sub.w	r8, r8, r2
 8005f62:	1a8a      	subs	r2, r1, r2
 8005f64:	9205      	str	r2, [sp, #20]
 8005f66:	b303      	cbz	r3, 8005faa <_dtoa_r+0x6b2>
 8005f68:	9a07      	ldr	r2, [sp, #28]
 8005f6a:	2a00      	cmp	r2, #0
 8005f6c:	f000 80a5 	beq.w	80060ba <_dtoa_r+0x7c2>
 8005f70:	2c00      	cmp	r4, #0
 8005f72:	dd13      	ble.n	8005f9c <_dtoa_r+0x6a4>
 8005f74:	4639      	mov	r1, r7
 8005f76:	4622      	mov	r2, r4
 8005f78:	4630      	mov	r0, r6
 8005f7a:	930d      	str	r3, [sp, #52]	; 0x34
 8005f7c:	f000 fcde 	bl	800693c <__pow5mult>
 8005f80:	462a      	mov	r2, r5
 8005f82:	4601      	mov	r1, r0
 8005f84:	4607      	mov	r7, r0
 8005f86:	4630      	mov	r0, r6
 8005f88:	f000 fc2e 	bl	80067e8 <__multiply>
 8005f8c:	4629      	mov	r1, r5
 8005f8e:	9009      	str	r0, [sp, #36]	; 0x24
 8005f90:	4630      	mov	r0, r6
 8005f92:	f000 fb5d 	bl	8006650 <_Bfree>
 8005f96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f9a:	4615      	mov	r5, r2
 8005f9c:	1b1a      	subs	r2, r3, r4
 8005f9e:	d004      	beq.n	8005faa <_dtoa_r+0x6b2>
 8005fa0:	4629      	mov	r1, r5
 8005fa2:	4630      	mov	r0, r6
 8005fa4:	f000 fcca 	bl	800693c <__pow5mult>
 8005fa8:	4605      	mov	r5, r0
 8005faa:	2101      	movs	r1, #1
 8005fac:	4630      	mov	r0, r6
 8005fae:	f000 fc05 	bl	80067bc <__i2b>
 8005fb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	4604      	mov	r4, r0
 8005fb8:	f340 8081 	ble.w	80060be <_dtoa_r+0x7c6>
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	4601      	mov	r1, r0
 8005fc0:	4630      	mov	r0, r6
 8005fc2:	f000 fcbb 	bl	800693c <__pow5mult>
 8005fc6:	9b06      	ldr	r3, [sp, #24]
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	4604      	mov	r4, r0
 8005fcc:	dd7a      	ble.n	80060c4 <_dtoa_r+0x7cc>
 8005fce:	2300      	movs	r3, #0
 8005fd0:	9309      	str	r3, [sp, #36]	; 0x24
 8005fd2:	6922      	ldr	r2, [r4, #16]
 8005fd4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005fd8:	6910      	ldr	r0, [r2, #16]
 8005fda:	f000 fba1 	bl	8006720 <__hi0bits>
 8005fde:	f1c0 0020 	rsb	r0, r0, #32
 8005fe2:	9b05      	ldr	r3, [sp, #20]
 8005fe4:	4418      	add	r0, r3
 8005fe6:	f010 001f 	ands.w	r0, r0, #31
 8005fea:	f000 8093 	beq.w	8006114 <_dtoa_r+0x81c>
 8005fee:	f1c0 0220 	rsb	r2, r0, #32
 8005ff2:	2a04      	cmp	r2, #4
 8005ff4:	f340 8085 	ble.w	8006102 <_dtoa_r+0x80a>
 8005ff8:	9b04      	ldr	r3, [sp, #16]
 8005ffa:	f1c0 001c 	rsb	r0, r0, #28
 8005ffe:	4403      	add	r3, r0
 8006000:	9304      	str	r3, [sp, #16]
 8006002:	9b05      	ldr	r3, [sp, #20]
 8006004:	4480      	add	r8, r0
 8006006:	4403      	add	r3, r0
 8006008:	9305      	str	r3, [sp, #20]
 800600a:	9b04      	ldr	r3, [sp, #16]
 800600c:	2b00      	cmp	r3, #0
 800600e:	dd05      	ble.n	800601c <_dtoa_r+0x724>
 8006010:	4629      	mov	r1, r5
 8006012:	461a      	mov	r2, r3
 8006014:	4630      	mov	r0, r6
 8006016:	f000 fceb 	bl	80069f0 <__lshift>
 800601a:	4605      	mov	r5, r0
 800601c:	9b05      	ldr	r3, [sp, #20]
 800601e:	2b00      	cmp	r3, #0
 8006020:	dd05      	ble.n	800602e <_dtoa_r+0x736>
 8006022:	4621      	mov	r1, r4
 8006024:	461a      	mov	r2, r3
 8006026:	4630      	mov	r0, r6
 8006028:	f000 fce2 	bl	80069f0 <__lshift>
 800602c:	4604      	mov	r4, r0
 800602e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006030:	2b00      	cmp	r3, #0
 8006032:	d071      	beq.n	8006118 <_dtoa_r+0x820>
 8006034:	4621      	mov	r1, r4
 8006036:	4628      	mov	r0, r5
 8006038:	f000 fd46 	bl	8006ac8 <__mcmp>
 800603c:	2800      	cmp	r0, #0
 800603e:	da6b      	bge.n	8006118 <_dtoa_r+0x820>
 8006040:	2300      	movs	r3, #0
 8006042:	4629      	mov	r1, r5
 8006044:	220a      	movs	r2, #10
 8006046:	4630      	mov	r0, r6
 8006048:	f000 fb24 	bl	8006694 <__multadd>
 800604c:	9b07      	ldr	r3, [sp, #28]
 800604e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006052:	4605      	mov	r5, r0
 8006054:	2b00      	cmp	r3, #0
 8006056:	f000 8197 	beq.w	8006388 <_dtoa_r+0xa90>
 800605a:	4639      	mov	r1, r7
 800605c:	2300      	movs	r3, #0
 800605e:	220a      	movs	r2, #10
 8006060:	4630      	mov	r0, r6
 8006062:	f000 fb17 	bl	8006694 <__multadd>
 8006066:	f1ba 0f00 	cmp.w	sl, #0
 800606a:	4607      	mov	r7, r0
 800606c:	f300 8093 	bgt.w	8006196 <_dtoa_r+0x89e>
 8006070:	9b06      	ldr	r3, [sp, #24]
 8006072:	2b02      	cmp	r3, #2
 8006074:	dc57      	bgt.n	8006126 <_dtoa_r+0x82e>
 8006076:	e08e      	b.n	8006196 <_dtoa_r+0x89e>
 8006078:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800607a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800607e:	e751      	b.n	8005f24 <_dtoa_r+0x62c>
 8006080:	f109 34ff 	add.w	r4, r9, #4294967295
 8006084:	42a3      	cmp	r3, r4
 8006086:	bfbf      	itttt	lt
 8006088:	1ae2      	sublt	r2, r4, r3
 800608a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800608c:	189b      	addlt	r3, r3, r2
 800608e:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006090:	bfae      	itee	ge
 8006092:	1b1c      	subge	r4, r3, r4
 8006094:	4623      	movlt	r3, r4
 8006096:	2400      	movlt	r4, #0
 8006098:	f1b9 0f00 	cmp.w	r9, #0
 800609c:	bfb5      	itete	lt
 800609e:	9a04      	ldrlt	r2, [sp, #16]
 80060a0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 80060a4:	eba2 0809 	sublt.w	r8, r2, r9
 80060a8:	464a      	movge	r2, r9
 80060aa:	bfb8      	it	lt
 80060ac:	2200      	movlt	r2, #0
 80060ae:	e73c      	b.n	8005f2a <_dtoa_r+0x632>
 80060b0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80060b4:	9f07      	ldr	r7, [sp, #28]
 80060b6:	461c      	mov	r4, r3
 80060b8:	e744      	b.n	8005f44 <_dtoa_r+0x64c>
 80060ba:	461a      	mov	r2, r3
 80060bc:	e770      	b.n	8005fa0 <_dtoa_r+0x6a8>
 80060be:	9b06      	ldr	r3, [sp, #24]
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	dc18      	bgt.n	80060f6 <_dtoa_r+0x7fe>
 80060c4:	9b02      	ldr	r3, [sp, #8]
 80060c6:	b9b3      	cbnz	r3, 80060f6 <_dtoa_r+0x7fe>
 80060c8:	9b03      	ldr	r3, [sp, #12]
 80060ca:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80060ce:	b9a2      	cbnz	r2, 80060fa <_dtoa_r+0x802>
 80060d0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80060d4:	0d12      	lsrs	r2, r2, #20
 80060d6:	0512      	lsls	r2, r2, #20
 80060d8:	b18a      	cbz	r2, 80060fe <_dtoa_r+0x806>
 80060da:	9b04      	ldr	r3, [sp, #16]
 80060dc:	3301      	adds	r3, #1
 80060de:	9304      	str	r3, [sp, #16]
 80060e0:	9b05      	ldr	r3, [sp, #20]
 80060e2:	3301      	adds	r3, #1
 80060e4:	9305      	str	r3, [sp, #20]
 80060e6:	2301      	movs	r3, #1
 80060e8:	9309      	str	r3, [sp, #36]	; 0x24
 80060ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	f47f af70 	bne.w	8005fd2 <_dtoa_r+0x6da>
 80060f2:	2001      	movs	r0, #1
 80060f4:	e775      	b.n	8005fe2 <_dtoa_r+0x6ea>
 80060f6:	2300      	movs	r3, #0
 80060f8:	e7f6      	b.n	80060e8 <_dtoa_r+0x7f0>
 80060fa:	9b02      	ldr	r3, [sp, #8]
 80060fc:	e7f4      	b.n	80060e8 <_dtoa_r+0x7f0>
 80060fe:	9209      	str	r2, [sp, #36]	; 0x24
 8006100:	e7f3      	b.n	80060ea <_dtoa_r+0x7f2>
 8006102:	d082      	beq.n	800600a <_dtoa_r+0x712>
 8006104:	9b04      	ldr	r3, [sp, #16]
 8006106:	321c      	adds	r2, #28
 8006108:	4413      	add	r3, r2
 800610a:	9304      	str	r3, [sp, #16]
 800610c:	9b05      	ldr	r3, [sp, #20]
 800610e:	4490      	add	r8, r2
 8006110:	4413      	add	r3, r2
 8006112:	e779      	b.n	8006008 <_dtoa_r+0x710>
 8006114:	4602      	mov	r2, r0
 8006116:	e7f5      	b.n	8006104 <_dtoa_r+0x80c>
 8006118:	f1b9 0f00 	cmp.w	r9, #0
 800611c:	dc36      	bgt.n	800618c <_dtoa_r+0x894>
 800611e:	9b06      	ldr	r3, [sp, #24]
 8006120:	2b02      	cmp	r3, #2
 8006122:	dd33      	ble.n	800618c <_dtoa_r+0x894>
 8006124:	46ca      	mov	sl, r9
 8006126:	f1ba 0f00 	cmp.w	sl, #0
 800612a:	d10d      	bne.n	8006148 <_dtoa_r+0x850>
 800612c:	4621      	mov	r1, r4
 800612e:	4653      	mov	r3, sl
 8006130:	2205      	movs	r2, #5
 8006132:	4630      	mov	r0, r6
 8006134:	f000 faae 	bl	8006694 <__multadd>
 8006138:	4601      	mov	r1, r0
 800613a:	4604      	mov	r4, r0
 800613c:	4628      	mov	r0, r5
 800613e:	f000 fcc3 	bl	8006ac8 <__mcmp>
 8006142:	2800      	cmp	r0, #0
 8006144:	f73f ade4 	bgt.w	8005d10 <_dtoa_r+0x418>
 8006148:	9b08      	ldr	r3, [sp, #32]
 800614a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800614e:	ea6f 0b03 	mvn.w	fp, r3
 8006152:	f04f 0900 	mov.w	r9, #0
 8006156:	4621      	mov	r1, r4
 8006158:	4630      	mov	r0, r6
 800615a:	f000 fa79 	bl	8006650 <_Bfree>
 800615e:	2f00      	cmp	r7, #0
 8006160:	f43f aea1 	beq.w	8005ea6 <_dtoa_r+0x5ae>
 8006164:	f1b9 0f00 	cmp.w	r9, #0
 8006168:	d005      	beq.n	8006176 <_dtoa_r+0x87e>
 800616a:	45b9      	cmp	r9, r7
 800616c:	d003      	beq.n	8006176 <_dtoa_r+0x87e>
 800616e:	4649      	mov	r1, r9
 8006170:	4630      	mov	r0, r6
 8006172:	f000 fa6d 	bl	8006650 <_Bfree>
 8006176:	4639      	mov	r1, r7
 8006178:	4630      	mov	r0, r6
 800617a:	f000 fa69 	bl	8006650 <_Bfree>
 800617e:	e692      	b.n	8005ea6 <_dtoa_r+0x5ae>
 8006180:	2400      	movs	r4, #0
 8006182:	4627      	mov	r7, r4
 8006184:	e7e0      	b.n	8006148 <_dtoa_r+0x850>
 8006186:	4693      	mov	fp, r2
 8006188:	4627      	mov	r7, r4
 800618a:	e5c1      	b.n	8005d10 <_dtoa_r+0x418>
 800618c:	9b07      	ldr	r3, [sp, #28]
 800618e:	46ca      	mov	sl, r9
 8006190:	2b00      	cmp	r3, #0
 8006192:	f000 8100 	beq.w	8006396 <_dtoa_r+0xa9e>
 8006196:	f1b8 0f00 	cmp.w	r8, #0
 800619a:	dd05      	ble.n	80061a8 <_dtoa_r+0x8b0>
 800619c:	4639      	mov	r1, r7
 800619e:	4642      	mov	r2, r8
 80061a0:	4630      	mov	r0, r6
 80061a2:	f000 fc25 	bl	80069f0 <__lshift>
 80061a6:	4607      	mov	r7, r0
 80061a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d05d      	beq.n	800626a <_dtoa_r+0x972>
 80061ae:	6879      	ldr	r1, [r7, #4]
 80061b0:	4630      	mov	r0, r6
 80061b2:	f000 fa0d 	bl	80065d0 <_Balloc>
 80061b6:	4680      	mov	r8, r0
 80061b8:	b928      	cbnz	r0, 80061c6 <_dtoa_r+0x8ce>
 80061ba:	4b82      	ldr	r3, [pc, #520]	; (80063c4 <_dtoa_r+0xacc>)
 80061bc:	4602      	mov	r2, r0
 80061be:	f240 21ef 	movw	r1, #751	; 0x2ef
 80061c2:	f7ff bbb1 	b.w	8005928 <_dtoa_r+0x30>
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	3202      	adds	r2, #2
 80061ca:	0092      	lsls	r2, r2, #2
 80061cc:	f107 010c 	add.w	r1, r7, #12
 80061d0:	300c      	adds	r0, #12
 80061d2:	f000 ffa9 	bl	8007128 <memcpy>
 80061d6:	2201      	movs	r2, #1
 80061d8:	4641      	mov	r1, r8
 80061da:	4630      	mov	r0, r6
 80061dc:	f000 fc08 	bl	80069f0 <__lshift>
 80061e0:	9b01      	ldr	r3, [sp, #4]
 80061e2:	3301      	adds	r3, #1
 80061e4:	9304      	str	r3, [sp, #16]
 80061e6:	9b01      	ldr	r3, [sp, #4]
 80061e8:	4453      	add	r3, sl
 80061ea:	9308      	str	r3, [sp, #32]
 80061ec:	9b02      	ldr	r3, [sp, #8]
 80061ee:	f003 0301 	and.w	r3, r3, #1
 80061f2:	46b9      	mov	r9, r7
 80061f4:	9307      	str	r3, [sp, #28]
 80061f6:	4607      	mov	r7, r0
 80061f8:	9b04      	ldr	r3, [sp, #16]
 80061fa:	4621      	mov	r1, r4
 80061fc:	3b01      	subs	r3, #1
 80061fe:	4628      	mov	r0, r5
 8006200:	9302      	str	r3, [sp, #8]
 8006202:	f7ff faf1 	bl	80057e8 <quorem>
 8006206:	4603      	mov	r3, r0
 8006208:	3330      	adds	r3, #48	; 0x30
 800620a:	9005      	str	r0, [sp, #20]
 800620c:	4649      	mov	r1, r9
 800620e:	4628      	mov	r0, r5
 8006210:	9309      	str	r3, [sp, #36]	; 0x24
 8006212:	f000 fc59 	bl	8006ac8 <__mcmp>
 8006216:	463a      	mov	r2, r7
 8006218:	4682      	mov	sl, r0
 800621a:	4621      	mov	r1, r4
 800621c:	4630      	mov	r0, r6
 800621e:	f000 fc6f 	bl	8006b00 <__mdiff>
 8006222:	68c2      	ldr	r2, [r0, #12]
 8006224:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006226:	4680      	mov	r8, r0
 8006228:	bb0a      	cbnz	r2, 800626e <_dtoa_r+0x976>
 800622a:	4601      	mov	r1, r0
 800622c:	4628      	mov	r0, r5
 800622e:	f000 fc4b 	bl	8006ac8 <__mcmp>
 8006232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006234:	4602      	mov	r2, r0
 8006236:	4641      	mov	r1, r8
 8006238:	4630      	mov	r0, r6
 800623a:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800623e:	f000 fa07 	bl	8006650 <_Bfree>
 8006242:	9b06      	ldr	r3, [sp, #24]
 8006244:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006246:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800624a:	ea43 0102 	orr.w	r1, r3, r2
 800624e:	9b07      	ldr	r3, [sp, #28]
 8006250:	4319      	orrs	r1, r3
 8006252:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006254:	d10d      	bne.n	8006272 <_dtoa_r+0x97a>
 8006256:	2b39      	cmp	r3, #57	; 0x39
 8006258:	d029      	beq.n	80062ae <_dtoa_r+0x9b6>
 800625a:	f1ba 0f00 	cmp.w	sl, #0
 800625e:	dd01      	ble.n	8006264 <_dtoa_r+0x96c>
 8006260:	9b05      	ldr	r3, [sp, #20]
 8006262:	3331      	adds	r3, #49	; 0x31
 8006264:	9a02      	ldr	r2, [sp, #8]
 8006266:	7013      	strb	r3, [r2, #0]
 8006268:	e775      	b.n	8006156 <_dtoa_r+0x85e>
 800626a:	4638      	mov	r0, r7
 800626c:	e7b8      	b.n	80061e0 <_dtoa_r+0x8e8>
 800626e:	2201      	movs	r2, #1
 8006270:	e7e1      	b.n	8006236 <_dtoa_r+0x93e>
 8006272:	f1ba 0f00 	cmp.w	sl, #0
 8006276:	db06      	blt.n	8006286 <_dtoa_r+0x98e>
 8006278:	9906      	ldr	r1, [sp, #24]
 800627a:	ea41 0a0a 	orr.w	sl, r1, sl
 800627e:	9907      	ldr	r1, [sp, #28]
 8006280:	ea5a 0a01 	orrs.w	sl, sl, r1
 8006284:	d120      	bne.n	80062c8 <_dtoa_r+0x9d0>
 8006286:	2a00      	cmp	r2, #0
 8006288:	ddec      	ble.n	8006264 <_dtoa_r+0x96c>
 800628a:	4629      	mov	r1, r5
 800628c:	2201      	movs	r2, #1
 800628e:	4630      	mov	r0, r6
 8006290:	9304      	str	r3, [sp, #16]
 8006292:	f000 fbad 	bl	80069f0 <__lshift>
 8006296:	4621      	mov	r1, r4
 8006298:	4605      	mov	r5, r0
 800629a:	f000 fc15 	bl	8006ac8 <__mcmp>
 800629e:	2800      	cmp	r0, #0
 80062a0:	9b04      	ldr	r3, [sp, #16]
 80062a2:	dc02      	bgt.n	80062aa <_dtoa_r+0x9b2>
 80062a4:	d1de      	bne.n	8006264 <_dtoa_r+0x96c>
 80062a6:	07da      	lsls	r2, r3, #31
 80062a8:	d5dc      	bpl.n	8006264 <_dtoa_r+0x96c>
 80062aa:	2b39      	cmp	r3, #57	; 0x39
 80062ac:	d1d8      	bne.n	8006260 <_dtoa_r+0x968>
 80062ae:	9a02      	ldr	r2, [sp, #8]
 80062b0:	2339      	movs	r3, #57	; 0x39
 80062b2:	7013      	strb	r3, [r2, #0]
 80062b4:	4643      	mov	r3, r8
 80062b6:	4698      	mov	r8, r3
 80062b8:	3b01      	subs	r3, #1
 80062ba:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 80062be:	2a39      	cmp	r2, #57	; 0x39
 80062c0:	d051      	beq.n	8006366 <_dtoa_r+0xa6e>
 80062c2:	3201      	adds	r2, #1
 80062c4:	701a      	strb	r2, [r3, #0]
 80062c6:	e746      	b.n	8006156 <_dtoa_r+0x85e>
 80062c8:	2a00      	cmp	r2, #0
 80062ca:	dd03      	ble.n	80062d4 <_dtoa_r+0x9dc>
 80062cc:	2b39      	cmp	r3, #57	; 0x39
 80062ce:	d0ee      	beq.n	80062ae <_dtoa_r+0x9b6>
 80062d0:	3301      	adds	r3, #1
 80062d2:	e7c7      	b.n	8006264 <_dtoa_r+0x96c>
 80062d4:	9a04      	ldr	r2, [sp, #16]
 80062d6:	9908      	ldr	r1, [sp, #32]
 80062d8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80062dc:	428a      	cmp	r2, r1
 80062de:	d02b      	beq.n	8006338 <_dtoa_r+0xa40>
 80062e0:	4629      	mov	r1, r5
 80062e2:	2300      	movs	r3, #0
 80062e4:	220a      	movs	r2, #10
 80062e6:	4630      	mov	r0, r6
 80062e8:	f000 f9d4 	bl	8006694 <__multadd>
 80062ec:	45b9      	cmp	r9, r7
 80062ee:	4605      	mov	r5, r0
 80062f0:	f04f 0300 	mov.w	r3, #0
 80062f4:	f04f 020a 	mov.w	r2, #10
 80062f8:	4649      	mov	r1, r9
 80062fa:	4630      	mov	r0, r6
 80062fc:	d107      	bne.n	800630e <_dtoa_r+0xa16>
 80062fe:	f000 f9c9 	bl	8006694 <__multadd>
 8006302:	4681      	mov	r9, r0
 8006304:	4607      	mov	r7, r0
 8006306:	9b04      	ldr	r3, [sp, #16]
 8006308:	3301      	adds	r3, #1
 800630a:	9304      	str	r3, [sp, #16]
 800630c:	e774      	b.n	80061f8 <_dtoa_r+0x900>
 800630e:	f000 f9c1 	bl	8006694 <__multadd>
 8006312:	4639      	mov	r1, r7
 8006314:	4681      	mov	r9, r0
 8006316:	2300      	movs	r3, #0
 8006318:	220a      	movs	r2, #10
 800631a:	4630      	mov	r0, r6
 800631c:	f000 f9ba 	bl	8006694 <__multadd>
 8006320:	4607      	mov	r7, r0
 8006322:	e7f0      	b.n	8006306 <_dtoa_r+0xa0e>
 8006324:	f1ba 0f00 	cmp.w	sl, #0
 8006328:	9a01      	ldr	r2, [sp, #4]
 800632a:	bfcc      	ite	gt
 800632c:	46d0      	movgt	r8, sl
 800632e:	f04f 0801 	movle.w	r8, #1
 8006332:	4490      	add	r8, r2
 8006334:	f04f 0900 	mov.w	r9, #0
 8006338:	4629      	mov	r1, r5
 800633a:	2201      	movs	r2, #1
 800633c:	4630      	mov	r0, r6
 800633e:	9302      	str	r3, [sp, #8]
 8006340:	f000 fb56 	bl	80069f0 <__lshift>
 8006344:	4621      	mov	r1, r4
 8006346:	4605      	mov	r5, r0
 8006348:	f000 fbbe 	bl	8006ac8 <__mcmp>
 800634c:	2800      	cmp	r0, #0
 800634e:	dcb1      	bgt.n	80062b4 <_dtoa_r+0x9bc>
 8006350:	d102      	bne.n	8006358 <_dtoa_r+0xa60>
 8006352:	9b02      	ldr	r3, [sp, #8]
 8006354:	07db      	lsls	r3, r3, #31
 8006356:	d4ad      	bmi.n	80062b4 <_dtoa_r+0x9bc>
 8006358:	4643      	mov	r3, r8
 800635a:	4698      	mov	r8, r3
 800635c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006360:	2a30      	cmp	r2, #48	; 0x30
 8006362:	d0fa      	beq.n	800635a <_dtoa_r+0xa62>
 8006364:	e6f7      	b.n	8006156 <_dtoa_r+0x85e>
 8006366:	9a01      	ldr	r2, [sp, #4]
 8006368:	429a      	cmp	r2, r3
 800636a:	d1a4      	bne.n	80062b6 <_dtoa_r+0x9be>
 800636c:	f10b 0b01 	add.w	fp, fp, #1
 8006370:	2331      	movs	r3, #49	; 0x31
 8006372:	e778      	b.n	8006266 <_dtoa_r+0x96e>
 8006374:	4b14      	ldr	r3, [pc, #80]	; (80063c8 <_dtoa_r+0xad0>)
 8006376:	f7ff bb2a 	b.w	80059ce <_dtoa_r+0xd6>
 800637a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800637c:	2b00      	cmp	r3, #0
 800637e:	f47f ab05 	bne.w	800598c <_dtoa_r+0x94>
 8006382:	4b12      	ldr	r3, [pc, #72]	; (80063cc <_dtoa_r+0xad4>)
 8006384:	f7ff bb23 	b.w	80059ce <_dtoa_r+0xd6>
 8006388:	f1ba 0f00 	cmp.w	sl, #0
 800638c:	dc03      	bgt.n	8006396 <_dtoa_r+0xa9e>
 800638e:	9b06      	ldr	r3, [sp, #24]
 8006390:	2b02      	cmp	r3, #2
 8006392:	f73f aec8 	bgt.w	8006126 <_dtoa_r+0x82e>
 8006396:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800639a:	4621      	mov	r1, r4
 800639c:	4628      	mov	r0, r5
 800639e:	f7ff fa23 	bl	80057e8 <quorem>
 80063a2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80063a6:	f808 3b01 	strb.w	r3, [r8], #1
 80063aa:	9a01      	ldr	r2, [sp, #4]
 80063ac:	eba8 0202 	sub.w	r2, r8, r2
 80063b0:	4592      	cmp	sl, r2
 80063b2:	ddb7      	ble.n	8006324 <_dtoa_r+0xa2c>
 80063b4:	4629      	mov	r1, r5
 80063b6:	2300      	movs	r3, #0
 80063b8:	220a      	movs	r2, #10
 80063ba:	4630      	mov	r0, r6
 80063bc:	f000 f96a 	bl	8006694 <__multadd>
 80063c0:	4605      	mov	r5, r0
 80063c2:	e7ea      	b.n	800639a <_dtoa_r+0xaa2>
 80063c4:	08007918 	.word	0x08007918
 80063c8:	08007878 	.word	0x08007878
 80063cc:	0800789c 	.word	0x0800789c

080063d0 <_free_r>:
 80063d0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80063d2:	2900      	cmp	r1, #0
 80063d4:	d044      	beq.n	8006460 <_free_r+0x90>
 80063d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063da:	9001      	str	r0, [sp, #4]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f1a1 0404 	sub.w	r4, r1, #4
 80063e2:	bfb8      	it	lt
 80063e4:	18e4      	addlt	r4, r4, r3
 80063e6:	f000 f8e7 	bl	80065b8 <__malloc_lock>
 80063ea:	4a1e      	ldr	r2, [pc, #120]	; (8006464 <_free_r+0x94>)
 80063ec:	9801      	ldr	r0, [sp, #4]
 80063ee:	6813      	ldr	r3, [r2, #0]
 80063f0:	b933      	cbnz	r3, 8006400 <_free_r+0x30>
 80063f2:	6063      	str	r3, [r4, #4]
 80063f4:	6014      	str	r4, [r2, #0]
 80063f6:	b003      	add	sp, #12
 80063f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80063fc:	f000 b8e2 	b.w	80065c4 <__malloc_unlock>
 8006400:	42a3      	cmp	r3, r4
 8006402:	d908      	bls.n	8006416 <_free_r+0x46>
 8006404:	6825      	ldr	r5, [r4, #0]
 8006406:	1961      	adds	r1, r4, r5
 8006408:	428b      	cmp	r3, r1
 800640a:	bf01      	itttt	eq
 800640c:	6819      	ldreq	r1, [r3, #0]
 800640e:	685b      	ldreq	r3, [r3, #4]
 8006410:	1949      	addeq	r1, r1, r5
 8006412:	6021      	streq	r1, [r4, #0]
 8006414:	e7ed      	b.n	80063f2 <_free_r+0x22>
 8006416:	461a      	mov	r2, r3
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	b10b      	cbz	r3, 8006420 <_free_r+0x50>
 800641c:	42a3      	cmp	r3, r4
 800641e:	d9fa      	bls.n	8006416 <_free_r+0x46>
 8006420:	6811      	ldr	r1, [r2, #0]
 8006422:	1855      	adds	r5, r2, r1
 8006424:	42a5      	cmp	r5, r4
 8006426:	d10b      	bne.n	8006440 <_free_r+0x70>
 8006428:	6824      	ldr	r4, [r4, #0]
 800642a:	4421      	add	r1, r4
 800642c:	1854      	adds	r4, r2, r1
 800642e:	42a3      	cmp	r3, r4
 8006430:	6011      	str	r1, [r2, #0]
 8006432:	d1e0      	bne.n	80063f6 <_free_r+0x26>
 8006434:	681c      	ldr	r4, [r3, #0]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	6053      	str	r3, [r2, #4]
 800643a:	440c      	add	r4, r1
 800643c:	6014      	str	r4, [r2, #0]
 800643e:	e7da      	b.n	80063f6 <_free_r+0x26>
 8006440:	d902      	bls.n	8006448 <_free_r+0x78>
 8006442:	230c      	movs	r3, #12
 8006444:	6003      	str	r3, [r0, #0]
 8006446:	e7d6      	b.n	80063f6 <_free_r+0x26>
 8006448:	6825      	ldr	r5, [r4, #0]
 800644a:	1961      	adds	r1, r4, r5
 800644c:	428b      	cmp	r3, r1
 800644e:	bf04      	itt	eq
 8006450:	6819      	ldreq	r1, [r3, #0]
 8006452:	685b      	ldreq	r3, [r3, #4]
 8006454:	6063      	str	r3, [r4, #4]
 8006456:	bf04      	itt	eq
 8006458:	1949      	addeq	r1, r1, r5
 800645a:	6021      	streq	r1, [r4, #0]
 800645c:	6054      	str	r4, [r2, #4]
 800645e:	e7ca      	b.n	80063f6 <_free_r+0x26>
 8006460:	b003      	add	sp, #12
 8006462:	bd30      	pop	{r4, r5, pc}
 8006464:	200005b8 	.word	0x200005b8

08006468 <malloc>:
 8006468:	4b02      	ldr	r3, [pc, #8]	; (8006474 <malloc+0xc>)
 800646a:	4601      	mov	r1, r0
 800646c:	6818      	ldr	r0, [r3, #0]
 800646e:	f000 b823 	b.w	80064b8 <_malloc_r>
 8006472:	bf00      	nop
 8006474:	20000064 	.word	0x20000064

08006478 <sbrk_aligned>:
 8006478:	b570      	push	{r4, r5, r6, lr}
 800647a:	4e0e      	ldr	r6, [pc, #56]	; (80064b4 <sbrk_aligned+0x3c>)
 800647c:	460c      	mov	r4, r1
 800647e:	6831      	ldr	r1, [r6, #0]
 8006480:	4605      	mov	r5, r0
 8006482:	b911      	cbnz	r1, 800648a <sbrk_aligned+0x12>
 8006484:	f000 fe40 	bl	8007108 <_sbrk_r>
 8006488:	6030      	str	r0, [r6, #0]
 800648a:	4621      	mov	r1, r4
 800648c:	4628      	mov	r0, r5
 800648e:	f000 fe3b 	bl	8007108 <_sbrk_r>
 8006492:	1c43      	adds	r3, r0, #1
 8006494:	d00a      	beq.n	80064ac <sbrk_aligned+0x34>
 8006496:	1cc4      	adds	r4, r0, #3
 8006498:	f024 0403 	bic.w	r4, r4, #3
 800649c:	42a0      	cmp	r0, r4
 800649e:	d007      	beq.n	80064b0 <sbrk_aligned+0x38>
 80064a0:	1a21      	subs	r1, r4, r0
 80064a2:	4628      	mov	r0, r5
 80064a4:	f000 fe30 	bl	8007108 <_sbrk_r>
 80064a8:	3001      	adds	r0, #1
 80064aa:	d101      	bne.n	80064b0 <sbrk_aligned+0x38>
 80064ac:	f04f 34ff 	mov.w	r4, #4294967295
 80064b0:	4620      	mov	r0, r4
 80064b2:	bd70      	pop	{r4, r5, r6, pc}
 80064b4:	200005bc 	.word	0x200005bc

080064b8 <_malloc_r>:
 80064b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064bc:	1ccd      	adds	r5, r1, #3
 80064be:	f025 0503 	bic.w	r5, r5, #3
 80064c2:	3508      	adds	r5, #8
 80064c4:	2d0c      	cmp	r5, #12
 80064c6:	bf38      	it	cc
 80064c8:	250c      	movcc	r5, #12
 80064ca:	2d00      	cmp	r5, #0
 80064cc:	4607      	mov	r7, r0
 80064ce:	db01      	blt.n	80064d4 <_malloc_r+0x1c>
 80064d0:	42a9      	cmp	r1, r5
 80064d2:	d905      	bls.n	80064e0 <_malloc_r+0x28>
 80064d4:	230c      	movs	r3, #12
 80064d6:	603b      	str	r3, [r7, #0]
 80064d8:	2600      	movs	r6, #0
 80064da:	4630      	mov	r0, r6
 80064dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064e0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80065b4 <_malloc_r+0xfc>
 80064e4:	f000 f868 	bl	80065b8 <__malloc_lock>
 80064e8:	f8d8 3000 	ldr.w	r3, [r8]
 80064ec:	461c      	mov	r4, r3
 80064ee:	bb5c      	cbnz	r4, 8006548 <_malloc_r+0x90>
 80064f0:	4629      	mov	r1, r5
 80064f2:	4638      	mov	r0, r7
 80064f4:	f7ff ffc0 	bl	8006478 <sbrk_aligned>
 80064f8:	1c43      	adds	r3, r0, #1
 80064fa:	4604      	mov	r4, r0
 80064fc:	d155      	bne.n	80065aa <_malloc_r+0xf2>
 80064fe:	f8d8 4000 	ldr.w	r4, [r8]
 8006502:	4626      	mov	r6, r4
 8006504:	2e00      	cmp	r6, #0
 8006506:	d145      	bne.n	8006594 <_malloc_r+0xdc>
 8006508:	2c00      	cmp	r4, #0
 800650a:	d048      	beq.n	800659e <_malloc_r+0xe6>
 800650c:	6823      	ldr	r3, [r4, #0]
 800650e:	4631      	mov	r1, r6
 8006510:	4638      	mov	r0, r7
 8006512:	eb04 0903 	add.w	r9, r4, r3
 8006516:	f000 fdf7 	bl	8007108 <_sbrk_r>
 800651a:	4581      	cmp	r9, r0
 800651c:	d13f      	bne.n	800659e <_malloc_r+0xe6>
 800651e:	6821      	ldr	r1, [r4, #0]
 8006520:	1a6d      	subs	r5, r5, r1
 8006522:	4629      	mov	r1, r5
 8006524:	4638      	mov	r0, r7
 8006526:	f7ff ffa7 	bl	8006478 <sbrk_aligned>
 800652a:	3001      	adds	r0, #1
 800652c:	d037      	beq.n	800659e <_malloc_r+0xe6>
 800652e:	6823      	ldr	r3, [r4, #0]
 8006530:	442b      	add	r3, r5
 8006532:	6023      	str	r3, [r4, #0]
 8006534:	f8d8 3000 	ldr.w	r3, [r8]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d038      	beq.n	80065ae <_malloc_r+0xf6>
 800653c:	685a      	ldr	r2, [r3, #4]
 800653e:	42a2      	cmp	r2, r4
 8006540:	d12b      	bne.n	800659a <_malloc_r+0xe2>
 8006542:	2200      	movs	r2, #0
 8006544:	605a      	str	r2, [r3, #4]
 8006546:	e00f      	b.n	8006568 <_malloc_r+0xb0>
 8006548:	6822      	ldr	r2, [r4, #0]
 800654a:	1b52      	subs	r2, r2, r5
 800654c:	d41f      	bmi.n	800658e <_malloc_r+0xd6>
 800654e:	2a0b      	cmp	r2, #11
 8006550:	d917      	bls.n	8006582 <_malloc_r+0xca>
 8006552:	1961      	adds	r1, r4, r5
 8006554:	42a3      	cmp	r3, r4
 8006556:	6025      	str	r5, [r4, #0]
 8006558:	bf18      	it	ne
 800655a:	6059      	strne	r1, [r3, #4]
 800655c:	6863      	ldr	r3, [r4, #4]
 800655e:	bf08      	it	eq
 8006560:	f8c8 1000 	streq.w	r1, [r8]
 8006564:	5162      	str	r2, [r4, r5]
 8006566:	604b      	str	r3, [r1, #4]
 8006568:	4638      	mov	r0, r7
 800656a:	f104 060b 	add.w	r6, r4, #11
 800656e:	f000 f829 	bl	80065c4 <__malloc_unlock>
 8006572:	f026 0607 	bic.w	r6, r6, #7
 8006576:	1d23      	adds	r3, r4, #4
 8006578:	1af2      	subs	r2, r6, r3
 800657a:	d0ae      	beq.n	80064da <_malloc_r+0x22>
 800657c:	1b9b      	subs	r3, r3, r6
 800657e:	50a3      	str	r3, [r4, r2]
 8006580:	e7ab      	b.n	80064da <_malloc_r+0x22>
 8006582:	42a3      	cmp	r3, r4
 8006584:	6862      	ldr	r2, [r4, #4]
 8006586:	d1dd      	bne.n	8006544 <_malloc_r+0x8c>
 8006588:	f8c8 2000 	str.w	r2, [r8]
 800658c:	e7ec      	b.n	8006568 <_malloc_r+0xb0>
 800658e:	4623      	mov	r3, r4
 8006590:	6864      	ldr	r4, [r4, #4]
 8006592:	e7ac      	b.n	80064ee <_malloc_r+0x36>
 8006594:	4634      	mov	r4, r6
 8006596:	6876      	ldr	r6, [r6, #4]
 8006598:	e7b4      	b.n	8006504 <_malloc_r+0x4c>
 800659a:	4613      	mov	r3, r2
 800659c:	e7cc      	b.n	8006538 <_malloc_r+0x80>
 800659e:	230c      	movs	r3, #12
 80065a0:	603b      	str	r3, [r7, #0]
 80065a2:	4638      	mov	r0, r7
 80065a4:	f000 f80e 	bl	80065c4 <__malloc_unlock>
 80065a8:	e797      	b.n	80064da <_malloc_r+0x22>
 80065aa:	6025      	str	r5, [r4, #0]
 80065ac:	e7dc      	b.n	8006568 <_malloc_r+0xb0>
 80065ae:	605b      	str	r3, [r3, #4]
 80065b0:	deff      	udf	#255	; 0xff
 80065b2:	bf00      	nop
 80065b4:	200005b8 	.word	0x200005b8

080065b8 <__malloc_lock>:
 80065b8:	4801      	ldr	r0, [pc, #4]	; (80065c0 <__malloc_lock+0x8>)
 80065ba:	f7ff b913 	b.w	80057e4 <__retarget_lock_acquire_recursive>
 80065be:	bf00      	nop
 80065c0:	200005b4 	.word	0x200005b4

080065c4 <__malloc_unlock>:
 80065c4:	4801      	ldr	r0, [pc, #4]	; (80065cc <__malloc_unlock+0x8>)
 80065c6:	f7ff b90e 	b.w	80057e6 <__retarget_lock_release_recursive>
 80065ca:	bf00      	nop
 80065cc:	200005b4 	.word	0x200005b4

080065d0 <_Balloc>:
 80065d0:	b570      	push	{r4, r5, r6, lr}
 80065d2:	69c6      	ldr	r6, [r0, #28]
 80065d4:	4604      	mov	r4, r0
 80065d6:	460d      	mov	r5, r1
 80065d8:	b976      	cbnz	r6, 80065f8 <_Balloc+0x28>
 80065da:	2010      	movs	r0, #16
 80065dc:	f7ff ff44 	bl	8006468 <malloc>
 80065e0:	4602      	mov	r2, r0
 80065e2:	61e0      	str	r0, [r4, #28]
 80065e4:	b920      	cbnz	r0, 80065f0 <_Balloc+0x20>
 80065e6:	4b18      	ldr	r3, [pc, #96]	; (8006648 <_Balloc+0x78>)
 80065e8:	4818      	ldr	r0, [pc, #96]	; (800664c <_Balloc+0x7c>)
 80065ea:	216b      	movs	r1, #107	; 0x6b
 80065ec:	f000 fdaa 	bl	8007144 <__assert_func>
 80065f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065f4:	6006      	str	r6, [r0, #0]
 80065f6:	60c6      	str	r6, [r0, #12]
 80065f8:	69e6      	ldr	r6, [r4, #28]
 80065fa:	68f3      	ldr	r3, [r6, #12]
 80065fc:	b183      	cbz	r3, 8006620 <_Balloc+0x50>
 80065fe:	69e3      	ldr	r3, [r4, #28]
 8006600:	68db      	ldr	r3, [r3, #12]
 8006602:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006606:	b9b8      	cbnz	r0, 8006638 <_Balloc+0x68>
 8006608:	2101      	movs	r1, #1
 800660a:	fa01 f605 	lsl.w	r6, r1, r5
 800660e:	1d72      	adds	r2, r6, #5
 8006610:	0092      	lsls	r2, r2, #2
 8006612:	4620      	mov	r0, r4
 8006614:	f000 fdb4 	bl	8007180 <_calloc_r>
 8006618:	b160      	cbz	r0, 8006634 <_Balloc+0x64>
 800661a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800661e:	e00e      	b.n	800663e <_Balloc+0x6e>
 8006620:	2221      	movs	r2, #33	; 0x21
 8006622:	2104      	movs	r1, #4
 8006624:	4620      	mov	r0, r4
 8006626:	f000 fdab 	bl	8007180 <_calloc_r>
 800662a:	69e3      	ldr	r3, [r4, #28]
 800662c:	60f0      	str	r0, [r6, #12]
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d1e4      	bne.n	80065fe <_Balloc+0x2e>
 8006634:	2000      	movs	r0, #0
 8006636:	bd70      	pop	{r4, r5, r6, pc}
 8006638:	6802      	ldr	r2, [r0, #0]
 800663a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800663e:	2300      	movs	r3, #0
 8006640:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006644:	e7f7      	b.n	8006636 <_Balloc+0x66>
 8006646:	bf00      	nop
 8006648:	080078a9 	.word	0x080078a9
 800664c:	08007929 	.word	0x08007929

08006650 <_Bfree>:
 8006650:	b570      	push	{r4, r5, r6, lr}
 8006652:	69c6      	ldr	r6, [r0, #28]
 8006654:	4605      	mov	r5, r0
 8006656:	460c      	mov	r4, r1
 8006658:	b976      	cbnz	r6, 8006678 <_Bfree+0x28>
 800665a:	2010      	movs	r0, #16
 800665c:	f7ff ff04 	bl	8006468 <malloc>
 8006660:	4602      	mov	r2, r0
 8006662:	61e8      	str	r0, [r5, #28]
 8006664:	b920      	cbnz	r0, 8006670 <_Bfree+0x20>
 8006666:	4b09      	ldr	r3, [pc, #36]	; (800668c <_Bfree+0x3c>)
 8006668:	4809      	ldr	r0, [pc, #36]	; (8006690 <_Bfree+0x40>)
 800666a:	218f      	movs	r1, #143	; 0x8f
 800666c:	f000 fd6a 	bl	8007144 <__assert_func>
 8006670:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006674:	6006      	str	r6, [r0, #0]
 8006676:	60c6      	str	r6, [r0, #12]
 8006678:	b13c      	cbz	r4, 800668a <_Bfree+0x3a>
 800667a:	69eb      	ldr	r3, [r5, #28]
 800667c:	6862      	ldr	r2, [r4, #4]
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006684:	6021      	str	r1, [r4, #0]
 8006686:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800668a:	bd70      	pop	{r4, r5, r6, pc}
 800668c:	080078a9 	.word	0x080078a9
 8006690:	08007929 	.word	0x08007929

08006694 <__multadd>:
 8006694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006698:	690d      	ldr	r5, [r1, #16]
 800669a:	4607      	mov	r7, r0
 800669c:	460c      	mov	r4, r1
 800669e:	461e      	mov	r6, r3
 80066a0:	f101 0c14 	add.w	ip, r1, #20
 80066a4:	2000      	movs	r0, #0
 80066a6:	f8dc 3000 	ldr.w	r3, [ip]
 80066aa:	b299      	uxth	r1, r3
 80066ac:	fb02 6101 	mla	r1, r2, r1, r6
 80066b0:	0c1e      	lsrs	r6, r3, #16
 80066b2:	0c0b      	lsrs	r3, r1, #16
 80066b4:	fb02 3306 	mla	r3, r2, r6, r3
 80066b8:	b289      	uxth	r1, r1
 80066ba:	3001      	adds	r0, #1
 80066bc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80066c0:	4285      	cmp	r5, r0
 80066c2:	f84c 1b04 	str.w	r1, [ip], #4
 80066c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80066ca:	dcec      	bgt.n	80066a6 <__multadd+0x12>
 80066cc:	b30e      	cbz	r6, 8006712 <__multadd+0x7e>
 80066ce:	68a3      	ldr	r3, [r4, #8]
 80066d0:	42ab      	cmp	r3, r5
 80066d2:	dc19      	bgt.n	8006708 <__multadd+0x74>
 80066d4:	6861      	ldr	r1, [r4, #4]
 80066d6:	4638      	mov	r0, r7
 80066d8:	3101      	adds	r1, #1
 80066da:	f7ff ff79 	bl	80065d0 <_Balloc>
 80066de:	4680      	mov	r8, r0
 80066e0:	b928      	cbnz	r0, 80066ee <__multadd+0x5a>
 80066e2:	4602      	mov	r2, r0
 80066e4:	4b0c      	ldr	r3, [pc, #48]	; (8006718 <__multadd+0x84>)
 80066e6:	480d      	ldr	r0, [pc, #52]	; (800671c <__multadd+0x88>)
 80066e8:	21ba      	movs	r1, #186	; 0xba
 80066ea:	f000 fd2b 	bl	8007144 <__assert_func>
 80066ee:	6922      	ldr	r2, [r4, #16]
 80066f0:	3202      	adds	r2, #2
 80066f2:	f104 010c 	add.w	r1, r4, #12
 80066f6:	0092      	lsls	r2, r2, #2
 80066f8:	300c      	adds	r0, #12
 80066fa:	f000 fd15 	bl	8007128 <memcpy>
 80066fe:	4621      	mov	r1, r4
 8006700:	4638      	mov	r0, r7
 8006702:	f7ff ffa5 	bl	8006650 <_Bfree>
 8006706:	4644      	mov	r4, r8
 8006708:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800670c:	3501      	adds	r5, #1
 800670e:	615e      	str	r6, [r3, #20]
 8006710:	6125      	str	r5, [r4, #16]
 8006712:	4620      	mov	r0, r4
 8006714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006718:	08007918 	.word	0x08007918
 800671c:	08007929 	.word	0x08007929

08006720 <__hi0bits>:
 8006720:	0c03      	lsrs	r3, r0, #16
 8006722:	041b      	lsls	r3, r3, #16
 8006724:	b9d3      	cbnz	r3, 800675c <__hi0bits+0x3c>
 8006726:	0400      	lsls	r0, r0, #16
 8006728:	2310      	movs	r3, #16
 800672a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800672e:	bf04      	itt	eq
 8006730:	0200      	lsleq	r0, r0, #8
 8006732:	3308      	addeq	r3, #8
 8006734:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006738:	bf04      	itt	eq
 800673a:	0100      	lsleq	r0, r0, #4
 800673c:	3304      	addeq	r3, #4
 800673e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006742:	bf04      	itt	eq
 8006744:	0080      	lsleq	r0, r0, #2
 8006746:	3302      	addeq	r3, #2
 8006748:	2800      	cmp	r0, #0
 800674a:	db05      	blt.n	8006758 <__hi0bits+0x38>
 800674c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006750:	f103 0301 	add.w	r3, r3, #1
 8006754:	bf08      	it	eq
 8006756:	2320      	moveq	r3, #32
 8006758:	4618      	mov	r0, r3
 800675a:	4770      	bx	lr
 800675c:	2300      	movs	r3, #0
 800675e:	e7e4      	b.n	800672a <__hi0bits+0xa>

08006760 <__lo0bits>:
 8006760:	6803      	ldr	r3, [r0, #0]
 8006762:	f013 0207 	ands.w	r2, r3, #7
 8006766:	d00c      	beq.n	8006782 <__lo0bits+0x22>
 8006768:	07d9      	lsls	r1, r3, #31
 800676a:	d422      	bmi.n	80067b2 <__lo0bits+0x52>
 800676c:	079a      	lsls	r2, r3, #30
 800676e:	bf49      	itett	mi
 8006770:	085b      	lsrmi	r3, r3, #1
 8006772:	089b      	lsrpl	r3, r3, #2
 8006774:	6003      	strmi	r3, [r0, #0]
 8006776:	2201      	movmi	r2, #1
 8006778:	bf5c      	itt	pl
 800677a:	6003      	strpl	r3, [r0, #0]
 800677c:	2202      	movpl	r2, #2
 800677e:	4610      	mov	r0, r2
 8006780:	4770      	bx	lr
 8006782:	b299      	uxth	r1, r3
 8006784:	b909      	cbnz	r1, 800678a <__lo0bits+0x2a>
 8006786:	0c1b      	lsrs	r3, r3, #16
 8006788:	2210      	movs	r2, #16
 800678a:	b2d9      	uxtb	r1, r3
 800678c:	b909      	cbnz	r1, 8006792 <__lo0bits+0x32>
 800678e:	3208      	adds	r2, #8
 8006790:	0a1b      	lsrs	r3, r3, #8
 8006792:	0719      	lsls	r1, r3, #28
 8006794:	bf04      	itt	eq
 8006796:	091b      	lsreq	r3, r3, #4
 8006798:	3204      	addeq	r2, #4
 800679a:	0799      	lsls	r1, r3, #30
 800679c:	bf04      	itt	eq
 800679e:	089b      	lsreq	r3, r3, #2
 80067a0:	3202      	addeq	r2, #2
 80067a2:	07d9      	lsls	r1, r3, #31
 80067a4:	d403      	bmi.n	80067ae <__lo0bits+0x4e>
 80067a6:	085b      	lsrs	r3, r3, #1
 80067a8:	f102 0201 	add.w	r2, r2, #1
 80067ac:	d003      	beq.n	80067b6 <__lo0bits+0x56>
 80067ae:	6003      	str	r3, [r0, #0]
 80067b0:	e7e5      	b.n	800677e <__lo0bits+0x1e>
 80067b2:	2200      	movs	r2, #0
 80067b4:	e7e3      	b.n	800677e <__lo0bits+0x1e>
 80067b6:	2220      	movs	r2, #32
 80067b8:	e7e1      	b.n	800677e <__lo0bits+0x1e>
	...

080067bc <__i2b>:
 80067bc:	b510      	push	{r4, lr}
 80067be:	460c      	mov	r4, r1
 80067c0:	2101      	movs	r1, #1
 80067c2:	f7ff ff05 	bl	80065d0 <_Balloc>
 80067c6:	4602      	mov	r2, r0
 80067c8:	b928      	cbnz	r0, 80067d6 <__i2b+0x1a>
 80067ca:	4b05      	ldr	r3, [pc, #20]	; (80067e0 <__i2b+0x24>)
 80067cc:	4805      	ldr	r0, [pc, #20]	; (80067e4 <__i2b+0x28>)
 80067ce:	f240 1145 	movw	r1, #325	; 0x145
 80067d2:	f000 fcb7 	bl	8007144 <__assert_func>
 80067d6:	2301      	movs	r3, #1
 80067d8:	6144      	str	r4, [r0, #20]
 80067da:	6103      	str	r3, [r0, #16]
 80067dc:	bd10      	pop	{r4, pc}
 80067de:	bf00      	nop
 80067e0:	08007918 	.word	0x08007918
 80067e4:	08007929 	.word	0x08007929

080067e8 <__multiply>:
 80067e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ec:	4691      	mov	r9, r2
 80067ee:	690a      	ldr	r2, [r1, #16]
 80067f0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80067f4:	429a      	cmp	r2, r3
 80067f6:	bfb8      	it	lt
 80067f8:	460b      	movlt	r3, r1
 80067fa:	460c      	mov	r4, r1
 80067fc:	bfbc      	itt	lt
 80067fe:	464c      	movlt	r4, r9
 8006800:	4699      	movlt	r9, r3
 8006802:	6927      	ldr	r7, [r4, #16]
 8006804:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006808:	68a3      	ldr	r3, [r4, #8]
 800680a:	6861      	ldr	r1, [r4, #4]
 800680c:	eb07 060a 	add.w	r6, r7, sl
 8006810:	42b3      	cmp	r3, r6
 8006812:	b085      	sub	sp, #20
 8006814:	bfb8      	it	lt
 8006816:	3101      	addlt	r1, #1
 8006818:	f7ff feda 	bl	80065d0 <_Balloc>
 800681c:	b930      	cbnz	r0, 800682c <__multiply+0x44>
 800681e:	4602      	mov	r2, r0
 8006820:	4b44      	ldr	r3, [pc, #272]	; (8006934 <__multiply+0x14c>)
 8006822:	4845      	ldr	r0, [pc, #276]	; (8006938 <__multiply+0x150>)
 8006824:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006828:	f000 fc8c 	bl	8007144 <__assert_func>
 800682c:	f100 0514 	add.w	r5, r0, #20
 8006830:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006834:	462b      	mov	r3, r5
 8006836:	2200      	movs	r2, #0
 8006838:	4543      	cmp	r3, r8
 800683a:	d321      	bcc.n	8006880 <__multiply+0x98>
 800683c:	f104 0314 	add.w	r3, r4, #20
 8006840:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006844:	f109 0314 	add.w	r3, r9, #20
 8006848:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800684c:	9202      	str	r2, [sp, #8]
 800684e:	1b3a      	subs	r2, r7, r4
 8006850:	3a15      	subs	r2, #21
 8006852:	f022 0203 	bic.w	r2, r2, #3
 8006856:	3204      	adds	r2, #4
 8006858:	f104 0115 	add.w	r1, r4, #21
 800685c:	428f      	cmp	r7, r1
 800685e:	bf38      	it	cc
 8006860:	2204      	movcc	r2, #4
 8006862:	9201      	str	r2, [sp, #4]
 8006864:	9a02      	ldr	r2, [sp, #8]
 8006866:	9303      	str	r3, [sp, #12]
 8006868:	429a      	cmp	r2, r3
 800686a:	d80c      	bhi.n	8006886 <__multiply+0x9e>
 800686c:	2e00      	cmp	r6, #0
 800686e:	dd03      	ble.n	8006878 <__multiply+0x90>
 8006870:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006874:	2b00      	cmp	r3, #0
 8006876:	d05b      	beq.n	8006930 <__multiply+0x148>
 8006878:	6106      	str	r6, [r0, #16]
 800687a:	b005      	add	sp, #20
 800687c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006880:	f843 2b04 	str.w	r2, [r3], #4
 8006884:	e7d8      	b.n	8006838 <__multiply+0x50>
 8006886:	f8b3 a000 	ldrh.w	sl, [r3]
 800688a:	f1ba 0f00 	cmp.w	sl, #0
 800688e:	d024      	beq.n	80068da <__multiply+0xf2>
 8006890:	f104 0e14 	add.w	lr, r4, #20
 8006894:	46a9      	mov	r9, r5
 8006896:	f04f 0c00 	mov.w	ip, #0
 800689a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800689e:	f8d9 1000 	ldr.w	r1, [r9]
 80068a2:	fa1f fb82 	uxth.w	fp, r2
 80068a6:	b289      	uxth	r1, r1
 80068a8:	fb0a 110b 	mla	r1, sl, fp, r1
 80068ac:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80068b0:	f8d9 2000 	ldr.w	r2, [r9]
 80068b4:	4461      	add	r1, ip
 80068b6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80068ba:	fb0a c20b 	mla	r2, sl, fp, ip
 80068be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80068c2:	b289      	uxth	r1, r1
 80068c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80068c8:	4577      	cmp	r7, lr
 80068ca:	f849 1b04 	str.w	r1, [r9], #4
 80068ce:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80068d2:	d8e2      	bhi.n	800689a <__multiply+0xb2>
 80068d4:	9a01      	ldr	r2, [sp, #4]
 80068d6:	f845 c002 	str.w	ip, [r5, r2]
 80068da:	9a03      	ldr	r2, [sp, #12]
 80068dc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80068e0:	3304      	adds	r3, #4
 80068e2:	f1b9 0f00 	cmp.w	r9, #0
 80068e6:	d021      	beq.n	800692c <__multiply+0x144>
 80068e8:	6829      	ldr	r1, [r5, #0]
 80068ea:	f104 0c14 	add.w	ip, r4, #20
 80068ee:	46ae      	mov	lr, r5
 80068f0:	f04f 0a00 	mov.w	sl, #0
 80068f4:	f8bc b000 	ldrh.w	fp, [ip]
 80068f8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80068fc:	fb09 220b 	mla	r2, r9, fp, r2
 8006900:	4452      	add	r2, sl
 8006902:	b289      	uxth	r1, r1
 8006904:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006908:	f84e 1b04 	str.w	r1, [lr], #4
 800690c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006910:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006914:	f8be 1000 	ldrh.w	r1, [lr]
 8006918:	fb09 110a 	mla	r1, r9, sl, r1
 800691c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006920:	4567      	cmp	r7, ip
 8006922:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006926:	d8e5      	bhi.n	80068f4 <__multiply+0x10c>
 8006928:	9a01      	ldr	r2, [sp, #4]
 800692a:	50a9      	str	r1, [r5, r2]
 800692c:	3504      	adds	r5, #4
 800692e:	e799      	b.n	8006864 <__multiply+0x7c>
 8006930:	3e01      	subs	r6, #1
 8006932:	e79b      	b.n	800686c <__multiply+0x84>
 8006934:	08007918 	.word	0x08007918
 8006938:	08007929 	.word	0x08007929

0800693c <__pow5mult>:
 800693c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006940:	4615      	mov	r5, r2
 8006942:	f012 0203 	ands.w	r2, r2, #3
 8006946:	4606      	mov	r6, r0
 8006948:	460f      	mov	r7, r1
 800694a:	d007      	beq.n	800695c <__pow5mult+0x20>
 800694c:	4c25      	ldr	r4, [pc, #148]	; (80069e4 <__pow5mult+0xa8>)
 800694e:	3a01      	subs	r2, #1
 8006950:	2300      	movs	r3, #0
 8006952:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006956:	f7ff fe9d 	bl	8006694 <__multadd>
 800695a:	4607      	mov	r7, r0
 800695c:	10ad      	asrs	r5, r5, #2
 800695e:	d03d      	beq.n	80069dc <__pow5mult+0xa0>
 8006960:	69f4      	ldr	r4, [r6, #28]
 8006962:	b97c      	cbnz	r4, 8006984 <__pow5mult+0x48>
 8006964:	2010      	movs	r0, #16
 8006966:	f7ff fd7f 	bl	8006468 <malloc>
 800696a:	4602      	mov	r2, r0
 800696c:	61f0      	str	r0, [r6, #28]
 800696e:	b928      	cbnz	r0, 800697c <__pow5mult+0x40>
 8006970:	4b1d      	ldr	r3, [pc, #116]	; (80069e8 <__pow5mult+0xac>)
 8006972:	481e      	ldr	r0, [pc, #120]	; (80069ec <__pow5mult+0xb0>)
 8006974:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006978:	f000 fbe4 	bl	8007144 <__assert_func>
 800697c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006980:	6004      	str	r4, [r0, #0]
 8006982:	60c4      	str	r4, [r0, #12]
 8006984:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006988:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800698c:	b94c      	cbnz	r4, 80069a2 <__pow5mult+0x66>
 800698e:	f240 2171 	movw	r1, #625	; 0x271
 8006992:	4630      	mov	r0, r6
 8006994:	f7ff ff12 	bl	80067bc <__i2b>
 8006998:	2300      	movs	r3, #0
 800699a:	f8c8 0008 	str.w	r0, [r8, #8]
 800699e:	4604      	mov	r4, r0
 80069a0:	6003      	str	r3, [r0, #0]
 80069a2:	f04f 0900 	mov.w	r9, #0
 80069a6:	07eb      	lsls	r3, r5, #31
 80069a8:	d50a      	bpl.n	80069c0 <__pow5mult+0x84>
 80069aa:	4639      	mov	r1, r7
 80069ac:	4622      	mov	r2, r4
 80069ae:	4630      	mov	r0, r6
 80069b0:	f7ff ff1a 	bl	80067e8 <__multiply>
 80069b4:	4639      	mov	r1, r7
 80069b6:	4680      	mov	r8, r0
 80069b8:	4630      	mov	r0, r6
 80069ba:	f7ff fe49 	bl	8006650 <_Bfree>
 80069be:	4647      	mov	r7, r8
 80069c0:	106d      	asrs	r5, r5, #1
 80069c2:	d00b      	beq.n	80069dc <__pow5mult+0xa0>
 80069c4:	6820      	ldr	r0, [r4, #0]
 80069c6:	b938      	cbnz	r0, 80069d8 <__pow5mult+0x9c>
 80069c8:	4622      	mov	r2, r4
 80069ca:	4621      	mov	r1, r4
 80069cc:	4630      	mov	r0, r6
 80069ce:	f7ff ff0b 	bl	80067e8 <__multiply>
 80069d2:	6020      	str	r0, [r4, #0]
 80069d4:	f8c0 9000 	str.w	r9, [r0]
 80069d8:	4604      	mov	r4, r0
 80069da:	e7e4      	b.n	80069a6 <__pow5mult+0x6a>
 80069dc:	4638      	mov	r0, r7
 80069de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069e2:	bf00      	nop
 80069e4:	08007a78 	.word	0x08007a78
 80069e8:	080078a9 	.word	0x080078a9
 80069ec:	08007929 	.word	0x08007929

080069f0 <__lshift>:
 80069f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069f4:	460c      	mov	r4, r1
 80069f6:	6849      	ldr	r1, [r1, #4]
 80069f8:	6923      	ldr	r3, [r4, #16]
 80069fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80069fe:	68a3      	ldr	r3, [r4, #8]
 8006a00:	4607      	mov	r7, r0
 8006a02:	4691      	mov	r9, r2
 8006a04:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006a08:	f108 0601 	add.w	r6, r8, #1
 8006a0c:	42b3      	cmp	r3, r6
 8006a0e:	db0b      	blt.n	8006a28 <__lshift+0x38>
 8006a10:	4638      	mov	r0, r7
 8006a12:	f7ff fddd 	bl	80065d0 <_Balloc>
 8006a16:	4605      	mov	r5, r0
 8006a18:	b948      	cbnz	r0, 8006a2e <__lshift+0x3e>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	4b28      	ldr	r3, [pc, #160]	; (8006ac0 <__lshift+0xd0>)
 8006a1e:	4829      	ldr	r0, [pc, #164]	; (8006ac4 <__lshift+0xd4>)
 8006a20:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006a24:	f000 fb8e 	bl	8007144 <__assert_func>
 8006a28:	3101      	adds	r1, #1
 8006a2a:	005b      	lsls	r3, r3, #1
 8006a2c:	e7ee      	b.n	8006a0c <__lshift+0x1c>
 8006a2e:	2300      	movs	r3, #0
 8006a30:	f100 0114 	add.w	r1, r0, #20
 8006a34:	f100 0210 	add.w	r2, r0, #16
 8006a38:	4618      	mov	r0, r3
 8006a3a:	4553      	cmp	r3, sl
 8006a3c:	db33      	blt.n	8006aa6 <__lshift+0xb6>
 8006a3e:	6920      	ldr	r0, [r4, #16]
 8006a40:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a44:	f104 0314 	add.w	r3, r4, #20
 8006a48:	f019 091f 	ands.w	r9, r9, #31
 8006a4c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a50:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006a54:	d02b      	beq.n	8006aae <__lshift+0xbe>
 8006a56:	f1c9 0e20 	rsb	lr, r9, #32
 8006a5a:	468a      	mov	sl, r1
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	6818      	ldr	r0, [r3, #0]
 8006a60:	fa00 f009 	lsl.w	r0, r0, r9
 8006a64:	4310      	orrs	r0, r2
 8006a66:	f84a 0b04 	str.w	r0, [sl], #4
 8006a6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a6e:	459c      	cmp	ip, r3
 8006a70:	fa22 f20e 	lsr.w	r2, r2, lr
 8006a74:	d8f3      	bhi.n	8006a5e <__lshift+0x6e>
 8006a76:	ebac 0304 	sub.w	r3, ip, r4
 8006a7a:	3b15      	subs	r3, #21
 8006a7c:	f023 0303 	bic.w	r3, r3, #3
 8006a80:	3304      	adds	r3, #4
 8006a82:	f104 0015 	add.w	r0, r4, #21
 8006a86:	4584      	cmp	ip, r0
 8006a88:	bf38      	it	cc
 8006a8a:	2304      	movcc	r3, #4
 8006a8c:	50ca      	str	r2, [r1, r3]
 8006a8e:	b10a      	cbz	r2, 8006a94 <__lshift+0xa4>
 8006a90:	f108 0602 	add.w	r6, r8, #2
 8006a94:	3e01      	subs	r6, #1
 8006a96:	4638      	mov	r0, r7
 8006a98:	612e      	str	r6, [r5, #16]
 8006a9a:	4621      	mov	r1, r4
 8006a9c:	f7ff fdd8 	bl	8006650 <_Bfree>
 8006aa0:	4628      	mov	r0, r5
 8006aa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aa6:	f842 0f04 	str.w	r0, [r2, #4]!
 8006aaa:	3301      	adds	r3, #1
 8006aac:	e7c5      	b.n	8006a3a <__lshift+0x4a>
 8006aae:	3904      	subs	r1, #4
 8006ab0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ab4:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ab8:	459c      	cmp	ip, r3
 8006aba:	d8f9      	bhi.n	8006ab0 <__lshift+0xc0>
 8006abc:	e7ea      	b.n	8006a94 <__lshift+0xa4>
 8006abe:	bf00      	nop
 8006ac0:	08007918 	.word	0x08007918
 8006ac4:	08007929 	.word	0x08007929

08006ac8 <__mcmp>:
 8006ac8:	b530      	push	{r4, r5, lr}
 8006aca:	6902      	ldr	r2, [r0, #16]
 8006acc:	690c      	ldr	r4, [r1, #16]
 8006ace:	1b12      	subs	r2, r2, r4
 8006ad0:	d10e      	bne.n	8006af0 <__mcmp+0x28>
 8006ad2:	f100 0314 	add.w	r3, r0, #20
 8006ad6:	3114      	adds	r1, #20
 8006ad8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006adc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006ae0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006ae4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006ae8:	42a5      	cmp	r5, r4
 8006aea:	d003      	beq.n	8006af4 <__mcmp+0x2c>
 8006aec:	d305      	bcc.n	8006afa <__mcmp+0x32>
 8006aee:	2201      	movs	r2, #1
 8006af0:	4610      	mov	r0, r2
 8006af2:	bd30      	pop	{r4, r5, pc}
 8006af4:	4283      	cmp	r3, r0
 8006af6:	d3f3      	bcc.n	8006ae0 <__mcmp+0x18>
 8006af8:	e7fa      	b.n	8006af0 <__mcmp+0x28>
 8006afa:	f04f 32ff 	mov.w	r2, #4294967295
 8006afe:	e7f7      	b.n	8006af0 <__mcmp+0x28>

08006b00 <__mdiff>:
 8006b00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b04:	460c      	mov	r4, r1
 8006b06:	4606      	mov	r6, r0
 8006b08:	4611      	mov	r1, r2
 8006b0a:	4620      	mov	r0, r4
 8006b0c:	4690      	mov	r8, r2
 8006b0e:	f7ff ffdb 	bl	8006ac8 <__mcmp>
 8006b12:	1e05      	subs	r5, r0, #0
 8006b14:	d110      	bne.n	8006b38 <__mdiff+0x38>
 8006b16:	4629      	mov	r1, r5
 8006b18:	4630      	mov	r0, r6
 8006b1a:	f7ff fd59 	bl	80065d0 <_Balloc>
 8006b1e:	b930      	cbnz	r0, 8006b2e <__mdiff+0x2e>
 8006b20:	4b3a      	ldr	r3, [pc, #232]	; (8006c0c <__mdiff+0x10c>)
 8006b22:	4602      	mov	r2, r0
 8006b24:	f240 2137 	movw	r1, #567	; 0x237
 8006b28:	4839      	ldr	r0, [pc, #228]	; (8006c10 <__mdiff+0x110>)
 8006b2a:	f000 fb0b 	bl	8007144 <__assert_func>
 8006b2e:	2301      	movs	r3, #1
 8006b30:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006b34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b38:	bfa4      	itt	ge
 8006b3a:	4643      	movge	r3, r8
 8006b3c:	46a0      	movge	r8, r4
 8006b3e:	4630      	mov	r0, r6
 8006b40:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006b44:	bfa6      	itte	ge
 8006b46:	461c      	movge	r4, r3
 8006b48:	2500      	movge	r5, #0
 8006b4a:	2501      	movlt	r5, #1
 8006b4c:	f7ff fd40 	bl	80065d0 <_Balloc>
 8006b50:	b920      	cbnz	r0, 8006b5c <__mdiff+0x5c>
 8006b52:	4b2e      	ldr	r3, [pc, #184]	; (8006c0c <__mdiff+0x10c>)
 8006b54:	4602      	mov	r2, r0
 8006b56:	f240 2145 	movw	r1, #581	; 0x245
 8006b5a:	e7e5      	b.n	8006b28 <__mdiff+0x28>
 8006b5c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006b60:	6926      	ldr	r6, [r4, #16]
 8006b62:	60c5      	str	r5, [r0, #12]
 8006b64:	f104 0914 	add.w	r9, r4, #20
 8006b68:	f108 0514 	add.w	r5, r8, #20
 8006b6c:	f100 0e14 	add.w	lr, r0, #20
 8006b70:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006b74:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006b78:	f108 0210 	add.w	r2, r8, #16
 8006b7c:	46f2      	mov	sl, lr
 8006b7e:	2100      	movs	r1, #0
 8006b80:	f859 3b04 	ldr.w	r3, [r9], #4
 8006b84:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006b88:	fa11 f88b 	uxtah	r8, r1, fp
 8006b8c:	b299      	uxth	r1, r3
 8006b8e:	0c1b      	lsrs	r3, r3, #16
 8006b90:	eba8 0801 	sub.w	r8, r8, r1
 8006b94:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006b98:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006b9c:	fa1f f888 	uxth.w	r8, r8
 8006ba0:	1419      	asrs	r1, r3, #16
 8006ba2:	454e      	cmp	r6, r9
 8006ba4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006ba8:	f84a 3b04 	str.w	r3, [sl], #4
 8006bac:	d8e8      	bhi.n	8006b80 <__mdiff+0x80>
 8006bae:	1b33      	subs	r3, r6, r4
 8006bb0:	3b15      	subs	r3, #21
 8006bb2:	f023 0303 	bic.w	r3, r3, #3
 8006bb6:	3304      	adds	r3, #4
 8006bb8:	3415      	adds	r4, #21
 8006bba:	42a6      	cmp	r6, r4
 8006bbc:	bf38      	it	cc
 8006bbe:	2304      	movcc	r3, #4
 8006bc0:	441d      	add	r5, r3
 8006bc2:	4473      	add	r3, lr
 8006bc4:	469e      	mov	lr, r3
 8006bc6:	462e      	mov	r6, r5
 8006bc8:	4566      	cmp	r6, ip
 8006bca:	d30e      	bcc.n	8006bea <__mdiff+0xea>
 8006bcc:	f10c 0203 	add.w	r2, ip, #3
 8006bd0:	1b52      	subs	r2, r2, r5
 8006bd2:	f022 0203 	bic.w	r2, r2, #3
 8006bd6:	3d03      	subs	r5, #3
 8006bd8:	45ac      	cmp	ip, r5
 8006bda:	bf38      	it	cc
 8006bdc:	2200      	movcc	r2, #0
 8006bde:	4413      	add	r3, r2
 8006be0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006be4:	b17a      	cbz	r2, 8006c06 <__mdiff+0x106>
 8006be6:	6107      	str	r7, [r0, #16]
 8006be8:	e7a4      	b.n	8006b34 <__mdiff+0x34>
 8006bea:	f856 8b04 	ldr.w	r8, [r6], #4
 8006bee:	fa11 f288 	uxtah	r2, r1, r8
 8006bf2:	1414      	asrs	r4, r2, #16
 8006bf4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006bf8:	b292      	uxth	r2, r2
 8006bfa:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006bfe:	f84e 2b04 	str.w	r2, [lr], #4
 8006c02:	1421      	asrs	r1, r4, #16
 8006c04:	e7e0      	b.n	8006bc8 <__mdiff+0xc8>
 8006c06:	3f01      	subs	r7, #1
 8006c08:	e7ea      	b.n	8006be0 <__mdiff+0xe0>
 8006c0a:	bf00      	nop
 8006c0c:	08007918 	.word	0x08007918
 8006c10:	08007929 	.word	0x08007929

08006c14 <__d2b>:
 8006c14:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c18:	460f      	mov	r7, r1
 8006c1a:	2101      	movs	r1, #1
 8006c1c:	ec59 8b10 	vmov	r8, r9, d0
 8006c20:	4616      	mov	r6, r2
 8006c22:	f7ff fcd5 	bl	80065d0 <_Balloc>
 8006c26:	4604      	mov	r4, r0
 8006c28:	b930      	cbnz	r0, 8006c38 <__d2b+0x24>
 8006c2a:	4602      	mov	r2, r0
 8006c2c:	4b24      	ldr	r3, [pc, #144]	; (8006cc0 <__d2b+0xac>)
 8006c2e:	4825      	ldr	r0, [pc, #148]	; (8006cc4 <__d2b+0xb0>)
 8006c30:	f240 310f 	movw	r1, #783	; 0x30f
 8006c34:	f000 fa86 	bl	8007144 <__assert_func>
 8006c38:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006c3c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c40:	bb2d      	cbnz	r5, 8006c8e <__d2b+0x7a>
 8006c42:	9301      	str	r3, [sp, #4]
 8006c44:	f1b8 0300 	subs.w	r3, r8, #0
 8006c48:	d026      	beq.n	8006c98 <__d2b+0x84>
 8006c4a:	4668      	mov	r0, sp
 8006c4c:	9300      	str	r3, [sp, #0]
 8006c4e:	f7ff fd87 	bl	8006760 <__lo0bits>
 8006c52:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006c56:	b1e8      	cbz	r0, 8006c94 <__d2b+0x80>
 8006c58:	f1c0 0320 	rsb	r3, r0, #32
 8006c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c60:	430b      	orrs	r3, r1
 8006c62:	40c2      	lsrs	r2, r0
 8006c64:	6163      	str	r3, [r4, #20]
 8006c66:	9201      	str	r2, [sp, #4]
 8006c68:	9b01      	ldr	r3, [sp, #4]
 8006c6a:	61a3      	str	r3, [r4, #24]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	bf14      	ite	ne
 8006c70:	2202      	movne	r2, #2
 8006c72:	2201      	moveq	r2, #1
 8006c74:	6122      	str	r2, [r4, #16]
 8006c76:	b1bd      	cbz	r5, 8006ca8 <__d2b+0x94>
 8006c78:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006c7c:	4405      	add	r5, r0
 8006c7e:	603d      	str	r5, [r7, #0]
 8006c80:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006c84:	6030      	str	r0, [r6, #0]
 8006c86:	4620      	mov	r0, r4
 8006c88:	b003      	add	sp, #12
 8006c8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006c92:	e7d6      	b.n	8006c42 <__d2b+0x2e>
 8006c94:	6161      	str	r1, [r4, #20]
 8006c96:	e7e7      	b.n	8006c68 <__d2b+0x54>
 8006c98:	a801      	add	r0, sp, #4
 8006c9a:	f7ff fd61 	bl	8006760 <__lo0bits>
 8006c9e:	9b01      	ldr	r3, [sp, #4]
 8006ca0:	6163      	str	r3, [r4, #20]
 8006ca2:	3020      	adds	r0, #32
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	e7e5      	b.n	8006c74 <__d2b+0x60>
 8006ca8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006cac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006cb0:	6038      	str	r0, [r7, #0]
 8006cb2:	6918      	ldr	r0, [r3, #16]
 8006cb4:	f7ff fd34 	bl	8006720 <__hi0bits>
 8006cb8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006cbc:	e7e2      	b.n	8006c84 <__d2b+0x70>
 8006cbe:	bf00      	nop
 8006cc0:	08007918 	.word	0x08007918
 8006cc4:	08007929 	.word	0x08007929

08006cc8 <__ssputs_r>:
 8006cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ccc:	688e      	ldr	r6, [r1, #8]
 8006cce:	461f      	mov	r7, r3
 8006cd0:	42be      	cmp	r6, r7
 8006cd2:	680b      	ldr	r3, [r1, #0]
 8006cd4:	4682      	mov	sl, r0
 8006cd6:	460c      	mov	r4, r1
 8006cd8:	4690      	mov	r8, r2
 8006cda:	d82c      	bhi.n	8006d36 <__ssputs_r+0x6e>
 8006cdc:	898a      	ldrh	r2, [r1, #12]
 8006cde:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006ce2:	d026      	beq.n	8006d32 <__ssputs_r+0x6a>
 8006ce4:	6965      	ldr	r5, [r4, #20]
 8006ce6:	6909      	ldr	r1, [r1, #16]
 8006ce8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006cec:	eba3 0901 	sub.w	r9, r3, r1
 8006cf0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006cf4:	1c7b      	adds	r3, r7, #1
 8006cf6:	444b      	add	r3, r9
 8006cf8:	106d      	asrs	r5, r5, #1
 8006cfa:	429d      	cmp	r5, r3
 8006cfc:	bf38      	it	cc
 8006cfe:	461d      	movcc	r5, r3
 8006d00:	0553      	lsls	r3, r2, #21
 8006d02:	d527      	bpl.n	8006d54 <__ssputs_r+0x8c>
 8006d04:	4629      	mov	r1, r5
 8006d06:	f7ff fbd7 	bl	80064b8 <_malloc_r>
 8006d0a:	4606      	mov	r6, r0
 8006d0c:	b360      	cbz	r0, 8006d68 <__ssputs_r+0xa0>
 8006d0e:	6921      	ldr	r1, [r4, #16]
 8006d10:	464a      	mov	r2, r9
 8006d12:	f000 fa09 	bl	8007128 <memcpy>
 8006d16:	89a3      	ldrh	r3, [r4, #12]
 8006d18:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006d1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d20:	81a3      	strh	r3, [r4, #12]
 8006d22:	6126      	str	r6, [r4, #16]
 8006d24:	6165      	str	r5, [r4, #20]
 8006d26:	444e      	add	r6, r9
 8006d28:	eba5 0509 	sub.w	r5, r5, r9
 8006d2c:	6026      	str	r6, [r4, #0]
 8006d2e:	60a5      	str	r5, [r4, #8]
 8006d30:	463e      	mov	r6, r7
 8006d32:	42be      	cmp	r6, r7
 8006d34:	d900      	bls.n	8006d38 <__ssputs_r+0x70>
 8006d36:	463e      	mov	r6, r7
 8006d38:	6820      	ldr	r0, [r4, #0]
 8006d3a:	4632      	mov	r2, r6
 8006d3c:	4641      	mov	r1, r8
 8006d3e:	f000 f9c9 	bl	80070d4 <memmove>
 8006d42:	68a3      	ldr	r3, [r4, #8]
 8006d44:	1b9b      	subs	r3, r3, r6
 8006d46:	60a3      	str	r3, [r4, #8]
 8006d48:	6823      	ldr	r3, [r4, #0]
 8006d4a:	4433      	add	r3, r6
 8006d4c:	6023      	str	r3, [r4, #0]
 8006d4e:	2000      	movs	r0, #0
 8006d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d54:	462a      	mov	r2, r5
 8006d56:	f000 fa3b 	bl	80071d0 <_realloc_r>
 8006d5a:	4606      	mov	r6, r0
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	d1e0      	bne.n	8006d22 <__ssputs_r+0x5a>
 8006d60:	6921      	ldr	r1, [r4, #16]
 8006d62:	4650      	mov	r0, sl
 8006d64:	f7ff fb34 	bl	80063d0 <_free_r>
 8006d68:	230c      	movs	r3, #12
 8006d6a:	f8ca 3000 	str.w	r3, [sl]
 8006d6e:	89a3      	ldrh	r3, [r4, #12]
 8006d70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d74:	81a3      	strh	r3, [r4, #12]
 8006d76:	f04f 30ff 	mov.w	r0, #4294967295
 8006d7a:	e7e9      	b.n	8006d50 <__ssputs_r+0x88>

08006d7c <_svfiprintf_r>:
 8006d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d80:	4698      	mov	r8, r3
 8006d82:	898b      	ldrh	r3, [r1, #12]
 8006d84:	061b      	lsls	r3, r3, #24
 8006d86:	b09d      	sub	sp, #116	; 0x74
 8006d88:	4607      	mov	r7, r0
 8006d8a:	460d      	mov	r5, r1
 8006d8c:	4614      	mov	r4, r2
 8006d8e:	d50e      	bpl.n	8006dae <_svfiprintf_r+0x32>
 8006d90:	690b      	ldr	r3, [r1, #16]
 8006d92:	b963      	cbnz	r3, 8006dae <_svfiprintf_r+0x32>
 8006d94:	2140      	movs	r1, #64	; 0x40
 8006d96:	f7ff fb8f 	bl	80064b8 <_malloc_r>
 8006d9a:	6028      	str	r0, [r5, #0]
 8006d9c:	6128      	str	r0, [r5, #16]
 8006d9e:	b920      	cbnz	r0, 8006daa <_svfiprintf_r+0x2e>
 8006da0:	230c      	movs	r3, #12
 8006da2:	603b      	str	r3, [r7, #0]
 8006da4:	f04f 30ff 	mov.w	r0, #4294967295
 8006da8:	e0d0      	b.n	8006f4c <_svfiprintf_r+0x1d0>
 8006daa:	2340      	movs	r3, #64	; 0x40
 8006dac:	616b      	str	r3, [r5, #20]
 8006dae:	2300      	movs	r3, #0
 8006db0:	9309      	str	r3, [sp, #36]	; 0x24
 8006db2:	2320      	movs	r3, #32
 8006db4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006db8:	f8cd 800c 	str.w	r8, [sp, #12]
 8006dbc:	2330      	movs	r3, #48	; 0x30
 8006dbe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006f64 <_svfiprintf_r+0x1e8>
 8006dc2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006dc6:	f04f 0901 	mov.w	r9, #1
 8006dca:	4623      	mov	r3, r4
 8006dcc:	469a      	mov	sl, r3
 8006dce:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006dd2:	b10a      	cbz	r2, 8006dd8 <_svfiprintf_r+0x5c>
 8006dd4:	2a25      	cmp	r2, #37	; 0x25
 8006dd6:	d1f9      	bne.n	8006dcc <_svfiprintf_r+0x50>
 8006dd8:	ebba 0b04 	subs.w	fp, sl, r4
 8006ddc:	d00b      	beq.n	8006df6 <_svfiprintf_r+0x7a>
 8006dde:	465b      	mov	r3, fp
 8006de0:	4622      	mov	r2, r4
 8006de2:	4629      	mov	r1, r5
 8006de4:	4638      	mov	r0, r7
 8006de6:	f7ff ff6f 	bl	8006cc8 <__ssputs_r>
 8006dea:	3001      	adds	r0, #1
 8006dec:	f000 80a9 	beq.w	8006f42 <_svfiprintf_r+0x1c6>
 8006df0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006df2:	445a      	add	r2, fp
 8006df4:	9209      	str	r2, [sp, #36]	; 0x24
 8006df6:	f89a 3000 	ldrb.w	r3, [sl]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	f000 80a1 	beq.w	8006f42 <_svfiprintf_r+0x1c6>
 8006e00:	2300      	movs	r3, #0
 8006e02:	f04f 32ff 	mov.w	r2, #4294967295
 8006e06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e0a:	f10a 0a01 	add.w	sl, sl, #1
 8006e0e:	9304      	str	r3, [sp, #16]
 8006e10:	9307      	str	r3, [sp, #28]
 8006e12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e16:	931a      	str	r3, [sp, #104]	; 0x68
 8006e18:	4654      	mov	r4, sl
 8006e1a:	2205      	movs	r2, #5
 8006e1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e20:	4850      	ldr	r0, [pc, #320]	; (8006f64 <_svfiprintf_r+0x1e8>)
 8006e22:	f7f9 fa0d 	bl	8000240 <memchr>
 8006e26:	9a04      	ldr	r2, [sp, #16]
 8006e28:	b9d8      	cbnz	r0, 8006e62 <_svfiprintf_r+0xe6>
 8006e2a:	06d0      	lsls	r0, r2, #27
 8006e2c:	bf44      	itt	mi
 8006e2e:	2320      	movmi	r3, #32
 8006e30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e34:	0711      	lsls	r1, r2, #28
 8006e36:	bf44      	itt	mi
 8006e38:	232b      	movmi	r3, #43	; 0x2b
 8006e3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e3e:	f89a 3000 	ldrb.w	r3, [sl]
 8006e42:	2b2a      	cmp	r3, #42	; 0x2a
 8006e44:	d015      	beq.n	8006e72 <_svfiprintf_r+0xf6>
 8006e46:	9a07      	ldr	r2, [sp, #28]
 8006e48:	4654      	mov	r4, sl
 8006e4a:	2000      	movs	r0, #0
 8006e4c:	f04f 0c0a 	mov.w	ip, #10
 8006e50:	4621      	mov	r1, r4
 8006e52:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e56:	3b30      	subs	r3, #48	; 0x30
 8006e58:	2b09      	cmp	r3, #9
 8006e5a:	d94d      	bls.n	8006ef8 <_svfiprintf_r+0x17c>
 8006e5c:	b1b0      	cbz	r0, 8006e8c <_svfiprintf_r+0x110>
 8006e5e:	9207      	str	r2, [sp, #28]
 8006e60:	e014      	b.n	8006e8c <_svfiprintf_r+0x110>
 8006e62:	eba0 0308 	sub.w	r3, r0, r8
 8006e66:	fa09 f303 	lsl.w	r3, r9, r3
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	9304      	str	r3, [sp, #16]
 8006e6e:	46a2      	mov	sl, r4
 8006e70:	e7d2      	b.n	8006e18 <_svfiprintf_r+0x9c>
 8006e72:	9b03      	ldr	r3, [sp, #12]
 8006e74:	1d19      	adds	r1, r3, #4
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	9103      	str	r1, [sp, #12]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	bfbb      	ittet	lt
 8006e7e:	425b      	neglt	r3, r3
 8006e80:	f042 0202 	orrlt.w	r2, r2, #2
 8006e84:	9307      	strge	r3, [sp, #28]
 8006e86:	9307      	strlt	r3, [sp, #28]
 8006e88:	bfb8      	it	lt
 8006e8a:	9204      	strlt	r2, [sp, #16]
 8006e8c:	7823      	ldrb	r3, [r4, #0]
 8006e8e:	2b2e      	cmp	r3, #46	; 0x2e
 8006e90:	d10c      	bne.n	8006eac <_svfiprintf_r+0x130>
 8006e92:	7863      	ldrb	r3, [r4, #1]
 8006e94:	2b2a      	cmp	r3, #42	; 0x2a
 8006e96:	d134      	bne.n	8006f02 <_svfiprintf_r+0x186>
 8006e98:	9b03      	ldr	r3, [sp, #12]
 8006e9a:	1d1a      	adds	r2, r3, #4
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	9203      	str	r2, [sp, #12]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	bfb8      	it	lt
 8006ea4:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ea8:	3402      	adds	r4, #2
 8006eaa:	9305      	str	r3, [sp, #20]
 8006eac:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8006f74 <_svfiprintf_r+0x1f8>
 8006eb0:	7821      	ldrb	r1, [r4, #0]
 8006eb2:	2203      	movs	r2, #3
 8006eb4:	4650      	mov	r0, sl
 8006eb6:	f7f9 f9c3 	bl	8000240 <memchr>
 8006eba:	b138      	cbz	r0, 8006ecc <_svfiprintf_r+0x150>
 8006ebc:	9b04      	ldr	r3, [sp, #16]
 8006ebe:	eba0 000a 	sub.w	r0, r0, sl
 8006ec2:	2240      	movs	r2, #64	; 0x40
 8006ec4:	4082      	lsls	r2, r0
 8006ec6:	4313      	orrs	r3, r2
 8006ec8:	3401      	adds	r4, #1
 8006eca:	9304      	str	r3, [sp, #16]
 8006ecc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ed0:	4825      	ldr	r0, [pc, #148]	; (8006f68 <_svfiprintf_r+0x1ec>)
 8006ed2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ed6:	2206      	movs	r2, #6
 8006ed8:	f7f9 f9b2 	bl	8000240 <memchr>
 8006edc:	2800      	cmp	r0, #0
 8006ede:	d038      	beq.n	8006f52 <_svfiprintf_r+0x1d6>
 8006ee0:	4b22      	ldr	r3, [pc, #136]	; (8006f6c <_svfiprintf_r+0x1f0>)
 8006ee2:	bb1b      	cbnz	r3, 8006f2c <_svfiprintf_r+0x1b0>
 8006ee4:	9b03      	ldr	r3, [sp, #12]
 8006ee6:	3307      	adds	r3, #7
 8006ee8:	f023 0307 	bic.w	r3, r3, #7
 8006eec:	3308      	adds	r3, #8
 8006eee:	9303      	str	r3, [sp, #12]
 8006ef0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ef2:	4433      	add	r3, r6
 8006ef4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ef6:	e768      	b.n	8006dca <_svfiprintf_r+0x4e>
 8006ef8:	fb0c 3202 	mla	r2, ip, r2, r3
 8006efc:	460c      	mov	r4, r1
 8006efe:	2001      	movs	r0, #1
 8006f00:	e7a6      	b.n	8006e50 <_svfiprintf_r+0xd4>
 8006f02:	2300      	movs	r3, #0
 8006f04:	3401      	adds	r4, #1
 8006f06:	9305      	str	r3, [sp, #20]
 8006f08:	4619      	mov	r1, r3
 8006f0a:	f04f 0c0a 	mov.w	ip, #10
 8006f0e:	4620      	mov	r0, r4
 8006f10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f14:	3a30      	subs	r2, #48	; 0x30
 8006f16:	2a09      	cmp	r2, #9
 8006f18:	d903      	bls.n	8006f22 <_svfiprintf_r+0x1a6>
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d0c6      	beq.n	8006eac <_svfiprintf_r+0x130>
 8006f1e:	9105      	str	r1, [sp, #20]
 8006f20:	e7c4      	b.n	8006eac <_svfiprintf_r+0x130>
 8006f22:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f26:	4604      	mov	r4, r0
 8006f28:	2301      	movs	r3, #1
 8006f2a:	e7f0      	b.n	8006f0e <_svfiprintf_r+0x192>
 8006f2c:	ab03      	add	r3, sp, #12
 8006f2e:	9300      	str	r3, [sp, #0]
 8006f30:	462a      	mov	r2, r5
 8006f32:	4b0f      	ldr	r3, [pc, #60]	; (8006f70 <_svfiprintf_r+0x1f4>)
 8006f34:	a904      	add	r1, sp, #16
 8006f36:	4638      	mov	r0, r7
 8006f38:	f7fd ff06 	bl	8004d48 <_printf_float>
 8006f3c:	1c42      	adds	r2, r0, #1
 8006f3e:	4606      	mov	r6, r0
 8006f40:	d1d6      	bne.n	8006ef0 <_svfiprintf_r+0x174>
 8006f42:	89ab      	ldrh	r3, [r5, #12]
 8006f44:	065b      	lsls	r3, r3, #25
 8006f46:	f53f af2d 	bmi.w	8006da4 <_svfiprintf_r+0x28>
 8006f4a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f4c:	b01d      	add	sp, #116	; 0x74
 8006f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f52:	ab03      	add	r3, sp, #12
 8006f54:	9300      	str	r3, [sp, #0]
 8006f56:	462a      	mov	r2, r5
 8006f58:	4b05      	ldr	r3, [pc, #20]	; (8006f70 <_svfiprintf_r+0x1f4>)
 8006f5a:	a904      	add	r1, sp, #16
 8006f5c:	4638      	mov	r0, r7
 8006f5e:	f7fe f97b 	bl	8005258 <_printf_i>
 8006f62:	e7eb      	b.n	8006f3c <_svfiprintf_r+0x1c0>
 8006f64:	08007a84 	.word	0x08007a84
 8006f68:	08007a8e 	.word	0x08007a8e
 8006f6c:	08004d49 	.word	0x08004d49
 8006f70:	08006cc9 	.word	0x08006cc9
 8006f74:	08007a8a 	.word	0x08007a8a

08006f78 <__sflush_r>:
 8006f78:	898a      	ldrh	r2, [r1, #12]
 8006f7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f7e:	4605      	mov	r5, r0
 8006f80:	0710      	lsls	r0, r2, #28
 8006f82:	460c      	mov	r4, r1
 8006f84:	d458      	bmi.n	8007038 <__sflush_r+0xc0>
 8006f86:	684b      	ldr	r3, [r1, #4]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	dc05      	bgt.n	8006f98 <__sflush_r+0x20>
 8006f8c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	dc02      	bgt.n	8006f98 <__sflush_r+0x20>
 8006f92:	2000      	movs	r0, #0
 8006f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f98:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f9a:	2e00      	cmp	r6, #0
 8006f9c:	d0f9      	beq.n	8006f92 <__sflush_r+0x1a>
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006fa4:	682f      	ldr	r7, [r5, #0]
 8006fa6:	6a21      	ldr	r1, [r4, #32]
 8006fa8:	602b      	str	r3, [r5, #0]
 8006faa:	d032      	beq.n	8007012 <__sflush_r+0x9a>
 8006fac:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006fae:	89a3      	ldrh	r3, [r4, #12]
 8006fb0:	075a      	lsls	r2, r3, #29
 8006fb2:	d505      	bpl.n	8006fc0 <__sflush_r+0x48>
 8006fb4:	6863      	ldr	r3, [r4, #4]
 8006fb6:	1ac0      	subs	r0, r0, r3
 8006fb8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006fba:	b10b      	cbz	r3, 8006fc0 <__sflush_r+0x48>
 8006fbc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006fbe:	1ac0      	subs	r0, r0, r3
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006fc6:	6a21      	ldr	r1, [r4, #32]
 8006fc8:	4628      	mov	r0, r5
 8006fca:	47b0      	blx	r6
 8006fcc:	1c43      	adds	r3, r0, #1
 8006fce:	89a3      	ldrh	r3, [r4, #12]
 8006fd0:	d106      	bne.n	8006fe0 <__sflush_r+0x68>
 8006fd2:	6829      	ldr	r1, [r5, #0]
 8006fd4:	291d      	cmp	r1, #29
 8006fd6:	d82b      	bhi.n	8007030 <__sflush_r+0xb8>
 8006fd8:	4a29      	ldr	r2, [pc, #164]	; (8007080 <__sflush_r+0x108>)
 8006fda:	410a      	asrs	r2, r1
 8006fdc:	07d6      	lsls	r6, r2, #31
 8006fde:	d427      	bmi.n	8007030 <__sflush_r+0xb8>
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	6062      	str	r2, [r4, #4]
 8006fe4:	04d9      	lsls	r1, r3, #19
 8006fe6:	6922      	ldr	r2, [r4, #16]
 8006fe8:	6022      	str	r2, [r4, #0]
 8006fea:	d504      	bpl.n	8006ff6 <__sflush_r+0x7e>
 8006fec:	1c42      	adds	r2, r0, #1
 8006fee:	d101      	bne.n	8006ff4 <__sflush_r+0x7c>
 8006ff0:	682b      	ldr	r3, [r5, #0]
 8006ff2:	b903      	cbnz	r3, 8006ff6 <__sflush_r+0x7e>
 8006ff4:	6560      	str	r0, [r4, #84]	; 0x54
 8006ff6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ff8:	602f      	str	r7, [r5, #0]
 8006ffa:	2900      	cmp	r1, #0
 8006ffc:	d0c9      	beq.n	8006f92 <__sflush_r+0x1a>
 8006ffe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007002:	4299      	cmp	r1, r3
 8007004:	d002      	beq.n	800700c <__sflush_r+0x94>
 8007006:	4628      	mov	r0, r5
 8007008:	f7ff f9e2 	bl	80063d0 <_free_r>
 800700c:	2000      	movs	r0, #0
 800700e:	6360      	str	r0, [r4, #52]	; 0x34
 8007010:	e7c0      	b.n	8006f94 <__sflush_r+0x1c>
 8007012:	2301      	movs	r3, #1
 8007014:	4628      	mov	r0, r5
 8007016:	47b0      	blx	r6
 8007018:	1c41      	adds	r1, r0, #1
 800701a:	d1c8      	bne.n	8006fae <__sflush_r+0x36>
 800701c:	682b      	ldr	r3, [r5, #0]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d0c5      	beq.n	8006fae <__sflush_r+0x36>
 8007022:	2b1d      	cmp	r3, #29
 8007024:	d001      	beq.n	800702a <__sflush_r+0xb2>
 8007026:	2b16      	cmp	r3, #22
 8007028:	d101      	bne.n	800702e <__sflush_r+0xb6>
 800702a:	602f      	str	r7, [r5, #0]
 800702c:	e7b1      	b.n	8006f92 <__sflush_r+0x1a>
 800702e:	89a3      	ldrh	r3, [r4, #12]
 8007030:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007034:	81a3      	strh	r3, [r4, #12]
 8007036:	e7ad      	b.n	8006f94 <__sflush_r+0x1c>
 8007038:	690f      	ldr	r7, [r1, #16]
 800703a:	2f00      	cmp	r7, #0
 800703c:	d0a9      	beq.n	8006f92 <__sflush_r+0x1a>
 800703e:	0793      	lsls	r3, r2, #30
 8007040:	680e      	ldr	r6, [r1, #0]
 8007042:	bf08      	it	eq
 8007044:	694b      	ldreq	r3, [r1, #20]
 8007046:	600f      	str	r7, [r1, #0]
 8007048:	bf18      	it	ne
 800704a:	2300      	movne	r3, #0
 800704c:	eba6 0807 	sub.w	r8, r6, r7
 8007050:	608b      	str	r3, [r1, #8]
 8007052:	f1b8 0f00 	cmp.w	r8, #0
 8007056:	dd9c      	ble.n	8006f92 <__sflush_r+0x1a>
 8007058:	6a21      	ldr	r1, [r4, #32]
 800705a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800705c:	4643      	mov	r3, r8
 800705e:	463a      	mov	r2, r7
 8007060:	4628      	mov	r0, r5
 8007062:	47b0      	blx	r6
 8007064:	2800      	cmp	r0, #0
 8007066:	dc06      	bgt.n	8007076 <__sflush_r+0xfe>
 8007068:	89a3      	ldrh	r3, [r4, #12]
 800706a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800706e:	81a3      	strh	r3, [r4, #12]
 8007070:	f04f 30ff 	mov.w	r0, #4294967295
 8007074:	e78e      	b.n	8006f94 <__sflush_r+0x1c>
 8007076:	4407      	add	r7, r0
 8007078:	eba8 0800 	sub.w	r8, r8, r0
 800707c:	e7e9      	b.n	8007052 <__sflush_r+0xda>
 800707e:	bf00      	nop
 8007080:	dfbffffe 	.word	0xdfbffffe

08007084 <_fflush_r>:
 8007084:	b538      	push	{r3, r4, r5, lr}
 8007086:	690b      	ldr	r3, [r1, #16]
 8007088:	4605      	mov	r5, r0
 800708a:	460c      	mov	r4, r1
 800708c:	b913      	cbnz	r3, 8007094 <_fflush_r+0x10>
 800708e:	2500      	movs	r5, #0
 8007090:	4628      	mov	r0, r5
 8007092:	bd38      	pop	{r3, r4, r5, pc}
 8007094:	b118      	cbz	r0, 800709e <_fflush_r+0x1a>
 8007096:	6a03      	ldr	r3, [r0, #32]
 8007098:	b90b      	cbnz	r3, 800709e <_fflush_r+0x1a>
 800709a:	f7fe fa79 	bl	8005590 <__sinit>
 800709e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d0f3      	beq.n	800708e <_fflush_r+0xa>
 80070a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80070a8:	07d0      	lsls	r0, r2, #31
 80070aa:	d404      	bmi.n	80070b6 <_fflush_r+0x32>
 80070ac:	0599      	lsls	r1, r3, #22
 80070ae:	d402      	bmi.n	80070b6 <_fflush_r+0x32>
 80070b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070b2:	f7fe fb97 	bl	80057e4 <__retarget_lock_acquire_recursive>
 80070b6:	4628      	mov	r0, r5
 80070b8:	4621      	mov	r1, r4
 80070ba:	f7ff ff5d 	bl	8006f78 <__sflush_r>
 80070be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80070c0:	07da      	lsls	r2, r3, #31
 80070c2:	4605      	mov	r5, r0
 80070c4:	d4e4      	bmi.n	8007090 <_fflush_r+0xc>
 80070c6:	89a3      	ldrh	r3, [r4, #12]
 80070c8:	059b      	lsls	r3, r3, #22
 80070ca:	d4e1      	bmi.n	8007090 <_fflush_r+0xc>
 80070cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070ce:	f7fe fb8a 	bl	80057e6 <__retarget_lock_release_recursive>
 80070d2:	e7dd      	b.n	8007090 <_fflush_r+0xc>

080070d4 <memmove>:
 80070d4:	4288      	cmp	r0, r1
 80070d6:	b510      	push	{r4, lr}
 80070d8:	eb01 0402 	add.w	r4, r1, r2
 80070dc:	d902      	bls.n	80070e4 <memmove+0x10>
 80070de:	4284      	cmp	r4, r0
 80070e0:	4623      	mov	r3, r4
 80070e2:	d807      	bhi.n	80070f4 <memmove+0x20>
 80070e4:	1e43      	subs	r3, r0, #1
 80070e6:	42a1      	cmp	r1, r4
 80070e8:	d008      	beq.n	80070fc <memmove+0x28>
 80070ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80070ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80070f2:	e7f8      	b.n	80070e6 <memmove+0x12>
 80070f4:	4402      	add	r2, r0
 80070f6:	4601      	mov	r1, r0
 80070f8:	428a      	cmp	r2, r1
 80070fa:	d100      	bne.n	80070fe <memmove+0x2a>
 80070fc:	bd10      	pop	{r4, pc}
 80070fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007102:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007106:	e7f7      	b.n	80070f8 <memmove+0x24>

08007108 <_sbrk_r>:
 8007108:	b538      	push	{r3, r4, r5, lr}
 800710a:	4d06      	ldr	r5, [pc, #24]	; (8007124 <_sbrk_r+0x1c>)
 800710c:	2300      	movs	r3, #0
 800710e:	4604      	mov	r4, r0
 8007110:	4608      	mov	r0, r1
 8007112:	602b      	str	r3, [r5, #0]
 8007114:	f7f9 fe30 	bl	8000d78 <_sbrk>
 8007118:	1c43      	adds	r3, r0, #1
 800711a:	d102      	bne.n	8007122 <_sbrk_r+0x1a>
 800711c:	682b      	ldr	r3, [r5, #0]
 800711e:	b103      	cbz	r3, 8007122 <_sbrk_r+0x1a>
 8007120:	6023      	str	r3, [r4, #0]
 8007122:	bd38      	pop	{r3, r4, r5, pc}
 8007124:	200005b0 	.word	0x200005b0

08007128 <memcpy>:
 8007128:	440a      	add	r2, r1
 800712a:	4291      	cmp	r1, r2
 800712c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007130:	d100      	bne.n	8007134 <memcpy+0xc>
 8007132:	4770      	bx	lr
 8007134:	b510      	push	{r4, lr}
 8007136:	f811 4b01 	ldrb.w	r4, [r1], #1
 800713a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800713e:	4291      	cmp	r1, r2
 8007140:	d1f9      	bne.n	8007136 <memcpy+0xe>
 8007142:	bd10      	pop	{r4, pc}

08007144 <__assert_func>:
 8007144:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007146:	4614      	mov	r4, r2
 8007148:	461a      	mov	r2, r3
 800714a:	4b09      	ldr	r3, [pc, #36]	; (8007170 <__assert_func+0x2c>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4605      	mov	r5, r0
 8007150:	68d8      	ldr	r0, [r3, #12]
 8007152:	b14c      	cbz	r4, 8007168 <__assert_func+0x24>
 8007154:	4b07      	ldr	r3, [pc, #28]	; (8007174 <__assert_func+0x30>)
 8007156:	9100      	str	r1, [sp, #0]
 8007158:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800715c:	4906      	ldr	r1, [pc, #24]	; (8007178 <__assert_func+0x34>)
 800715e:	462b      	mov	r3, r5
 8007160:	f000 f872 	bl	8007248 <fiprintf>
 8007164:	f000 f882 	bl	800726c <abort>
 8007168:	4b04      	ldr	r3, [pc, #16]	; (800717c <__assert_func+0x38>)
 800716a:	461c      	mov	r4, r3
 800716c:	e7f3      	b.n	8007156 <__assert_func+0x12>
 800716e:	bf00      	nop
 8007170:	20000064 	.word	0x20000064
 8007174:	08007a9f 	.word	0x08007a9f
 8007178:	08007aac 	.word	0x08007aac
 800717c:	08007ada 	.word	0x08007ada

08007180 <_calloc_r>:
 8007180:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007182:	fba1 2402 	umull	r2, r4, r1, r2
 8007186:	b94c      	cbnz	r4, 800719c <_calloc_r+0x1c>
 8007188:	4611      	mov	r1, r2
 800718a:	9201      	str	r2, [sp, #4]
 800718c:	f7ff f994 	bl	80064b8 <_malloc_r>
 8007190:	9a01      	ldr	r2, [sp, #4]
 8007192:	4605      	mov	r5, r0
 8007194:	b930      	cbnz	r0, 80071a4 <_calloc_r+0x24>
 8007196:	4628      	mov	r0, r5
 8007198:	b003      	add	sp, #12
 800719a:	bd30      	pop	{r4, r5, pc}
 800719c:	220c      	movs	r2, #12
 800719e:	6002      	str	r2, [r0, #0]
 80071a0:	2500      	movs	r5, #0
 80071a2:	e7f8      	b.n	8007196 <_calloc_r+0x16>
 80071a4:	4621      	mov	r1, r4
 80071a6:	f7fe faa0 	bl	80056ea <memset>
 80071aa:	e7f4      	b.n	8007196 <_calloc_r+0x16>

080071ac <__ascii_mbtowc>:
 80071ac:	b082      	sub	sp, #8
 80071ae:	b901      	cbnz	r1, 80071b2 <__ascii_mbtowc+0x6>
 80071b0:	a901      	add	r1, sp, #4
 80071b2:	b142      	cbz	r2, 80071c6 <__ascii_mbtowc+0x1a>
 80071b4:	b14b      	cbz	r3, 80071ca <__ascii_mbtowc+0x1e>
 80071b6:	7813      	ldrb	r3, [r2, #0]
 80071b8:	600b      	str	r3, [r1, #0]
 80071ba:	7812      	ldrb	r2, [r2, #0]
 80071bc:	1e10      	subs	r0, r2, #0
 80071be:	bf18      	it	ne
 80071c0:	2001      	movne	r0, #1
 80071c2:	b002      	add	sp, #8
 80071c4:	4770      	bx	lr
 80071c6:	4610      	mov	r0, r2
 80071c8:	e7fb      	b.n	80071c2 <__ascii_mbtowc+0x16>
 80071ca:	f06f 0001 	mvn.w	r0, #1
 80071ce:	e7f8      	b.n	80071c2 <__ascii_mbtowc+0x16>

080071d0 <_realloc_r>:
 80071d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071d4:	4680      	mov	r8, r0
 80071d6:	4614      	mov	r4, r2
 80071d8:	460e      	mov	r6, r1
 80071da:	b921      	cbnz	r1, 80071e6 <_realloc_r+0x16>
 80071dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071e0:	4611      	mov	r1, r2
 80071e2:	f7ff b969 	b.w	80064b8 <_malloc_r>
 80071e6:	b92a      	cbnz	r2, 80071f4 <_realloc_r+0x24>
 80071e8:	f7ff f8f2 	bl	80063d0 <_free_r>
 80071ec:	4625      	mov	r5, r4
 80071ee:	4628      	mov	r0, r5
 80071f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071f4:	f000 f841 	bl	800727a <_malloc_usable_size_r>
 80071f8:	4284      	cmp	r4, r0
 80071fa:	4607      	mov	r7, r0
 80071fc:	d802      	bhi.n	8007204 <_realloc_r+0x34>
 80071fe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007202:	d812      	bhi.n	800722a <_realloc_r+0x5a>
 8007204:	4621      	mov	r1, r4
 8007206:	4640      	mov	r0, r8
 8007208:	f7ff f956 	bl	80064b8 <_malloc_r>
 800720c:	4605      	mov	r5, r0
 800720e:	2800      	cmp	r0, #0
 8007210:	d0ed      	beq.n	80071ee <_realloc_r+0x1e>
 8007212:	42bc      	cmp	r4, r7
 8007214:	4622      	mov	r2, r4
 8007216:	4631      	mov	r1, r6
 8007218:	bf28      	it	cs
 800721a:	463a      	movcs	r2, r7
 800721c:	f7ff ff84 	bl	8007128 <memcpy>
 8007220:	4631      	mov	r1, r6
 8007222:	4640      	mov	r0, r8
 8007224:	f7ff f8d4 	bl	80063d0 <_free_r>
 8007228:	e7e1      	b.n	80071ee <_realloc_r+0x1e>
 800722a:	4635      	mov	r5, r6
 800722c:	e7df      	b.n	80071ee <_realloc_r+0x1e>

0800722e <__ascii_wctomb>:
 800722e:	b149      	cbz	r1, 8007244 <__ascii_wctomb+0x16>
 8007230:	2aff      	cmp	r2, #255	; 0xff
 8007232:	bf85      	ittet	hi
 8007234:	238a      	movhi	r3, #138	; 0x8a
 8007236:	6003      	strhi	r3, [r0, #0]
 8007238:	700a      	strbls	r2, [r1, #0]
 800723a:	f04f 30ff 	movhi.w	r0, #4294967295
 800723e:	bf98      	it	ls
 8007240:	2001      	movls	r0, #1
 8007242:	4770      	bx	lr
 8007244:	4608      	mov	r0, r1
 8007246:	4770      	bx	lr

08007248 <fiprintf>:
 8007248:	b40e      	push	{r1, r2, r3}
 800724a:	b503      	push	{r0, r1, lr}
 800724c:	4601      	mov	r1, r0
 800724e:	ab03      	add	r3, sp, #12
 8007250:	4805      	ldr	r0, [pc, #20]	; (8007268 <fiprintf+0x20>)
 8007252:	f853 2b04 	ldr.w	r2, [r3], #4
 8007256:	6800      	ldr	r0, [r0, #0]
 8007258:	9301      	str	r3, [sp, #4]
 800725a:	f000 f83f 	bl	80072dc <_vfiprintf_r>
 800725e:	b002      	add	sp, #8
 8007260:	f85d eb04 	ldr.w	lr, [sp], #4
 8007264:	b003      	add	sp, #12
 8007266:	4770      	bx	lr
 8007268:	20000064 	.word	0x20000064

0800726c <abort>:
 800726c:	b508      	push	{r3, lr}
 800726e:	2006      	movs	r0, #6
 8007270:	f000 fa0c 	bl	800768c <raise>
 8007274:	2001      	movs	r0, #1
 8007276:	f7f9 fd07 	bl	8000c88 <_exit>

0800727a <_malloc_usable_size_r>:
 800727a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800727e:	1f18      	subs	r0, r3, #4
 8007280:	2b00      	cmp	r3, #0
 8007282:	bfbc      	itt	lt
 8007284:	580b      	ldrlt	r3, [r1, r0]
 8007286:	18c0      	addlt	r0, r0, r3
 8007288:	4770      	bx	lr

0800728a <__sfputc_r>:
 800728a:	6893      	ldr	r3, [r2, #8]
 800728c:	3b01      	subs	r3, #1
 800728e:	2b00      	cmp	r3, #0
 8007290:	b410      	push	{r4}
 8007292:	6093      	str	r3, [r2, #8]
 8007294:	da08      	bge.n	80072a8 <__sfputc_r+0x1e>
 8007296:	6994      	ldr	r4, [r2, #24]
 8007298:	42a3      	cmp	r3, r4
 800729a:	db01      	blt.n	80072a0 <__sfputc_r+0x16>
 800729c:	290a      	cmp	r1, #10
 800729e:	d103      	bne.n	80072a8 <__sfputc_r+0x1e>
 80072a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072a4:	f000 b934 	b.w	8007510 <__swbuf_r>
 80072a8:	6813      	ldr	r3, [r2, #0]
 80072aa:	1c58      	adds	r0, r3, #1
 80072ac:	6010      	str	r0, [r2, #0]
 80072ae:	7019      	strb	r1, [r3, #0]
 80072b0:	4608      	mov	r0, r1
 80072b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <__sfputs_r>:
 80072b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ba:	4606      	mov	r6, r0
 80072bc:	460f      	mov	r7, r1
 80072be:	4614      	mov	r4, r2
 80072c0:	18d5      	adds	r5, r2, r3
 80072c2:	42ac      	cmp	r4, r5
 80072c4:	d101      	bne.n	80072ca <__sfputs_r+0x12>
 80072c6:	2000      	movs	r0, #0
 80072c8:	e007      	b.n	80072da <__sfputs_r+0x22>
 80072ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072ce:	463a      	mov	r2, r7
 80072d0:	4630      	mov	r0, r6
 80072d2:	f7ff ffda 	bl	800728a <__sfputc_r>
 80072d6:	1c43      	adds	r3, r0, #1
 80072d8:	d1f3      	bne.n	80072c2 <__sfputs_r+0xa>
 80072da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080072dc <_vfiprintf_r>:
 80072dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072e0:	460d      	mov	r5, r1
 80072e2:	b09d      	sub	sp, #116	; 0x74
 80072e4:	4614      	mov	r4, r2
 80072e6:	4698      	mov	r8, r3
 80072e8:	4606      	mov	r6, r0
 80072ea:	b118      	cbz	r0, 80072f4 <_vfiprintf_r+0x18>
 80072ec:	6a03      	ldr	r3, [r0, #32]
 80072ee:	b90b      	cbnz	r3, 80072f4 <_vfiprintf_r+0x18>
 80072f0:	f7fe f94e 	bl	8005590 <__sinit>
 80072f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072f6:	07d9      	lsls	r1, r3, #31
 80072f8:	d405      	bmi.n	8007306 <_vfiprintf_r+0x2a>
 80072fa:	89ab      	ldrh	r3, [r5, #12]
 80072fc:	059a      	lsls	r2, r3, #22
 80072fe:	d402      	bmi.n	8007306 <_vfiprintf_r+0x2a>
 8007300:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007302:	f7fe fa6f 	bl	80057e4 <__retarget_lock_acquire_recursive>
 8007306:	89ab      	ldrh	r3, [r5, #12]
 8007308:	071b      	lsls	r3, r3, #28
 800730a:	d501      	bpl.n	8007310 <_vfiprintf_r+0x34>
 800730c:	692b      	ldr	r3, [r5, #16]
 800730e:	b99b      	cbnz	r3, 8007338 <_vfiprintf_r+0x5c>
 8007310:	4629      	mov	r1, r5
 8007312:	4630      	mov	r0, r6
 8007314:	f000 f93a 	bl	800758c <__swsetup_r>
 8007318:	b170      	cbz	r0, 8007338 <_vfiprintf_r+0x5c>
 800731a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800731c:	07dc      	lsls	r4, r3, #31
 800731e:	d504      	bpl.n	800732a <_vfiprintf_r+0x4e>
 8007320:	f04f 30ff 	mov.w	r0, #4294967295
 8007324:	b01d      	add	sp, #116	; 0x74
 8007326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800732a:	89ab      	ldrh	r3, [r5, #12]
 800732c:	0598      	lsls	r0, r3, #22
 800732e:	d4f7      	bmi.n	8007320 <_vfiprintf_r+0x44>
 8007330:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007332:	f7fe fa58 	bl	80057e6 <__retarget_lock_release_recursive>
 8007336:	e7f3      	b.n	8007320 <_vfiprintf_r+0x44>
 8007338:	2300      	movs	r3, #0
 800733a:	9309      	str	r3, [sp, #36]	; 0x24
 800733c:	2320      	movs	r3, #32
 800733e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007342:	f8cd 800c 	str.w	r8, [sp, #12]
 8007346:	2330      	movs	r3, #48	; 0x30
 8007348:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80074fc <_vfiprintf_r+0x220>
 800734c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007350:	f04f 0901 	mov.w	r9, #1
 8007354:	4623      	mov	r3, r4
 8007356:	469a      	mov	sl, r3
 8007358:	f813 2b01 	ldrb.w	r2, [r3], #1
 800735c:	b10a      	cbz	r2, 8007362 <_vfiprintf_r+0x86>
 800735e:	2a25      	cmp	r2, #37	; 0x25
 8007360:	d1f9      	bne.n	8007356 <_vfiprintf_r+0x7a>
 8007362:	ebba 0b04 	subs.w	fp, sl, r4
 8007366:	d00b      	beq.n	8007380 <_vfiprintf_r+0xa4>
 8007368:	465b      	mov	r3, fp
 800736a:	4622      	mov	r2, r4
 800736c:	4629      	mov	r1, r5
 800736e:	4630      	mov	r0, r6
 8007370:	f7ff ffa2 	bl	80072b8 <__sfputs_r>
 8007374:	3001      	adds	r0, #1
 8007376:	f000 80a9 	beq.w	80074cc <_vfiprintf_r+0x1f0>
 800737a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800737c:	445a      	add	r2, fp
 800737e:	9209      	str	r2, [sp, #36]	; 0x24
 8007380:	f89a 3000 	ldrb.w	r3, [sl]
 8007384:	2b00      	cmp	r3, #0
 8007386:	f000 80a1 	beq.w	80074cc <_vfiprintf_r+0x1f0>
 800738a:	2300      	movs	r3, #0
 800738c:	f04f 32ff 	mov.w	r2, #4294967295
 8007390:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007394:	f10a 0a01 	add.w	sl, sl, #1
 8007398:	9304      	str	r3, [sp, #16]
 800739a:	9307      	str	r3, [sp, #28]
 800739c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80073a0:	931a      	str	r3, [sp, #104]	; 0x68
 80073a2:	4654      	mov	r4, sl
 80073a4:	2205      	movs	r2, #5
 80073a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073aa:	4854      	ldr	r0, [pc, #336]	; (80074fc <_vfiprintf_r+0x220>)
 80073ac:	f7f8 ff48 	bl	8000240 <memchr>
 80073b0:	9a04      	ldr	r2, [sp, #16]
 80073b2:	b9d8      	cbnz	r0, 80073ec <_vfiprintf_r+0x110>
 80073b4:	06d1      	lsls	r1, r2, #27
 80073b6:	bf44      	itt	mi
 80073b8:	2320      	movmi	r3, #32
 80073ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80073be:	0713      	lsls	r3, r2, #28
 80073c0:	bf44      	itt	mi
 80073c2:	232b      	movmi	r3, #43	; 0x2b
 80073c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80073c8:	f89a 3000 	ldrb.w	r3, [sl]
 80073cc:	2b2a      	cmp	r3, #42	; 0x2a
 80073ce:	d015      	beq.n	80073fc <_vfiprintf_r+0x120>
 80073d0:	9a07      	ldr	r2, [sp, #28]
 80073d2:	4654      	mov	r4, sl
 80073d4:	2000      	movs	r0, #0
 80073d6:	f04f 0c0a 	mov.w	ip, #10
 80073da:	4621      	mov	r1, r4
 80073dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073e0:	3b30      	subs	r3, #48	; 0x30
 80073e2:	2b09      	cmp	r3, #9
 80073e4:	d94d      	bls.n	8007482 <_vfiprintf_r+0x1a6>
 80073e6:	b1b0      	cbz	r0, 8007416 <_vfiprintf_r+0x13a>
 80073e8:	9207      	str	r2, [sp, #28]
 80073ea:	e014      	b.n	8007416 <_vfiprintf_r+0x13a>
 80073ec:	eba0 0308 	sub.w	r3, r0, r8
 80073f0:	fa09 f303 	lsl.w	r3, r9, r3
 80073f4:	4313      	orrs	r3, r2
 80073f6:	9304      	str	r3, [sp, #16]
 80073f8:	46a2      	mov	sl, r4
 80073fa:	e7d2      	b.n	80073a2 <_vfiprintf_r+0xc6>
 80073fc:	9b03      	ldr	r3, [sp, #12]
 80073fe:	1d19      	adds	r1, r3, #4
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	9103      	str	r1, [sp, #12]
 8007404:	2b00      	cmp	r3, #0
 8007406:	bfbb      	ittet	lt
 8007408:	425b      	neglt	r3, r3
 800740a:	f042 0202 	orrlt.w	r2, r2, #2
 800740e:	9307      	strge	r3, [sp, #28]
 8007410:	9307      	strlt	r3, [sp, #28]
 8007412:	bfb8      	it	lt
 8007414:	9204      	strlt	r2, [sp, #16]
 8007416:	7823      	ldrb	r3, [r4, #0]
 8007418:	2b2e      	cmp	r3, #46	; 0x2e
 800741a:	d10c      	bne.n	8007436 <_vfiprintf_r+0x15a>
 800741c:	7863      	ldrb	r3, [r4, #1]
 800741e:	2b2a      	cmp	r3, #42	; 0x2a
 8007420:	d134      	bne.n	800748c <_vfiprintf_r+0x1b0>
 8007422:	9b03      	ldr	r3, [sp, #12]
 8007424:	1d1a      	adds	r2, r3, #4
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	9203      	str	r2, [sp, #12]
 800742a:	2b00      	cmp	r3, #0
 800742c:	bfb8      	it	lt
 800742e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007432:	3402      	adds	r4, #2
 8007434:	9305      	str	r3, [sp, #20]
 8007436:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800750c <_vfiprintf_r+0x230>
 800743a:	7821      	ldrb	r1, [r4, #0]
 800743c:	2203      	movs	r2, #3
 800743e:	4650      	mov	r0, sl
 8007440:	f7f8 fefe 	bl	8000240 <memchr>
 8007444:	b138      	cbz	r0, 8007456 <_vfiprintf_r+0x17a>
 8007446:	9b04      	ldr	r3, [sp, #16]
 8007448:	eba0 000a 	sub.w	r0, r0, sl
 800744c:	2240      	movs	r2, #64	; 0x40
 800744e:	4082      	lsls	r2, r0
 8007450:	4313      	orrs	r3, r2
 8007452:	3401      	adds	r4, #1
 8007454:	9304      	str	r3, [sp, #16]
 8007456:	f814 1b01 	ldrb.w	r1, [r4], #1
 800745a:	4829      	ldr	r0, [pc, #164]	; (8007500 <_vfiprintf_r+0x224>)
 800745c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007460:	2206      	movs	r2, #6
 8007462:	f7f8 feed 	bl	8000240 <memchr>
 8007466:	2800      	cmp	r0, #0
 8007468:	d03f      	beq.n	80074ea <_vfiprintf_r+0x20e>
 800746a:	4b26      	ldr	r3, [pc, #152]	; (8007504 <_vfiprintf_r+0x228>)
 800746c:	bb1b      	cbnz	r3, 80074b6 <_vfiprintf_r+0x1da>
 800746e:	9b03      	ldr	r3, [sp, #12]
 8007470:	3307      	adds	r3, #7
 8007472:	f023 0307 	bic.w	r3, r3, #7
 8007476:	3308      	adds	r3, #8
 8007478:	9303      	str	r3, [sp, #12]
 800747a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800747c:	443b      	add	r3, r7
 800747e:	9309      	str	r3, [sp, #36]	; 0x24
 8007480:	e768      	b.n	8007354 <_vfiprintf_r+0x78>
 8007482:	fb0c 3202 	mla	r2, ip, r2, r3
 8007486:	460c      	mov	r4, r1
 8007488:	2001      	movs	r0, #1
 800748a:	e7a6      	b.n	80073da <_vfiprintf_r+0xfe>
 800748c:	2300      	movs	r3, #0
 800748e:	3401      	adds	r4, #1
 8007490:	9305      	str	r3, [sp, #20]
 8007492:	4619      	mov	r1, r3
 8007494:	f04f 0c0a 	mov.w	ip, #10
 8007498:	4620      	mov	r0, r4
 800749a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800749e:	3a30      	subs	r2, #48	; 0x30
 80074a0:	2a09      	cmp	r2, #9
 80074a2:	d903      	bls.n	80074ac <_vfiprintf_r+0x1d0>
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d0c6      	beq.n	8007436 <_vfiprintf_r+0x15a>
 80074a8:	9105      	str	r1, [sp, #20]
 80074aa:	e7c4      	b.n	8007436 <_vfiprintf_r+0x15a>
 80074ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80074b0:	4604      	mov	r4, r0
 80074b2:	2301      	movs	r3, #1
 80074b4:	e7f0      	b.n	8007498 <_vfiprintf_r+0x1bc>
 80074b6:	ab03      	add	r3, sp, #12
 80074b8:	9300      	str	r3, [sp, #0]
 80074ba:	462a      	mov	r2, r5
 80074bc:	4b12      	ldr	r3, [pc, #72]	; (8007508 <_vfiprintf_r+0x22c>)
 80074be:	a904      	add	r1, sp, #16
 80074c0:	4630      	mov	r0, r6
 80074c2:	f7fd fc41 	bl	8004d48 <_printf_float>
 80074c6:	4607      	mov	r7, r0
 80074c8:	1c78      	adds	r0, r7, #1
 80074ca:	d1d6      	bne.n	800747a <_vfiprintf_r+0x19e>
 80074cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074ce:	07d9      	lsls	r1, r3, #31
 80074d0:	d405      	bmi.n	80074de <_vfiprintf_r+0x202>
 80074d2:	89ab      	ldrh	r3, [r5, #12]
 80074d4:	059a      	lsls	r2, r3, #22
 80074d6:	d402      	bmi.n	80074de <_vfiprintf_r+0x202>
 80074d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074da:	f7fe f984 	bl	80057e6 <__retarget_lock_release_recursive>
 80074de:	89ab      	ldrh	r3, [r5, #12]
 80074e0:	065b      	lsls	r3, r3, #25
 80074e2:	f53f af1d 	bmi.w	8007320 <_vfiprintf_r+0x44>
 80074e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074e8:	e71c      	b.n	8007324 <_vfiprintf_r+0x48>
 80074ea:	ab03      	add	r3, sp, #12
 80074ec:	9300      	str	r3, [sp, #0]
 80074ee:	462a      	mov	r2, r5
 80074f0:	4b05      	ldr	r3, [pc, #20]	; (8007508 <_vfiprintf_r+0x22c>)
 80074f2:	a904      	add	r1, sp, #16
 80074f4:	4630      	mov	r0, r6
 80074f6:	f7fd feaf 	bl	8005258 <_printf_i>
 80074fa:	e7e4      	b.n	80074c6 <_vfiprintf_r+0x1ea>
 80074fc:	08007a84 	.word	0x08007a84
 8007500:	08007a8e 	.word	0x08007a8e
 8007504:	08004d49 	.word	0x08004d49
 8007508:	080072b9 	.word	0x080072b9
 800750c:	08007a8a 	.word	0x08007a8a

08007510 <__swbuf_r>:
 8007510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007512:	460e      	mov	r6, r1
 8007514:	4614      	mov	r4, r2
 8007516:	4605      	mov	r5, r0
 8007518:	b118      	cbz	r0, 8007522 <__swbuf_r+0x12>
 800751a:	6a03      	ldr	r3, [r0, #32]
 800751c:	b90b      	cbnz	r3, 8007522 <__swbuf_r+0x12>
 800751e:	f7fe f837 	bl	8005590 <__sinit>
 8007522:	69a3      	ldr	r3, [r4, #24]
 8007524:	60a3      	str	r3, [r4, #8]
 8007526:	89a3      	ldrh	r3, [r4, #12]
 8007528:	071a      	lsls	r2, r3, #28
 800752a:	d525      	bpl.n	8007578 <__swbuf_r+0x68>
 800752c:	6923      	ldr	r3, [r4, #16]
 800752e:	b31b      	cbz	r3, 8007578 <__swbuf_r+0x68>
 8007530:	6823      	ldr	r3, [r4, #0]
 8007532:	6922      	ldr	r2, [r4, #16]
 8007534:	1a98      	subs	r0, r3, r2
 8007536:	6963      	ldr	r3, [r4, #20]
 8007538:	b2f6      	uxtb	r6, r6
 800753a:	4283      	cmp	r3, r0
 800753c:	4637      	mov	r7, r6
 800753e:	dc04      	bgt.n	800754a <__swbuf_r+0x3a>
 8007540:	4621      	mov	r1, r4
 8007542:	4628      	mov	r0, r5
 8007544:	f7ff fd9e 	bl	8007084 <_fflush_r>
 8007548:	b9e0      	cbnz	r0, 8007584 <__swbuf_r+0x74>
 800754a:	68a3      	ldr	r3, [r4, #8]
 800754c:	3b01      	subs	r3, #1
 800754e:	60a3      	str	r3, [r4, #8]
 8007550:	6823      	ldr	r3, [r4, #0]
 8007552:	1c5a      	adds	r2, r3, #1
 8007554:	6022      	str	r2, [r4, #0]
 8007556:	701e      	strb	r6, [r3, #0]
 8007558:	6962      	ldr	r2, [r4, #20]
 800755a:	1c43      	adds	r3, r0, #1
 800755c:	429a      	cmp	r2, r3
 800755e:	d004      	beq.n	800756a <__swbuf_r+0x5a>
 8007560:	89a3      	ldrh	r3, [r4, #12]
 8007562:	07db      	lsls	r3, r3, #31
 8007564:	d506      	bpl.n	8007574 <__swbuf_r+0x64>
 8007566:	2e0a      	cmp	r6, #10
 8007568:	d104      	bne.n	8007574 <__swbuf_r+0x64>
 800756a:	4621      	mov	r1, r4
 800756c:	4628      	mov	r0, r5
 800756e:	f7ff fd89 	bl	8007084 <_fflush_r>
 8007572:	b938      	cbnz	r0, 8007584 <__swbuf_r+0x74>
 8007574:	4638      	mov	r0, r7
 8007576:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007578:	4621      	mov	r1, r4
 800757a:	4628      	mov	r0, r5
 800757c:	f000 f806 	bl	800758c <__swsetup_r>
 8007580:	2800      	cmp	r0, #0
 8007582:	d0d5      	beq.n	8007530 <__swbuf_r+0x20>
 8007584:	f04f 37ff 	mov.w	r7, #4294967295
 8007588:	e7f4      	b.n	8007574 <__swbuf_r+0x64>
	...

0800758c <__swsetup_r>:
 800758c:	b538      	push	{r3, r4, r5, lr}
 800758e:	4b2a      	ldr	r3, [pc, #168]	; (8007638 <__swsetup_r+0xac>)
 8007590:	4605      	mov	r5, r0
 8007592:	6818      	ldr	r0, [r3, #0]
 8007594:	460c      	mov	r4, r1
 8007596:	b118      	cbz	r0, 80075a0 <__swsetup_r+0x14>
 8007598:	6a03      	ldr	r3, [r0, #32]
 800759a:	b90b      	cbnz	r3, 80075a0 <__swsetup_r+0x14>
 800759c:	f7fd fff8 	bl	8005590 <__sinit>
 80075a0:	89a3      	ldrh	r3, [r4, #12]
 80075a2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80075a6:	0718      	lsls	r0, r3, #28
 80075a8:	d422      	bmi.n	80075f0 <__swsetup_r+0x64>
 80075aa:	06d9      	lsls	r1, r3, #27
 80075ac:	d407      	bmi.n	80075be <__swsetup_r+0x32>
 80075ae:	2309      	movs	r3, #9
 80075b0:	602b      	str	r3, [r5, #0]
 80075b2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80075b6:	81a3      	strh	r3, [r4, #12]
 80075b8:	f04f 30ff 	mov.w	r0, #4294967295
 80075bc:	e034      	b.n	8007628 <__swsetup_r+0x9c>
 80075be:	0758      	lsls	r0, r3, #29
 80075c0:	d512      	bpl.n	80075e8 <__swsetup_r+0x5c>
 80075c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80075c4:	b141      	cbz	r1, 80075d8 <__swsetup_r+0x4c>
 80075c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80075ca:	4299      	cmp	r1, r3
 80075cc:	d002      	beq.n	80075d4 <__swsetup_r+0x48>
 80075ce:	4628      	mov	r0, r5
 80075d0:	f7fe fefe 	bl	80063d0 <_free_r>
 80075d4:	2300      	movs	r3, #0
 80075d6:	6363      	str	r3, [r4, #52]	; 0x34
 80075d8:	89a3      	ldrh	r3, [r4, #12]
 80075da:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80075de:	81a3      	strh	r3, [r4, #12]
 80075e0:	2300      	movs	r3, #0
 80075e2:	6063      	str	r3, [r4, #4]
 80075e4:	6923      	ldr	r3, [r4, #16]
 80075e6:	6023      	str	r3, [r4, #0]
 80075e8:	89a3      	ldrh	r3, [r4, #12]
 80075ea:	f043 0308 	orr.w	r3, r3, #8
 80075ee:	81a3      	strh	r3, [r4, #12]
 80075f0:	6923      	ldr	r3, [r4, #16]
 80075f2:	b94b      	cbnz	r3, 8007608 <__swsetup_r+0x7c>
 80075f4:	89a3      	ldrh	r3, [r4, #12]
 80075f6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80075fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075fe:	d003      	beq.n	8007608 <__swsetup_r+0x7c>
 8007600:	4621      	mov	r1, r4
 8007602:	4628      	mov	r0, r5
 8007604:	f000 f884 	bl	8007710 <__smakebuf_r>
 8007608:	89a0      	ldrh	r0, [r4, #12]
 800760a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800760e:	f010 0301 	ands.w	r3, r0, #1
 8007612:	d00a      	beq.n	800762a <__swsetup_r+0x9e>
 8007614:	2300      	movs	r3, #0
 8007616:	60a3      	str	r3, [r4, #8]
 8007618:	6963      	ldr	r3, [r4, #20]
 800761a:	425b      	negs	r3, r3
 800761c:	61a3      	str	r3, [r4, #24]
 800761e:	6923      	ldr	r3, [r4, #16]
 8007620:	b943      	cbnz	r3, 8007634 <__swsetup_r+0xa8>
 8007622:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007626:	d1c4      	bne.n	80075b2 <__swsetup_r+0x26>
 8007628:	bd38      	pop	{r3, r4, r5, pc}
 800762a:	0781      	lsls	r1, r0, #30
 800762c:	bf58      	it	pl
 800762e:	6963      	ldrpl	r3, [r4, #20]
 8007630:	60a3      	str	r3, [r4, #8]
 8007632:	e7f4      	b.n	800761e <__swsetup_r+0x92>
 8007634:	2000      	movs	r0, #0
 8007636:	e7f7      	b.n	8007628 <__swsetup_r+0x9c>
 8007638:	20000064 	.word	0x20000064

0800763c <_raise_r>:
 800763c:	291f      	cmp	r1, #31
 800763e:	b538      	push	{r3, r4, r5, lr}
 8007640:	4604      	mov	r4, r0
 8007642:	460d      	mov	r5, r1
 8007644:	d904      	bls.n	8007650 <_raise_r+0x14>
 8007646:	2316      	movs	r3, #22
 8007648:	6003      	str	r3, [r0, #0]
 800764a:	f04f 30ff 	mov.w	r0, #4294967295
 800764e:	bd38      	pop	{r3, r4, r5, pc}
 8007650:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8007652:	b112      	cbz	r2, 800765a <_raise_r+0x1e>
 8007654:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007658:	b94b      	cbnz	r3, 800766e <_raise_r+0x32>
 800765a:	4620      	mov	r0, r4
 800765c:	f000 f830 	bl	80076c0 <_getpid_r>
 8007660:	462a      	mov	r2, r5
 8007662:	4601      	mov	r1, r0
 8007664:	4620      	mov	r0, r4
 8007666:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800766a:	f000 b817 	b.w	800769c <_kill_r>
 800766e:	2b01      	cmp	r3, #1
 8007670:	d00a      	beq.n	8007688 <_raise_r+0x4c>
 8007672:	1c59      	adds	r1, r3, #1
 8007674:	d103      	bne.n	800767e <_raise_r+0x42>
 8007676:	2316      	movs	r3, #22
 8007678:	6003      	str	r3, [r0, #0]
 800767a:	2001      	movs	r0, #1
 800767c:	e7e7      	b.n	800764e <_raise_r+0x12>
 800767e:	2400      	movs	r4, #0
 8007680:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007684:	4628      	mov	r0, r5
 8007686:	4798      	blx	r3
 8007688:	2000      	movs	r0, #0
 800768a:	e7e0      	b.n	800764e <_raise_r+0x12>

0800768c <raise>:
 800768c:	4b02      	ldr	r3, [pc, #8]	; (8007698 <raise+0xc>)
 800768e:	4601      	mov	r1, r0
 8007690:	6818      	ldr	r0, [r3, #0]
 8007692:	f7ff bfd3 	b.w	800763c <_raise_r>
 8007696:	bf00      	nop
 8007698:	20000064 	.word	0x20000064

0800769c <_kill_r>:
 800769c:	b538      	push	{r3, r4, r5, lr}
 800769e:	4d07      	ldr	r5, [pc, #28]	; (80076bc <_kill_r+0x20>)
 80076a0:	2300      	movs	r3, #0
 80076a2:	4604      	mov	r4, r0
 80076a4:	4608      	mov	r0, r1
 80076a6:	4611      	mov	r1, r2
 80076a8:	602b      	str	r3, [r5, #0]
 80076aa:	f7f9 fadd 	bl	8000c68 <_kill>
 80076ae:	1c43      	adds	r3, r0, #1
 80076b0:	d102      	bne.n	80076b8 <_kill_r+0x1c>
 80076b2:	682b      	ldr	r3, [r5, #0]
 80076b4:	b103      	cbz	r3, 80076b8 <_kill_r+0x1c>
 80076b6:	6023      	str	r3, [r4, #0]
 80076b8:	bd38      	pop	{r3, r4, r5, pc}
 80076ba:	bf00      	nop
 80076bc:	200005b0 	.word	0x200005b0

080076c0 <_getpid_r>:
 80076c0:	f7f9 baca 	b.w	8000c58 <_getpid>

080076c4 <__swhatbuf_r>:
 80076c4:	b570      	push	{r4, r5, r6, lr}
 80076c6:	460c      	mov	r4, r1
 80076c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076cc:	2900      	cmp	r1, #0
 80076ce:	b096      	sub	sp, #88	; 0x58
 80076d0:	4615      	mov	r5, r2
 80076d2:	461e      	mov	r6, r3
 80076d4:	da0d      	bge.n	80076f2 <__swhatbuf_r+0x2e>
 80076d6:	89a3      	ldrh	r3, [r4, #12]
 80076d8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80076dc:	f04f 0100 	mov.w	r1, #0
 80076e0:	bf0c      	ite	eq
 80076e2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80076e6:	2340      	movne	r3, #64	; 0x40
 80076e8:	2000      	movs	r0, #0
 80076ea:	6031      	str	r1, [r6, #0]
 80076ec:	602b      	str	r3, [r5, #0]
 80076ee:	b016      	add	sp, #88	; 0x58
 80076f0:	bd70      	pop	{r4, r5, r6, pc}
 80076f2:	466a      	mov	r2, sp
 80076f4:	f000 f848 	bl	8007788 <_fstat_r>
 80076f8:	2800      	cmp	r0, #0
 80076fa:	dbec      	blt.n	80076d6 <__swhatbuf_r+0x12>
 80076fc:	9901      	ldr	r1, [sp, #4]
 80076fe:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8007702:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8007706:	4259      	negs	r1, r3
 8007708:	4159      	adcs	r1, r3
 800770a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800770e:	e7eb      	b.n	80076e8 <__swhatbuf_r+0x24>

08007710 <__smakebuf_r>:
 8007710:	898b      	ldrh	r3, [r1, #12]
 8007712:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007714:	079d      	lsls	r5, r3, #30
 8007716:	4606      	mov	r6, r0
 8007718:	460c      	mov	r4, r1
 800771a:	d507      	bpl.n	800772c <__smakebuf_r+0x1c>
 800771c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007720:	6023      	str	r3, [r4, #0]
 8007722:	6123      	str	r3, [r4, #16]
 8007724:	2301      	movs	r3, #1
 8007726:	6163      	str	r3, [r4, #20]
 8007728:	b002      	add	sp, #8
 800772a:	bd70      	pop	{r4, r5, r6, pc}
 800772c:	ab01      	add	r3, sp, #4
 800772e:	466a      	mov	r2, sp
 8007730:	f7ff ffc8 	bl	80076c4 <__swhatbuf_r>
 8007734:	9900      	ldr	r1, [sp, #0]
 8007736:	4605      	mov	r5, r0
 8007738:	4630      	mov	r0, r6
 800773a:	f7fe febd 	bl	80064b8 <_malloc_r>
 800773e:	b948      	cbnz	r0, 8007754 <__smakebuf_r+0x44>
 8007740:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007744:	059a      	lsls	r2, r3, #22
 8007746:	d4ef      	bmi.n	8007728 <__smakebuf_r+0x18>
 8007748:	f023 0303 	bic.w	r3, r3, #3
 800774c:	f043 0302 	orr.w	r3, r3, #2
 8007750:	81a3      	strh	r3, [r4, #12]
 8007752:	e7e3      	b.n	800771c <__smakebuf_r+0xc>
 8007754:	89a3      	ldrh	r3, [r4, #12]
 8007756:	6020      	str	r0, [r4, #0]
 8007758:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800775c:	81a3      	strh	r3, [r4, #12]
 800775e:	9b00      	ldr	r3, [sp, #0]
 8007760:	6163      	str	r3, [r4, #20]
 8007762:	9b01      	ldr	r3, [sp, #4]
 8007764:	6120      	str	r0, [r4, #16]
 8007766:	b15b      	cbz	r3, 8007780 <__smakebuf_r+0x70>
 8007768:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800776c:	4630      	mov	r0, r6
 800776e:	f000 f81d 	bl	80077ac <_isatty_r>
 8007772:	b128      	cbz	r0, 8007780 <__smakebuf_r+0x70>
 8007774:	89a3      	ldrh	r3, [r4, #12]
 8007776:	f023 0303 	bic.w	r3, r3, #3
 800777a:	f043 0301 	orr.w	r3, r3, #1
 800777e:	81a3      	strh	r3, [r4, #12]
 8007780:	89a3      	ldrh	r3, [r4, #12]
 8007782:	431d      	orrs	r5, r3
 8007784:	81a5      	strh	r5, [r4, #12]
 8007786:	e7cf      	b.n	8007728 <__smakebuf_r+0x18>

08007788 <_fstat_r>:
 8007788:	b538      	push	{r3, r4, r5, lr}
 800778a:	4d07      	ldr	r5, [pc, #28]	; (80077a8 <_fstat_r+0x20>)
 800778c:	2300      	movs	r3, #0
 800778e:	4604      	mov	r4, r0
 8007790:	4608      	mov	r0, r1
 8007792:	4611      	mov	r1, r2
 8007794:	602b      	str	r3, [r5, #0]
 8007796:	f7f9 fac6 	bl	8000d26 <_fstat>
 800779a:	1c43      	adds	r3, r0, #1
 800779c:	d102      	bne.n	80077a4 <_fstat_r+0x1c>
 800779e:	682b      	ldr	r3, [r5, #0]
 80077a0:	b103      	cbz	r3, 80077a4 <_fstat_r+0x1c>
 80077a2:	6023      	str	r3, [r4, #0]
 80077a4:	bd38      	pop	{r3, r4, r5, pc}
 80077a6:	bf00      	nop
 80077a8:	200005b0 	.word	0x200005b0

080077ac <_isatty_r>:
 80077ac:	b538      	push	{r3, r4, r5, lr}
 80077ae:	4d06      	ldr	r5, [pc, #24]	; (80077c8 <_isatty_r+0x1c>)
 80077b0:	2300      	movs	r3, #0
 80077b2:	4604      	mov	r4, r0
 80077b4:	4608      	mov	r0, r1
 80077b6:	602b      	str	r3, [r5, #0]
 80077b8:	f7f9 fac5 	bl	8000d46 <_isatty>
 80077bc:	1c43      	adds	r3, r0, #1
 80077be:	d102      	bne.n	80077c6 <_isatty_r+0x1a>
 80077c0:	682b      	ldr	r3, [r5, #0]
 80077c2:	b103      	cbz	r3, 80077c6 <_isatty_r+0x1a>
 80077c4:	6023      	str	r3, [r4, #0]
 80077c6:	bd38      	pop	{r3, r4, r5, pc}
 80077c8:	200005b0 	.word	0x200005b0

080077cc <_init>:
 80077cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ce:	bf00      	nop
 80077d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077d2:	bc08      	pop	{r3}
 80077d4:	469e      	mov	lr, r3
 80077d6:	4770      	bx	lr

080077d8 <_fini>:
 80077d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077da:	bf00      	nop
 80077dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077de:	bc08      	pop	{r3}
 80077e0:	469e      	mov	lr, r3
 80077e2:	4770      	bx	lr
