// Seed: 1351826637
module module_0;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input supply0 id_2
);
  logic id_4;
  always @(*)
    if (-1) id_4 <= -1;
    else begin : LABEL_0
      for (id_4 = id_2; id_0; id_1 = id_0) begin : LABEL_1
        $unsigned(90);
        ;
      end
    end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    inout tri1 id_1,
    input supply0 id_2,
    output tri1 id_3
);
  assign id_1 = id_2;
  wire id_5;
  module_0 modCall_1 ();
endmodule
