<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2AR-18C" pn="GW2AR-LV18QN88C8/I7">gw2ar18c-000</Device>
    <FileList>
        <File path="ram_test.sv" type="file.verilog" enable="1"/>
        <File path="ste_tb.v" type="file.verilog" enable="1"/>
        <File path="../../src/fx68k/fx68k.sv" type="file.verilog" enable="1"/>
        <File path="../../src/fx68k/fx68kAlu.sv" type="file.verilog" enable="1"/>
        <File path="../../src/fx68k/uaddrPla.sv" type="file.verilog" enable="1"/>
        <File path="../../src/tangnano20k/gowin_clkdiv/gowin_clkdiv.v" type="file.verilog" enable="1"/>
        <File path="../../src/tangnano20k/gowin_rpll/pll_160m.v" type="file.verilog" enable="1"/>
        <File path="../../src/gstmcu/hdl/clockgen.v" type="file.verilog" enable="1"/>
        <File path="../../src/gstmcu/hdl/gstmcu.v" type="file.verilog" enable="1"/>
        <File path="../../src/gstmcu/hdl/gstshifter.v" type="file.verilog" enable="1"/>
        <File path="../../src/gstmcu/hdl/hdegen.v" type="file.verilog" enable="1"/>
        <File path="../../src/gstmcu/hdl/hsyncgen.v" type="file.verilog" enable="1"/>
        <File path="../../src/gstmcu/hdl/latch.v" type="file.verilog" enable="1"/>
        <File path="../../src/gstmcu/hdl/mcucontrol.v" type="file.verilog" enable="1"/>
        <File path="../../src/gstmcu/hdl/modules.v" type="file.verilog" enable="1"/>
        <File path="../../src/gstmcu/hdl/register.v" type="file.verilog" enable="1"/>
        <File path="../../src/gstmcu/hdl/shifter_video.v" type="file.verilog" enable="1"/>
        <File path="../../src/gstmcu/hdl/sndcnt.v" type="file.verilog" enable="1"/>
        <File path="../../src/gstmcu/hdl/vdegen.v" type="file.verilog" enable="1"/>
        <File path="../../src/gstmcu/hdl/vidcnt.v" type="file.verilog" enable="1"/>
        <File path="../../src/gstmcu/hdl/vsyncgen.v" type="file.verilog" enable="1"/>
        <File path="../../src/hdmi/audio_clock_regeneration_packet.sv" type="file.verilog" enable="1"/>
        <File path="../../src/hdmi/audio_info_frame.sv" type="file.verilog" enable="1"/>
        <File path="../../src/hdmi/audio_sample_packet.sv" type="file.verilog" enable="1"/>
        <File path="../../src/hdmi/auxiliary_video_information_info_frame.sv" type="file.verilog" enable="1"/>
        <File path="../../src/hdmi/hdmi.sv" type="file.verilog" enable="1"/>
        <File path="../../src/hdmi/packet_assembler.sv" type="file.verilog" enable="1"/>
        <File path="../../src/hdmi/packet_picker.sv" type="file.verilog" enable="1"/>
        <File path="../../src/hdmi/serializer.sv" type="file.verilog" enable="1"/>
        <File path="../../src/hdmi/source_product_description_info_frame.sv" type="file.verilog" enable="1"/>
        <File path="../../src/hdmi/tmds_channel.sv" type="file.verilog" enable="1"/>
        <File path="../../src/misc/scandoubler.v" type="file.verilog" enable="1"/>
        <File path="../../src/tangnano20k/flash_dspi.v" type="file.verilog" enable="1"/>
        <File path="../../src/tangnano20k/sdram.v" type="file.verilog" enable="1"/>
        <File path="../../src/tangnano20k/video.v" type="file.verilog" enable="1"/>
        <File path="../../src/tangnano20k/gowin_rpll/flash_pll.v" type="file.verilog" enable="1"/>
        <File path="../../src/misc/video_analyzer.v" type="file.verilog" enable="1"/>
        <File path="../../src/tangnano20k/atarist.cst" type="file.cst" enable="1"/>
        <File path="../../src/tangnano20k/atarist.sdc" type="file.sdc" enable="1"/>
        <File path="../../src/fx68k/microrom.mem" type="file.other" enable="1"/>
        <File path="../../src/fx68k/nanorom.mem" type="file.other" enable="1"/>
    </FileList>
</Project>
