time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
12,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
12,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
14,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
14,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
16,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
16,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
18,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
18,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
19,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],['1'],"[None, None]","[None, None]"
19,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"[None, None]","['1', None]"
23,2 added to ready queue,enqueue,2,,['2'],[],"[None, None]","['1', None]"
23,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
25,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],['2'],"[None, None]","['1', None]"
25,2 dispatched to IO1,dispatch_io,2,IO1,[],[],"[None, None]","['1', '2']"
27,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],[],"[None, None]","[None, '2']"
27,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, '2']"
29,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, '2']"
29,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, '2']"
30,2 finished I/O → ready queue,io_to_ready,2,IO1,['2'],[],"['1', None]","[None, None]"
30,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
31,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']","[None, None]"
31,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']",[],"[None, '2']","[None, None]"
31,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],[],"['3', '2']","[None, None]"
32,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '2']",[],"['3', None]","[None, None]"
32,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['2'],[],"['3', '1']","[None, None]"
33,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '3']",[],"[None, '1']","[None, None]"
33,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['2', '3']",['1'],"[None, None]","[None, None]"
33,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['3'],['1'],"['2', None]","[None, None]"
33,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],['1'],"['2', '3']","[None, None]"
33,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['2', '3']","['1', None]"
34,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],['2'],"[None, '3']","['1', None]"
34,2 dispatched to IO1,dispatch_io,2,IO1,[],[],"[None, '3']","['1', '2']"
35,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"[None, None]","['1', '2']"
35,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', None]","['1', '2']"
37,4 added to ready queue,enqueue,4,,['4'],[],"['3', None]","['1', '2']"
37,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['4', '3']",[],"[None, None]","['1', '2']"
37,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],[],"['4', None]","['1', '2']"
37,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['4', '3']","['1', '2']"
39,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '3']","['1', '2']"
39,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '3']",[],"[None, None]","['1', '2']"
39,2 finished I/O → ready queue,io_to_ready,2,IO1,"['4', '3', '2']",[],"[None, None]","['1', None]"
39,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['3', '2']",[],"['4', None]","['1', None]"
39,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['2'],[],"['4', '3']","['1', None]"
40,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['2', '3']",[],"['4', None]","['1', None]"
40,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['3'],[],"['4', '2']","['1', None]"
41,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '4']",[],"[None, '2']","['1', None]"
41,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['4'],[],"['3', '2']","['1', None]"
42,2 finished CPU → wait queue,cpu_to_io,2,CPU1,['4'],['2'],"['3', None]","['1', None]"
42,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['2'],"['3', '4']","['1', None]"
42,2 dispatched to IO1,dispatch_io,2,IO1,[],[],"['3', '4']","['1', '2']"
43,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '4']","['1', '2']"
43,4 finished CPU → wait queue,cpu_to_io,4,CPU1,['3'],['4'],"[None, None]","['1', '2']"
43,1 finished I/O → ready queue,io_to_ready,1,IO0,"['3', '1']",['4'],"[None, None]","[None, '2']"
43,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['1'],['4'],"['3', None]","[None, '2']"
43,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],['4'],"['3', '1']","[None, '2']"
43,4 dispatched to IO0,dispatch_io,4,IO0,[],[],"['3', '1']","['4', '2']"
45,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, '1']","['4', '2']"
45,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],['3'],"[None, None]","['4', '2']"
45,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['3'],"['1', None]","['4', '2']"
46,5 added to ready queue,enqueue,5,,['5'],['3'],"['1', None]","['4', '2']"
46,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['3'],"['1', '5']","['4', '2']"
47,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['3'],"[None, '5']","['4', '2']"
47,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['3'],"['1', '5']","['4', '2']"
48,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],['3'],"['1', None]","['4', '2']"
48,2 finished I/O → ready queue,io_to_ready,2,IO1,"['5', '2']",['3'],"['1', None]","['4', None]"
48,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['2'],['3'],"['1', '5']","['4', None]"
48,3 dispatched to IO1,dispatch_io,3,IO1,['2'],[],"['1', '5']","['4', '3']"
49,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['2'],['1'],"[None, '5']","['4', '3']"
49,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['1'],"['2', '5']","['4', '3']"
50,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],['1'],"['2', None]","['4', '3']"
50,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['1'],"['2', '5']","['4', '3']"
51,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],['1'],"[None, '5']","['4', '3']"
51,4 finished I/O → ready queue,io_to_ready,4,IO0,"['2', '4']",['1'],"[None, '5']","[None, '3']"
51,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['4'],['1'],"['2', '5']","[None, '3']"
51,1 dispatched to IO0,dispatch_io,1,IO0,['4'],[],"['2', '5']","['1', '3']"
52,2 finished CPU → wait queue,cpu_to_io,2,CPU0,['4'],['2'],"[None, '5']","['1', '3']"
52,5 finished CPU → wait queue,cpu_to_io,5,CPU1,['4'],"['2', '5']","[None, None]","['1', '3']"
52,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['2', '5']","['4', None]","['1', '3']"
54,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['2', '5']","[None, None]","['1', '3']"
54,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['2', '5']","['4', None]","['1', '3']"
56,6 added to ready queue,enqueue,6,,['6'],"['2', '5']","['4', None]","['1', '3']"
56,4 finished CPU → wait queue,cpu_to_io,4,CPU0,['6'],"['2', '5', '4']","[None, None]","['1', '3']"
56,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['2', '5', '4']","['6', None]","['1', '3']"
58,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['2', '5', '4']","[None, None]","['1', '3']"
58,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['2', '5', '4']","['6', None]","['1', '3']"
60,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['2', '5', '4']","[None, None]","['1', '3']"
60,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['2', '5', '4']","['6', None]","['1', '3']"
61,6 finished CPU → wait queue,cpu_to_io,6,CPU0,[],"['2', '5', '4', '6']","[None, None]","['1', '3']"
62,3 finished I/O → ready queue,io_to_ready,3,IO1,['3'],"['2', '5', '4', '6']","[None, None]","['1', None]"
62,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['2', '5', '4', '6']","['3', None]","['1', None]"
62,2 dispatched to IO1,dispatch_io,2,IO1,[],"['5', '4', '6']","['3', None]","['1', '2']"
64,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['5', '4', '6']","[None, None]","['1', '2']"
64,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['5', '4', '6']","['3', None]","['1', '2']"
65,2 finished I/O → ready queue,io_to_ready,2,IO1,['2'],"['5', '4', '6']","['3', None]","['1', None]"
65,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['5', '4', '6']","['3', '2']","['1', None]"
65,5 dispatched to IO1,dispatch_io,5,IO1,[],"['4', '6']","['3', '2']","['1', '5']"
66,7 added to ready queue,enqueue,7,,['7'],"['4', '6']","['3', '2']","['1', '5']"
66,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['7', '3']","['4', '6']","[None, '2']","['1', '5']"
66,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['3'],"['4', '6']","['7', '2']","['1', '5']"
67,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']","['4', '6']","['7', None]","['1', '5']"
67,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['2'],"['4', '6']","['7', '3']","['1', '5']"
68,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,"['2', '7']","['4', '6']","[None, '3']","['1', '5']"
68,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['7'],"['4', '6']","['2', '3']","['1', '5']"
69,2 finished CPU → wait queue,cpu_to_io,2,CPU0,['7'],"['4', '6', '2']","[None, '3']","['1', '5']"
69,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['7', '3']","['4', '6', '2']","[None, None]","['1', '5']"
69,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['3'],"['4', '6', '2']","['7', None]","['1', '5']"
69,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['4', '6', '2']","['7', '3']","['1', '5']"
70,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['4', '6', '2', '7']","[None, '3']","['1', '5']"
70,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],"['4', '6', '2', '7']","[None, '3']","[None, '5']"
70,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['4', '6', '2', '7']","['1', '3']","[None, '5']"
70,4 dispatched to IO0,dispatch_io,4,IO0,[],"['6', '2', '7']","['1', '3']","['4', '5']"
71,3 finished CPU → wait queue,cpu_to_io,3,CPU1,[],"['6', '2', '7', '3']","['1', None]","['4', '5']"
72,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['6', '2', '7', '3']","[None, None]","['4', '5']"
72,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['6', '2', '7', '3']","['1', None]","['4', '5']"
74,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['6', '2', '7', '3']","[None, None]","['4', '5']"
74,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['6', '2', '7', '3']","['1', None]","['4', '5']"
76,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['6', '2', '7', '3']","[None, None]","['4', '5']"
76,5 finished I/O → ready queue,io_to_ready,5,IO1,"['1', '5']","['6', '2', '7', '3']","[None, None]","['4', None]"
76,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['5'],"['6', '2', '7', '3']","['1', None]","['4', None]"
76,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['6', '2', '7', '3']","['1', '5']","['4', None]"
76,6 dispatched to IO1,dispatch_io,6,IO1,[],"['2', '7', '3']","['1', '5']","['4', '6']"
77,8 added to ready queue,enqueue,8,,['8'],"['2', '7', '3']","['1', '5']","['4', '6']"
78,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '1']","['2', '7', '3']","[None, '5']","['4', '6']"
78,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['8', '1', '5']","['2', '7', '3']","[None, None]","['4', '6']"
78,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '5']","['2', '7', '3']","['8', None]","['4', '6']"
78,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['5'],"['2', '7', '3']","['8', '1']","['4', '6']"
79,1 finished CPU → wait queue,cpu_to_io,1,CPU1,['5'],"['2', '7', '3', '1']","['8', None]","['4', '6']"
79,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['2', '7', '3', '1']","['8', '5']","['4', '6']"
80,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['2', '7', '3', '1']","[None, '5']","['4', '6']"
80,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['2', '7', '3', '1']","['8', '5']","['4', '6']"
81,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['2', '7', '3', '1']","['8', None]","['4', '6']"
81,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['2', '7', '3', '1']","['8', '5']","['4', '6']"
82,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['2', '7', '3', '1']","[None, '5']","['4', '6']"
82,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['2', '7', '3', '1']","['8', '5']","['4', '6']"
83,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['2', '7', '3', '1']","['8', None]","['4', '6']"
83,4 finished I/O → ready queue,io_to_ready,4,IO0,"['5', '4']","['2', '7', '3', '1']","['8', None]","[None, '6']"
83,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['4'],"['2', '7', '3', '1']","['8', '5']","[None, '6']"
83,2 dispatched to IO0,dispatch_io,2,IO0,['4'],"['7', '3', '1']","['8', '5']","['2', '6']"
84,9 added to ready queue,enqueue,9,,"['4', '9']","['7', '3', '1']","['8', '5']","['2', '6']"
84,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['4', '9', '8']","['7', '3', '1']","[None, '5']","['2', '6']"
84,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '8']","['7', '3', '1']","['4', '5']","['2', '6']"
85,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['9', '8', '5']","['7', '3', '1']","['4', None]","['2', '6']"
85,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '5']","['7', '3', '1']","['4', '9']","['2', '6']"
86,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '5', '4']","['7', '3', '1']","[None, '9']","['2', '6']"
86,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '4']","['7', '3', '1']","['8', '9']","['2', '6']"
87,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['5', '4', '9']","['7', '3', '1']","['8', None]","['2', '6']"
87,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '9']","['7', '3', '1']","['8', '5']","['2', '6']"
88,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['4', '9', '8']","['7', '3', '1']","[None, '5']","['2', '6']"
88,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '8']","['7', '3', '1']","['4', '5']","['2', '6']"
89,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['9', '8', '5']","['7', '3', '1']","['4', None]","['2', '6']"
89,2 finished I/O → ready queue,io_to_ready,2,IO0,"['9', '8', '5', '2']","['7', '3', '1']","['4', None]","[None, '6']"
89,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '5', '2']","['7', '3', '1']","['4', '9']","[None, '6']"
89,7 dispatched to IO0,dispatch_io,7,IO0,"['8', '5', '2']","['3', '1']","['4', '9']","['7', '6']"
90,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '5', '2', '4']","['3', '1']","[None, '9']","['7', '6']"
90,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['8', '5', '2', '4', '9']","['3', '1']","[None, None]","['7', '6']"
90,6 finished I/O → ready queue,io_to_ready,6,IO1,"['8', '5', '2', '4', '9', '6']","['3', '1']","[None, None]","['7', None]"
90,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '2', '4', '9', '6']","['3', '1']","['8', None]","['7', None]"
90,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['2', '4', '9', '6']","['3', '1']","['8', '5']","['7', None]"
90,3 dispatched to IO1,dispatch_io,3,IO1,"['2', '4', '9', '6']",['1'],"['8', '5']","['7', '3']"
92,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '4', '9', '6', '8']",['1'],"[None, '5']","['7', '3']"
92,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '4', '9', '6', '8', '5']",['1'],"[None, None]","['7', '3']"
92,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '9', '6', '8', '5']",['1'],"['2', None]","['7', '3']"
92,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '6', '8', '5']",['1'],"['2', '4']","['7', '3']"
94,10 added to ready queue,enqueue,10,,"['9', '6', '8', '5', '10']",['1'],"['2', '4']","['7', '3']"
94,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['9', '6', '8', '5', '10', '2']",['1'],"[None, '4']","['7', '3']"
94,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['9', '6', '8', '5', '10', '2', '4']",['1'],"[None, None]","['7', '3']"
94,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '8', '5', '10', '2', '4']",['1'],"['9', None]","['7', '3']"
94,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '5', '10', '2', '4']",['1'],"['9', '6']","['7', '3']"
96,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '5', '10', '2', '4', '9']",['1'],"[None, '6']","['7', '3']"
96,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '5', '10', '2', '4', '9', '6']",['1'],"[None, None]","['7', '3']"
96,7 finished I/O → ready queue,io_to_ready,7,IO0,"['8', '5', '10', '2', '4', '9', '6', '7']",['1'],"[None, None]","[None, '3']"
96,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '10', '2', '4', '9', '6', '7']",['1'],"['8', None]","[None, '3']"
96,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '2', '4', '9', '6', '7']",['1'],"['8', '5']","[None, '3']"
96,1 dispatched to IO0,dispatch_io,1,IO0,"['10', '2', '4', '9', '6', '7']",[],"['8', '5']","['1', '3']"
98,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '2', '4', '9', '6', '7', '8']",[],"[None, '5']","['1', '3']"
98,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['10', '2', '4', '9', '6', '7', '8', '5']",[],"[None, None]","['1', '3']"
98,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['2', '4', '9', '6', '7', '8', '5']",[],"['10', None]","['1', '3']"
98,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '9', '6', '7', '8', '5']",[],"['10', '2']","['1', '3']"
99,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['4', '9', '6', '7', '8', '5', '2']",[],"['10', None]","['1', '3']"
99,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '6', '7', '8', '5', '2']",[],"['10', '4']","['1', '3']"
100,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['9', '6', '7', '8', '5', '2', '10']",[],"[None, '4']","['1', '3']"
100,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['6', '7', '8', '5', '2', '10']",[],"['9', '4']","['1', '3']"
101,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '7', '8', '5', '2', '10', '4']",[],"['9', None]","['1', '3']"
101,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '8', '5', '2', '10', '4']",[],"['9', '6']","['1', '3']"
102,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['7', '8', '5', '2', '10', '4', '9']",[],"[None, '6']","['1', '3']"
102,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '5', '2', '10', '4', '9']",[],"['7', '6']","['1', '3']"
103,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['8', '5', '2', '10', '4', '9']",['6'],"['7', None]","['1', '3']"
103,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '2', '10', '4', '9']",['6'],"['7', '8']","['1', '3']"
104,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['5', '2', '10', '4', '9', '7']",['6'],"[None, '8']","['1', '3']"
104,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '10', '4', '9', '7']",['6'],"['5', '8']","['1', '3']"
105,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['2', '10', '4', '9', '7', '8']",['6'],"['5', None]","['1', '3']"
105,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['10', '4', '9', '7', '8']",['6'],"['5', '2']","['1', '3']"
106,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['10', '4', '9', '7', '8', '5']",['6'],"[None, '2']","['1', '3']"
106,3 finished I/O → ready queue,io_to_ready,3,IO1,"['10', '4', '9', '7', '8', '5', '3']",['6'],"[None, '2']","['1', None]"
106,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '9', '7', '8', '5', '3']",['6'],"['10', '2']","['1', None]"
106,6 dispatched to IO1,dispatch_io,6,IO1,"['4', '9', '7', '8', '5', '3']",[],"['10', '2']","['1', '6']"
107,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '9', '7', '8', '5', '3', '2']",[],"['10', None]","['1', '6']"
107,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '7', '8', '5', '3', '2']",[],"['10', '4']","['1', '6']"
108,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['9', '7', '8', '5', '3', '2', '10']",[],"[None, '4']","['1', '6']"
108,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['7', '8', '5', '3', '2', '10']",[],"['9', '4']","['1', '6']"
109,11 added to ready queue,enqueue,11,,"['7', '8', '5', '3', '2', '10', '11']",[],"['9', '4']","['1', '6']"
109,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['7', '8', '5', '3', '2', '10', '11', '9']",[],"[None, '4']","['1', '6']"
109,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['7', '8', '5', '3', '2', '10', '11', '9', '4']",[],"[None, None]","['1', '6']"
109,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '5', '3', '2', '10', '11', '9', '4']",[],"['7', None]","['1', '6']"
109,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '3', '2', '10', '11', '9', '4']",[],"['7', '8']","['1', '6']"
111,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['5', '3', '2', '10', '11', '9', '4']",['7'],"[None, '8']","['1', '6']"
111,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '3', '2', '10', '11', '9', '4', '8']",['7'],"[None, None]","['1', '6']"
111,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['3', '2', '10', '11', '9', '4', '8']",['7'],"['5', None]","['1', '6']"
111,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '10', '11', '9', '4', '8']",['7'],"['5', '3']","['1', '6']"
113,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['2', '10', '11', '9', '4', '8']","['7', '5']","[None, '3']","['1', '6']"
113,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '10', '11', '9', '4', '8', '3']","['7', '5']","[None, None]","['1', '6']"
113,1 finished I/O → ready queue,io_to_ready,1,IO0,"['2', '10', '11', '9', '4', '8', '3', '1']","['7', '5']","[None, None]","[None, '6']"
113,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '11', '9', '4', '8', '3', '1']","['7', '5']","['2', None]","[None, '6']"
113,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '9', '4', '8', '3', '1']","['7', '5']","['2', '10']","[None, '6']"
113,7 dispatched to IO0,dispatch_io,7,IO0,"['11', '9', '4', '8', '3', '1']",['5'],"['2', '10']","['7', '6']"
114,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['11', '9', '4', '8', '3', '1', '2']",['5'],"[None, '10']","['7', '6']"
114,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '4', '8', '3', '1', '2']",['5'],"['11', '10']","['7', '6']"
115,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['9', '4', '8', '3', '1', '2', '10']",['5'],"['11', None]","['7', '6']"
115,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '8', '3', '1', '2', '10']",['5'],"['11', '9']","['7', '6']"
116,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['4', '8', '3', '1', '2', '10', '11']",['5'],"[None, '9']","['7', '6']"
116,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '3', '1', '2', '10', '11']",['5'],"['4', '9']","['7', '6']"
117,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['8', '3', '1', '2', '10', '11', '4']",['5'],"[None, '9']","['7', '6']"
117,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '3', '1', '2', '10', '11', '4', '9']",['5'],"[None, None]","['7', '6']"
117,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '1', '2', '10', '11', '4', '9']",['5'],"['8', None]","['7', '6']"
117,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '2', '10', '11', '4', '9']",['5'],"['8', '3']","['7', '6']"
118,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['1', '2', '10', '11', '4', '9', '8']",['5'],"[None, '3']","['7', '6']"
118,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['2', '10', '11', '4', '9', '8']",['5'],"['1', '3']","['7', '6']"
119,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '10', '11', '4', '9', '8', '3']",['5'],"['1', None]","['7', '6']"
119,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['10', '11', '4', '9', '8', '3']",['5'],"['1', '2']","['7', '6']"
120,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['10', '11', '4', '9', '8', '3', '1']",['5'],"[None, '2']","['7', '6']"
120,2 finished all bursts,finished,2,CPU1,"['10', '11', '4', '9', '8', '3', '1']",['5'],"[None, None]","['7', '6']"
120,6 finished I/O → ready queue,io_to_ready,6,IO1,"['10', '11', '4', '9', '8', '3', '1', '6']",['5'],"[None, None]","['7', None]"
120,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '4', '9', '8', '3', '1', '6']",['5'],"['10', None]","['7', None]"
120,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['4', '9', '8', '3', '1', '6']",['5'],"['10', '11']","['7', None]"
120,5 dispatched to IO1,dispatch_io,5,IO1,"['4', '9', '8', '3', '1', '6']",[],"['10', '11']","['7', '5']"
121,12 added to ready queue,enqueue,12,,"['4', '9', '8', '3', '1', '6', '12']",[],"['10', '11']","['7', '5']"
121,7 finished I/O → ready queue,io_to_ready,7,IO0,"['4', '9', '8', '3', '1', '6', '12', '7']",[],"['10', '11']","[None, '5']"
122,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['4', '9', '8', '3', '1', '6', '12', '7']",['10'],"[None, '11']","[None, '5']"
122,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['4', '9', '8', '3', '1', '6', '12', '7', '11']",['10'],"[None, None]","[None, '5']"
122,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '8', '3', '1', '6', '12', '7', '11']",['10'],"['4', None]","[None, '5']"
122,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '3', '1', '6', '12', '7', '11']",['10'],"['4', '9']","[None, '5']"
122,10 dispatched to IO0,dispatch_io,10,IO0,"['8', '3', '1', '6', '12', '7', '11']",[],"['4', '9']","['10', '5']"
124,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '3', '1', '6', '12', '7', '11', '4']",[],"[None, '9']","['10', '5']"
124,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['8', '3', '1', '6', '12', '7', '11', '4', '9']",[],"[None, None]","['10', '5']"
124,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '1', '6', '12', '7', '11', '4', '9']",[],"['8', None]","['10', '5']"
124,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '6', '12', '7', '11', '4', '9']",[],"['8', '3']","['10', '5']"
125,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['1', '6', '12', '7', '11', '4', '9']",['3'],"['8', None]","['10', '5']"
125,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '12', '7', '11', '4', '9']",['3'],"['8', '1']","['10', '5']"
126,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '12', '7', '11', '4', '9', '8']",['3'],"[None, '1']","['10', '5']"
126,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['12', '7', '11', '4', '9', '8']",['3'],"['6', '1']","['10', '5']"
127,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['12', '7', '11', '4', '9', '8', '1']",['3'],"['6', None]","['10', '5']"
127,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['7', '11', '4', '9', '8', '1']",['3'],"['6', '12']","['10', '5']"
128,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '11', '4', '9', '8', '1', '6']",['3'],"[None, '12']","['10', '5']"
128,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['11', '4', '9', '8', '1', '6']",['3'],"['7', '12']","['10', '5']"
129,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '4', '9', '8', '1', '6', '12']",['3'],"['7', None]","['10', '5']"
129,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['4', '9', '8', '1', '6', '12']",['3'],"['7', '11']","['10', '5']"
130,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['4', '9', '8', '1', '6', '12', '7']",['3'],"[None, '11']","['10', '5']"
130,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '8', '1', '6', '12', '7']",['3'],"['4', '11']","['10', '5']"
131,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['9', '8', '1', '6', '12', '7', '11']",['3'],"['4', None]","['10', '5']"
131,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '1', '6', '12', '7', '11']",['3'],"['4', '9']","['10', '5']"
132,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '1', '6', '12', '7', '11', '4']",['3'],"[None, '9']","['10', '5']"
132,5 finished I/O → ready queue,io_to_ready,5,IO1,"['8', '1', '6', '12', '7', '11', '4', '5']",['3'],"[None, '9']","['10', None]"
132,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '6', '12', '7', '11', '4', '5']",['3'],"['8', '9']","['10', None]"
132,3 dispatched to IO1,dispatch_io,3,IO1,"['1', '6', '12', '7', '11', '4', '5']",[],"['8', '9']","['10', '3']"
133,13 added to ready queue,enqueue,13,,"['1', '6', '12', '7', '11', '4', '5', '13']",[],"['8', '9']","['10', '3']"
133,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['1', '6', '12', '7', '11', '4', '5', '13', '9']",[],"['8', None]","['10', '3']"
133,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '12', '7', '11', '4', '5', '13', '9']",[],"['8', '1']","['10', '3']"
134,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '12', '7', '11', '4', '5', '13', '9', '8']",[],"[None, '1']","['10', '3']"
134,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['12', '7', '11', '4', '5', '13', '9', '8']",[],"['6', '1']","['10', '3']"
135,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['12', '7', '11', '4', '5', '13', '9', '8', '1']",[],"['6', None]","['10', '3']"
135,10 finished I/O → ready queue,io_to_ready,10,IO0,"['12', '7', '11', '4', '5', '13', '9', '8', '1', '10']",[],"['6', None]","[None, '3']"
135,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['7', '11', '4', '5', '13', '9', '8', '1', '10']",[],"['6', '12']","[None, '3']"
136,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '11', '4', '5', '13', '9', '8', '1', '10', '6']",[],"[None, '12']","[None, '3']"
136,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['11', '4', '5', '13', '9', '8', '1', '10', '6']",[],"['7', '12']","[None, '3']"
137,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['11', '4', '5', '13', '9', '8', '1', '10', '6', '12']",[],"['7', None]","[None, '3']"
137,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['4', '5', '13', '9', '8', '1', '10', '6', '12']",[],"['7', '11']","[None, '3']"
138,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['4', '5', '13', '9', '8', '1', '10', '6', '12']",['7'],"[None, '11']","[None, '3']"
138,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '13', '9', '8', '1', '10', '6', '12']",['7'],"['4', '11']","[None, '3']"
138,7 dispatched to IO0,dispatch_io,7,IO0,"['5', '13', '9', '8', '1', '10', '6', '12']",[],"['4', '11']","['7', '3']"
139,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['5', '13', '9', '8', '1', '10', '6', '12', '11']",[],"['4', None]","['7', '3']"
139,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['13', '9', '8', '1', '10', '6', '12', '11']",[],"['4', '5']","['7', '3']"
140,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['13', '9', '8', '1', '10', '6', '12', '11', '4']",[],"[None, '5']","['7', '3']"
140,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['9', '8', '1', '10', '6', '12', '11', '4']",[],"['13', '5']","['7', '3']"
141,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['9', '8', '1', '10', '6', '12', '11', '4', '5']",[],"['13', None]","['7', '3']"
141,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '1', '10', '6', '12', '11', '4', '5']",[],"['13', '9']","['7', '3']"
142,14 added to ready queue,enqueue,14,,"['8', '1', '10', '6', '12', '11', '4', '5', '14']",[],"['13', '9']","['7', '3']"
142,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['8', '1', '10', '6', '12', '11', '4', '5', '14', '13']",[],"[None, '9']","['7', '3']"
142,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '10', '6', '12', '11', '4', '5', '14', '13']",[],"['8', '9']","['7', '3']"
143,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['1', '10', '6', '12', '11', '4', '5', '14', '13', '9']",[],"['8', None]","['7', '3']"
143,7 finished I/O → ready queue,io_to_ready,7,IO0,"['1', '10', '6', '12', '11', '4', '5', '14', '13', '9', '7']",[],"['8', None]","[None, '3']"
143,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '6', '12', '11', '4', '5', '14', '13', '9', '7']",[],"['8', '1']","[None, '3']"
144,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '6', '12', '11', '4', '5', '14', '13', '9', '7', '8']",[],"[None, '1']","[None, '3']"
144,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['6', '12', '11', '4', '5', '14', '13', '9', '7', '8']",[],"['10', '1']","[None, '3']"
145,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '12', '11', '4', '5', '14', '13', '9', '7', '8', '1']",[],"['10', None]","[None, '3']"
145,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['12', '11', '4', '5', '14', '13', '9', '7', '8', '1']",[],"['10', '6']","[None, '3']"
146,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['12', '11', '4', '5', '14', '13', '9', '7', '8', '1', '10']",[],"[None, '6']","[None, '3']"
146,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['11', '4', '5', '14', '13', '9', '7', '8', '1', '10']",[],"['12', '6']","[None, '3']"
147,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['11', '4', '5', '14', '13', '9', '7', '8', '1', '10', '12']",[],"[None, '6']","[None, '3']"
147,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['11', '4', '5', '14', '13', '9', '7', '8', '1', '10', '12', '6']",[],"[None, None]","[None, '3']"
147,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '5', '14', '13', '9', '7', '8', '1', '10', '12', '6']",[],"['11', None]","[None, '3']"
147,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['5', '14', '13', '9', '7', '8', '1', '10', '12', '6']",[],"['11', '4']","[None, '3']"
148,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['5', '14', '13', '9', '7', '8', '1', '10', '12', '6', '4']",[],"['11', None]","[None, '3']"
148,3 finished I/O → ready queue,io_to_ready,3,IO1,"['5', '14', '13', '9', '7', '8', '1', '10', '12', '6', '4', '3']",[],"['11', None]","[None, None]"
148,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['14', '13', '9', '7', '8', '1', '10', '12', '6', '4', '3']",[],"['11', '5']","[None, None]"
149,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['14', '13', '9', '7', '8', '1', '10', '12', '6', '4', '3', '11']",[],"[None, '5']","[None, None]"
149,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['14', '13', '9', '7', '8', '1', '10', '12', '6', '4', '3', '11', '5']",[],"[None, None]","[None, None]"
149,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['13', '9', '7', '8', '1', '10', '12', '6', '4', '3', '11', '5']",[],"['14', None]","[None, None]"
149,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['9', '7', '8', '1', '10', '12', '6', '4', '3', '11', '5']",[],"['14', '13']","[None, None]"
151,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['9', '7', '8', '1', '10', '12', '6', '4', '3', '11', '5', '14']",[],"[None, '13']","[None, None]"
151,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['9', '7', '8', '1', '10', '12', '6', '4', '3', '11', '5', '14', '13']",[],"[None, None]","[None, None]"
151,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['7', '8', '1', '10', '12', '6', '4', '3', '11', '5', '14', '13']",[],"['9', None]","[None, None]"
151,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '1', '10', '12', '6', '4', '3', '11', '5', '14', '13']",[],"['9', '7']","[None, None]"
152,15 added to ready queue,enqueue,15,,"['8', '1', '10', '12', '6', '4', '3', '11', '5', '14', '13', '15']",[],"['9', '7']","[None, None]"
153,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '1', '10', '12', '6', '4', '3', '11', '5', '14', '13', '15', '9']",[],"[None, '7']","[None, None]"
153,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '1', '10', '12', '6', '4', '3', '11', '5', '14', '13', '15', '9', '7']",[],"[None, None]","[None, None]"
153,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '10', '12', '6', '4', '3', '11', '5', '14', '13', '15', '9', '7']",[],"['8', None]","[None, None]"
153,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '12', '6', '4', '3', '11', '5', '14', '13', '15', '9', '7']",[],"['8', '1']","[None, None]"
155,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '12', '6', '4', '3', '11', '5', '14', '13', '15', '9', '7', '8']",[],"[None, '1']","[None, None]"
155,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '12', '6', '4', '3', '11', '5', '14', '13', '15', '9', '7', '8', '1']",[],"[None, None]","[None, None]"
155,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '6', '4', '3', '11', '5', '14', '13', '15', '9', '7', '8', '1']",[],"['10', None]","[None, None]"
155,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['6', '4', '3', '11', '5', '14', '13', '15', '9', '7', '8', '1']",[],"['10', '12']","[None, None]"
156,16 added to ready queue,enqueue,16,,"['6', '4', '3', '11', '5', '14', '13', '15', '9', '7', '8', '1', '16']",[],"['10', '12']","[None, None]"
157,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['6', '4', '3', '11', '5', '14', '13', '15', '9', '7', '8', '1', '16', '10']",[],"[None, '12']","[None, None]"
157,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['6', '4', '3', '11', '5', '14', '13', '15', '9', '7', '8', '1', '16', '10', '12']",[],"[None, None]","[None, None]"
157,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '3', '11', '5', '14', '13', '15', '9', '7', '8', '1', '16', '10', '12']",[],"['6', None]","[None, None]"
157,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['3', '11', '5', '14', '13', '15', '9', '7', '8', '1', '16', '10', '12']",[],"['6', '4']","[None, None]"
159,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['3', '11', '5', '14', '13', '15', '9', '7', '8', '1', '16', '10', '12', '6']",[],"[None, '4']","[None, None]"
159,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '11', '5', '14', '13', '15', '9', '7', '8', '1', '16', '10', '12', '6', '4']",[],"[None, None]","[None, None]"
159,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['11', '5', '14', '13', '15', '9', '7', '8', '1', '16', '10', '12', '6', '4']",[],"['3', None]","[None, None]"
159,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['5', '14', '13', '15', '9', '7', '8', '1', '16', '10', '12', '6', '4']",[],"['3', '11']","[None, None]"
161,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['5', '14', '13', '15', '9', '7', '8', '1', '16', '10', '12', '6', '4', '3']",[],"[None, '11']","[None, None]"
161,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['5', '14', '13', '15', '9', '7', '8', '1', '16', '10', '12', '6', '4', '3']",['11'],"[None, None]","[None, None]"
161,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['14', '13', '15', '9', '7', '8', '1', '16', '10', '12', '6', '4', '3']",['11'],"['5', None]","[None, None]"
161,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['13', '15', '9', '7', '8', '1', '16', '10', '12', '6', '4', '3']",['11'],"['5', '14']","[None, None]"
161,11 dispatched to IO0,dispatch_io,11,IO0,"['13', '15', '9', '7', '8', '1', '16', '10', '12', '6', '4', '3']",[],"['5', '14']","['11', None]"
163,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['13', '15', '9', '7', '8', '1', '16', '10', '12', '6', '4', '3', '5']",[],"[None, '14']","['11', None]"
163,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['13', '15', '9', '7', '8', '1', '16', '10', '12', '6', '4', '3', '5']",['14'],"[None, None]","['11', None]"
163,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '9', '7', '8', '1', '16', '10', '12', '6', '4', '3', '5']",['14'],"['13', None]","['11', None]"
163,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['9', '7', '8', '1', '16', '10', '12', '6', '4', '3', '5']",['14'],"['13', '15']","['11', None]"
163,14 dispatched to IO1,dispatch_io,14,IO1,"['9', '7', '8', '1', '16', '10', '12', '6', '4', '3', '5']",[],"['13', '15']","['11', '14']"
165,17 added to ready queue,enqueue,17,,"['9', '7', '8', '1', '16', '10', '12', '6', '4', '3', '5', '17']",[],"['13', '15']","['11', '14']"
165,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['9', '7', '8', '1', '16', '10', '12', '6', '4', '3', '5', '17']",['13'],"[None, '15']","['11', '14']"
165,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['9', '7', '8', '1', '16', '10', '12', '6', '4', '3', '5', '17', '15']",['13'],"[None, None]","['11', '14']"
165,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['7', '8', '1', '16', '10', '12', '6', '4', '3', '5', '17', '15']",['13'],"['9', None]","['11', '14']"
165,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '1', '16', '10', '12', '6', '4', '3', '5', '17', '15']",['13'],"['9', '7']","['11', '14']"
166,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['8', '1', '16', '10', '12', '6', '4', '3', '5', '17', '15']","['13', '9']","[None, '7']","['11', '14']"
166,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '16', '10', '12', '6', '4', '3', '5', '17', '15']","['13', '9']","['8', '7']","['11', '14']"
167,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['1', '16', '10', '12', '6', '4', '3', '5', '17', '15', '7']","['13', '9']","['8', None]","['11', '14']"
167,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['16', '10', '12', '6', '4', '3', '5', '17', '15', '7']","['13', '9']","['8', '1']","['11', '14']"
168,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['16', '10', '12', '6', '4', '3', '5', '17', '15', '7', '8']","['13', '9']","[None, '1']","['11', '14']"
168,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['16', '10', '12', '6', '4', '3', '5', '17', '15', '7', '8', '1']","['13', '9']","[None, None]","['11', '14']"
168,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['10', '12', '6', '4', '3', '5', '17', '15', '7', '8', '1']","['13', '9']","['16', None]","['11', '14']"
168,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '6', '4', '3', '5', '17', '15', '7', '8', '1']","['13', '9']","['16', '10']","['11', '14']"
170,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['12', '6', '4', '3', '5', '17', '15', '7', '8', '1', '16']","['13', '9']","[None, '10']","['11', '14']"
170,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['12', '6', '4', '3', '5', '17', '15', '7', '8', '1', '16', '10']","['13', '9']","[None, None]","['11', '14']"
170,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['6', '4', '3', '5', '17', '15', '7', '8', '1', '16', '10']","['13', '9']","['12', None]","['11', '14']"
170,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['4', '3', '5', '17', '15', '7', '8', '1', '16', '10']","['13', '9']","['12', '6']","['11', '14']"
171,14 finished I/O → ready queue,io_to_ready,14,IO1,"['4', '3', '5', '17', '15', '7', '8', '1', '16', '10', '14']","['13', '9']","['12', '6']","['11', None]"
171,13 dispatched to IO1,dispatch_io,13,IO1,"['4', '3', '5', '17', '15', '7', '8', '1', '16', '10', '14']",['9'],"['12', '6']","['11', '13']"
172,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['4', '3', '5', '17', '15', '7', '8', '1', '16', '10', '14', '12']",['9'],"[None, '6']","['11', '13']"
172,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['4', '3', '5', '17', '15', '7', '8', '1', '16', '10', '14', '12', '6']",['9'],"[None, None]","['11', '13']"
172,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['3', '5', '17', '15', '7', '8', '1', '16', '10', '14', '12', '6']",['9'],"['4', None]","['11', '13']"
172,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['5', '17', '15', '7', '8', '1', '16', '10', '14', '12', '6']",['9'],"['4', '3']","['11', '13']"
174,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['5', '17', '15', '7', '8', '1', '16', '10', '14', '12', '6', '4']",['9'],"[None, '3']","['11', '13']"
174,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '17', '15', '7', '8', '1', '16', '10', '14', '12', '6', '4', '3']",['9'],"[None, None]","['11', '13']"
174,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['17', '15', '7', '8', '1', '16', '10', '14', '12', '6', '4', '3']",['9'],"['5', None]","['11', '13']"
174,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '7', '8', '1', '16', '10', '14', '12', '6', '4', '3']",['9'],"['5', '17']","['11', '13']"
175,18 added to ready queue,enqueue,18,,"['15', '7', '8', '1', '16', '10', '14', '12', '6', '4', '3', '18']",['9'],"['5', '17']","['11', '13']"
176,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['15', '7', '8', '1', '16', '10', '14', '12', '6', '4', '3', '18', '5']",['9'],"[None, '17']","['11', '13']"
176,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['15', '7', '8', '1', '16', '10', '14', '12', '6', '4', '3', '18', '5', '17']",['9'],"[None, None]","['11', '13']"
176,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['7', '8', '1', '16', '10', '14', '12', '6', '4', '3', '18', '5', '17']",['9'],"['15', None]","['11', '13']"
176,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '1', '16', '10', '14', '12', '6', '4', '3', '18', '5', '17']",['9'],"['15', '7']","['11', '13']"
177,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['8', '1', '16', '10', '14', '12', '6', '4', '3', '18', '5', '17', '7']",['9'],"['15', None]","['11', '13']"
177,13 finished I/O → ready queue,io_to_ready,13,IO1,"['8', '1', '16', '10', '14', '12', '6', '4', '3', '18', '5', '17', '7', '13']",['9'],"['15', None]","['11', None]"
177,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['1', '16', '10', '14', '12', '6', '4', '3', '18', '5', '17', '7', '13']",['9'],"['15', '8']","['11', None]"
177,9 dispatched to IO1,dispatch_io,9,IO1,"['1', '16', '10', '14', '12', '6', '4', '3', '18', '5', '17', '7', '13']",[],"['15', '8']","['11', '9']"
178,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['1', '16', '10', '14', '12', '6', '4', '3', '18', '5', '17', '7', '13', '15']",[],"[None, '8']","['11', '9']"
178,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['1', '16', '10', '14', '12', '6', '4', '3', '18', '5', '17', '7', '13', '15']",['8'],"[None, None]","['11', '9']"
178,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['16', '10', '14', '12', '6', '4', '3', '18', '5', '17', '7', '13', '15']",['8'],"['1', None]","['11', '9']"
178,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['10', '14', '12', '6', '4', '3', '18', '5', '17', '7', '13', '15']",['8'],"['1', '16']","['11', '9']"
179,1 finished all bursts,finished,1,CPU0,"['10', '14', '12', '6', '4', '3', '18', '5', '17', '7', '13', '15']",['8'],"[None, '16']","['11', '9']"
179,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['14', '12', '6', '4', '3', '18', '5', '17', '7', '13', '15']",['8'],"['10', '16']","['11', '9']"
180,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['14', '12', '6', '4', '3', '18', '5', '17', '7', '13', '15', '16']",['8'],"['10', None]","['11', '9']"
180,11 finished I/O → ready queue,io_to_ready,11,IO0,"['14', '12', '6', '4', '3', '18', '5', '17', '7', '13', '15', '16', '11']",['8'],"['10', None]","[None, '9']"
180,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['12', '6', '4', '3', '18', '5', '17', '7', '13', '15', '16', '11']",['8'],"['10', '14']","[None, '9']"
180,8 dispatched to IO0,dispatch_io,8,IO0,"['12', '6', '4', '3', '18', '5', '17', '7', '13', '15', '16', '11']",[],"['10', '14']","['8', '9']"
181,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['12', '6', '4', '3', '18', '5', '17', '7', '13', '15', '16', '11', '10']",[],"[None, '14']","['8', '9']"
181,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['6', '4', '3', '18', '5', '17', '7', '13', '15', '16', '11', '10']",[],"['12', '14']","['8', '9']"
182,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['6', '4', '3', '18', '5', '17', '7', '13', '15', '16', '11', '10', '12']",[],"[None, '14']","['8', '9']"
182,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['6', '4', '3', '18', '5', '17', '7', '13', '15', '16', '11', '10', '12', '14']",[],"[None, None]","['8', '9']"
182,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['4', '3', '18', '5', '17', '7', '13', '15', '16', '11', '10', '12', '14']",[],"['6', None]","['8', '9']"
182,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['3', '18', '5', '17', '7', '13', '15', '16', '11', '10', '12', '14']",[],"['6', '4']","['8', '9']"
183,19 added to ready queue,enqueue,19,,"['3', '18', '5', '17', '7', '13', '15', '16', '11', '10', '12', '14', '19']",[],"['6', '4']","['8', '9']"
183,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['3', '18', '5', '17', '7', '13', '15', '16', '11', '10', '12', '14', '19', '4']",[],"['6', None]","['8', '9']"
183,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['18', '5', '17', '7', '13', '15', '16', '11', '10', '12', '14', '19', '4']",[],"['6', '3']","['8', '9']"
184,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['18', '5', '17', '7', '13', '15', '16', '11', '10', '12', '14', '19', '4', '6']",[],"[None, '3']","['8', '9']"
184,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['5', '17', '7', '13', '15', '16', '11', '10', '12', '14', '19', '4', '6']",[],"['18', '3']","['8', '9']"
185,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['5', '17', '7', '13', '15', '16', '11', '10', '12', '14', '19', '4', '6', '3']",[],"['18', None]","['8', '9']"
185,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['17', '7', '13', '15', '16', '11', '10', '12', '14', '19', '4', '6', '3']",[],"['18', '5']","['8', '9']"
186,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['17', '7', '13', '15', '16', '11', '10', '12', '14', '19', '4', '6', '3', '18']",[],"[None, '5']","['8', '9']"
186,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['17', '7', '13', '15', '16', '11', '10', '12', '14', '19', '4', '6', '3', '18']",['5'],"[None, None]","['8', '9']"
186,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['7', '13', '15', '16', '11', '10', '12', '14', '19', '4', '6', '3', '18']",['5'],"['17', None]","['8', '9']"
186,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '15', '16', '11', '10', '12', '14', '19', '4', '6', '3', '18']",['5'],"['17', '7']","['8', '9']"
188,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['13', '15', '16', '11', '10', '12', '14', '19', '4', '6', '3', '18', '17']",['5'],"[None, '7']","['8', '9']"
188,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['13', '15', '16', '11', '10', '12', '14', '19', '4', '6', '3', '18', '17', '7']",['5'],"[None, None]","['8', '9']"
188,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '16', '11', '10', '12', '14', '19', '4', '6', '3', '18', '17', '7']",['5'],"['13', None]","['8', '9']"
188,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '11', '10', '12', '14', '19', '4', '6', '3', '18', '17', '7']",['5'],"['13', '15']","['8', '9']"
189,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['16', '11', '10', '12', '14', '19', '4', '6', '3', '18', '17', '7', '13']",['5'],"[None, '15']","['8', '9']"
189,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['11', '10', '12', '14', '19', '4', '6', '3', '18', '17', '7', '13']",['5'],"['16', '15']","['8', '9']"
190,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['11', '10', '12', '14', '19', '4', '6', '3', '18', '17', '7', '13', '15']",['5'],"['16', None]","['8', '9']"
190,9 finished I/O → ready queue,io_to_ready,9,IO1,"['11', '10', '12', '14', '19', '4', '6', '3', '18', '17', '7', '13', '15', '9']",['5'],"['16', None]","['8', None]"
190,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['10', '12', '14', '19', '4', '6', '3', '18', '17', '7', '13', '15', '9']",['5'],"['16', '11']","['8', None]"
190,5 dispatched to IO1,dispatch_io,5,IO1,"['10', '12', '14', '19', '4', '6', '3', '18', '17', '7', '13', '15', '9']",[],"['16', '11']","['8', '5']"
191,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['10', '12', '14', '19', '4', '6', '3', '18', '17', '7', '13', '15', '9']",['16'],"[None, '11']","['8', '5']"
191,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '14', '19', '4', '6', '3', '18', '17', '7', '13', '15', '9']",['16'],"['10', '11']","['8', '5']"
192,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['12', '14', '19', '4', '6', '3', '18', '17', '7', '13', '15', '9', '11']",['16'],"['10', None]","['8', '5']"
192,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '19', '4', '6', '3', '18', '17', '7', '13', '15', '9', '11']",['16'],"['10', '12']","['8', '5']"
193,20 added to ready queue,enqueue,20,,"['14', '19', '4', '6', '3', '18', '17', '7', '13', '15', '9', '11', '20']",['16'],"['10', '12']","['8', '5']"
193,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['14', '19', '4', '6', '3', '18', '17', '7', '13', '15', '9', '11', '20', '10']",['16'],"[None, '12']","['8', '5']"
193,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['19', '4', '6', '3', '18', '17', '7', '13', '15', '9', '11', '20', '10']",['16'],"['14', '12']","['8', '5']"
194,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['19', '4', '6', '3', '18', '17', '7', '13', '15', '9', '11', '20', '10', '12']",['16'],"['14', None]","['8', '5']"
194,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['4', '6', '3', '18', '17', '7', '13', '15', '9', '11', '20', '10', '12']",['16'],"['14', '19']","['8', '5']"
195,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['4', '6', '3', '18', '17', '7', '13', '15', '9', '11', '20', '10', '12', '14']",['16'],"[None, '19']","['8', '5']"
195,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '3', '18', '17', '7', '13', '15', '9', '11', '20', '10', '12', '14']",['16'],"['4', '19']","['8', '5']"
196,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['6', '3', '18', '17', '7', '13', '15', '9', '11', '20', '10', '12', '14', '19']",['16'],"['4', None]","['8', '5']"
196,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['3', '18', '17', '7', '13', '15', '9', '11', '20', '10', '12', '14', '19']",['16'],"['4', '6']","['8', '5']"
197,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['3', '18', '17', '7', '13', '15', '9', '11', '20', '10', '12', '14', '19', '4']",['16'],"[None, '6']","['8', '5']"
197,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['18', '17', '7', '13', '15', '9', '11', '20', '10', '12', '14', '19', '4']",['16'],"['3', '6']","['8', '5']"
198,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['18', '17', '7', '13', '15', '9', '11', '20', '10', '12', '14', '19', '4', '6']",['16'],"['3', None]","['8', '5']"
198,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '7', '13', '15', '9', '11', '20', '10', '12', '14', '19', '4', '6']",['16'],"['3', '18']","['8', '5']"
199,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['17', '7', '13', '15', '9', '11', '20', '10', '12', '14', '19', '4', '6', '3']",['16'],"[None, '18']","['8', '5']"
199,8 finished I/O → ready queue,io_to_ready,8,IO0,"['17', '7', '13', '15', '9', '11', '20', '10', '12', '14', '19', '4', '6', '3', '8']",['16'],"[None, '18']","[None, '5']"
199,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['7', '13', '15', '9', '11', '20', '10', '12', '14', '19', '4', '6', '3', '8']",['16'],"['17', '18']","[None, '5']"
199,16 dispatched to IO0,dispatch_io,16,IO0,"['7', '13', '15', '9', '11', '20', '10', '12', '14', '19', '4', '6', '3', '8']",[],"['17', '18']","['16', '5']"
200,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['7', '13', '15', '9', '11', '20', '10', '12', '14', '19', '4', '6', '3', '8', '18']",[],"['17', None]","['16', '5']"
200,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '15', '9', '11', '20', '10', '12', '14', '19', '4', '6', '3', '8', '18']",[],"['17', '7']","['16', '5']"
201,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['13', '15', '9', '11', '20', '10', '12', '14', '19', '4', '6', '3', '8', '18', '17']",[],"[None, '7']","['16', '5']"
201,7 finished all bursts,finished,7,CPU1,"['13', '15', '9', '11', '20', '10', '12', '14', '19', '4', '6', '3', '8', '18', '17']",[],"[None, None]","['16', '5']"
201,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['15', '9', '11', '20', '10', '12', '14', '19', '4', '6', '3', '8', '18', '17']",[],"['13', None]","['16', '5']"
201,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['9', '11', '20', '10', '12', '14', '19', '4', '6', '3', '8', '18', '17']",[],"['13', '15']","['16', '5']"
203,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['9', '11', '20', '10', '12', '14', '19', '4', '6', '3', '8', '18', '17']",['13'],"[None, '15']","['16', '5']"
203,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['9', '11', '20', '10', '12', '14', '19', '4', '6', '3', '8', '18', '17', '15']",['13'],"[None, None]","['16', '5']"
203,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['11', '20', '10', '12', '14', '19', '4', '6', '3', '8', '18', '17', '15']",['13'],"['9', None]","['16', '5']"
203,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['20', '10', '12', '14', '19', '4', '6', '3', '8', '18', '17', '15']",['13'],"['9', '11']","['16', '5']"
204,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['20', '10', '12', '14', '19', '4', '6', '3', '8', '18', '17', '15', '11']",['13'],"['9', None]","['16', '5']"
204,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['10', '12', '14', '19', '4', '6', '3', '8', '18', '17', '15', '11']",['13'],"['9', '20']","['16', '5']"
205,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '12', '14', '19', '4', '6', '3', '8', '18', '17', '15', '11', '9']",['13'],"[None, '20']","['16', '5']"
205,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['12', '14', '19', '4', '6', '3', '8', '18', '17', '15', '11', '9']",['13'],"['10', '20']","['16', '5']"
206,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['12', '14', '19', '4', '6', '3', '8', '18', '17', '15', '11', '9', '20']",['13'],"['10', None]","['16', '5']"
206,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['14', '19', '4', '6', '3', '8', '18', '17', '15', '11', '9', '20']",['13'],"['10', '12']","['16', '5']"
207,21 added to ready queue,enqueue,21,,"['14', '19', '4', '6', '3', '8', '18', '17', '15', '11', '9', '20', '21']",['13'],"['10', '12']","['16', '5']"
207,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['14', '19', '4', '6', '3', '8', '18', '17', '15', '11', '9', '20', '21', '10']",['13'],"[None, '12']","['16', '5']"
207,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['19', '4', '6', '3', '8', '18', '17', '15', '11', '9', '20', '21', '10']",['13'],"['14', '12']","['16', '5']"
208,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['19', '4', '6', '3', '8', '18', '17', '15', '11', '9', '20', '21', '10']","['13', '12']","['14', None]","['16', '5']"
208,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['4', '6', '3', '8', '18', '17', '15', '11', '9', '20', '21', '10']","['13', '12']","['14', '19']","['16', '5']"
209,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['4', '6', '3', '8', '18', '17', '15', '11', '9', '20', '21', '10', '14']","['13', '12']","[None, '19']","['16', '5']"
209,5 finished I/O → ready queue,io_to_ready,5,IO1,"['4', '6', '3', '8', '18', '17', '15', '11', '9', '20', '21', '10', '14', '5']","['13', '12']","[None, '19']","['16', None]"
209,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '3', '8', '18', '17', '15', '11', '9', '20', '21', '10', '14', '5']","['13', '12']","['4', '19']","['16', None]"
209,13 dispatched to IO1,dispatch_io,13,IO1,"['6', '3', '8', '18', '17', '15', '11', '9', '20', '21', '10', '14', '5']",['12'],"['4', '19']","['16', '13']"
210,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['6', '3', '8', '18', '17', '15', '11', '9', '20', '21', '10', '14', '5', '19']",['12'],"['4', None]","['16', '13']"
210,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['3', '8', '18', '17', '15', '11', '9', '20', '21', '10', '14', '5', '19']",['12'],"['4', '6']","['16', '13']"
211,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '8', '18', '17', '15', '11', '9', '20', '21', '10', '14', '5', '19', '4']",['12'],"[None, '6']","['16', '13']"
211,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['3', '8', '18', '17', '15', '11', '9', '20', '21', '10', '14', '5', '19', '4']","['12', '6']","[None, None]","['16', '13']"
211,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['8', '18', '17', '15', '11', '9', '20', '21', '10', '14', '5', '19', '4']","['12', '6']","['3', None]","['16', '13']"
211,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['18', '17', '15', '11', '9', '20', '21', '10', '14', '5', '19', '4']","['12', '6']","['3', '8']","['16', '13']"
212,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['18', '17', '15', '11', '9', '20', '21', '10', '14', '5', '19', '4', '3']","['12', '6']","[None, '8']","['16', '13']"
212,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['17', '15', '11', '9', '20', '21', '10', '14', '5', '19', '4', '3']","['12', '6']","['18', '8']","['16', '13']"
213,22 added to ready queue,enqueue,22,,"['17', '15', '11', '9', '20', '21', '10', '14', '5', '19', '4', '3', '22']","['12', '6']","['18', '8']","['16', '13']"
213,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['17', '15', '11', '9', '20', '21', '10', '14', '5', '19', '4', '3', '22', '8']","['12', '6']","['18', None]","['16', '13']"
213,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '11', '9', '20', '21', '10', '14', '5', '19', '4', '3', '22', '8']","['12', '6']","['18', '17']","['16', '13']"
214,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['15', '11', '9', '20', '21', '10', '14', '5', '19', '4', '3', '22', '8', '18']","['12', '6']","[None, '17']","['16', '13']"
214,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['11', '9', '20', '21', '10', '14', '5', '19', '4', '3', '22', '8', '18']","['12', '6']","['15', '17']","['16', '13']"
215,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['11', '9', '20', '21', '10', '14', '5', '19', '4', '3', '22', '8', '18']","['12', '6', '15']","[None, '17']","['16', '13']"
215,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['11', '9', '20', '21', '10', '14', '5', '19', '4', '3', '22', '8', '18', '17']","['12', '6', '15']","[None, None]","['16', '13']"
215,13 finished I/O → ready queue,io_to_ready,13,IO1,"['11', '9', '20', '21', '10', '14', '5', '19', '4', '3', '22', '8', '18', '17', '13']","['12', '6', '15']","[None, None]","['16', None]"
215,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '20', '21', '10', '14', '5', '19', '4', '3', '22', '8', '18', '17', '13']","['12', '6', '15']","['11', None]","['16', None]"
215,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['20', '21', '10', '14', '5', '19', '4', '3', '22', '8', '18', '17', '13']","['12', '6', '15']","['11', '9']","['16', None]"
215,12 dispatched to IO1,dispatch_io,12,IO1,"['20', '21', '10', '14', '5', '19', '4', '3', '22', '8', '18', '17', '13']","['6', '15']","['11', '9']","['16', '12']"
217,23 added to ready queue,enqueue,23,,"['20', '21', '10', '14', '5', '19', '4', '3', '22', '8', '18', '17', '13', '23']","['6', '15']","['11', '9']","['16', '12']"
217,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['20', '21', '10', '14', '5', '19', '4', '3', '22', '8', '18', '17', '13', '23', '11']","['6', '15']","[None, '9']","['16', '12']"
217,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['20', '21', '10', '14', '5', '19', '4', '3', '22', '8', '18', '17', '13', '23', '11', '9']","['6', '15']","[None, None]","['16', '12']"
217,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '10', '14', '5', '19', '4', '3', '22', '8', '18', '17', '13', '23', '11', '9']","['6', '15']","['20', None]","['16', '12']"
217,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['10', '14', '5', '19', '4', '3', '22', '8', '18', '17', '13', '23', '11', '9']","['6', '15']","['20', '21']","['16', '12']"
218,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['10', '14', '5', '19', '4', '3', '22', '8', '18', '17', '13', '23', '11', '9', '20']","['6', '15']","[None, '21']","['16', '12']"
218,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['14', '5', '19', '4', '3', '22', '8', '18', '17', '13', '23', '11', '9', '20']","['6', '15']","['10', '21']","['16', '12']"
219,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['14', '5', '19', '4', '3', '22', '8', '18', '17', '13', '23', '11', '9', '20', '21']","['6', '15']","['10', None]","['16', '12']"
219,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['5', '19', '4', '3', '22', '8', '18', '17', '13', '23', '11', '9', '20', '21']","['6', '15']","['10', '14']","['16', '12']"
220,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '19', '4', '3', '22', '8', '18', '17', '13', '23', '11', '9', '20', '21', '10']","['6', '15']","[None, '14']","['16', '12']"
220,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['19', '4', '3', '22', '8', '18', '17', '13', '23', '11', '9', '20', '21', '10']","['6', '15']","['5', '14']","['16', '12']"
221,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['19', '4', '3', '22', '8', '18', '17', '13', '23', '11', '9', '20', '21', '10', '5']","['6', '15']","[None, '14']","['16', '12']"
221,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['19', '4', '3', '22', '8', '18', '17', '13', '23', '11', '9', '20', '21', '10', '5', '14']","['6', '15']","[None, None]","['16', '12']"
221,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['4', '3', '22', '8', '18', '17', '13', '23', '11', '9', '20', '21', '10', '5', '14']","['6', '15']","['19', None]","['16', '12']"
221,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['3', '22', '8', '18', '17', '13', '23', '11', '9', '20', '21', '10', '5', '14']","['6', '15']","['19', '4']","['16', '12']"
222,24 added to ready queue,enqueue,24,,"['3', '22', '8', '18', '17', '13', '23', '11', '9', '20', '21', '10', '5', '14', '24']","['6', '15']","['19', '4']","['16', '12']"
223,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['3', '22', '8', '18', '17', '13', '23', '11', '9', '20', '21', '10', '5', '14', '24', '19']","['6', '15']","[None, '4']","['16', '12']"
223,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '22', '8', '18', '17', '13', '23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4']","['6', '15']","[None, None]","['16', '12']"
223,16 finished I/O → ready queue,io_to_ready,16,IO0,"['3', '22', '8', '18', '17', '13', '23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16']","['6', '15']","[None, None]","[None, '12']"
223,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['22', '8', '18', '17', '13', '23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16']","['6', '15']","['3', None]","[None, '12']"
223,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['8', '18', '17', '13', '23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16']","['6', '15']","['3', '22']","[None, '12']"
223,6 dispatched to IO0,dispatch_io,6,IO0,"['8', '18', '17', '13', '23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16']",['15'],"['3', '22']","['6', '12']"
225,3 finished all bursts,finished,3,CPU0,"['8', '18', '17', '13', '23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16']",['15'],"[None, '22']","['6', '12']"
225,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['8', '18', '17', '13', '23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16', '22']",['15'],"[None, None]","['6', '12']"
225,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['18', '17', '13', '23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16', '22']",['15'],"['8', None]","['6', '12']"
225,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '13', '23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16', '22']",['15'],"['8', '18']","['6', '12']"
227,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['17', '13', '23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16', '22', '8']",['15'],"[None, '18']","['6', '12']"
227,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['17', '13', '23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16', '22', '8', '18']",['15'],"[None, None]","['6', '12']"
227,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16', '22', '8', '18']",['15'],"['17', None]","['6', '12']"
227,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16', '22', '8', '18']",['15'],"['17', '13']","['6', '12']"
229,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,"['23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16', '22', '8', '18', '17']",['15'],"[None, '13']","['6', '12']"
229,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['23', '11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13']",['15'],"[None, None]","['6', '12']"
229,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['11', '9', '20', '21', '10', '5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13']",['15'],"['23', None]","['6', '12']"
229,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['9', '20', '21', '10', '5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13']",['15'],"['23', '11']","['6', '12']"
231,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['9', '20', '21', '10', '5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13', '23']",['15'],"[None, '11']","['6', '12']"
231,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['9', '20', '21', '10', '5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11']",['15'],"[None, None]","['6', '12']"
231,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['20', '21', '10', '5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11']",['15'],"['9', None]","['6', '12']"
231,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['21', '10', '5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11']",['15'],"['9', '20']","['6', '12']"
232,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['21', '10', '5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11']","['15', '9']","[None, '20']","['6', '12']"
232,12 finished I/O → ready queue,io_to_ready,12,IO1,"['21', '10', '5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11', '12']","['15', '9']","[None, '20']","['6', None]"
232,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['10', '5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11', '12']","['15', '9']","['21', '20']","['6', None]"
232,15 dispatched to IO1,dispatch_io,15,IO1,"['10', '5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11', '12']",['9'],"['21', '20']","['6', '15']"
233,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['10', '5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11', '12', '20']",['9'],"['21', None]","['6', '15']"
233,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11', '12', '20']",['9'],"['21', '10']","['6', '15']"
234,25 added to ready queue,enqueue,25,,"['5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11', '12', '20', '25']",['9'],"['21', '10']","['6', '15']"
234,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['5', '14', '24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11', '12', '20', '25', '21']",['9'],"[None, '10']","['6', '15']"
234,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['14', '24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11', '12', '20', '25', '21']",['9'],"['5', '10']","['6', '15']"
235,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['14', '24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11', '12', '20', '25', '21']","['9', '10']","['5', None]","['6', '15']"
235,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11', '12', '20', '25', '21']","['9', '10']","['5', '14']","['6', '15']"
236,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['24', '19', '4', '16', '22', '8', '18', '17', '13', '23', '11', '12', '20', '25', '21', '5']","['9', '10']","[None, '14']","['6', '15']"
236,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['19', '4', '16', '22', '8', '18', '17', '13', '23', '11', '12', '20', '25', '21', '5']","['9', '10']","['24', '14']","['6', '15']"
237,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['19', '4', '16', '22', '8', '18', '17', '13', '23', '11', '12', '20', '25', '21', '5']","['9', '10', '14']","['24', None]","['6', '15']"
237,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['4', '16', '22', '8', '18', '17', '13', '23', '11', '12', '20', '25', '21', '5']","['9', '10', '14']","['24', '19']","['6', '15']"
238,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['4', '16', '22', '8', '18', '17', '13', '23', '11', '12', '20', '25', '21', '5', '24']","['9', '10', '14']","[None, '19']","['6', '15']"
238,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['16', '22', '8', '18', '17', '13', '23', '11', '12', '20', '25', '21', '5', '24']","['9', '10', '14']","['4', '19']","['6', '15']"
239,4 finished all bursts,finished,4,CPU0,"['16', '22', '8', '18', '17', '13', '23', '11', '12', '20', '25', '21', '5', '24']","['9', '10', '14']","[None, '19']","['6', '15']"
239,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['16', '22', '8', '18', '17', '13', '23', '11', '12', '20', '25', '21', '5', '24', '19']","['9', '10', '14']","[None, None]","['6', '15']"
239,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['22', '8', '18', '17', '13', '23', '11', '12', '20', '25', '21', '5', '24', '19']","['9', '10', '14']","['16', None]","['6', '15']"
239,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['8', '18', '17', '13', '23', '11', '12', '20', '25', '21', '5', '24', '19']","['9', '10', '14']","['16', '22']","['6', '15']"
241,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['8', '18', '17', '13', '23', '11', '12', '20', '25', '21', '5', '24', '19', '16']","['9', '10', '14']","[None, '22']","['6', '15']"
241,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['8', '18', '17', '13', '23', '11', '12', '20', '25', '21', '5', '24', '19', '16', '22']","['9', '10', '14']","[None, None]","['6', '15']"
241,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['18', '17', '13', '23', '11', '12', '20', '25', '21', '5', '24', '19', '16', '22']","['9', '10', '14']","['8', None]","['6', '15']"
241,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['17', '13', '23', '11', '12', '20', '25', '21', '5', '24', '19', '16', '22']","['9', '10', '14']","['8', '18']","['6', '15']"
243,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['17', '13', '23', '11', '12', '20', '25', '21', '5', '24', '19', '16', '22', '8']","['9', '10', '14']","[None, '18']","['6', '15']"
243,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['17', '13', '23', '11', '12', '20', '25', '21', '5', '24', '19', '16', '22', '8', '18']","['9', '10', '14']","[None, None]","['6', '15']"
243,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['13', '23', '11', '12', '20', '25', '21', '5', '24', '19', '16', '22', '8', '18']","['9', '10', '14']","['17', None]","['6', '15']"
243,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['23', '11', '12', '20', '25', '21', '5', '24', '19', '16', '22', '8', '18']","['9', '10', '14']","['17', '13']","['6', '15']"
244,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['23', '11', '12', '20', '25', '21', '5', '24', '19', '16', '22', '8', '18', '13']","['9', '10', '14']","['17', None]","['6', '15']"
244,6 finished I/O → ready queue,io_to_ready,6,IO0,"['23', '11', '12', '20', '25', '21', '5', '24', '19', '16', '22', '8', '18', '13', '6']","['9', '10', '14']","['17', None]","[None, '15']"
244,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '12', '20', '25', '21', '5', '24', '19', '16', '22', '8', '18', '13', '6']","['9', '10', '14']","['17', '23']","[None, '15']"
244,9 dispatched to IO0,dispatch_io,9,IO0,"['11', '12', '20', '25', '21', '5', '24', '19', '16', '22', '8', '18', '13', '6']","['10', '14']","['17', '23']","['9', '15']"
245,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['11', '12', '20', '25', '21', '5', '24', '19', '16', '22', '8', '18', '13', '6', '17']","['10', '14']","[None, '23']","['9', '15']"
245,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '20', '25', '21', '5', '24', '19', '16', '22', '8', '18', '13', '6', '17']","['10', '14']","['11', '23']","['9', '15']"
246,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['12', '20', '25', '21', '5', '24', '19', '16', '22', '8', '18', '13', '6', '17', '23']","['10', '14']","['11', None]","['9', '15']"
246,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['20', '25', '21', '5', '24', '19', '16', '22', '8', '18', '13', '6', '17', '23']","['10', '14']","['11', '12']","['9', '15']"
247,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['20', '25', '21', '5', '24', '19', '16', '22', '8', '18', '13', '6', '17', '23', '11']","['10', '14']","[None, '12']","['9', '15']"
247,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '21', '5', '24', '19', '16', '22', '8', '18', '13', '6', '17', '23', '11']","['10', '14']","['20', '12']","['9', '15']"
248,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['25', '21', '5', '24', '19', '16', '22', '8', '18', '13', '6', '17', '23', '11', '12']","['10', '14']","['20', None]","['9', '15']"
248,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['21', '5', '24', '19', '16', '22', '8', '18', '13', '6', '17', '23', '11', '12']","['10', '14']","['20', '25']","['9', '15']"
249,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['21', '5', '24', '19', '16', '22', '8', '18', '13', '6', '17', '23', '11', '12', '20']","['10', '14']","[None, '25']","['9', '15']"
249,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '24', '19', '16', '22', '8', '18', '13', '6', '17', '23', '11', '12', '20']","['10', '14']","['21', '25']","['9', '15']"
250,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['5', '24', '19', '16', '22', '8', '18', '13', '6', '17', '23', '11', '12', '20', '25']","['10', '14']","['21', None]","['9', '15']"
250,15 finished I/O → ready queue,io_to_ready,15,IO1,"['5', '24', '19', '16', '22', '8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15']","['10', '14']","['21', None]","['9', None]"
250,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['24', '19', '16', '22', '8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15']","['10', '14']","['21', '5']","['9', None]"
250,10 dispatched to IO1,dispatch_io,10,IO1,"['24', '19', '16', '22', '8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15']",['14'],"['21', '5']","['9', '10']"
251,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['24', '19', '16', '22', '8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15']","['14', '21']","[None, '5']","['9', '10']"
251,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['19', '16', '22', '8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15']","['14', '21']","['24', '5']","['9', '10']"
252,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['19', '16', '22', '8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15', '5']","['14', '21']","['24', None]","['9', '10']"
252,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['16', '22', '8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15', '5']","['14', '21']","['24', '19']","['9', '10']"
253,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['16', '22', '8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15', '5']","['14', '21', '24']","[None, '19']","['9', '10']"
253,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['16', '22', '8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15', '5', '19']","['14', '21', '24']","[None, None]","['9', '10']"
253,9 finished I/O → ready queue,io_to_ready,9,IO0,"['16', '22', '8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15', '5', '19', '9']","['14', '21', '24']","[None, None]","[None, '10']"
253,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['22', '8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15', '5', '19', '9']","['14', '21', '24']","['16', None]","[None, '10']"
253,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15', '5', '19', '9']","['14', '21', '24']","['16', '22']","[None, '10']"
253,14 dispatched to IO0,dispatch_io,14,IO0,"['8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15', '5', '19', '9']","['21', '24']","['16', '22']","['14', '10']"
255,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15', '5', '19', '9', '16']","['21', '24']","[None, '22']","['14', '10']"
255,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['8', '18', '13', '6', '17', '23', '11', '12', '20', '25', '15', '5', '19', '9', '16', '22']","['21', '24']","[None, None]","['14', '10']"
255,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['18', '13', '6', '17', '23', '11', '12', '20', '25', '15', '5', '19', '9', '16', '22']","['21', '24']","['8', None]","['14', '10']"
255,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '6', '17', '23', '11', '12', '20', '25', '15', '5', '19', '9', '16', '22']","['21', '24']","['8', '18']","['14', '10']"
257,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['13', '6', '17', '23', '11', '12', '20', '25', '15', '5', '19', '9', '16', '22', '8']","['21', '24']","[None, '18']","['14', '10']"
257,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['13', '6', '17', '23', '11', '12', '20', '25', '15', '5', '19', '9', '16', '22', '8', '18']","['21', '24']","[None, None]","['14', '10']"
257,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['6', '17', '23', '11', '12', '20', '25', '15', '5', '19', '9', '16', '22', '8', '18']","['21', '24']","['13', None]","['14', '10']"
257,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['17', '23', '11', '12', '20', '25', '15', '5', '19', '9', '16', '22', '8', '18']","['21', '24']","['13', '6']","['14', '10']"
258,13 finished all bursts,finished,13,CPU0,"['17', '23', '11', '12', '20', '25', '15', '5', '19', '9', '16', '22', '8', '18']","['21', '24']","[None, '6']","['14', '10']"
258,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['23', '11', '12', '20', '25', '15', '5', '19', '9', '16', '22', '8', '18']","['21', '24']","['17', '6']","['14', '10']"
259,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['23', '11', '12', '20', '25', '15', '5', '19', '9', '16', '22', '8', '18', '6']","['21', '24']","['17', None]","['14', '10']"
259,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['11', '12', '20', '25', '15', '5', '19', '9', '16', '22', '8', '18', '6']","['21', '24']","['17', '23']","['14', '10']"
260,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['11', '12', '20', '25', '15', '5', '19', '9', '16', '22', '8', '18', '6', '17']","['21', '24']","[None, '23']","['14', '10']"
260,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '20', '25', '15', '5', '19', '9', '16', '22', '8', '18', '6', '17']","['21', '24']","['11', '23']","['14', '10']"
261,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['12', '20', '25', '15', '5', '19', '9', '16', '22', '8', '18', '6', '17', '23']","['21', '24']","['11', None]","['14', '10']"
261,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['20', '25', '15', '5', '19', '9', '16', '22', '8', '18', '6', '17', '23']","['21', '24']","['11', '12']","['14', '10']"
262,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['20', '25', '15', '5', '19', '9', '16', '22', '8', '18', '6', '17', '23', '11']","['21', '24']","[None, '12']","['14', '10']"
262,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '15', '5', '19', '9', '16', '22', '8', '18', '6', '17', '23', '11']","['21', '24']","['20', '12']","['14', '10']"
263,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['25', '15', '5', '19', '9', '16', '22', '8', '18', '6', '17', '23', '11', '12']","['21', '24']","['20', None]","['14', '10']"
263,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['15', '5', '19', '9', '16', '22', '8', '18', '6', '17', '23', '11', '12']","['21', '24']","['20', '25']","['14', '10']"
264,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['15', '5', '19', '9', '16', '22', '8', '18', '6', '17', '23', '11', '12', '20']","['21', '24']","[None, '25']","['14', '10']"
264,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['5', '19', '9', '16', '22', '8', '18', '6', '17', '23', '11', '12', '20']","['21', '24']","['15', '25']","['14', '10']"
265,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['5', '19', '9', '16', '22', '8', '18', '6', '17', '23', '11', '12', '20', '25']","['21', '24']","['15', None]","['14', '10']"
265,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['19', '9', '16', '22', '8', '18', '6', '17', '23', '11', '12', '20', '25']","['21', '24']","['15', '5']","['14', '10']"
266,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['19', '9', '16', '22', '8', '18', '6', '17', '23', '11', '12', '20', '25', '15']","['21', '24']","[None, '5']","['14', '10']"
266,10 finished I/O → ready queue,io_to_ready,10,IO1,"['19', '9', '16', '22', '8', '18', '6', '17', '23', '11', '12', '20', '25', '15', '10']","['21', '24']","[None, '5']","['14', None]"
266,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['9', '16', '22', '8', '18', '6', '17', '23', '11', '12', '20', '25', '15', '10']","['21', '24']","['19', '5']","['14', None]"
266,21 dispatched to IO1,dispatch_io,21,IO1,"['9', '16', '22', '8', '18', '6', '17', '23', '11', '12', '20', '25', '15', '10']",['24'],"['19', '5']","['14', '21']"
267,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['9', '16', '22', '8', '18', '6', '17', '23', '11', '12', '20', '25', '15', '10', '5']",['24'],"['19', None]","['14', '21']"
267,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '22', '8', '18', '6', '17', '23', '11', '12', '20', '25', '15', '10', '5']",['24'],"['19', '9']","['14', '21']"
268,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['16', '22', '8', '18', '6', '17', '23', '11', '12', '20', '25', '15', '10', '5', '19']",['24'],"[None, '9']","['14', '21']"
268,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['22', '8', '18', '6', '17', '23', '11', '12', '20', '25', '15', '10', '5', '19']",['24'],"['16', '9']","['14', '21']"
269,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['22', '8', '18', '6', '17', '23', '11', '12', '20', '25', '15', '10', '5', '19', '9']",['24'],"['16', None]","['14', '21']"
269,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['8', '18', '6', '17', '23', '11', '12', '20', '25', '15', '10', '5', '19', '9']",['24'],"['16', '22']","['14', '21']"
270,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['8', '18', '6', '17', '23', '11', '12', '20', '25', '15', '10', '5', '19', '9', '16']",['24'],"[None, '22']","['14', '21']"
270,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['18', '6', '17', '23', '11', '12', '20', '25', '15', '10', '5', '19', '9', '16']",['24'],"['8', '22']","['14', '21']"
271,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['18', '6', '17', '23', '11', '12', '20', '25', '15', '10', '5', '19', '9', '16', '22']",['24'],"['8', None]","['14', '21']"
271,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['6', '17', '23', '11', '12', '20', '25', '15', '10', '5', '19', '9', '16', '22']",['24'],"['8', '18']","['14', '21']"
272,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '17', '23', '11', '12', '20', '25', '15', '10', '5', '19', '9', '16', '22', '8']",['24'],"[None, '18']","['14', '21']"
272,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['17', '23', '11', '12', '20', '25', '15', '10', '5', '19', '9', '16', '22', '8']",['24'],"['6', '18']","['14', '21']"
273,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['17', '23', '11', '12', '20', '25', '15', '10', '5', '19', '9', '16', '22', '8', '18']",['24'],"['6', None]","['14', '21']"
273,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['23', '11', '12', '20', '25', '15', '10', '5', '19', '9', '16', '22', '8', '18']",['24'],"['6', '17']","['14', '21']"
274,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['23', '11', '12', '20', '25', '15', '10', '5', '19', '9', '16', '22', '8', '18', '6']",['24'],"[None, '17']","['14', '21']"
274,14 finished I/O → ready queue,io_to_ready,14,IO0,"['23', '11', '12', '20', '25', '15', '10', '5', '19', '9', '16', '22', '8', '18', '6', '14']",['24'],"[None, '17']","[None, '21']"
274,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['11', '12', '20', '25', '15', '10', '5', '19', '9', '16', '22', '8', '18', '6', '14']",['24'],"['23', '17']","[None, '21']"
274,24 dispatched to IO0,dispatch_io,24,IO0,"['11', '12', '20', '25', '15', '10', '5', '19', '9', '16', '22', '8', '18', '6', '14']",[],"['23', '17']","['24', '21']"
275,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['11', '12', '20', '25', '15', '10', '5', '19', '9', '16', '22', '8', '18', '6', '14']",['23'],"[None, '17']","['24', '21']"
275,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['11', '12', '20', '25', '15', '10', '5', '19', '9', '16', '22', '8', '18', '6', '14', '17']",['23'],"[None, None]","['24', '21']"
275,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '20', '25', '15', '10', '5', '19', '9', '16', '22', '8', '18', '6', '14', '17']",['23'],"['11', None]","['24', '21']"
275,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['20', '25', '15', '10', '5', '19', '9', '16', '22', '8', '18', '6', '14', '17']",['23'],"['11', '12']","['24', '21']"
276,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['20', '25', '15', '10', '5', '19', '9', '16', '22', '8', '18', '6', '14', '17']","['23', '11']","[None, '12']","['24', '21']"
276,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['20', '25', '15', '10', '5', '19', '9', '16', '22', '8', '18', '6', '14', '17', '12']","['23', '11']","[None, None]","['24', '21']"
276,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['25', '15', '10', '5', '19', '9', '16', '22', '8', '18', '6', '14', '17', '12']","['23', '11']","['20', None]","['24', '21']"
276,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['15', '10', '5', '19', '9', '16', '22', '8', '18', '6', '14', '17', '12']","['23', '11']","['20', '25']","['24', '21']"
277,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['15', '10', '5', '19', '9', '16', '22', '8', '18', '6', '14', '17', '12']","['23', '11', '20']","[None, '25']","['24', '21']"
277,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['10', '5', '19', '9', '16', '22', '8', '18', '6', '14', '17', '12']","['23', '11', '20']","['15', '25']","['24', '21']"
278,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['10', '5', '19', '9', '16', '22', '8', '18', '6', '14', '17', '12']","['23', '11', '20', '15']","[None, '25']","['24', '21']"
278,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['10', '5', '19', '9', '16', '22', '8', '18', '6', '14', '17', '12', '25']","['23', '11', '20', '15']","[None, None]","['24', '21']"
278,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '19', '9', '16', '22', '8', '18', '6', '14', '17', '12', '25']","['23', '11', '20', '15']","['10', None]","['24', '21']"
278,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['19', '9', '16', '22', '8', '18', '6', '14', '17', '12', '25']","['23', '11', '20', '15']","['10', '5']","['24', '21']"
280,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '9', '16', '22', '8', '18', '6', '14', '17', '12', '25', '10']","['23', '11', '20', '15']","[None, '5']","['24', '21']"
280,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['19', '9', '16', '22', '8', '18', '6', '14', '17', '12', '25', '10']","['23', '11', '20', '15', '5']","[None, None]","['24', '21']"
280,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['9', '16', '22', '8', '18', '6', '14', '17', '12', '25', '10']","['23', '11', '20', '15', '5']","['19', None]","['24', '21']"
280,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['16', '22', '8', '18', '6', '14', '17', '12', '25', '10']","['23', '11', '20', '15', '5']","['19', '9']","['24', '21']"
282,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['16', '22', '8', '18', '6', '14', '17', '12', '25', '10', '19']","['23', '11', '20', '15', '5']","[None, '9']","['24', '21']"
282,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['16', '22', '8', '18', '6', '14', '17', '12', '25', '10', '19', '9']","['23', '11', '20', '15', '5']","[None, None]","['24', '21']"
282,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['22', '8', '18', '6', '14', '17', '12', '25', '10', '19', '9']","['23', '11', '20', '15', '5']","['16', None]","['24', '21']"
282,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['8', '18', '6', '14', '17', '12', '25', '10', '19', '9']","['23', '11', '20', '15', '5']","['16', '22']","['24', '21']"
283,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['8', '18', '6', '14', '17', '12', '25', '10', '19', '9']","['23', '11', '20', '15', '5', '16']","[None, '22']","['24', '21']"
283,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['18', '6', '14', '17', '12', '25', '10', '19', '9']","['23', '11', '20', '15', '5', '16']","['8', '22']","['24', '21']"
284,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['18', '6', '14', '17', '12', '25', '10', '19', '9']","['23', '11', '20', '15', '5', '16', '8']","[None, '22']","['24', '21']"
284,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['18', '6', '14', '17', '12', '25', '10', '19', '9', '22']","['23', '11', '20', '15', '5', '16', '8']","[None, None]","['24', '21']"
284,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['6', '14', '17', '12', '25', '10', '19', '9', '22']","['23', '11', '20', '15', '5', '16', '8']","['18', None]","['24', '21']"
284,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['14', '17', '12', '25', '10', '19', '9', '22']","['23', '11', '20', '15', '5', '16', '8']","['18', '6']","['24', '21']"
285,21 finished I/O → ready queue,io_to_ready,21,IO1,"['14', '17', '12', '25', '10', '19', '9', '22', '21']","['23', '11', '20', '15', '5', '16', '8']","['18', '6']","['24', None]"
285,23 dispatched to IO1,dispatch_io,23,IO1,"['14', '17', '12', '25', '10', '19', '9', '22', '21']","['11', '20', '15', '5', '16', '8']","['18', '6']","['24', '23']"
286,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['14', '17', '12', '25', '10', '19', '9', '22', '21', '18']","['11', '20', '15', '5', '16', '8']","[None, '6']","['24', '23']"
286,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['14', '17', '12', '25', '10', '19', '9', '22', '21', '18']","['11', '20', '15', '5', '16', '8', '6']","[None, None]","['24', '23']"
286,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['17', '12', '25', '10', '19', '9', '22', '21', '18']","['11', '20', '15', '5', '16', '8', '6']","['14', None]","['24', '23']"
286,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['12', '25', '10', '19', '9', '22', '21', '18']","['11', '20', '15', '5', '16', '8', '6']","['14', '17']","['24', '23']"
287,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['12', '25', '10', '19', '9', '22', '21', '18']","['11', '20', '15', '5', '16', '8', '6', '17']","['14', None]","['24', '23']"
287,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['25', '10', '19', '9', '22', '21', '18']","['11', '20', '15', '5', '16', '8', '6', '17']","['14', '12']","['24', '23']"
288,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['25', '10', '19', '9', '22', '21', '18', '14']","['11', '20', '15', '5', '16', '8', '6', '17']","[None, '12']","['24', '23']"
288,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['10', '19', '9', '22', '21', '18', '14']","['11', '20', '15', '5', '16', '8', '6', '17']","['25', '12']","['24', '23']"
289,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['10', '19', '9', '22', '21', '18', '14']","['11', '20', '15', '5', '16', '8', '6', '17', '25']","[None, '12']","['24', '23']"
289,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['10', '19', '9', '22', '21', '18', '14', '12']","['11', '20', '15', '5', '16', '8', '6', '17', '25']","[None, None]","['24', '23']"
289,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '9', '22', '21', '18', '14', '12']","['11', '20', '15', '5', '16', '8', '6', '17', '25']","['10', None]","['24', '23']"
289,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['9', '22', '21', '18', '14', '12']","['11', '20', '15', '5', '16', '8', '6', '17', '25']","['10', '19']","['24', '23']"
290,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['9', '22', '21', '18', '14', '12', '10']","['11', '20', '15', '5', '16', '8', '6', '17', '25']","[None, '19']","['24', '23']"
290,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['22', '21', '18', '14', '12', '10']","['11', '20', '15', '5', '16', '8', '6', '17', '25']","['9', '19']","['24', '23']"
291,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['22', '21', '18', '14', '12', '10']","['11', '20', '15', '5', '16', '8', '6', '17', '25', '19']","['9', None]","['24', '23']"
291,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['21', '18', '14', '12', '10']","['11', '20', '15', '5', '16', '8', '6', '17', '25', '19']","['9', '22']","['24', '23']"
292,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['21', '18', '14', '12', '10', '9']","['11', '20', '15', '5', '16', '8', '6', '17', '25', '19']","[None, '22']","['24', '23']"
292,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '14', '12', '10', '9']","['11', '20', '15', '5', '16', '8', '6', '17', '25', '19']","['21', '22']","['24', '23']"
293,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['18', '14', '12', '10', '9', '22']","['11', '20', '15', '5', '16', '8', '6', '17', '25', '19']","['21', None]","['24', '23']"
293,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['14', '12', '10', '9', '22']","['11', '20', '15', '5', '16', '8', '6', '17', '25', '19']","['21', '18']","['24', '23']"
294,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['14', '12', '10', '9', '22', '21']","['11', '20', '15', '5', '16', '8', '6', '17', '25', '19']","[None, '18']","['24', '23']"
294,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['12', '10', '9', '22', '21']","['11', '20', '15', '5', '16', '8', '6', '17', '25', '19']","['14', '18']","['24', '23']"
295,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['12', '10', '9', '22', '21']","['11', '20', '15', '5', '16', '8', '6', '17', '25', '19', '18']","['14', None]","['24', '23']"
295,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['10', '9', '22', '21']","['11', '20', '15', '5', '16', '8', '6', '17', '25', '19', '18']","['14', '12']","['24', '23']"
296,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['10', '9', '22', '21', '14']","['11', '20', '15', '5', '16', '8', '6', '17', '25', '19', '18']","[None, '12']","['24', '23']"
296,23 finished I/O → ready queue,io_to_ready,23,IO1,"['10', '9', '22', '21', '14', '23']","['11', '20', '15', '5', '16', '8', '6', '17', '25', '19', '18']","[None, '12']","['24', None]"
296,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '22', '21', '14', '23']","['11', '20', '15', '5', '16', '8', '6', '17', '25', '19', '18']","['10', '12']","['24', None]"
296,11 dispatched to IO1,dispatch_io,11,IO1,"['9', '22', '21', '14', '23']","['20', '15', '5', '16', '8', '6', '17', '25', '19', '18']","['10', '12']","['24', '11']"
297,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['9', '22', '21', '14', '23']","['20', '15', '5', '16', '8', '6', '17', '25', '19', '18', '12']","['10', None]","['24', '11']"
297,24 finished I/O → ready queue,io_to_ready,24,IO0,"['9', '22', '21', '14', '23', '24']","['20', '15', '5', '16', '8', '6', '17', '25', '19', '18', '12']","['10', None]","[None, '11']"
297,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['22', '21', '14', '23', '24']","['20', '15', '5', '16', '8', '6', '17', '25', '19', '18', '12']","['10', '9']","[None, '11']"
297,20 dispatched to IO0,dispatch_io,20,IO0,"['22', '21', '14', '23', '24']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12']","['10', '9']","['20', '11']"
298,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['22', '21', '14', '23', '24', '10']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12']","[None, '9']","['20', '11']"
298,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['22', '21', '14', '23', '24', '10', '9']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12']","[None, None]","['20', '11']"
298,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['21', '14', '23', '24', '10', '9']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12']","['22', None]","['20', '11']"
298,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['14', '23', '24', '10', '9']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12']","['22', '21']","['20', '11']"
300,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['14', '23', '24', '10', '9']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22']","[None, '21']","['20', '11']"
300,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['14', '23', '24', '10', '9']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","[None, None]","['20', '11']"
300,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['23', '24', '10', '9']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","['14', None]","['20', '11']"
300,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['24', '10', '9']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","['14', '23']","['20', '11']"
302,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['24', '10', '9', '14']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","[None, '23']","['20', '11']"
302,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['24', '10', '9', '14', '23']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","[None, None]","['20', '11']"
302,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['10', '9', '14', '23']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","['24', None]","['20', '11']"
302,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['9', '14', '23']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","['24', '10']","['20', '11']"
304,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['9', '14', '23', '24']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","[None, '10']","['20', '11']"
304,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['9', '14', '23', '24', '10']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","[None, None]","['20', '11']"
304,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['14', '23', '24', '10']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","['9', None]","['20', '11']"
304,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['23', '24', '10']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","['9', '14']","['20', '11']"
306,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['23', '24', '10', '9']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","[None, '14']","['20', '11']"
306,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['23', '24', '10', '9', '14']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","[None, None]","['20', '11']"
306,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['24', '10', '9', '14']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","['23', None]","['20', '11']"
306,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['10', '9', '14']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","['23', '24']","['20', '11']"
308,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['10', '9', '14', '23']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21']","[None, '24']","['20', '11']"
308,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['10', '9', '14', '23']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","[None, None]","['20', '11']"
308,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '14', '23']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","['10', None]","['20', '11']"
308,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['14', '23']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","['10', '9']","['20', '11']"
310,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['14', '23', '10']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","[None, '9']","['20', '11']"
310,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['14', '23', '10', '9']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","[None, None]","['20', '11']"
310,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['23', '10', '9']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","['14', None]","['20', '11']"
310,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['10', '9']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","['14', '23']","['20', '11']"
312,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['10', '9', '14']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","[None, '23']","['20', '11']"
312,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['10', '9', '14', '23']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","[None, None]","['20', '11']"
312,11 finished I/O → ready queue,io_to_ready,11,IO1,"['10', '9', '14', '23', '11']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","[None, None]","['20', None]"
312,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '14', '23', '11']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","['10', None]","['20', None]"
312,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['14', '23', '11']","['15', '5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","['10', '9']","['20', None]"
312,15 dispatched to IO1,dispatch_io,15,IO1,"['14', '23', '11']","['5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","['10', '9']","['20', '15']"
313,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['14', '23', '11', '9']","['5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","['10', None]","['20', '15']"
313,20 finished I/O → ready queue,io_to_ready,20,IO0,"['14', '23', '11', '9', '20']","['5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","['10', None]","[None, '15']"
313,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['23', '11', '9', '20']","['5', '16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","['10', '14']","[None, '15']"
313,5 dispatched to IO0,dispatch_io,5,IO0,"['23', '11', '9', '20']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","['10', '14']","['5', '15']"
314,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['23', '11', '9', '20', '10']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","[None, '14']","['5', '15']"
314,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['11', '9', '20', '10']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24']","['23', '14']","['5', '15']"
315,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['11', '9', '20', '10']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23']","[None, '14']","['5', '15']"
315,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['11', '9', '20', '10', '14']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23']","[None, None]","['5', '15']"
315,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['9', '20', '10', '14']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23']","['11', None]","['5', '15']"
315,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['20', '10', '14']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23']","['11', '9']","['5', '15']"
317,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['20', '10', '14', '11']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23']","[None, '9']","['5', '15']"
317,9 finished all bursts,finished,9,CPU1,"['20', '10', '14', '11']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23']","[None, None]","['5', '15']"
317,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['10', '14', '11']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23']","['20', None]","['5', '15']"
317,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['14', '11']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23']","['20', '10']","['5', '15']"
319,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['14', '11', '20']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23']","[None, '10']","['5', '15']"
319,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['14', '11', '20', '10']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23']","[None, None]","['5', '15']"
319,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['11', '20', '10']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23']","['14', None]","['5', '15']"
319,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['20', '10']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23']","['14', '11']","['5', '15']"
321,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['20', '10', '14']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23']","[None, '11']","['5', '15']"
321,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['20', '10', '14']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11']","[None, None]","['5', '15']"
321,5 finished I/O → ready queue,io_to_ready,5,IO0,"['20', '10', '14', '5']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11']","[None, None]","[None, '15']"
321,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['10', '14', '5']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11']","['20', None]","[None, '15']"
321,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['14', '5']","['16', '8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11']","['20', '10']","[None, '15']"
321,16 dispatched to IO0,dispatch_io,16,IO0,"['14', '5']","['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11']","['20', '10']","['16', '15']"
322,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['14', '5']","['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10']","['20', None]","['16', '15']"
322,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['5'],"['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10']","['20', '14']","['16', '15']"
323,20 finished CPU → wait queue,cpu_to_io,20,CPU0,['5'],"['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '14']","['16', '15']"
323,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['5', '14']","['16', '15']"
324,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,['14'],"['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['5', None]","['16', '15']"
324,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['5', '14']","['16', '15']"
325,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '14']","['16', '15']"
325,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['5', '14']","['16', '15']"
326,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,['14'],"['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['5', None]","['16', '15']"
326,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['5', '14']","['16', '15']"
327,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '14']","['16', '15']"
327,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['5', '14']","['16', '15']"
328,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,['14'],"['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['5', None]","['16', '15']"
328,15 finished I/O → ready queue,io_to_ready,15,IO1,"['14', '15']","['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['5', None]","['16', None]"
328,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['15'],"['8', '6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['5', '14']","['16', None]"
328,8 dispatched to IO1,dispatch_io,8,IO1,['15'],"['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['5', '14']","['16', '8']"
329,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['15', '5']","['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '14']","['16', '8']"
329,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['5'],"['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['15', '14']","['16', '8']"
330,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['5', '14']","['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['15', None]","['16', '8']"
330,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['14'],"['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['15', '5']","['16', '8']"
331,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['14', '15']","['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '5']","['16', '8']"
331,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['15'],"['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['14', '5']","['16', '8']"
332,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['15', '5']","['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['14', None]","['16', '8']"
332,15 dispatched to CPU1,dispatch_cpu,15,CPU1,['5'],"['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['14', '15']","['16', '8']"
333,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['5', '14']","['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '15']","['16', '8']"
333,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['14'],"['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['5', '15']","['16', '8']"
334,5 finished all bursts,finished,5,CPU0,['14'],"['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '15']","['16', '8']"
334,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['14', '15']","['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, None]","['16', '8']"
334,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['15'],"['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['14', None]","['16', '8']"
334,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['14', '15']","['16', '8']"
335,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,['15'],"['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['14', None]","['16', '8']"
335,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['14', '15']","['16', '8']"
336,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,['14'],"['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '15']","['16', '8']"
336,16 finished I/O → ready queue,io_to_ready,16,IO0,"['14', '16']","['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '15']","[None, '8']"
336,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['16'],"['6', '17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['14', '15']","[None, '8']"
336,6 dispatched to IO0,dispatch_io,6,IO0,['16'],"['17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['14', '15']","['6', '8']"
337,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '15']","['17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['14', None]","['6', '8']"
337,16 dispatched to CPU1,dispatch_cpu,16,CPU1,['15'],"['17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['14', '16']","['6', '8']"
338,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['15', '14']","['17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '16']","['6', '8']"
338,8 finished I/O → ready queue,io_to_ready,8,IO1,"['15', '14', '8']","['17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '16']","['6', None]"
338,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['14', '8']","['17', '25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['15', '16']","['6', None]"
338,17 dispatched to IO1,dispatch_io,17,IO1,"['14', '8']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['15', '16']","['6', '17']"
339,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['14', '8', '16']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['15', None]","['6', '17']"
339,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '16']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['15', '14']","['6', '17']"
340,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['8', '16', '15']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '14']","['6', '17']"
340,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['16', '15']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['8', '14']","['6', '17']"
341,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['16', '15', '14']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['8', None]","['6', '17']"
341,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['15', '14']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['8', '16']","['6', '17']"
342,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['15', '14', '8']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '16']","['6', '17']"
342,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['14', '8']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['15', '16']","['6', '17']"
343,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['14', '8', '16']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['15', None]","['6', '17']"
343,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '16']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['15', '14']","['6', '17']"
344,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['8', '16', '15']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '14']","['6', '17']"
344,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['16', '15']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['8', '14']","['6', '17']"
345,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['16', '15', '14']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['8', None]","['6', '17']"
345,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['15', '14']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['8', '16']","['6', '17']"
346,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['15', '14', '8']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '16']","['6', '17']"
346,6 finished I/O → ready queue,io_to_ready,6,IO0,"['15', '14', '8', '6']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '16']","[None, '17']"
346,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['14', '8', '6']","['25', '19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['15', '16']","[None, '17']"
346,25 dispatched to IO0,dispatch_io,25,IO0,"['14', '8', '6']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['15', '16']","['25', '17']"
347,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['14', '8', '6', '16']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['15', None]","['25', '17']"
347,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['8', '6', '16']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['15', '14']","['25', '17']"
348,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,"['8', '6', '16', '15']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '14']","['25', '17']"
348,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['6', '16', '15']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['8', '14']","['25', '17']"
349,8 finished all bursts,finished,8,CPU0,"['6', '16', '15']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, '14']","['25', '17']"
349,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['6', '16', '15', '14']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","[None, None]","['25', '17']"
349,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '15', '14']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['6', None]","['25', '17']"
349,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['15', '14']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20']","['6', '16']","['25', '17']"
350,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['15', '14']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20', '6']","[None, '16']","['25', '17']"
350,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['14'],"['19', '18', '12', '22', '21', '24', '23', '11', '10', '20', '6']","['15', '16']","['25', '17']"
351,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['14', '16']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20', '6']","['15', None]","['25', '17']"
351,14 dispatched to CPU1,dispatch_cpu,14,CPU1,['16'],"['19', '18', '12', '22', '21', '24', '23', '11', '10', '20', '6']","['15', '14']","['25', '17']"
352,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '15']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20', '6']","[None, '14']","['25', '17']"
352,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['15'],"['19', '18', '12', '22', '21', '24', '23', '11', '10', '20', '6']","['16', '14']","['25', '17']"
353,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['15', '14']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20', '6']","['16', None]","['25', '17']"
353,15 dispatched to CPU1,dispatch_cpu,15,CPU1,['14'],"['19', '18', '12', '22', '21', '24', '23', '11', '10', '20', '6']","['16', '15']","['25', '17']"
354,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['14', '16']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20', '6']","[None, '15']","['25', '17']"
354,17 finished I/O → ready queue,io_to_ready,17,IO1,"['14', '16', '17']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20', '6']","[None, '15']","['25', None]"
354,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['16', '17']","['19', '18', '12', '22', '21', '24', '23', '11', '10', '20', '6']","['14', '15']","['25', None]"
354,19 dispatched to IO1,dispatch_io,19,IO1,"['16', '17']","['18', '12', '22', '21', '24', '23', '11', '10', '20', '6']","['14', '15']","['25', '19']"
355,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['16', '17']","['18', '12', '22', '21', '24', '23', '11', '10', '20', '6', '14']","[None, '15']","['25', '19']"
355,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['16', '17']","['18', '12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","[None, None]","['25', '19']"
355,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['17'],"['18', '12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","['16', None]","['25', '19']"
355,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['18', '12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","['16', '17']","['25', '19']"
357,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['18', '12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","[None, '17']","['25', '19']"
357,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['16', '17']","['18', '12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","[None, None]","['25', '19']"
357,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['17'],"['18', '12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","['16', None]","['25', '19']"
357,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['18', '12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","['16', '17']","['25', '19']"
359,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['18', '12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","[None, '17']","['25', '19']"
359,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['16', '17']","['18', '12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","[None, None]","['25', '19']"
359,25 finished I/O → ready queue,io_to_ready,25,IO0,"['16', '17', '25']","['18', '12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","[None, None]","[None, '19']"
359,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '25']","['18', '12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","['16', None]","[None, '19']"
359,17 dispatched to CPU1,dispatch_cpu,17,CPU1,['25'],"['18', '12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","['16', '17']","[None, '19']"
359,18 dispatched to IO0,dispatch_io,18,IO0,['25'],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","['16', '17']","['18', '19']"
361,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['25', '16']","['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","[None, '17']","['18', '19']"
361,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['25', '16', '17']","['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","[None, None]","['18', '19']"
361,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['16', '17']","['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","['25', None]","['18', '19']"
361,16 dispatched to CPU1,dispatch_cpu,16,CPU1,['17'],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15']","['25', '16']","['18', '19']"
362,16 finished CPU → wait queue,cpu_to_io,16,CPU1,['17'],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","['25', None]","['18', '19']"
362,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","['25', '17']","['18', '19']"
363,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","[None, '17']","['18', '19']"
363,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","['25', '17']","['18', '19']"
364,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","['25', None]","['18', '19']"
364,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","['25', '17']","['18', '19']"
365,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","[None, '17']","['18', '19']"
365,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","['25', '17']","['18', '19']"
366,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","['25', None]","['18', '19']"
366,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","['25', '17']","['18', '19']"
367,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","[None, '17']","['18', '19']"
367,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","['25', '17']","['18', '19']"
368,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,['17'],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","['25', None]","['18', '19']"
368,17 dispatched to CPU1,dispatch_cpu,17,CPU1,[],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","['25', '17']","['18', '19']"
369,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16']","[None, '17']","['18', '19']"
369,17 finished CPU → wait queue,cpu_to_io,17,CPU1,['25'],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17']","[None, None]","['18', '19']"
369,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17']","['25', None]","['18', '19']"
370,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","[None, None]","['18', '19']"
371,19 finished I/O → ready queue,io_to_ready,19,IO1,['19'],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","[None, None]","['18', None]"
371,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['12', '22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', None]","['18', None]"
371,12 dispatched to IO1,dispatch_io,12,IO1,[],"['22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', None]","['18', '12']"
373,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","[None, None]","['18', '12']"
373,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', None]","['18', '12']"
375,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","[None, None]","['18', '12']"
375,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', None]","['18', '12']"
376,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', None]","[None, '12']"
376,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['22', '21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', '18']","[None, '12']"
376,22 dispatched to IO0,dispatch_io,22,IO0,[],"['21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', '18']","['22', '12']"
377,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","[None, '18']","['22', '12']"
377,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', '18']","['22', '12']"
378,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,['18'],"['21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', None]","['22', '12']"
378,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', '18']","['22', '12']"
379,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","[None, '18']","['22', '12']"
379,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', '18']","['22', '12']"
380,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,['18'],"['21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', None]","['22', '12']"
380,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', '18']","['22', '12']"
381,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","[None, '18']","['22', '12']"
381,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', '18']","['22', '12']"
382,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,['18'],"['21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', None]","['22', '12']"
382,12 finished I/O → ready queue,io_to_ready,12,IO1,"['18', '12']","['21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', None]","['22', None]"
382,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['12'],"['21', '24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', '18']","['22', None]"
382,21 dispatched to IO1,dispatch_io,21,IO1,['12'],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['19', '18']","['22', '21']"
383,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['12', '19']","['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","[None, '18']","['22', '21']"
383,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['19'],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['12', '18']","['22', '21']"
384,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['19', '18']","['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['12', None]","['22', '21']"
384,19 dispatched to CPU1,dispatch_cpu,19,CPU1,['18'],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","['12', '19']","['22', '21']"
385,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['18', '12']","['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25']","[None, '19']","['22', '21']"
385,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['18', '12']","['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, None]","['22', '21']"
385,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['12'],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['18', None]","['22', '21']"
385,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['18', '12']","['22', '21']"
387,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, '12']","['22', '21']"
387,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['18', '12']","['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, None]","['22', '21']"
387,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['12'],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['18', None]","['22', '21']"
387,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['18', '12']","['22', '21']"
389,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, '12']","['22', '21']"
389,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['18', '12']","['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, None]","['22', '21']"
389,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['12'],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['18', None]","['22', '21']"
389,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['18', '12']","['22', '21']"
391,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, '12']","['22', '21']"
391,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['18', '12']","['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, None]","['22', '21']"
391,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['12'],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['18', None]","['22', '21']"
391,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['18', '12']","['22', '21']"
393,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, '12']","['22', '21']"
393,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['18', '12']","['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, None]","['22', '21']"
393,21 finished I/O → ready queue,io_to_ready,21,IO1,"['18', '12', '21']","['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, None]","['22', None]"
393,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '21']","['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['18', None]","['22', None]"
393,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['21'],"['24', '23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['18', '12']","['22', None]"
393,24 dispatched to IO1,dispatch_io,24,IO1,['21'],"['23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['18', '12']","['22', '24']"
395,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['21', '18']","['23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, '12']","['22', '24']"
395,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['21', '18', '12']","['23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, None]","['22', '24']"
395,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['18', '12']","['23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['21', None]","['22', '24']"
395,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['12'],"['23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['21', '18']","['22', '24']"
397,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['12', '21']","['23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, '18']","['22', '24']"
397,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['12', '21', '18']","['23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, None]","['22', '24']"
397,22 finished I/O → ready queue,io_to_ready,22,IO0,"['12', '21', '18', '22']","['23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, None]","[None, '24']"
397,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['21', '18', '22']","['23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['12', None]","[None, '24']"
397,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['18', '22']","['23', '11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['12', '21']","[None, '24']"
397,23 dispatched to IO0,dispatch_io,23,IO0,"['18', '22']","['11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['12', '21']","['23', '24']"
398,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['18', '22', '12']","['11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","[None, '21']","['23', '24']"
398,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['22', '12']","['11', '10', '20', '6', '14', '15', '16', '17', '25', '19']","['18', '21']","['23', '24']"
399,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['22', '12']","['11', '10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['18', None]","['23', '24']"
399,24 finished I/O → ready queue,io_to_ready,24,IO1,"['22', '12', '24']","['11', '10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['18', None]","['23', None]"
399,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['12', '24']","['11', '10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['18', '22']","['23', None]"
399,11 dispatched to IO1,dispatch_io,11,IO1,"['12', '24']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['18', '22']","['23', '11']"
400,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['12', '24', '18']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","[None, '22']","['23', '11']"
400,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '18']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['12', '22']","['23', '11']"
401,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['24', '18', '22']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['12', None]","['23', '11']"
401,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '22']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['12', '24']","['23', '11']"
402,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['18', '22', '12']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","[None, '24']","['23', '11']"
402,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['22', '12']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['18', '24']","['23', '11']"
403,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['22', '12', '24']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['18', None]","['23', '11']"
403,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['12', '24']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['18', '22']","['23', '11']"
404,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['12', '24', '18']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","[None, '22']","['23', '11']"
404,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '18']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['12', '22']","['23', '11']"
405,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['24', '18', '22']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['12', None]","['23', '11']"
405,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '22']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['12', '24']","['23', '11']"
406,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['18', '22', '12']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","[None, '24']","['23', '11']"
406,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['22', '12']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['18', '24']","['23', '11']"
407,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['22', '12', '24']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['18', None]","['23', '11']"
407,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['12', '24']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['18', '22']","['23', '11']"
408,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['12', '24', '18']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","[None, '22']","['23', '11']"
408,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '18']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['12', '22']","['23', '11']"
409,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['24', '18', '22']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['12', None]","['23', '11']"
409,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['18', '22']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['12', '24']","['23', '11']"
410,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['18', '22', '12']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","[None, '24']","['23', '11']"
410,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['22', '12']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['18', '24']","['23', '11']"
411,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['22', '12', '24']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['18', None]","['23', '11']"
411,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['12', '24']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","['18', '22']","['23', '11']"
412,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['12', '24', '18']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21']","[None, '22']","['23', '11']"
412,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['12', '24', '18']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21', '22']","[None, None]","['23', '11']"
412,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['24', '18']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21', '22']","['12', None]","['23', '11']"
412,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['18'],"['10', '20', '6', '14', '15', '16', '17', '25', '19', '21', '22']","['12', '24']","['23', '11']"
413,24 finished CPU → wait queue,cpu_to_io,24,CPU1,['18'],"['10', '20', '6', '14', '15', '16', '17', '25', '19', '21', '22', '24']","['12', None]","['23', '11']"
413,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['10', '20', '6', '14', '15', '16', '17', '25', '19', '21', '22', '24']","['12', '18']","['23', '11']"
414,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['10', '20', '6', '14', '15', '16', '17', '25', '19', '21', '22', '24']","[None, '18']","['23', '11']"
414,11 finished I/O → ready queue,io_to_ready,11,IO1,"['12', '11']","['10', '20', '6', '14', '15', '16', '17', '25', '19', '21', '22', '24']","[None, '18']","['23', None]"
414,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['11'],"['10', '20', '6', '14', '15', '16', '17', '25', '19', '21', '22', '24']","['12', '18']","['23', None]"
414,10 dispatched to IO1,dispatch_io,10,IO1,['11'],"['20', '6', '14', '15', '16', '17', '25', '19', '21', '22', '24']","['12', '18']","['23', '10']"
415,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['11', '18']","['20', '6', '14', '15', '16', '17', '25', '19', '21', '22', '24']","['12', None]","['23', '10']"
415,11 dispatched to CPU1,dispatch_cpu,11,CPU1,['18'],"['20', '6', '14', '15', '16', '17', '25', '19', '21', '22', '24']","['12', '11']","['23', '10']"
416,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['18', '12']","['20', '6', '14', '15', '16', '17', '25', '19', '21', '22', '24']","[None, '11']","['23', '10']"
416,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['18', '12']","['20', '6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11']","[None, None]","['23', '10']"
416,23 finished I/O → ready queue,io_to_ready,23,IO0,"['18', '12', '23']","['20', '6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11']","[None, None]","[None, '10']"
416,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '23']","['20', '6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11']","['18', None]","[None, '10']"
416,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['23'],"['20', '6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11']","['18', '12']","[None, '10']"
416,20 dispatched to IO0,dispatch_io,20,IO0,['23'],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11']","['18', '12']","['20', '10']"
418,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['23', '18']","['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11']","[None, '12']","['20', '10']"
418,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['23', '18', '12']","['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11']","[None, None]","['20', '10']"
418,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['18', '12']","['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11']","['23', None]","['20', '10']"
418,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['12'],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11']","['23', '18']","['20', '10']"
419,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['12', '18']","['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11']","['23', None]","['20', '10']"
419,12 dispatched to CPU1,dispatch_cpu,12,CPU1,['18'],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11']","['23', '12']","['20', '10']"
420,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['18', '23']","['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11']","[None, '12']","['20', '10']"
420,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['18', '23']","['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","[None, None]","['20', '10']"
420,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['23'],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","['18', None]","['20', '10']"
420,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","['18', '23']","['20', '10']"
422,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","[None, '23']","['20', '10']"
422,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['18', '23']","['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","[None, None]","['20', '10']"
422,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['23'],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","['18', None]","['20', '10']"
422,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","['18', '23']","['20', '10']"
424,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","[None, '23']","['20', '10']"
424,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['18', '23']","['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","[None, None]","['20', '10']"
424,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['23'],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","['18', None]","['20', '10']"
424,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","['18', '23']","['20', '10']"
426,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","[None, '23']","['20', '10']"
426,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['18', '23']","['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","[None, None]","['20', '10']"
426,18 dispatched to CPU0,dispatch_cpu,18,CPU0,['23'],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","['18', None]","['20', '10']"
426,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12']","['18', '23']","['20', '10']"
427,23 finished CPU → wait queue,cpu_to_io,23,CPU1,[],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['18', None]","['20', '10']"
427,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['18', None]","[None, '10']"
427,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['6', '14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['18', '20']","[None, '10']"
427,6 dispatched to IO0,dispatch_io,6,IO0,[],"['14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['18', '20']","['6', '10']"
428,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","[None, '20']","['6', '10']"
428,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['18', '20']","['6', '10']"
429,18 finished all bursts,finished,18,CPU0,[],"['14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","[None, '20']","['6', '10']"
429,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","[None, None]","['6', '10']"
429,10 finished I/O → ready queue,io_to_ready,10,IO1,"['20', '10']","['14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","[None, None]","['6', None]"
429,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['10'],"['14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['20', None]","['6', None]"
429,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['14', '15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['20', '10']","['6', None]"
429,14 dispatched to IO1,dispatch_io,14,IO1,[],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['20', '10']","['6', '14']"
431,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","[None, '10']","['6', '14']"
431,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['20', '10']","['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","[None, None]","['6', '14']"
431,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['10'],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['20', None]","['6', '14']"
431,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['20', '10']","['6', '14']"
433,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","[None, '10']","['6', '14']"
433,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['20', '10']","['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","[None, None]","['6', '14']"
433,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['10'],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['20', None]","['6', '14']"
433,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['20', '10']","['6', '14']"
435,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","[None, '10']","['6', '14']"
435,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['20', '10']","['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","[None, None]","['6', '14']"
435,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['10'],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['20', None]","['6', '14']"
435,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['20', '10']","['6', '14']"
437,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","[None, '10']","['6', '14']"
437,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['20', '10']","['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","[None, None]","['6', '14']"
437,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['10'],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['20', None]","['6', '14']"
437,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23']","['20', '10']","['6', '14']"
438,10 finished CPU → wait queue,cpu_to_io,10,CPU1,[],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23', '10']","['20', None]","['6', '14']"
439,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23', '10']","[None, None]","['6', '14']"
439,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23', '10']","['20', None]","['6', '14']"
441,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['6', '14']"
442,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","[None, '14']"
442,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['15', '16', '17', '25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['6', None]","[None, '14']"
442,15 dispatched to IO0,dispatch_io,15,IO0,[],"['16', '17', '25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['6', None]","['15', '14']"
444,6 finished all bursts,finished,6,CPU0,[],"['16', '17', '25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['15', '14']"
449,14 finished I/O → ready queue,io_to_ready,14,IO1,['14'],"['16', '17', '25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['15', None]"
449,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['16', '17', '25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', None]","['15', None]"
449,16 dispatched to IO1,dispatch_io,16,IO1,[],"['17', '25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', None]","['15', '16']"
451,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['17', '25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['15', '16']"
451,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['17', '25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', None]","['15', '16']"
453,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['17', '25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['15', '16']"
453,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['17', '25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', None]","['15', '16']"
454,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['17', '25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', None]","[None, '16']"
454,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['17', '25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","[None, '16']"
454,17 dispatched to IO0,dispatch_io,17,IO0,[],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","['17', '16']"
455,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, '15']","['17', '16']"
455,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","['17', '16']"
456,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', None]","['17', '16']"
456,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","['17', '16']"
457,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, '15']","['17', '16']"
457,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","['17', '16']"
458,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', None]","['17', '16']"
458,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","['17', '16']"
459,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, '15']","['17', '16']"
459,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","['17', '16']"
460,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,['15'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', None]","['17', '16']"
460,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","['17', '16']"
461,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, '15']","['17', '16']"
461,14 dispatched to CPU0,dispatch_cpu,14,CPU0,[],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","['17', '16']"
462,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,['14'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, '15']","['17', '16']"
462,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['14', '15']","['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['17', '16']"
462,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['15'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', None]","['17', '16']"
462,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","['17', '16']"
464,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, '15']","['17', '16']"
464,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['14', '15']","['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['17', '16']"
464,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['15'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', None]","['17', '16']"
464,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","['17', '16']"
466,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, '15']","['17', '16']"
466,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['14', '15']","['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['17', '16']"
466,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['15'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', None]","['17', '16']"
466,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","['17', '16']"
468,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,['14'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, '15']","['17', '16']"
468,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['14', '15']","['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['17', '16']"
468,14 dispatched to CPU0,dispatch_cpu,14,CPU0,['15'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', None]","['17', '16']"
468,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","['17', '16']"
470,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,['14'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, '15']","['17', '16']"
470,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['14', '15']","['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['17', '16']"
470,17 finished I/O → ready queue,io_to_ready,17,IO0,"['14', '15', '17']","['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","[None, '16']"
470,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '17']","['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', None]","[None, '16']"
470,15 dispatched to CPU1,dispatch_cpu,15,CPU1,['17'],"['25', '19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","[None, '16']"
470,25 dispatched to IO0,dispatch_io,25,IO0,['17'],"['19', '21', '22', '24', '11', '12', '23', '10', '20']","['14', '15']","['25', '16']"
472,14 finished all bursts,finished,14,CPU0,['17'],"['19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, '15']","['25', '16']"
472,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['17', '15']","['19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['25', '16']"
472,17 dispatched to CPU0,dispatch_cpu,17,CPU0,['15'],"['19', '21', '22', '24', '11', '12', '23', '10', '20']","['17', None]","['25', '16']"
472,15 dispatched to CPU1,dispatch_cpu,15,CPU1,[],"['19', '21', '22', '24', '11', '12', '23', '10', '20']","['17', '15']","['25', '16']"
473,15 finished all bursts,finished,15,CPU1,[],"['19', '21', '22', '24', '11', '12', '23', '10', '20']","['17', None]","['25', '16']"
474,17 finished all bursts,finished,17,CPU0,[],"['19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['25', '16']"
478,16 finished I/O → ready queue,io_to_ready,16,IO1,['16'],"['19', '21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['25', None]"
478,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['19', '21', '22', '24', '11', '12', '23', '10', '20']","['16', None]","['25', None]"
478,19 dispatched to IO1,dispatch_io,19,IO1,[],"['21', '22', '24', '11', '12', '23', '10', '20']","['16', None]","['25', '19']"
480,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['25', '19']"
480,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['21', '22', '24', '11', '12', '23', '10', '20']","['16', None]","['25', '19']"
482,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['21', '22', '24', '11', '12', '23', '10', '20']","[None, None]","['25', '19']"
482,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['21', '22', '24', '11', '12', '23', '10', '20']","['16', None]","['25', '19']"
483,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['21', '22', '24', '11', '12', '23', '10', '20', '16']","[None, None]","['25', '19']"
487,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['21', '22', '24', '11', '12', '23', '10', '20', '16']","[None, None]","[None, '19']"
487,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['21', '22', '24', '11', '12', '23', '10', '20', '16']","['25', None]","[None, '19']"
487,21 dispatched to IO0,dispatch_io,21,IO0,[],"['22', '24', '11', '12', '23', '10', '20', '16']","['25', None]","['21', '19']"
489,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['22', '24', '11', '12', '23', '10', '20', '16']","[None, None]","['21', '19']"
489,19 finished I/O → ready queue,io_to_ready,19,IO1,"['25', '19']","['22', '24', '11', '12', '23', '10', '20', '16']","[None, None]","['21', None]"
489,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['19'],"['22', '24', '11', '12', '23', '10', '20', '16']","['25', None]","['21', None]"
489,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['22', '24', '11', '12', '23', '10', '20', '16']","['25', '19']","['21', None]"
489,22 dispatched to IO1,dispatch_io,22,IO1,[],"['24', '11', '12', '23', '10', '20', '16']","['25', '19']","['21', '22']"
491,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['24', '11', '12', '23', '10', '20', '16']","[None, '19']","['21', '22']"
491,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['25', '19']","['24', '11', '12', '23', '10', '20', '16']","[None, None]","['21', '22']"
491,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['19'],"['24', '11', '12', '23', '10', '20', '16']","['25', None]","['21', '22']"
491,19 dispatched to CPU1,dispatch_cpu,19,CPU1,[],"['24', '11', '12', '23', '10', '20', '16']","['25', '19']","['21', '22']"
493,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['24', '11', '12', '23', '10', '20', '16']","[None, '19']","['21', '22']"
493,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['25', '19']","['24', '11', '12', '23', '10', '20', '16']","[None, None]","['21', '22']"
493,21 finished I/O → ready queue,io_to_ready,21,IO0,"['25', '19', '21']","['24', '11', '12', '23', '10', '20', '16']","[None, None]","[None, '22']"
493,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['19', '21']","['24', '11', '12', '23', '10', '20', '16']","['25', None]","[None, '22']"
493,19 dispatched to CPU1,dispatch_cpu,19,CPU1,['21'],"['24', '11', '12', '23', '10', '20', '16']","['25', '19']","[None, '22']"
493,24 dispatched to IO0,dispatch_io,24,IO0,['21'],"['11', '12', '23', '10', '20', '16']","['25', '19']","['24', '22']"
495,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['21', '25']","['11', '12', '23', '10', '20', '16']","[None, '19']","['24', '22']"
495,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['21', '25', '19']","['11', '12', '23', '10', '20', '16']","[None, None]","['24', '22']"
495,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '19']","['11', '12', '23', '10', '20', '16']","['21', None]","['24', '22']"
495,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['19'],"['11', '12', '23', '10', '20', '16']","['21', '25']","['24', '22']"
497,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['19', '21']","['11', '12', '23', '10', '20', '16']","[None, '25']","['24', '22']"
497,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['19', '21', '25']","['11', '12', '23', '10', '20', '16']","[None, None]","['24', '22']"
497,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['21', '25']","['11', '12', '23', '10', '20', '16']","['19', None]","['24', '22']"
497,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['25'],"['11', '12', '23', '10', '20', '16']","['19', '21']","['24', '22']"
499,19 finished CPU → wait queue,cpu_to_io,19,CPU0,['25'],"['11', '12', '23', '10', '20', '16', '19']","[None, '21']","['24', '22']"
499,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['25', '21']","['11', '12', '23', '10', '20', '16', '19']","[None, None]","['24', '22']"
499,22 finished I/O → ready queue,io_to_ready,22,IO1,"['25', '21', '22']","['11', '12', '23', '10', '20', '16', '19']","[None, None]","['24', None]"
499,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['21', '22']","['11', '12', '23', '10', '20', '16', '19']","['25', None]","['24', None]"
499,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['22'],"['11', '12', '23', '10', '20', '16', '19']","['25', '21']","['24', None]"
499,11 dispatched to IO1,dispatch_io,11,IO1,['22'],"['12', '23', '10', '20', '16', '19']","['25', '21']","['24', '11']"
500,21 finished CPU → wait queue,cpu_to_io,21,CPU1,['22'],"['12', '23', '10', '20', '16', '19', '21']","['25', None]","['24', '11']"
500,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['12', '23', '10', '20', '16', '19', '21']","['25', '22']","['24', '11']"
501,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['12', '23', '10', '20', '16', '19', '21']","[None, '22']","['24', '11']"
501,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['12', '23', '10', '20', '16', '19', '21']","['25', '22']","['24', '11']"
502,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,['22'],"['12', '23', '10', '20', '16', '19', '21']","['25', None]","['24', '11']"
502,24 finished I/O → ready queue,io_to_ready,24,IO0,"['22', '24']","['12', '23', '10', '20', '16', '19', '21']","['25', None]","[None, '11']"
502,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['24'],"['12', '23', '10', '20', '16', '19', '21']","['25', '22']","[None, '11']"
502,12 dispatched to IO0,dispatch_io,12,IO0,['24'],"['23', '10', '20', '16', '19', '21']","['25', '22']","['12', '11']"
503,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['24', '25']","['23', '10', '20', '16', '19', '21']","[None, '22']","['12', '11']"
503,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['25'],"['23', '10', '20', '16', '19', '21']","['24', '22']","['12', '11']"
504,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['25', '22']","['23', '10', '20', '16', '19', '21']","['24', None]","['12', '11']"
504,25 dispatched to CPU1,dispatch_cpu,25,CPU1,['22'],"['23', '10', '20', '16', '19', '21']","['24', '25']","['12', '11']"
505,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['22', '24']","['23', '10', '20', '16', '19', '21']","[None, '25']","['12', '11']"
505,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['24'],"['23', '10', '20', '16', '19', '21']","['22', '25']","['12', '11']"
506,22 finished CPU → wait queue,cpu_to_io,22,CPU0,['24'],"['23', '10', '20', '16', '19', '21', '22']","[None, '25']","['12', '11']"
506,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['24', '25']","['23', '10', '20', '16', '19', '21', '22']","[None, None]","['12', '11']"
506,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['25'],"['23', '10', '20', '16', '19', '21', '22']","['24', None]","['12', '11']"
506,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['23', '10', '20', '16', '19', '21', '22']","['24', '25']","['12', '11']"
508,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '10', '20', '16', '19', '21', '22']","[None, '25']","['12', '11']"
508,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['24', '25']","['23', '10', '20', '16', '19', '21', '22']","[None, None]","['12', '11']"
508,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['25'],"['23', '10', '20', '16', '19', '21', '22']","['24', None]","['12', '11']"
508,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['23', '10', '20', '16', '19', '21', '22']","['24', '25']","['12', '11']"
510,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['23', '10', '20', '16', '19', '21', '22']","[None, '25']","['12', '11']"
510,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['24', '25']","['23', '10', '20', '16', '19', '21', '22']","[None, None]","['12', '11']"
510,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['25'],"['23', '10', '20', '16', '19', '21', '22']","['24', None]","['12', '11']"
510,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['23', '10', '20', '16', '19', '21', '22']","['24', '25']","['12', '11']"
511,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['23', '10', '20', '16', '19', '21', '22', '24']","[None, '25']","['12', '11']"
512,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,['25'],"['23', '10', '20', '16', '19', '21', '22', '24']","[None, None]","['12', '11']"
512,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['23', '10', '20', '16', '19', '21', '22', '24']","['25', None]","['12', '11']"
514,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['23', '10', '20', '16', '19', '21', '22', '24']","[None, None]","['12', '11']"
514,11 finished I/O → ready queue,io_to_ready,11,IO1,"['25', '11']","['23', '10', '20', '16', '19', '21', '22', '24']","[None, None]","['12', None]"
514,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['11'],"['23', '10', '20', '16', '19', '21', '22', '24']","['25', None]","['12', None]"
514,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['23', '10', '20', '16', '19', '21', '22', '24']","['25', '11']","['12', None]"
514,23 dispatched to IO1,dispatch_io,23,IO1,[],"['10', '20', '16', '19', '21', '22', '24']","['25', '11']","['12', '23']"
516,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['10', '20', '16', '19', '21', '22', '24']","[None, '11']","['12', '23']"
516,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['25', '11']","['10', '20', '16', '19', '21', '22', '24']","[None, None]","['12', '23']"
516,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['11'],"['10', '20', '16', '19', '21', '22', '24']","['25', None]","['12', '23']"
516,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['10', '20', '16', '19', '21', '22', '24']","['25', '11']","['12', '23']"
517,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['10', '20', '16', '19', '21', '22', '24', '25']","[None, '11']","['12', '23']"
518,11 finished CPU → wait queue,cpu_to_io,11,CPU1,[],"['10', '20', '16', '19', '21', '22', '24', '25', '11']","[None, None]","['12', '23']"
520,12 finished all bursts,finished,12,IO0,[],"['10', '20', '16', '19', '21', '22', '24', '25', '11']","[None, None]","[None, '23']"
520,10 dispatched to IO0,dispatch_io,10,IO0,[],"['20', '16', '19', '21', '22', '24', '25', '11']","[None, None]","['10', '23']"
529,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],"['20', '16', '19', '21', '22', '24', '25', '11']","[None, None]","['10', None]"
529,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '16', '19', '21', '22', '24', '25', '11']","['23', None]","['10', None]"
529,20 dispatched to IO1,dispatch_io,20,IO1,[],"['16', '19', '21', '22', '24', '25', '11']","['23', None]","['10', '20']"
531,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['16', '19', '21', '22', '24', '25', '11']","[None, None]","['10', '20']"
531,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['16', '19', '21', '22', '24', '25', '11']","['23', None]","['10', '20']"
533,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['16', '19', '21', '22', '24', '25', '11', '23']","[None, None]","['10', '20']"
535,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['16', '19', '21', '22', '24', '25', '11', '23']","[None, None]","[None, '20']"
535,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['16', '19', '21', '22', '24', '25', '11', '23']","['10', None]","[None, '20']"
535,16 dispatched to IO0,dispatch_io,16,IO0,[],"['19', '21', '22', '24', '25', '11', '23']","['10', None]","['16', '20']"
537,10 finished all bursts,finished,10,CPU0,[],"['19', '21', '22', '24', '25', '11', '23']","[None, None]","['16', '20']"
544,20 finished I/O → ready queue,io_to_ready,20,IO1,['20'],"['19', '21', '22', '24', '25', '11', '23']","[None, None]","['16', None]"
544,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['19', '21', '22', '24', '25', '11', '23']","['20', None]","['16', None]"
544,19 dispatched to IO1,dispatch_io,19,IO1,[],"['21', '22', '24', '25', '11', '23']","['20', None]","['16', '19']"
546,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['21', '22', '24', '25', '11', '23']","[None, None]","['16', '19']"
546,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['21', '22', '24', '25', '11', '23']","['20', None]","['16', '19']"
548,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['21', '22', '24', '25', '11', '23']","[None, None]","['16', '19']"
548,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['21', '22', '24', '25', '11', '23']","['20', None]","['16', '19']"
550,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['21', '22', '24', '25', '11', '23']","[None, None]","['16', '19']"
550,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['21', '22', '24', '25', '11', '23']","['20', None]","['16', '19']"
552,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['21', '22', '24', '25', '11', '23']","[None, None]","['16', '19']"
552,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['21', '22', '24', '25', '11', '23']","['20', None]","['16', '19']"
554,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['21', '22', '24', '25', '11', '23']","[None, None]","['16', '19']"
554,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['21', '22', '24', '25', '11', '23']","['20', None]","['16', '19']"
555,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['21', '22', '24', '25', '11', '23']","['20', None]","[None, '19']"
555,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['21', '22', '24', '25', '11', '23']","['20', '16']","[None, '19']"
555,21 dispatched to IO0,dispatch_io,21,IO0,[],"['22', '24', '25', '11', '23']","['20', '16']","['21', '19']"
556,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['22', '24', '25', '11', '23']","[None, '16']","['21', '19']"
556,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['22', '24', '25', '11', '23']","['20', '16']","['21', '19']"
557,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['22', '24', '25', '11', '23']","['20', None]","['21', '19']"
557,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['22', '24', '25', '11', '23']","['20', '16']","['21', '19']"
558,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['22', '24', '25', '11', '23', '20']","[None, '16']","['21', '19']"
559,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],"['22', '24', '25', '11', '23', '20']","[None, None]","['21', '19']"
559,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['22', '24', '25', '11', '23', '20']","['16', None]","['21', '19']"
560,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['22', '24', '25', '11', '23', '20', '16']","[None, None]","['21', '19']"
560,19 finished I/O → ready queue,io_to_ready,19,IO1,['19'],"['22', '24', '25', '11', '23', '20', '16']","[None, None]","['21', None]"
560,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['22', '24', '25', '11', '23', '20', '16']","['19', None]","['21', None]"
560,22 dispatched to IO1,dispatch_io,22,IO1,[],"['24', '25', '11', '23', '20', '16']","['19', None]","['21', '22']"
562,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['24', '25', '11', '23', '20', '16']","[None, None]","['21', '22']"
562,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['24', '25', '11', '23', '20', '16']","['19', None]","['21', '22']"
564,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['24', '25', '11', '23', '20', '16']","[None, None]","['21', '22']"
564,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['24', '25', '11', '23', '20', '16']","['19', None]","['21', '22']"
566,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['24', '25', '11', '23', '20', '16']","[None, None]","['21', '22']"
566,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['24', '25', '11', '23', '20', '16']","['19', None]","['21', '22']"
568,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['24', '25', '11', '23', '20', '16']","[None, None]","['21', '22']"
568,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['24', '25', '11', '23', '20', '16']","['19', None]","['21', '22']"
570,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['24', '25', '11', '23', '20', '16']","[None, None]","['21', '22']"
570,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['24', '25', '11', '23', '20', '16']","['19', None]","['21', '22']"
572,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['24', '25', '11', '23', '20', '16']","[None, None]","['21', '22']"
572,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['24', '25', '11', '23', '20', '16']","['19', None]","['21', '22']"
573,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['24', '25', '11', '23', '20', '16', '19']","[None, None]","['21', '22']"
576,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['24', '25', '11', '23', '20', '16', '19']","[None, None]","[None, '22']"
576,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['24', '25', '11', '23', '20', '16', '19']","['21', None]","[None, '22']"
576,24 dispatched to IO0,dispatch_io,24,IO0,[],"['25', '11', '23', '20', '16', '19']","['21', None]","['24', '22']"
577,22 finished I/O → ready queue,io_to_ready,22,IO1,['22'],"['25', '11', '23', '20', '16', '19']","['21', None]","['24', None]"
577,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['25', '11', '23', '20', '16', '19']","['21', '22']","['24', None]"
577,25 dispatched to IO1,dispatch_io,25,IO1,[],"['11', '23', '20', '16', '19']","['21', '22']","['24', '25']"
578,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['11', '23', '20', '16', '19']","[None, '22']","['24', '25']"
578,22 finished CPU → wait queue,cpu_to_io,22,CPU1,['21'],"['11', '23', '20', '16', '19', '22']","[None, None]","['24', '25']"
578,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['11', '23', '20', '16', '19', '22']","['21', None]","['24', '25']"
580,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['11', '23', '20', '16', '19', '22', '21']","[None, None]","['24', '25']"
590,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['11', '23', '20', '16', '19', '22', '21']","[None, None]","[None, '25']"
590,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['11', '23', '20', '16', '19', '22', '21']","['24', None]","[None, '25']"
590,11 dispatched to IO0,dispatch_io,11,IO0,[],"['23', '20', '16', '19', '22', '21']","['24', None]","['11', '25']"
592,24 finished all bursts,finished,24,CPU0,[],"['23', '20', '16', '19', '22', '21']","[None, None]","['11', '25']"
593,25 finished I/O → ready queue,io_to_ready,25,IO1,['25'],"['23', '20', '16', '19', '22', '21']","[None, None]","['11', None]"
593,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['23', '20', '16', '19', '22', '21']","['25', None]","['11', None]"
593,23 dispatched to IO1,dispatch_io,23,IO1,[],"['20', '16', '19', '22', '21']","['25', None]","['11', '23']"
595,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['20', '16', '19', '22', '21']","[None, None]","['11', '23']"
595,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['20', '16', '19', '22', '21']","['25', None]","['11', '23']"
597,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['20', '16', '19', '22', '21']","[None, None]","['11', '23']"
597,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['20', '16', '19', '22', '21']","['25', None]","['11', '23']"
599,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['20', '16', '19', '22', '21']","[None, None]","['11', '23']"
599,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['20', '16', '19', '22', '21']","['25', None]","['11', '23']"
601,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['20', '16', '19', '22', '21']","[None, None]","['11', '23']"
601,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['20', '16', '19', '22', '21']","['25', None]","['11', '23']"
602,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['20', '16', '19', '22', '21', '25']","[None, None]","['11', '23']"
604,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],"['20', '16', '19', '22', '21', '25']","[None, None]","['11', None]"
604,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['20', '16', '19', '22', '21', '25']","['23', None]","['11', None]"
604,20 dispatched to IO1,dispatch_io,20,IO1,[],"['16', '19', '22', '21', '25']","['23', None]","['11', '20']"
606,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['16', '19', '22', '21', '25']","[None, None]","['11', '20']"
606,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['16', '19', '22', '21', '25']","['23', None]","['11', '20']"
608,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['16', '19', '22', '21', '25']","[None, None]","['11', '20']"
608,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['16', '19', '22', '21', '25']","['23', None]","['11', '20']"
609,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['16', '19', '22', '21', '25']","['23', None]","[None, '20']"
609,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['16', '19', '22', '21', '25']","['23', '11']","[None, '20']"
609,16 dispatched to IO0,dispatch_io,16,IO0,[],"['19', '22', '21', '25']","['23', '11']","['16', '20']"
610,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['19', '22', '21', '25']","[None, '11']","['16', '20']"
610,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['19', '22', '21', '25']","['23', '11']","['16', '20']"
611,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['19', '22', '21', '25']","['23', None]","['16', '20']"
611,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['19', '22', '21', '25']","['23', '11']","['16', '20']"
612,23 finished all bursts,finished,23,CPU0,[],"['19', '22', '21', '25']","[None, '11']","['16', '20']"
613,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],"['19', '22', '21', '25']","[None, None]","['16', '20']"
613,11 dispatched to CPU0,dispatch_cpu,11,CPU0,[],"['19', '22', '21', '25']","['11', None]","['16', '20']"
614,11 finished CPU → wait queue,cpu_to_io,11,CPU0,[],"['19', '22', '21', '25', '11']","[None, None]","['16', '20']"
619,20 finished I/O → ready queue,io_to_ready,20,IO1,['20'],"['19', '22', '21', '25', '11']","[None, None]","['16', None]"
619,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['19', '22', '21', '25', '11']","['20', None]","['16', None]"
619,19 dispatched to IO1,dispatch_io,19,IO1,[],"['22', '21', '25', '11']","['20', None]","['16', '19']"
621,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['22', '21', '25', '11']","[None, None]","['16', '19']"
621,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['22', '21', '25', '11']","['20', None]","['16', '19']"
623,20 finished CPU → wait queue,cpu_to_io,20,CPU0,[],"['22', '21', '25', '11', '20']","[None, None]","['16', '19']"
626,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['22', '21', '25', '11', '20']","[None, None]","[None, '19']"
626,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['22', '21', '25', '11', '20']","['16', None]","[None, '19']"
626,22 dispatched to IO0,dispatch_io,22,IO0,[],"['21', '25', '11', '20']","['16', None]","['22', '19']"
628,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['21', '25', '11', '20']","[None, None]","['22', '19']"
628,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['21', '25', '11', '20']","['16', None]","['22', '19']"
629,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['21', '25', '11', '20', '16']","[None, None]","['22', '19']"
640,19 finished I/O → ready queue,io_to_ready,19,IO1,['19'],"['21', '25', '11', '20', '16']","[None, None]","['22', None]"
640,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '25', '11', '20', '16']","['19', None]","['22', None]"
640,21 dispatched to IO1,dispatch_io,21,IO1,[],"['25', '11', '20', '16']","['19', None]","['22', '21']"
642,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['25', '11', '20', '16']","[None, None]","['22', '21']"
642,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['25', '11', '20', '16']","['19', None]","['22', '21']"
644,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['25', '11', '20', '16']","[None, None]","['22', '21']"
644,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['25', '11', '20', '16']","['19', None]","['22', '21']"
646,19 finished all bursts,finished,19,CPU0,[],"['25', '11', '20', '16']","[None, None]","['22', '21']"
647,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['25', '11', '20', '16']","[None, None]","[None, '21']"
647,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['25', '11', '20', '16']","['22', None]","[None, '21']"
647,25 dispatched to IO0,dispatch_io,25,IO0,[],"['11', '20', '16']","['22', None]","['25', '21']"
649,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['11', '20', '16']","[None, None]","['25', '21']"
649,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['11', '20', '16']","['22', None]","['25', '21']"
651,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['11', '20', '16']","[None, None]","['25', '21']"
651,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['11', '20', '16']","['22', None]","['25', '21']"
653,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['11', '20', '16']","[None, None]","['25', '21']"
653,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['11', '20', '16']","['22', None]","['25', '21']"
655,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['11', '20', '16']","[None, None]","['25', '21']"
655,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['11', '20', '16']","['22', None]","['25', '21']"
657,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['11', '20', '16']","[None, None]","['25', '21']"
657,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['11', '20', '16']","['22', None]","['25', '21']"
658,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['11', '20', '16']","['22', None]","[None, '21']"
658,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['11', '20', '16']","['22', '25']","[None, '21']"
658,11 dispatched to IO0,dispatch_io,11,IO0,[],"['20', '16']","['22', '25']","['11', '21']"
659,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],"['20', '16']","[None, '25']","['11', '21']"
659,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['22', '25']","['20', '16']","[None, None]","['11', '21']"
659,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['25'],"['20', '16']","['22', None]","['11', '21']"
659,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['20', '16']","['22', '25']","['11', '21']"
660,21 finished I/O → ready queue,io_to_ready,21,IO1,['21'],"['20', '16']","['22', '25']","['11', None]"
660,20 dispatched to IO1,dispatch_io,20,IO1,['21'],['16'],"['22', '25']","['11', '20']"
661,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['21', '22']",['16'],"[None, '25']","['11', '20']"
661,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['21', '22', '25']",['16'],"[None, None]","['11', '20']"
661,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['22', '25']",['16'],"['21', None]","['11', '20']"
661,22 dispatched to CPU1,dispatch_cpu,22,CPU1,['25'],['16'],"['21', '22']","['11', '20']"
663,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['25', '21']",['16'],"[None, '22']","['11', '20']"
663,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['25', '21', '22']",['16'],"[None, None]","['11', '20']"
663,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['21', '22']",['16'],"['25', None]","['11', '20']"
663,21 dispatched to CPU1,dispatch_cpu,21,CPU1,['22'],['16'],"['25', '21']","['11', '20']"
664,25 finished all bursts,finished,25,CPU0,['22'],['16'],"[None, '21']","['11', '20']"
664,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],['16'],"['22', '21']","['11', '20']"
665,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],['16'],"['22', None]","['11', '20']"
665,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],['16'],"['22', '21']","['11', '20']"
666,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],['16'],"[None, '21']","['11', '20']"
666,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],['16'],"['22', '21']","['11', '20']"
667,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],['16'],"['22', None]","['11', '20']"
667,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],['16'],"['22', '21']","['11', '20']"
668,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],['16'],"[None, '21']","['11', '20']"
668,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],['16'],"['22', '21']","['11', '20']"
669,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],['16'],"[None, '21']","['11', '20']"
669,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '21']",['16'],"[None, None]","['11', '20']"
669,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['21'],['16'],"['22', None]","['11', '20']"
669,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],['16'],"['22', '21']","['11', '20']"
671,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],['16'],"[None, '21']","['11', '20']"
671,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['22', '21']",['16'],"[None, None]","['11', '20']"
671,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['21'],['16'],"['22', None]","['11', '20']"
671,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],['16'],"['22', '21']","['11', '20']"
672,21 finished CPU → wait queue,cpu_to_io,21,CPU1,[],"['16', '21']","['22', None]","['11', '20']"
672,11 finished I/O → ready queue,io_to_ready,11,IO0,['11'],"['16', '21']","['22', None]","[None, '20']"
672,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],"['16', '21']","['22', '11']","[None, '20']"
672,16 dispatched to IO0,dispatch_io,16,IO0,[],['21'],"['22', '11']","['16', '20']"
673,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],['21'],"[None, '11']","['16', '20']"
673,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],['21'],"['22', '11']","['16', '20']"
674,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,['11'],['21'],"['22', None]","['16', '20']"
674,11 dispatched to CPU1,dispatch_cpu,11,CPU1,[],['21'],"['22', '11']","['16', '20']"
675,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],['21'],"[None, '11']","['16', '20']"
675,11 finished CPU → wait queue,cpu_to_io,11,CPU1,['22'],"['21', '11']","[None, None]","['16', '20']"
675,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['21', '11']","['22', None]","['16', '20']"
676,20 finished I/O → ready queue,io_to_ready,20,IO1,['20'],"['21', '11']","['22', None]","['16', None]"
676,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['21', '11']","['22', '20']","['16', None]"
676,21 dispatched to IO1,dispatch_io,21,IO1,[],['11'],"['22', '20']","['16', '21']"
677,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],['11'],"[None, '20']","['16', '21']"
677,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],['11'],"['22', '20']","['16', '21']"
678,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],['11'],"['22', None]","['16', '21']"
678,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],['11'],"['22', '20']","['16', '21']"
679,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],['11'],"[None, '20']","['16', '21']"
679,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],['11'],"['22', '20']","['16', '21']"
680,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,['20'],['11'],"['22', None]","['16', '21']"
680,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],['11'],"['22', '20']","['16', '21']"
681,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],['11'],"[None, '20']","['16', '21']"
681,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],['11'],"['22', '20']","['16', '21']"
682,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],['11'],"['22', None]","['16', '21']"
682,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],['11'],"['22', '20']","['16', '21']"
683,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],['11'],"[None, '20']","['16', '21']"
683,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],['11'],"['22', '20']","['16', '21']"
684,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],['11'],"['22', None]","['16', '21']"
684,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],['11'],"['22', '20']","['16', '21']"
685,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],['11'],"[None, '20']","['16', '21']"
685,20 finished all bursts,finished,20,CPU1,['22'],['11'],"[None, None]","['16', '21']"
685,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],['11'],"['22', None]","['16', '21']"
686,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['11', '22']","[None, None]","['16', '21']"
689,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['11', '22']","[None, None]","[None, '21']"
689,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['11', '22']","['16', None]","[None, '21']"
689,11 dispatched to IO0,dispatch_io,11,IO0,[],['22'],"['16', None]","['11', '21']"
691,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],['22'],"[None, None]","['11', '21']"
691,21 finished I/O → ready queue,io_to_ready,21,IO1,"['16', '21']",['22'],"[None, None]","['11', None]"
691,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['21'],['22'],"['16', None]","['11', None]"
691,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],['22'],"['16', '21']","['11', None]"
691,22 dispatched to IO1,dispatch_io,22,IO1,[],[],"['16', '21']","['11', '22']"
693,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],['16'],"[None, '21']","['11', '22']"
693,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,['21'],['16'],"[None, None]","['11', '22']"
693,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],['16'],"['21', None]","['11', '22']"
694,21 finished all bursts,finished,21,CPU0,[],['16'],"[None, None]","['11', '22']"
704,11 finished all bursts,finished,11,IO0,[],['16'],"[None, None]","[None, '22']"
704,16 dispatched to IO0,dispatch_io,16,IO0,[],[],"[None, None]","['16', '22']"
716,22 finished I/O → ready queue,io_to_ready,22,IO1,['22'],[],"[None, None]","['16', None]"
716,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],[],"['22', None]","['16', None]"
718,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],[],"[None, None]","['16', None]"
718,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],[],"['22', None]","['16', None]"
720,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],[],"[None, None]","['16', None]"
720,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],[],"['22', None]","['16', None]"
722,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],[],"[None, None]","['16', None]"
722,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],[],"['22', None]","['16', None]"
724,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],[],"[None, None]","['16', None]"
724,16 finished I/O → ready queue,io_to_ready,16,IO0,"['22', '16']",[],"[None, None]","[None, None]"
724,22 dispatched to CPU0,dispatch_cpu,22,CPU0,['16'],[],"['22', None]","[None, None]"
724,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],[],"['22', '16']","[None, None]"
725,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],['22'],"[None, '16']","[None, None]"
725,22 dispatched to IO0,dispatch_io,22,IO0,[],[],"[None, '16']","['22', None]"
726,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,['16'],[],"[None, None]","['22', None]"
726,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],[],"['16', None]","['22', None]"
728,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],[],"[None, None]","['22', None]"
728,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],[],"['16', None]","['22', None]"
730,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],[],"[None, None]","['22', None]"
730,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],[],"['16', None]","['22', None]"
732,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],[],"[None, None]","['22', None]"
732,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],[],"['16', None]","['22', None]"
734,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,['16'],[],"[None, None]","['22', None]"
734,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],[],"['16', None]","['22', None]"
736,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],[],"[None, None]","['22', None]"
736,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],[],"['16', None]","['22', None]"
738,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],[],"[None, None]","['22', None]"
738,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],[],"['16', None]","['22', None]"
740,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],[],"[None, None]","['22', None]"
740,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],[],"['16', None]","['22', None]"
742,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],[],"[None, None]","['22', None]"
742,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],[],"['16', None]","['22', None]"
743,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],['16'],"[None, None]","['22', None]"
743,16 dispatched to IO1,dispatch_io,16,IO1,[],[],"[None, None]","['22', '16']"
749,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],[],"[None, None]","[None, '16']"
749,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],[],"['22', None]","[None, '16']"
751,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],[],"[None, None]","[None, '16']"
751,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],[],"['22', None]","[None, '16']"
753,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],[],"[None, None]","[None, '16']"
753,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],[],"['22', None]","[None, '16']"
755,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],[],"[None, None]","[None, '16']"
755,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],[],"['22', None]","[None, '16']"
757,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],[],"[None, None]","[None, '16']"
757,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],[],"['22', None]","[None, '16']"
759,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],[],"[None, None]","[None, '16']"
759,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],[],"['22', None]","[None, '16']"
761,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],[],"[None, None]","[None, '16']"
761,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],[],"['22', None]","[None, '16']"
763,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,['22'],[],"[None, None]","[None, '16']"
763,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],[],"['22', None]","[None, '16']"
764,22 finished all bursts,finished,22,CPU0,[],[],"[None, None]","[None, '16']"
769,16 finished all bursts,finished,16,IO1,[],[],"[None, None]","[None, None]"
