Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Jun 13 17:47:01 2024
| Host         : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
| Command      : report_utilization -file mopshub_readout_bd_mopshub_readout_0_0_utilization_synth.rpt -pb mopshub_readout_bd_mopshub_readout_0_0_utilization_synth.pb
| Design       : mopshub_readout_bd_mopshub_readout_0_0
| Device       : xczu9egffvb1156-2
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 5945 |     0 |    274080 |  2.17 |
|   LUT as Logic             | 5869 |     0 |    274080 |  2.14 |
|   LUT as Memory            |   76 |     0 |    144000 |  0.05 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |   44 |     0 |           |       |
| CLB Registers              | 6031 |     0 |    548160 |  1.10 |
|   Register as Flip Flop    | 6031 |     0 |    548160 |  1.10 |
|   Register as Latch        |    0 |     0 |    548160 |  0.00 |
| CARRY8                     |   92 |     0 |     34260 |  0.27 |
| F7 Muxes                   |   64 |     0 |    137040 |  0.05 |
| F8 Muxes                   |    3 |     0 |     68520 | <0.01 |
| F9 Muxes                   |    0 |     0 |     34260 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 13    |          Yes |           - |          Set |
| 224   |          Yes |           - |        Reset |
| 319   |          Yes |         Set |            - |
| 5475  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 152.5 |     0 |       912 | 16.72 |
|   RAMB36/FIFO*    |   152 |     0 |       912 | 16.67 |
|     RAMB36E2 only |   152 |       |           |       |
|   RAMB18          |     1 |     0 |      1824 |  0.05 |
|     RAMB18E2 only |     1 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    8 |     0 |       328 |  2.44 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       404 |  0.99 |
|   BUFGCE             |    4 |     0 |       116 |  3.45 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 5475 |            Register |
| LUT6       | 2780 |                 CLB |
| LUT5       | 1357 |                 CLB |
| LUT3       | 1163 |                 CLB |
| LUT4       |  939 |                 CLB |
| LUT2       |  768 |                 CLB |
| FDSE       |  319 |            Register |
| LUT1       |  234 |                 CLB |
| FDCE       |  224 |            Register |
| RAMB36E2   |  152 |            BLOCKRAM |
| CARRY8     |   92 |                 CLB |
| MUXF7      |   64 |                 CLB |
| RAMD32     |   56 |                 CLB |
| SRL16E     |   37 |                 CLB |
| FDPE       |   13 |            Register |
| RAMS32     |    8 |                 CLB |
| SRLC32E    |    7 |                 CLB |
| OBUF       |    4 |                 I/O |
| BUFGCE     |    4 |               Clock |
| MUXF8      |    3 |                 CLB |
| INV        |    2 |                 CLB |
| IBUFCTRL   |    2 |              Others |
| DIFFINBUF  |    2 |                 I/O |
| RAMB18E2   |    1 |            BLOCKRAM |
| OSERDESE3  |    1 |                 I/O |
| MMCME4_ADV |    1 |               Clock |
| IDDRE1     |    1 |            Register |
+------------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


