/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] celloutsig_0_0z;
  wire [26:0] celloutsig_0_10z;
  wire [31:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  reg [4:0] celloutsig_0_5z;
  wire [16:0] celloutsig_0_64z;
  wire celloutsig_0_65z;
  wire celloutsig_0_66z;
  wire [7:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [9:0] celloutsig_1_15z;
  wire [11:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_0z[11] ? in_data[118] : celloutsig_1_1z[3];
  assign celloutsig_1_4z = in_data[172] ? celloutsig_1_0z[8] : celloutsig_1_3z[7];
  assign celloutsig_1_14z = celloutsig_1_10z[5] ? celloutsig_1_10z[4] : celloutsig_1_12z;
  assign celloutsig_0_15z = celloutsig_0_8z[10] ? celloutsig_0_5z[3] : celloutsig_0_7z[1];
  assign celloutsig_0_16z = celloutsig_0_4z[1] ? celloutsig_0_11z[26] : celloutsig_0_15z;
  assign celloutsig_0_64z = { celloutsig_0_19z[1:0], celloutsig_0_2z } & celloutsig_0_11z[31:15];
  assign celloutsig_1_0z = in_data[111:98] & in_data[151:138];
  assign celloutsig_1_1z = in_data[180:169] & celloutsig_1_0z[13:2];
  assign celloutsig_1_13z = celloutsig_1_6z[2:0] & celloutsig_1_11z[3:1];
  assign celloutsig_1_15z = { celloutsig_1_13z[2:1], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_9z } & { in_data[187:179], celloutsig_1_12z };
  assign celloutsig_0_8z = { celloutsig_0_2z[6:2], celloutsig_0_6z } & celloutsig_0_2z[12:0];
  assign celloutsig_0_9z = celloutsig_0_6z[7:2] & celloutsig_0_2z[12:7];
  assign celloutsig_0_19z = { celloutsig_0_18z[3:1], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_13z } & { celloutsig_0_0z[8:3], celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_0_2z = celloutsig_0_0z[17:3] & celloutsig_0_0z[17:3];
  assign celloutsig_0_35z = celloutsig_0_0z[8:0] == { celloutsig_0_22z[0], celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_24z };
  assign celloutsig_0_65z = celloutsig_0_64z[15:10] == celloutsig_0_10z[21:16];
  assign celloutsig_0_66z = celloutsig_0_1z == { celloutsig_0_23z[5:4], celloutsig_0_35z, celloutsig_0_24z, celloutsig_0_24z };
  assign celloutsig_1_9z = in_data[145:141] == { celloutsig_1_8z[8:5], celloutsig_1_2z };
  assign celloutsig_1_12z = celloutsig_1_11z[3:0] == celloutsig_1_8z[5:2];
  assign celloutsig_1_19z = celloutsig_1_16z[9:1] == celloutsig_1_15z[8:0];
  assign celloutsig_0_12z = { celloutsig_0_9z[5:1], celloutsig_0_7z, celloutsig_0_4z } == { celloutsig_0_11z[29:21], celloutsig_0_1z };
  assign celloutsig_0_24z = celloutsig_0_11z[17:15] == celloutsig_0_8z[7:5];
  assign celloutsig_0_3z = in_data[0] ? celloutsig_0_0z[10:2] : in_data[84:76];
  assign celloutsig_0_4z = in_data[94] ? in_data[37:35] : in_data[77:75];
  assign celloutsig_0_6z = celloutsig_0_4z[2] ? celloutsig_0_3z[8:1] : { in_data[89:85], 1'h0, celloutsig_0_4z[1:0] };
  assign celloutsig_1_8z = celloutsig_1_5z[1] ? { celloutsig_1_0z[7:2], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z } : { in_data[125:117], celloutsig_1_6z };
  assign celloutsig_1_11z = in_data[157] ? { celloutsig_1_2z, celloutsig_1_6z } : celloutsig_1_3z[5:1];
  assign celloutsig_1_16z = celloutsig_1_9z ? { celloutsig_1_11z[3:2], celloutsig_1_3z } : { celloutsig_1_3z[8:0], celloutsig_1_12z, 1'h0, celloutsig_1_14z };
  assign celloutsig_0_10z[26:13] = celloutsig_0_0z[10] ? celloutsig_0_2z[14:1] : { celloutsig_0_8z[10:2], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[27] ? celloutsig_0_0z[4:0] : in_data[8:4];
  assign celloutsig_0_25z = celloutsig_0_8z[9] ? celloutsig_0_6z[5:0] : celloutsig_0_8z[6:1];
  assign celloutsig_0_0z = in_data[74:57] | in_data[30:13];
  assign celloutsig_1_5z = in_data[121:117] | { celloutsig_1_0z[4:1], celloutsig_1_4z };
  assign celloutsig_1_6z = celloutsig_1_5z[3:0] | celloutsig_1_5z[3:0];
  assign celloutsig_0_11z = { in_data[45:30], celloutsig_0_8z, celloutsig_0_4z } | { celloutsig_0_1z[4:1], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_13z = celloutsig_0_0z[6:3] | { celloutsig_0_8z[0], celloutsig_0_4z };
  assign celloutsig_0_18z = celloutsig_0_5z[3:0] | { celloutsig_0_0z[7], celloutsig_0_4z };
  assign celloutsig_0_23z = celloutsig_0_11z[22:15] | celloutsig_0_3z[7:0];
  assign celloutsig_1_3z = celloutsig_1_1z[11:2] >> celloutsig_1_0z[9:0];
  assign celloutsig_1_10z = { celloutsig_1_3z[8:5], celloutsig_1_4z, celloutsig_1_4z } >> { celloutsig_1_6z[3:2], celloutsig_1_6z };
  assign celloutsig_0_7z = { celloutsig_0_6z[3], celloutsig_0_1z } >> celloutsig_0_6z[5:0];
  assign celloutsig_1_18z = celloutsig_1_16z[8:6] >> { celloutsig_1_5z[1:0], celloutsig_1_4z };
  assign celloutsig_0_22z = { celloutsig_0_5z[2:0], celloutsig_0_9z } >> { celloutsig_0_8z[12:7], celloutsig_0_4z };
  always_latch
    if (clkin_data[0]) celloutsig_0_5z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_5z = celloutsig_0_3z[8:4];
  assign celloutsig_0_10z[12:0] = celloutsig_0_8z;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_65z, celloutsig_0_66z };
endmodule
