###############################################################
#  Generated by:      Cadence Innovus 17.16-s058_1
#  OS:                Linux x86_64(Host ID krishna-srv2.ece.gatech.edu)
#  Generated on:      Tue Apr 13 21:26:48 2021
#  Design:            crossbar_one_hot_seq
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix crossbar_one_hot_seq_postRoute -outDir timingReports_proute_setup
###############################################################
Path 1: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_934_/CP 
Endpoint:   inner_first_stage_data_reg_reg_934_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[838]                       (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.134
- Setup                         0.002
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.043
- Arrival Time                  1.492
= Slack Time                   -1.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                       |      |                 |                     |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[838]                       |  v   | i_data_bus[838] |                     |       |   0.066 |   -1.382 | 
     | placeopt_FE_OFC2651_i_data_bus_838/I  |  v   | i_data_bus[838] | CKND12BWP30P140LVT  | 1.318 |   1.384 |   -0.064 | 
     | placeopt_FE_OFC2651_i_data_bus_838/ZN |  ^   | n5422           | CKND12BWP30P140LVT  | 0.074 |   1.457 |    0.009 | 
     | U16914/A1                             |  ^   | n5422           | OAI22D2BWP30P140LVT | 0.014 |   1.471 |    0.023 | 
     | U16914/ZN                             |  v   | N5962           | OAI22D2BWP30P140LVT | 0.020 |   1.492 |    0.043 | 
     | inner_first_stage_data_reg_reg_934_/D |  v   | N5962           | DFQD4BWP30P140LVT   | 0.000 |   1.492 |    0.043 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                        |      |         |                    |       |  Time   |   Time   | 
     |----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                    |  ^   | clk     |                    |       |  -0.374 |    1.074 | 
     | CTS_ccl_INV_clk_G0_L1_1/I              |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.093 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN             |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.102 | 
     | CTS_ccl_INV_clk_G0_L2_1/I              |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.120 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN             |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.133 | 
     | CTS_ccl_INV_clk_G0_L3_1/I              |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.143 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN             |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.146 | 
     | CTS_ccl_INV_clk_G0_L4_1/I              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.157 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN             |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.172 | 
     | CTS_ccl_INV_clk_G0_L5_1/I              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.195 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN             |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.202 | 
     | CTS_ccl_INV_clk_G0_L6_1/I              |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.215 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN             |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.232 | 
     | CTS_ccl_INV_clk_G0_L7_2/I              |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.235 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN             |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.245 | 
     | CTS_cdb_INV_clk_G0_L8_7/I              |  v   | CTS_39  | INVD9BWP30P140LVT  | 0.001 |  -0.202 |    1.246 | 
     | CTS_cdb_INV_clk_G0_L8_7/ZN             |  ^   | CTS_38  | INVD9BWP30P140LVT  | 0.006 |  -0.196 |    1.252 | 
     | CTS_cdb_INV_clk_G0_L9_6/I              |  ^   | CTS_38  | INVD6BWP30P140LVT  | 0.000 |  -0.196 |    1.252 | 
     | CTS_cdb_INV_clk_G0_L9_6/ZN             |  v   | CTS_28  | INVD6BWP30P140LVT  | 0.006 |  -0.190 |    1.258 | 
     | CTS_ccl_a_INV_clk_G0_L10_14/I          |  v   | CTS_28  | INVD4BWP30P140LVT  | 0.004 |  -0.186 |    1.262 | 
     | CTS_ccl_a_INV_clk_G0_L10_14/ZN         |  ^   | CTS_36  | INVD4BWP30P140LVT  | 0.047 |  -0.139 |    1.309 | 
     | inner_first_stage_data_reg_reg_934_/CP |  ^   | CTS_36  | DFQD4BWP30P140LVT  | 0.005 |  -0.134 |    1.314 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_1446_/CP 
Endpoint:   inner_first_stage_data_reg_reg_1446_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[838]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.136
- Setup                         0.002
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.042
- Arrival Time                  1.488
= Slack Time                   -1.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[838]                        |  v   | i_data_bus[838] |                     |       |   0.066 |   -1.380 | 
     | placeopt_FE_OFC2651_i_data_bus_838/I   |  v   | i_data_bus[838] | CKND12BWP30P140LVT  | 1.318 |   1.384 |   -0.062 | 
     | placeopt_FE_OFC2651_i_data_bus_838/ZN  |  ^   | n5422           | CKND12BWP30P140LVT  | 0.074 |   1.457 |    0.012 | 
     | U14272/A1                              |  ^   | n5422           | OAI22D2BWP30P140LVT | 0.013 |   1.470 |    0.024 | 
     | U14272/ZN                              |  v   | N9060           | OAI22D2BWP30P140LVT | 0.018 |   1.488 |    0.042 | 
     | inner_first_stage_data_reg_reg_1446_/D |  v   | N9060           | DFQD4BWP30P140LVT   | 0.000 |   1.488 |    0.042 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    1.072 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.091 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.099 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.118 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.130 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.140 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.144 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.154 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.170 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.192 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.199 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.212 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.229 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.233 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.243 | 
     | CTS_cdb_INV_clk_G0_L8_7/I               |  v   | CTS_39  | INVD9BWP30P140LVT  | 0.001 |  -0.202 |    1.244 | 
     | CTS_cdb_INV_clk_G0_L8_7/ZN              |  ^   | CTS_38  | INVD9BWP30P140LVT  | 0.006 |  -0.196 |    1.250 | 
     | CTS_cdb_INV_clk_G0_L9_6/I               |  ^   | CTS_38  | INVD6BWP30P140LVT  | 0.000 |  -0.196 |    1.250 | 
     | CTS_cdb_INV_clk_G0_L9_6/ZN              |  v   | CTS_28  | INVD6BWP30P140LVT  | 0.006 |  -0.190 |    1.256 | 
     | CTS_ccl_a_INV_clk_G0_L10_14/I           |  v   | CTS_28  | INVD4BWP30P140LVT  | 0.004 |  -0.186 |    1.260 | 
     | CTS_ccl_a_INV_clk_G0_L10_14/ZN          |  ^   | CTS_36  | INVD4BWP30P140LVT  | 0.047 |  -0.139 |    1.307 | 
     | inner_first_stage_data_reg_reg_1446_/CP |  ^   | CTS_36  | DFQD4BWP30P140LVT  | 0.003 |  -0.136 |    1.310 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_422_/CP 
Endpoint:   inner_first_stage_data_reg_reg_422_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[838]                       (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.139
- Setup                        -0.004
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.045
- Arrival Time                  1.488
= Slack Time                   -1.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                       |      |                 |                     |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[838]                       |  v   | i_data_bus[838] |                     |       |   0.066 |   -1.377 | 
     | placeopt_FE_OFC2651_i_data_bus_838/I  |  v   | i_data_bus[838] | CKND12BWP30P140LVT  | 1.318 |   1.384 |   -0.059 | 
     | placeopt_FE_OFC2651_i_data_bus_838/ZN |  ^   | n5422           | CKND12BWP30P140LVT  | 0.074 |   1.457 |    0.015 | 
     | U13939/B2                             |  ^   | n5422           | OAI22D2BWP30P140LVT | 0.008 |   1.465 |    0.022 | 
     | U13939/ZN                             |  v   | N2860           | OAI22D2BWP30P140LVT | 0.023 |   1.488 |    0.045 | 
     | inner_first_stage_data_reg_reg_422_/D |  v   | N2860           | DFQD1BWP30P140LVT   | 0.000 |   1.488 |    0.045 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                        |      |         |                    |       |  Time   |   Time   | 
     |----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                    |  ^   | clk     |                    |       |  -0.374 |    1.069 | 
     | CTS_ccl_INV_clk_G0_L1_1/I              |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.087 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN             |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.096 | 
     | CTS_ccl_INV_clk_G0_L2_1/I              |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.115 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN             |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.127 | 
     | CTS_ccl_INV_clk_G0_L3_1/I              |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.137 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN             |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.140 | 
     | CTS_ccl_INV_clk_G0_L4_1/I              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.151 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN             |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.167 | 
     | CTS_ccl_INV_clk_G0_L5_1/I              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.189 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN             |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.196 | 
     | CTS_ccl_INV_clk_G0_L6_1/I              |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.209 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN             |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.226 | 
     | CTS_ccl_INV_clk_G0_L7_1/I              |  ^   | CTS_42  | INVD2BWP30P140LVT  | 0.001 |  -0.216 |    1.227 | 
     | CTS_ccl_INV_clk_G0_L7_1/ZN             |  v   | CTS_22  | INVD2BWP30P140LVT  | 0.008 |  -0.208 |    1.235 | 
     | CTS_ccl_INV_clk_G0_L8_1/I              |  v   | CTS_22  | INVD4BWP30P140LVT  | 0.000 |  -0.208 |    1.235 | 
     | CTS_ccl_INV_clk_G0_L8_1/ZN             |  ^   | CTS_21  | INVD4BWP30P140LVT  | 0.009 |  -0.198 |    1.245 | 
     | CTS_cdb_INV_clk_G0_L9_3/I              |  ^   | CTS_21  | INVD2BWP30P140LVT  | 0.000 |  -0.198 |    1.245 | 
     | CTS_cdb_INV_clk_G0_L9_3/ZN             |  v   | CTS_18  | INVD2BWP30P140LVT  | 0.006 |  -0.192 |    1.251 | 
     | CTS_cdb_INV_clk_G0_L10_6/I             |  v   | CTS_18  | INVD3BWP30P140LVT  | 0.000 |  -0.192 |    1.251 | 
     | CTS_cdb_INV_clk_G0_L10_6/ZN            |  ^   | CTS_17  | INVD3BWP30P140LVT  | 0.009 |  -0.183 |    1.260 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/I           |  ^   | CTS_17  | INVD12BWP30P140LVT | 0.000 |  -0.183 |    1.260 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/ZN          |  v   | CTS_9   | INVD12BWP30P140LVT | 0.006 |  -0.176 |    1.266 | 
     | CTS_ccl_a_INV_clk_G0_L12_3/I           |  v   | CTS_9   | CKND6BWP30P140LVT  | 0.001 |  -0.175 |    1.268 | 
     | CTS_ccl_a_INV_clk_G0_L12_3/ZN          |  ^   | CTS_14  | CKND6BWP30P140LVT  | 0.028 |  -0.147 |    1.296 | 
     | inner_first_stage_data_reg_reg_422_/CP |  ^   | CTS_14  | DFQD1BWP30P140LVT  | 0.007 |  -0.139 |    1.304 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_1958_/CP 
Endpoint:   inner_first_stage_data_reg_reg_1958_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[838]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.139
- Setup                         0.001
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.040
- Arrival Time                  1.482
= Slack Time                   -1.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[838]                        |  v   | i_data_bus[838] |                     |       |   0.066 |   -1.377 | 
     | placeopt_FE_OFC2651_i_data_bus_838/I   |  v   | i_data_bus[838] | CKND12BWP30P140LVT  | 1.318 |   1.384 |   -0.059 | 
     | placeopt_FE_OFC2651_i_data_bus_838/ZN  |  ^   | n5422           | CKND12BWP30P140LVT  | 0.074 |   1.457 |    0.015 | 
     | U14387/A1                              |  ^   | n5422           | OAI22D2BWP30P140LVT | 0.008 |   1.465 |    0.023 | 
     | U14387/ZN                              |  v   | N11262          | OAI22D2BWP30P140LVT | 0.017 |   1.482 |    0.040 | 
     | inner_first_stage_data_reg_reg_1958_/D |  v   | N11262          | DFQD4BWP30P140LVT   | 0.000 |   1.482 |    0.040 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    1.069 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.087 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.096 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.114 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.127 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.137 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.140 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.151 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.167 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.189 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.196 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.209 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.226 | 
     | CTS_ccl_INV_clk_G0_L7_1/I               |  ^   | CTS_42  | INVD2BWP30P140LVT  | 0.001 |  -0.216 |    1.226 | 
     | CTS_ccl_INV_clk_G0_L7_1/ZN              |  v   | CTS_22  | INVD2BWP30P140LVT  | 0.008 |  -0.208 |    1.235 | 
     | CTS_ccl_INV_clk_G0_L8_1/I               |  v   | CTS_22  | INVD4BWP30P140LVT  | 0.000 |  -0.208 |    1.235 | 
     | CTS_ccl_INV_clk_G0_L8_1/ZN              |  ^   | CTS_21  | INVD4BWP30P140LVT  | 0.009 |  -0.198 |    1.244 | 
     | CTS_cdb_INV_clk_G0_L9_3/I               |  ^   | CTS_21  | INVD2BWP30P140LVT  | 0.000 |  -0.198 |    1.244 | 
     | CTS_cdb_INV_clk_G0_L9_3/ZN              |  v   | CTS_18  | INVD2BWP30P140LVT  | 0.006 |  -0.192 |    1.251 | 
     | CTS_cdb_INV_clk_G0_L10_6/I              |  v   | CTS_18  | INVD3BWP30P140LVT  | 0.000 |  -0.192 |    1.251 | 
     | CTS_cdb_INV_clk_G0_L10_6/ZN             |  ^   | CTS_17  | INVD3BWP30P140LVT  | 0.009 |  -0.183 |    1.260 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/I            |  ^   | CTS_17  | INVD12BWP30P140LVT | 0.000 |  -0.183 |    1.260 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/ZN           |  v   | CTS_9   | INVD12BWP30P140LVT | 0.006 |  -0.176 |    1.266 | 
     | CTS_ccl_a_INV_clk_G0_L12_3/I            |  v   | CTS_9   | CKND6BWP30P140LVT  | 0.001 |  -0.175 |    1.267 | 
     | CTS_ccl_a_INV_clk_G0_L12_3/ZN           |  ^   | CTS_14  | CKND6BWP30P140LVT  | 0.028 |  -0.147 |    1.296 | 
     | inner_first_stage_data_reg_reg_1958_/CP |  ^   | CTS_14  | DFQD4BWP30P140LVT  | 0.008 |  -0.139 |    1.304 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_4006_/CP 
Endpoint:   inner_first_stage_data_reg_reg_4006_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[838]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.132
- Setup                         0.002
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.046
- Arrival Time                  1.481
= Slack Time                   -1.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |           Cell           | Delay | Arrival | Required | 
     |                                        |      |                 |                          |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+--------------------------+-------+---------+----------| 
     | i_data_bus[838]                        |  v   | i_data_bus[838] |                          |       |   0.066 |   -1.369 | 
     | placeopt_FE_OFC2651_i_data_bus_838/I   |  v   | i_data_bus[838] | CKND12BWP30P140LVT       | 1.318 |   1.384 |   -0.051 | 
     | placeopt_FE_OFC2651_i_data_bus_838/ZN  |  ^   | n5422           | CKND12BWP30P140LVT       | 0.074 |   1.457 |    0.023 | 
     | U14394/A1                              |  ^   | n5422           | OAI22OPTPBD2BWP30P140LVT | 0.006 |   1.464 |    0.029 | 
     | U14394/ZN                              |  v   | N20582          | OAI22OPTPBD2BWP30P140LVT | 0.018 |   1.481 |    0.046 | 
     | inner_first_stage_data_reg_reg_4006_/D |  v   | N20582          | DFQD4BWP30P140LVT        | 0.000 |   1.481 |    0.046 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    1.061 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.080 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.088 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.107 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.119 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.129 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.133 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.143 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.159 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.181 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.188 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.201 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.218 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.222 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.232 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    1.234 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    1.242 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/I             |  ^   | CTS_35  | CKND4BWP30P140LVT  | 0.000 |  -0.193 |    1.242 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/ZN            |  v   | CTS_34  | CKND4BWP30P140LVT  | 0.008 |  -0.185 |    1.250 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/I           |  v   | CTS_34  | INVD4BWP30P140LVT  | 0.001 |  -0.184 |    1.251 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/ZN          |  ^   | CTS_31  | INVD4BWP30P140LVT  | 0.042 |  -0.142 |    1.293 | 
     | inner_first_stage_data_reg_reg_4006_/CP |  ^   | CTS_31  | DFQD4BWP30P140LVT  | 0.009 |  -0.132 |    1.303 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_2470_/CP 
Endpoint:   inner_first_stage_data_reg_reg_2470_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[838]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.119
- Setup                         0.001
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.060
- Arrival Time                  1.490
= Slack Time                   -1.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[838]                        |  v   | i_data_bus[838] |                     |       |   0.066 |   -1.364 | 
     | placeopt_FE_OFC2651_i_data_bus_838/I   |  v   | i_data_bus[838] | CKND12BWP30P140LVT  | 1.318 |   1.384 |   -0.046 | 
     | placeopt_FE_OFC2651_i_data_bus_838/ZN  |  ^   | n5422           | CKND12BWP30P140LVT  | 0.074 |   1.457 |    0.028 | 
     | U14332/A1                              |  ^   | n5422           | OAI22D2BWP30P140LVT | 0.016 |   1.474 |    0.044 | 
     | U14332/ZN                              |  v   | N13336          | OAI22D2BWP30P140LVT | 0.016 |   1.490 |    0.060 | 
     | inner_first_stage_data_reg_reg_2470_/D |  v   | N13336          | DFQD4BWP30P140LVT   | 0.000 |   1.490 |    0.060 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    1.056 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.074 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.083 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.101 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.114 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.124 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.127 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.138 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.154 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.176 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.183 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.196 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.213 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.216 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.226 | 
     | CTS_ccl_a_INV_clk_G0_L8_2/I             |  v   | CTS_39  | INVD3BWP30P140LVT  | 0.010 |  -0.194 |    1.236 | 
     | CTS_ccl_a_INV_clk_G0_L8_2/ZN            |  ^   | CTS_24  | INVD3BWP30P140LVT  | 0.067 |  -0.127 |    1.303 | 
     | inner_first_stage_data_reg_reg_2470_/CP |  ^   | CTS_24  | DFQD4BWP30P140LVT  | 0.008 |  -0.119 |    1.311 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_3494_/CP 
Endpoint:   inner_first_stage_data_reg_reg_3494_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[838]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.118
- Setup                         0.001
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.060
- Arrival Time                  1.484
= Slack Time                   -1.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[838]                        |  v   | i_data_bus[838] |                     |       |   0.066 |   -1.358 | 
     | placeopt_FE_OFC2651_i_data_bus_838/I   |  v   | i_data_bus[838] | CKND12BWP30P140LVT  | 1.318 |   1.384 |   -0.040 | 
     | placeopt_FE_OFC2651_i_data_bus_838/ZN  |  ^   | n5422           | CKND12BWP30P140LVT  | 0.074 |   1.457 |    0.034 | 
     | U14996/A1                              |  ^   | n5422           | OAI22D2BWP30P140LVT | 0.010 |   1.468 |    0.044 | 
     | U14996/ZN                              |  v   | N18508          | OAI22D2BWP30P140LVT | 0.017 |   1.484 |    0.060 | 
     | inner_first_stage_data_reg_reg_3494_/D |  v   | N18508          | DFQD4BWP30P140LVT   | 0.000 |   1.484 |    0.060 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    1.050 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.069 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.077 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.096 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.108 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.118 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.121 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.132 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.148 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.170 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.177 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.190 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.207 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.211 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.221 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    1.223 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    1.230 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/I             |  ^   | CTS_35  | INVD6BWP30P140LVT  | 0.000 |  -0.193 |    1.231 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/ZN            |  v   | CTS_16  | INVD6BWP30P140LVT  | 0.008 |  -0.185 |    1.239 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/I            |  v   | CTS_16  | INVD3BWP30P140LVT  | 0.001 |  -0.184 |    1.240 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/ZN           |  ^   | CTS_29  | INVD3BWP30P140LVT  | 0.061 |  -0.123 |    1.301 | 
     | inner_first_stage_data_reg_reg_3494_/CP |  ^   | CTS_29  | DFQD4BWP30P140LVT  | 0.005 |  -0.118 |    1.306 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_425_/CP 
Endpoint:   inner_first_stage_data_reg_reg_425_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[873]                       (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.132
- Setup                         0.002
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.046
- Arrival Time                  1.466
= Slack Time                   -1.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                       |      |                 |                     |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[873]                       |  v   | i_data_bus[873] |                     |       |   0.066 |   -1.354 | 
     | placeopt_FE_OFC3016_i_data_bus_873/I  |  v   | i_data_bus[873] | CKND12BWP30P140LVT  | 1.290 |   1.356 |   -0.065 | 
     | placeopt_FE_OFC3016_i_data_bus_873/ZN |  ^   | n5441           | CKND12BWP30P140LVT  | 0.077 |   1.432 |    0.012 | 
     | U13923/A2                             |  ^   | n5441           | OAI22D2BWP30P140LVT | 0.012 |   1.444 |    0.024 | 
     | U13923/ZN                             |  v   | N2863           | OAI22D2BWP30P140LVT | 0.022 |   1.466 |    0.046 | 
     | inner_first_stage_data_reg_reg_425_/D |  v   | N2863           | DFQD4BWP30P140LVT   | 0.000 |   1.466 |    0.046 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                        |      |         |                    |       |  Time   |   Time   | 
     |----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                    |  ^   | clk     |                    |       |  -0.374 |    1.046 | 
     | CTS_ccl_INV_clk_G0_L1_1/I              |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.065 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN             |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.074 | 
     | CTS_ccl_INV_clk_G0_L2_1/I              |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.092 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN             |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.105 | 
     | CTS_ccl_INV_clk_G0_L3_1/I              |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.115 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN             |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.118 | 
     | CTS_ccl_INV_clk_G0_L4_1/I              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.129 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN             |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.144 | 
     | CTS_ccl_INV_clk_G0_L5_1/I              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.167 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN             |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.174 | 
     | CTS_ccl_INV_clk_G0_L6_1/I              |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.187 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN             |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.204 | 
     | CTS_ccl_INV_clk_G0_L7_2/I              |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.207 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN             |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.217 | 
     | CTS_ccl_INV_clk_G0_L8_6/I              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    1.220 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN             |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    1.227 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/I            |  ^   | CTS_35  | CKND4BWP30P140LVT  | 0.000 |  -0.193 |    1.227 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/ZN           |  v   | CTS_34  | CKND4BWP30P140LVT  | 0.008 |  -0.185 |    1.236 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/I          |  v   | CTS_34  | INVD4BWP30P140LVT  | 0.001 |  -0.184 |    1.236 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/ZN         |  ^   | CTS_31  | INVD4BWP30P140LVT  | 0.042 |  -0.142 |    1.279 | 
     | inner_first_stage_data_reg_reg_425_/CP |  ^   | CTS_31  | DFQD4BWP30P140LVT  | 0.009 |  -0.132 |    1.288 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_1961_/CP 
Endpoint:   inner_first_stage_data_reg_reg_1961_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[873]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.132
- Setup                         0.001
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.047
- Arrival Time                  1.465
= Slack Time                   -1.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[873]                        |  v   | i_data_bus[873] |                     |       |   0.066 |   -1.352 | 
     | placeopt_FE_OFC3016_i_data_bus_873/I   |  v   | i_data_bus[873] | CKND12BWP30P140LVT  | 1.290 |   1.356 |   -0.063 | 
     | placeopt_FE_OFC3016_i_data_bus_873/ZN  |  ^   | n5441           | CKND12BWP30P140LVT  | 0.077 |   1.432 |    0.014 | 
     | U14217/B2                              |  ^   | n5441           | OAI22D2BWP30P140LVT | 0.011 |   1.444 |    0.025 | 
     | U14217/ZN                              |  v   | N11265          | OAI22D2BWP30P140LVT | 0.022 |   1.465 |    0.047 | 
     | inner_first_stage_data_reg_reg_1961_/D |  v   | N11265          | DFQD4BWP30P140LVT   | 0.000 |   1.465 |    0.047 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    1.044 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.063 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.072 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.090 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.103 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.113 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.116 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.127 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.142 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.165 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.172 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.185 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.202 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.205 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.215 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    1.218 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    1.225 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/I             |  ^   | CTS_35  | CKND4BWP30P140LVT  | 0.000 |  -0.193 |    1.225 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/ZN            |  v   | CTS_34  | CKND4BWP30P140LVT  | 0.008 |  -0.185 |    1.234 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/I           |  v   | CTS_34  | INVD4BWP30P140LVT  | 0.001 |  -0.184 |    1.234 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/ZN          |  ^   | CTS_31  | INVD4BWP30P140LVT  | 0.042 |  -0.142 |    1.277 | 
     | inner_first_stage_data_reg_reg_1961_/CP |  ^   | CTS_31  | DFQD4BWP30P140LVT  | 0.010 |  -0.132 |    1.286 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_937_/CP 
Endpoint:   inner_first_stage_data_reg_reg_937_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[873]                       (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.134
- Setup                        -0.004
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.050
- Arrival Time                  1.465
= Slack Time                   -1.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                       |      |                 |                     |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[873]                       |  v   | i_data_bus[873] |                     |       |   0.066 |   -1.349 | 
     | placeopt_FE_OFC3016_i_data_bus_873/I  |  v   | i_data_bus[873] | CKND12BWP30P140LVT  | 1.290 |   1.356 |   -0.059 | 
     | placeopt_FE_OFC3016_i_data_bus_873/ZN |  ^   | n5441           | CKND12BWP30P140LVT  | 0.077 |   1.432 |    0.018 | 
     | U16965/B2                             |  ^   | n5441           | OAI22D2BWP30P140LVT | 0.011 |   1.443 |    0.028 | 
     | U16965/ZN                             |  v   | N5965           | OAI22D2BWP30P140LVT | 0.022 |   1.465 |    0.050 | 
     | inner_first_stage_data_reg_reg_937_/D |  v   | N5965           | DFQD1BWP30P140LVT   | 0.000 |   1.465 |    0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                        |      |         |                    |       |  Time   |   Time   | 
     |----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                    |  ^   | clk     |                    |       |  -0.374 |    1.041 | 
     | CTS_ccl_INV_clk_G0_L1_1/I              |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.059 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN             |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.068 | 
     | CTS_ccl_INV_clk_G0_L2_1/I              |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.086 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN             |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.099 | 
     | CTS_ccl_INV_clk_G0_L3_1/I              |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.109 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN             |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.112 | 
     | CTS_ccl_INV_clk_G0_L4_1/I              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.123 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN             |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.139 | 
     | CTS_ccl_INV_clk_G0_L5_1/I              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.161 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN             |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.168 | 
     | CTS_ccl_INV_clk_G0_L6_1/I              |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.181 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN             |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.198 | 
     | CTS_ccl_INV_clk_G0_L7_2/I              |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.201 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN             |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.211 | 
     | CTS_cdb_INV_clk_G0_L8_7/I              |  v   | CTS_39  | INVD9BWP30P140LVT  | 0.001 |  -0.202 |    1.212 | 
     | CTS_cdb_INV_clk_G0_L8_7/ZN             |  ^   | CTS_38  | INVD9BWP30P140LVT  | 0.006 |  -0.196 |    1.218 | 
     | CTS_cdb_INV_clk_G0_L9_6/I              |  ^   | CTS_38  | INVD6BWP30P140LVT  | 0.000 |  -0.196 |    1.219 | 
     | CTS_cdb_INV_clk_G0_L9_6/ZN             |  v   | CTS_28  | INVD6BWP30P140LVT  | 0.006 |  -0.190 |    1.224 | 
     | CTS_ccl_a_INV_clk_G0_L10_14/I          |  v   | CTS_28  | INVD4BWP30P140LVT  | 0.004 |  -0.186 |    1.229 | 
     | CTS_ccl_a_INV_clk_G0_L10_14/ZN         |  ^   | CTS_36  | INVD4BWP30P140LVT  | 0.047 |  -0.139 |    1.275 | 
     | inner_first_stage_data_reg_reg_937_/CP |  ^   | CTS_36  | DFQD1BWP30P140LVT  | 0.005 |  -0.134 |    1.281 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_2982_/CP 
Endpoint:   inner_first_stage_data_reg_reg_2982_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[838]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.113
- Setup                        -0.003
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.070
- Arrival Time                  1.483
= Slack Time                   -1.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |           Cell           | Delay | Arrival | Required | 
     |                                        |      |                 |                          |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+--------------------------+-------+---------+----------| 
     | i_data_bus[838]                        |  v   | i_data_bus[838] |                          |       |   0.066 |   -1.347 | 
     | placeopt_FE_OFC2651_i_data_bus_838/I   |  v   | i_data_bus[838] | CKND12BWP30P140LVT       | 1.318 |   1.384 |   -0.029 | 
     | placeopt_FE_OFC2651_i_data_bus_838/ZN  |  ^   | n5422           | CKND12BWP30P140LVT       | 0.074 |   1.457 |    0.045 | 
     | U15050/A1                              |  ^   | n5422           | OAI22OPTPBD2BWP30P140LVT | 0.010 |   1.467 |    0.055 | 
     | U15050/ZN                              |  v   | N16306          | OAI22OPTPBD2BWP30P140LVT | 0.016 |   1.483 |    0.070 | 
     | inner_first_stage_data_reg_reg_2982_/D |  v   | N16306          | DFQD1BWP30P140LVT        | 0.000 |   1.483 |    0.070 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    1.039 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.057 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.066 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.084 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.097 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.107 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.110 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.121 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.137 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.159 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.166 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.179 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.196 | 
     | CTS_ccl_INV_clk_G0_L7_1/I               |  ^   | CTS_42  | INVD2BWP30P140LVT  | 0.001 |  -0.216 |    1.196 | 
     | CTS_ccl_INV_clk_G0_L7_1/ZN              |  v   | CTS_22  | INVD2BWP30P140LVT  | 0.008 |  -0.208 |    1.205 | 
     | CTS_ccl_INV_clk_G0_L8_1/I               |  v   | CTS_22  | INVD4BWP30P140LVT  | 0.000 |  -0.208 |    1.205 | 
     | CTS_ccl_INV_clk_G0_L8_1/ZN              |  ^   | CTS_21  | INVD4BWP30P140LVT  | 0.009 |  -0.198 |    1.214 | 
     | CTS_cdb_INV_clk_G0_L9_3/I               |  ^   | CTS_21  | INVD2BWP30P140LVT  | 0.000 |  -0.198 |    1.215 | 
     | CTS_cdb_INV_clk_G0_L9_3/ZN              |  v   | CTS_18  | INVD2BWP30P140LVT  | 0.006 |  -0.192 |    1.221 | 
     | CTS_cdb_INV_clk_G0_L10_6/I              |  v   | CTS_18  | INVD3BWP30P140LVT  | 0.000 |  -0.192 |    1.221 | 
     | CTS_cdb_INV_clk_G0_L10_6/ZN             |  ^   | CTS_17  | INVD3BWP30P140LVT  | 0.009 |  -0.183 |    1.230 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/I            |  ^   | CTS_17  | INVD12BWP30P140LVT | 0.000 |  -0.183 |    1.230 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/ZN           |  v   | CTS_9   | INVD12BWP30P140LVT | 0.006 |  -0.176 |    1.236 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/I            |  v   | CTS_9   | INVD3BWP30P140LVT  | 0.001 |  -0.175 |    1.237 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/ZN           |  ^   | CTS_13  | INVD3BWP30P140LVT  | 0.056 |  -0.119 |    1.293 | 
     | inner_first_stage_data_reg_reg_2982_/CP |  ^   | CTS_13  | DFQD1BWP30P140LVT  | 0.007 |  -0.113 |    1.300 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_2473_/CP 
Endpoint:   inner_first_stage_data_reg_reg_2473_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[873]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.123
- Setup                         0.001
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.056
- Arrival Time                  1.466
= Slack Time                   -1.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[873]                        |  v   | i_data_bus[873] |                     |       |   0.066 |   -1.344 | 
     | placeopt_FE_OFC3016_i_data_bus_873/I   |  v   | i_data_bus[873] | CKND12BWP30P140LVT  | 1.290 |   1.356 |   -0.055 | 
     | placeopt_FE_OFC3016_i_data_bus_873/ZN  |  ^   | n5441           | CKND12BWP30P140LVT  | 0.077 |   1.432 |    0.022 | 
     | U14219/B2                              |  ^   | n5441           | OAI22D2BWP30P140LVT | 0.013 |   1.445 |    0.035 | 
     | U14219/ZN                              |  v   | N13339          | OAI22D2BWP30P140LVT | 0.021 |   1.466 |    0.056 | 
     | inner_first_stage_data_reg_reg_2473_/D |  v   | N13339          | DFQD4BWP30P140LVT   | 0.000 |   1.466 |    0.056 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    1.036 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.055 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.064 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.082 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.095 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.105 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.108 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.119 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.134 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.156 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.164 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.177 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.194 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.197 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.207 | 
     | CTS_ccl_a_INV_clk_G0_L8_2/I             |  v   | CTS_39  | INVD3BWP30P140LVT  | 0.010 |  -0.194 |    1.217 | 
     | CTS_ccl_a_INV_clk_G0_L8_2/ZN            |  ^   | CTS_24  | INVD3BWP30P140LVT  | 0.067 |  -0.127 |    1.284 | 
     | inner_first_stage_data_reg_reg_2473_/CP |  ^   | CTS_24  | DFQD4BWP30P140LVT  | 0.003 |  -0.123 |    1.287 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_3497_/CP 
Endpoint:   inner_first_stage_data_reg_reg_3497_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[873]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.118
- Setup                         0.001
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.061
- Arrival Time                  1.470
= Slack Time                   -1.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[873]                        |  v   | i_data_bus[873] |                     |       |   0.066 |   -1.343 | 
     | placeopt_FE_OFC3016_i_data_bus_873/I   |  v   | i_data_bus[873] | CKND12BWP30P140LVT  | 1.290 |   1.356 |   -0.053 | 
     | placeopt_FE_OFC3016_i_data_bus_873/ZN  |  ^   | n5441           | CKND12BWP30P140LVT  | 0.077 |   1.432 |    0.024 | 
     | U14596/B2                              |  ^   | n5441           | OAI22D2BWP30P140LVT | 0.017 |   1.449 |    0.040 | 
     | U14596/ZN                              |  v   | N18511          | OAI22D2BWP30P140LVT | 0.021 |   1.470 |    0.061 | 
     | inner_first_stage_data_reg_reg_3497_/D |  v   | N18511          | DFQD4BWP30P140LVT   | 0.000 |   1.470 |    0.061 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    1.035 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.053 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.062 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.081 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.093 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.103 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.106 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.117 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.133 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.155 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.162 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.175 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.192 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.195 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.205 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    1.208 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    1.215 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/I             |  ^   | CTS_35  | INVD6BWP30P140LVT  | 0.000 |  -0.193 |    1.216 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/ZN            |  v   | CTS_16  | INVD6BWP30P140LVT  | 0.008 |  -0.185 |    1.224 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/I            |  v   | CTS_16  | INVD3BWP30P140LVT  | 0.001 |  -0.184 |    1.225 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/ZN           |  ^   | CTS_29  | INVD3BWP30P140LVT  | 0.061 |  -0.123 |    1.286 | 
     | inner_first_stage_data_reg_reg_3497_/CP |  ^   | CTS_29  | DFQD4BWP30P140LVT  | 0.005 |  -0.118 |    1.291 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_1449_/CP 
Endpoint:   inner_first_stage_data_reg_reg_1449_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[873]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.134
- Setup                        -0.005
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.051
- Arrival Time                  1.459
= Slack Time                   -1.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |           Cell           | Delay | Arrival | Required | 
     |                                        |      |                 |                          |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+--------------------------+-------+---------+----------| 
     | i_data_bus[873]                        |  v   | i_data_bus[873] |                          |       |   0.066 |   -1.342 | 
     | placeopt_FE_OFC3016_i_data_bus_873/I   |  v   | i_data_bus[873] | CKND12BWP30P140LVT       | 1.290 |   1.356 |   -0.052 | 
     | placeopt_FE_OFC3016_i_data_bus_873/ZN  |  ^   | n5441           | CKND12BWP30P140LVT       | 0.077 |   1.432 |    0.025 | 
     | U14223/B2                              |  ^   | n5441           | OAI22OPTPBD2BWP30P140LVT | 0.011 |   1.443 |    0.035 | 
     | U14223/ZN                              |  v   | N9063           | OAI22OPTPBD2BWP30P140LVT | 0.016 |   1.459 |    0.051 | 
     | inner_first_stage_data_reg_reg_1449_/D |  v   | N9063           | DFQD1BWP30P140LVT        | 0.000 |   1.459 |    0.051 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    1.034 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.052 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.061 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.080 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.092 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.102 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.105 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.116 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.132 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.154 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.161 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.174 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.191 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.194 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.204 | 
     | CTS_cdb_INV_clk_G0_L8_7/I               |  v   | CTS_39  | INVD9BWP30P140LVT  | 0.001 |  -0.202 |    1.205 | 
     | CTS_cdb_INV_clk_G0_L8_7/ZN              |  ^   | CTS_38  | INVD9BWP30P140LVT  | 0.006 |  -0.196 |    1.212 | 
     | CTS_cdb_INV_clk_G0_L9_6/I               |  ^   | CTS_38  | INVD6BWP30P140LVT  | 0.000 |  -0.196 |    1.212 | 
     | CTS_cdb_INV_clk_G0_L9_6/ZN              |  v   | CTS_28  | INVD6BWP30P140LVT  | 0.006 |  -0.190 |    1.217 | 
     | CTS_ccl_a_INV_clk_G0_L10_14/I           |  v   | CTS_28  | INVD4BWP30P140LVT  | 0.004 |  -0.186 |    1.222 | 
     | CTS_ccl_a_INV_clk_G0_L10_14/ZN          |  ^   | CTS_36  | INVD4BWP30P140LVT  | 0.047 |  -0.139 |    1.268 | 
     | inner_first_stage_data_reg_reg_1449_/CP |  ^   | CTS_36  | DFQD1BWP30P140LVT  | 0.005 |  -0.134 |    1.274 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_4009_/CP 
Endpoint:   inner_first_stage_data_reg_reg_4009_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[873]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.135
- Setup                        -0.005
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.050
- Arrival Time                  1.457
= Slack Time                   -1.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |           Cell           | Delay | Arrival | Required | 
     |                                        |      |                 |                          |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+--------------------------+-------+---------+----------| 
     | i_data_bus[873]                        |  v   | i_data_bus[873] |                          |       |   0.066 |   -1.341 | 
     | placeopt_FE_OFC3016_i_data_bus_873/I   |  v   | i_data_bus[873] | CKND12BWP30P140LVT       | 1.290 |   1.356 |   -0.051 | 
     | placeopt_FE_OFC3016_i_data_bus_873/ZN  |  ^   | n5441           | CKND12BWP30P140LVT       | 0.077 |   1.432 |    0.026 | 
     | U13584/B2                              |  ^   | n5441           | OAI22OPTPBD2BWP30P140LVT | 0.008 |   1.441 |    0.034 | 
     | U13584/ZN                              |  v   | N20585          | OAI22OPTPBD2BWP30P140LVT | 0.016 |   1.457 |    0.050 | 
     | inner_first_stage_data_reg_reg_4009_/D |  v   | N20585          | DFQD1BWP30P140LVT        | 0.000 |   1.457 |    0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    1.033 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.051 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.060 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.079 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.091 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.101 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.104 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.115 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.131 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.153 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.160 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.173 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.190 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.193 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.203 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    1.206 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    1.213 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/I             |  ^   | CTS_35  | CKND4BWP30P140LVT  | 0.000 |  -0.193 |    1.214 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/ZN            |  v   | CTS_34  | CKND4BWP30P140LVT  | 0.008 |  -0.185 |    1.222 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/I           |  v   | CTS_34  | INVD4BWP30P140LVT  | 0.001 |  -0.184 |    1.223 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/ZN          |  ^   | CTS_31  | INVD4BWP30P140LVT  | 0.042 |  -0.142 |    1.265 | 
     | inner_first_stage_data_reg_reg_4009_/CP |  ^   | CTS_31  | DFQD1BWP30P140LVT  | 0.007 |  -0.135 |    1.272 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_2985_/CP 
Endpoint:   inner_first_stage_data_reg_reg_2985_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[873]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.112
- Setup                        -0.003
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.071
- Arrival Time                  1.470
= Slack Time                   -1.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[873]                        |  v   | i_data_bus[873] |                     |       |   0.066 |   -1.332 | 
     | placeopt_FE_OFC3016_i_data_bus_873/I   |  v   | i_data_bus[873] | CKND12BWP30P140LVT  | 1.290 |   1.356 |   -0.043 | 
     | placeopt_FE_OFC3016_i_data_bus_873/ZN  |  ^   | n5441           | CKND12BWP30P140LVT  | 0.077 |   1.432 |    0.034 | 
     | U15054/B2                              |  ^   | n5441           | OAI22D2BWP30P140LVT | 0.016 |   1.448 |    0.050 | 
     | U15054/ZN                              |  v   | N16309          | OAI22D2BWP30P140LVT | 0.021 |   1.470 |    0.071 | 
     | inner_first_stage_data_reg_reg_2985_/D |  v   | N16309          | DFQD1BWP30P140LVT   | 0.000 |   1.470 |    0.071 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    1.025 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.043 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.052 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.070 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.083 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.093 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.096 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.107 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.122 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.145 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.152 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.165 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.182 | 
     | CTS_ccl_INV_clk_G0_L7_1/I               |  ^   | CTS_42  | INVD2BWP30P140LVT  | 0.001 |  -0.216 |    1.182 | 
     | CTS_ccl_INV_clk_G0_L7_1/ZN              |  v   | CTS_22  | INVD2BWP30P140LVT  | 0.008 |  -0.208 |    1.191 | 
     | CTS_ccl_INV_clk_G0_L8_1/I               |  v   | CTS_22  | INVD4BWP30P140LVT  | 0.000 |  -0.208 |    1.191 | 
     | CTS_ccl_INV_clk_G0_L8_1/ZN              |  ^   | CTS_21  | INVD4BWP30P140LVT  | 0.009 |  -0.198 |    1.200 | 
     | CTS_cdb_INV_clk_G0_L9_3/I               |  ^   | CTS_21  | INVD2BWP30P140LVT  | 0.000 |  -0.198 |    1.200 | 
     | CTS_cdb_INV_clk_G0_L9_3/ZN              |  v   | CTS_18  | INVD2BWP30P140LVT  | 0.006 |  -0.192 |    1.207 | 
     | CTS_cdb_INV_clk_G0_L10_6/I              |  v   | CTS_18  | INVD3BWP30P140LVT  | 0.000 |  -0.192 |    1.207 | 
     | CTS_cdb_INV_clk_G0_L10_6/ZN             |  ^   | CTS_17  | INVD3BWP30P140LVT  | 0.009 |  -0.183 |    1.216 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/I            |  ^   | CTS_17  | INVD12BWP30P140LVT | 0.000 |  -0.183 |    1.216 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/ZN           |  v   | CTS_9   | INVD12BWP30P140LVT | 0.006 |  -0.176 |    1.222 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/I            |  v   | CTS_9   | INVD3BWP30P140LVT  | 0.001 |  -0.175 |    1.223 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/ZN           |  ^   | CTS_13  | INVD3BWP30P140LVT  | 0.056 |  -0.119 |    1.279 | 
     | inner_first_stage_data_reg_reg_2985_/CP |  ^   | CTS_13  | DFQD1BWP30P140LVT  | 0.007 |  -0.112 |    1.286 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_4015_/CP 
Endpoint:   inner_first_stage_data_reg_reg_4015_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[879]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.135
- Setup                        -0.005
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.050
- Arrival Time                  1.418
= Slack Time                   -1.368
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net        |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                  |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+------------------+---------------------+-------+---------+----------| 
     | i_data_bus[879]                        |  v   | i_data_bus[879]  |                     |       |   0.066 |   -1.302 | 
     | placeopt_FE_OFC830_i_data_bus_879/I    |  v   | i_data_bus[879]  | CKND12BWP30P140LVT  | 1.241 |   1.307 |   -0.061 | 
     | placeopt_FE_OFC830_i_data_bus_879/ZN   |  ^   | n4552            | CKND12BWP30P140LVT  | 0.039 |   1.347 |   -0.022 | 
     | placeopt_FE_OFC2238_n4552/I            |  ^   | n4552            | BUFFD4BWP30P140LVT  | 0.001 |   1.348 |   -0.020 | 
     | placeopt_FE_OFC2238_n4552/Z            |  ^   | FE_OFN7003_n4552 | BUFFD4BWP30P140LVT  | 0.031 |   1.379 |    0.011 | 
     | U14510/B2                              |  ^   | FE_OFN7003_n4552 | OAI22D2BWP30P140LVT | 0.021 |   1.400 |    0.032 | 
     | U14510/ZN                              |  v   | N20591           | OAI22D2BWP30P140LVT | 0.018 |   1.418 |    0.050 | 
     | inner_first_stage_data_reg_reg_4015_/D |  v   | N20591           | DFQD1BWP30P140LVT   | 0.000 |   1.418 |    0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.994 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.013 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.022 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.040 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.053 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.063 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.066 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.077 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.092 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.114 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.122 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.135 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.152 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.155 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.165 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    1.168 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    1.175 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/I             |  ^   | CTS_35  | CKND4BWP30P140LVT  | 0.000 |  -0.193 |    1.175 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/ZN            |  v   | CTS_34  | CKND4BWP30P140LVT  | 0.008 |  -0.185 |    1.184 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/I           |  v   | CTS_34  | INVD4BWP30P140LVT  | 0.001 |  -0.184 |    1.184 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/ZN          |  ^   | CTS_31  | INVD4BWP30P140LVT  | 0.042 |  -0.142 |    1.227 | 
     | inner_first_stage_data_reg_reg_4015_/CP |  ^   | CTS_31  | DFQD1BWP30P140LVT  | 0.007 |  -0.135 |    1.233 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_3503_/CP 
Endpoint:   inner_first_stage_data_reg_reg_3503_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[879]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.119
- Setup                        -0.005
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.066
- Arrival Time                  1.422
= Slack Time                   -1.356
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net        |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                  |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+------------------+---------------------+-------+---------+----------| 
     | i_data_bus[879]                        |  v   | i_data_bus[879]  |                     |       |   0.066 |   -1.290 | 
     | placeopt_FE_OFC830_i_data_bus_879/I    |  v   | i_data_bus[879]  | CKND12BWP30P140LVT  | 1.241 |   1.307 |   -0.049 | 
     | placeopt_FE_OFC830_i_data_bus_879/ZN   |  ^   | n4552            | CKND12BWP30P140LVT  | 0.039 |   1.347 |   -0.010 | 
     | placeopt_FE_OFC2238_n4552/I            |  ^   | n4552            | BUFFD4BWP30P140LVT  | 0.001 |   1.348 |   -0.009 | 
     | placeopt_FE_OFC2238_n4552/Z            |  ^   | FE_OFN7003_n4552 | BUFFD4BWP30P140LVT  | 0.031 |   1.379 |    0.022 | 
     | U15003/B2                              |  ^   | FE_OFN7003_n4552 | OAI22D2BWP30P140LVT | 0.025 |   1.404 |    0.048 | 
     | U15003/ZN                              |  v   | N18517           | OAI22D2BWP30P140LVT | 0.018 |   1.422 |    0.066 | 
     | inner_first_stage_data_reg_reg_3503_/D |  v   | N18517           | DFQD1BWP30P140LVT   | 0.000 |   1.422 |    0.066 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.982 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    1.001 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.010 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.028 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.041 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.051 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.054 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.065 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.080 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.103 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.110 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.123 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.140 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.143 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.153 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    1.156 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    1.163 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/I             |  ^   | CTS_35  | INVD6BWP30P140LVT  | 0.000 |  -0.193 |    1.163 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/ZN            |  v   | CTS_16  | INVD6BWP30P140LVT  | 0.008 |  -0.185 |    1.171 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/I            |  v   | CTS_16  | INVD3BWP30P140LVT  | 0.001 |  -0.184 |    1.173 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/ZN           |  ^   | CTS_29  | INVD3BWP30P140LVT  | 0.061 |  -0.123 |    1.233 | 
     | inner_first_stage_data_reg_reg_3503_/CP |  ^   | CTS_29  | DFQD1BWP30P140LVT  | 0.004 |  -0.119 |    1.237 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_1967_/CP 
Endpoint:   inner_first_stage_data_reg_reg_1967_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[879]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.113
- Setup                        -0.004
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.071
- Arrival Time                  1.424
= Slack Time                   -1.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net        |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                  |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+------------------+---------------------+-------+---------+----------| 
     | i_data_bus[879]                        |  v   | i_data_bus[879]  |                     |       |   0.066 |   -1.287 | 
     | placeopt_FE_OFC830_i_data_bus_879/I    |  v   | i_data_bus[879]  | CKND12BWP30P140LVT  | 1.241 |   1.307 |   -0.046 | 
     | placeopt_FE_OFC830_i_data_bus_879/ZN   |  ^   | n4552            | CKND12BWP30P140LVT  | 0.039 |   1.347 |   -0.006 | 
     | placeopt_FE_OFC2238_n4552/I            |  ^   | n4552            | BUFFD4BWP30P140LVT  | 0.001 |   1.348 |   -0.005 | 
     | placeopt_FE_OFC2238_n4552/Z            |  ^   | FE_OFN7003_n4552 | BUFFD4BWP30P140LVT  | 0.031 |   1.379 |    0.026 | 
     | U14729/B2                              |  ^   | FE_OFN7003_n4552 | OAI22D1BWP30P140LVT | 0.023 |   1.401 |    0.049 | 
     | U14729/ZN                              |  v   | N11271           | OAI22D1BWP30P140LVT | 0.022 |   1.424 |    0.071 | 
     | inner_first_stage_data_reg_reg_1967_/D |  v   | N11271           | DFQD1BWP30P140LVT   | 0.000 |   1.424 |    0.071 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.979 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.998 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.006 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.025 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.037 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.047 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.050 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.061 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.077 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.099 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.106 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.119 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.136 | 
     | CTS_ccl_INV_clk_G0_L7_1/I               |  ^   | CTS_42  | INVD2BWP30P140LVT  | 0.001 |  -0.216 |    1.137 | 
     | CTS_ccl_INV_clk_G0_L7_1/ZN              |  v   | CTS_22  | INVD2BWP30P140LVT  | 0.008 |  -0.208 |    1.145 | 
     | CTS_ccl_INV_clk_G0_L8_1/I               |  v   | CTS_22  | INVD4BWP30P140LVT  | 0.000 |  -0.208 |    1.145 | 
     | CTS_ccl_INV_clk_G0_L8_1/ZN              |  ^   | CTS_21  | INVD4BWP30P140LVT  | 0.009 |  -0.198 |    1.155 | 
     | CTS_cdb_INV_clk_G0_L9_3/I               |  ^   | CTS_21  | INVD2BWP30P140LVT  | 0.000 |  -0.198 |    1.155 | 
     | CTS_cdb_INV_clk_G0_L9_3/ZN              |  v   | CTS_18  | INVD2BWP30P140LVT  | 0.006 |  -0.192 |    1.161 | 
     | CTS_cdb_INV_clk_G0_L10_6/I              |  v   | CTS_18  | INVD3BWP30P140LVT  | 0.000 |  -0.192 |    1.161 | 
     | CTS_cdb_INV_clk_G0_L10_6/ZN             |  ^   | CTS_17  | INVD3BWP30P140LVT  | 0.009 |  -0.183 |    1.170 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/I            |  ^   | CTS_17  | INVD12BWP30P140LVT | 0.000 |  -0.183 |    1.170 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/ZN           |  v   | CTS_9   | INVD12BWP30P140LVT | 0.006 |  -0.176 |    1.176 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/I            |  v   | CTS_9   | INVD3BWP30P140LVT  | 0.001 |  -0.175 |    1.177 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/ZN           |  ^   | CTS_13  | INVD3BWP30P140LVT  | 0.056 |  -0.119 |    1.233 | 
     | inner_first_stage_data_reg_reg_1967_/CP |  ^   | CTS_13  | DFQD1BWP30P140LVT  | 0.007 |  -0.113 |    1.240 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_431_/CP 
Endpoint:   inner_first_stage_data_reg_reg_431_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[879]                       (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.113
- Setup                        -0.000
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.067
- Arrival Time                  1.420
= Slack Time                   -1.353
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |       Net        |        Cell         | Delay | Arrival | Required | 
     |                                       |      |                  |                     |       |  Time   |   Time   | 
     |---------------------------------------+------+------------------+---------------------+-------+---------+----------| 
     | i_data_bus[879]                       |  v   | i_data_bus[879]  |                     |       |   0.066 |   -1.287 | 
     | placeopt_FE_OFC830_i_data_bus_879/I   |  v   | i_data_bus[879]  | CKND12BWP30P140LVT  | 1.241 |   1.307 |   -0.045 | 
     | placeopt_FE_OFC830_i_data_bus_879/ZN  |  ^   | n4552            | CKND12BWP30P140LVT  | 0.039 |   1.347 |   -0.006 | 
     | placeopt_FE_OFC2238_n4552/I           |  ^   | n4552            | BUFFD4BWP30P140LVT  | 0.001 |   1.348 |   -0.005 | 
     | placeopt_FE_OFC2238_n4552/Z           |  ^   | FE_OFN7003_n4552 | BUFFD4BWP30P140LVT  | 0.031 |   1.379 |    0.026 | 
     | U14079/A2                             |  ^   | FE_OFN7003_n4552 | OAI22D1BWP30P140LVT | 0.022 |   1.401 |    0.048 | 
     | U14079/ZN                             |  v   | N2869            | OAI22D1BWP30P140LVT | 0.019 |   1.420 |    0.067 | 
     | inner_first_stage_data_reg_reg_431_/D |  v   | N2869            | DFQD4BWP30P140LVT   | 0.000 |   1.420 |    0.067 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                        |      |         |                    |       |  Time   |   Time   | 
     |----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                    |  ^   | clk     |                    |       |  -0.374 |    0.979 | 
     | CTS_ccl_INV_clk_G0_L1_1/I              |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.997 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN             |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    1.006 | 
     | CTS_ccl_INV_clk_G0_L2_1/I              |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.025 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN             |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.037 | 
     | CTS_ccl_INV_clk_G0_L3_1/I              |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.047 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN             |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.050 | 
     | CTS_ccl_INV_clk_G0_L4_1/I              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.061 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN             |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.077 | 
     | CTS_ccl_INV_clk_G0_L5_1/I              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.099 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN             |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.106 | 
     | CTS_ccl_INV_clk_G0_L6_1/I              |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.119 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN             |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.136 | 
     | CTS_ccl_INV_clk_G0_L7_1/I              |  ^   | CTS_42  | INVD2BWP30P140LVT  | 0.001 |  -0.216 |    1.137 | 
     | CTS_ccl_INV_clk_G0_L7_1/ZN             |  v   | CTS_22  | INVD2BWP30P140LVT  | 0.008 |  -0.208 |    1.145 | 
     | CTS_ccl_INV_clk_G0_L8_1/I              |  v   | CTS_22  | INVD4BWP30P140LVT  | 0.000 |  -0.208 |    1.145 | 
     | CTS_ccl_INV_clk_G0_L8_1/ZN             |  ^   | CTS_21  | INVD4BWP30P140LVT  | 0.009 |  -0.198 |    1.155 | 
     | CTS_cdb_INV_clk_G0_L9_3/I              |  ^   | CTS_21  | INVD2BWP30P140LVT  | 0.000 |  -0.198 |    1.155 | 
     | CTS_cdb_INV_clk_G0_L9_3/ZN             |  v   | CTS_18  | INVD2BWP30P140LVT  | 0.006 |  -0.192 |    1.161 | 
     | CTS_cdb_INV_clk_G0_L10_6/I             |  v   | CTS_18  | INVD3BWP30P140LVT  | 0.000 |  -0.192 |    1.161 | 
     | CTS_cdb_INV_clk_G0_L10_6/ZN            |  ^   | CTS_17  | INVD3BWP30P140LVT  | 0.009 |  -0.183 |    1.170 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/I           |  ^   | CTS_17  | INVD12BWP30P140LVT | 0.000 |  -0.183 |    1.170 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/ZN          |  v   | CTS_9   | INVD12BWP30P140LVT | 0.006 |  -0.176 |    1.176 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/I           |  v   | CTS_9   | INVD3BWP30P140LVT  | 0.001 |  -0.175 |    1.177 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/ZN          |  ^   | CTS_13  | INVD3BWP30P140LVT  | 0.056 |  -0.119 |    1.233 | 
     | inner_first_stage_data_reg_reg_431_/CP |  ^   | CTS_13  | DFQD4BWP30P140LVT  | 0.007 |  -0.113 |    1.240 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_2991_/CP 
Endpoint:   inner_first_stage_data_reg_reg_2991_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[879]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.112
- Setup                        -0.005
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.073
- Arrival Time                  1.418
= Slack Time                   -1.345
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net        |           Cell           | Delay | Arrival | Required | 
     |                                        |      |                  |                          |       |  Time   |   Time   | 
     |----------------------------------------+------+------------------+--------------------------+-------+---------+----------| 
     | i_data_bus[879]                        |  v   | i_data_bus[879]  |                          |       |   0.066 |   -1.279 | 
     | placeopt_FE_OFC830_i_data_bus_879/I    |  v   | i_data_bus[879]  | CKND12BWP30P140LVT       | 1.241 |   1.307 |   -0.037 | 
     | placeopt_FE_OFC830_i_data_bus_879/ZN   |  ^   | n4552            | CKND12BWP30P140LVT       | 0.039 |   1.347 |    0.002 | 
     | placeopt_FE_OFC2238_n4552/I            |  ^   | n4552            | BUFFD4BWP30P140LVT       | 0.001 |   1.348 |    0.003 | 
     | placeopt_FE_OFC2238_n4552/Z            |  ^   | FE_OFN7003_n4552 | BUFFD4BWP30P140LVT       | 0.031 |   1.379 |    0.034 | 
     | U15069/B2                              |  ^   | FE_OFN7003_n4552 | OAI22OPTPBD4BWP30P140LVT | 0.025 |   1.403 |    0.059 | 
     | U15069/ZN                              |  v   | N16315           | OAI22OPTPBD4BWP30P140LVT | 0.015 |   1.418 |    0.073 | 
     | inner_first_stage_data_reg_reg_2991_/D |  v   | N16315           | DFQD1BWP30P140LVT        | 0.000 |   1.418 |    0.073 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.971 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.989 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.998 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.017 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.029 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.039 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.042 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.053 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.091 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.098 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.111 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.128 | 
     | CTS_ccl_INV_clk_G0_L7_1/I               |  ^   | CTS_42  | INVD2BWP30P140LVT  | 0.001 |  -0.216 |    1.129 | 
     | CTS_ccl_INV_clk_G0_L7_1/ZN              |  v   | CTS_22  | INVD2BWP30P140LVT  | 0.008 |  -0.208 |    1.137 | 
     | CTS_ccl_INV_clk_G0_L8_1/I               |  v   | CTS_22  | INVD4BWP30P140LVT  | 0.000 |  -0.208 |    1.137 | 
     | CTS_ccl_INV_clk_G0_L8_1/ZN              |  ^   | CTS_21  | INVD4BWP30P140LVT  | 0.009 |  -0.198 |    1.147 | 
     | CTS_cdb_INV_clk_G0_L9_3/I               |  ^   | CTS_21  | INVD2BWP30P140LVT  | 0.000 |  -0.198 |    1.147 | 
     | CTS_cdb_INV_clk_G0_L9_3/ZN              |  v   | CTS_18  | INVD2BWP30P140LVT  | 0.006 |  -0.192 |    1.153 | 
     | CTS_cdb_INV_clk_G0_L10_6/I              |  v   | CTS_18  | INVD3BWP30P140LVT  | 0.000 |  -0.192 |    1.153 | 
     | CTS_cdb_INV_clk_G0_L10_6/ZN             |  ^   | CTS_17  | INVD3BWP30P140LVT  | 0.009 |  -0.183 |    1.162 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/I            |  ^   | CTS_17  | INVD12BWP30P140LVT | 0.000 |  -0.183 |    1.162 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/ZN           |  v   | CTS_9   | INVD12BWP30P140LVT | 0.006 |  -0.176 |    1.168 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/I            |  v   | CTS_9   | INVD3BWP30P140LVT  | 0.001 |  -0.175 |    1.169 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/ZN           |  ^   | CTS_13  | INVD3BWP30P140LVT  | 0.056 |  -0.119 |    1.225 | 
     | inner_first_stage_data_reg_reg_2991_/CP |  ^   | CTS_13  | DFQD1BWP30P140LVT  | 0.007 |  -0.112 |    1.233 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_1455_/CP 
Endpoint:   inner_first_stage_data_reg_reg_1455_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[879]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.126
- Setup                        -0.005
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.059
- Arrival Time                  1.400
= Slack Time                   -1.341
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net        |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                  |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+------------------+---------------------+-------+---------+----------| 
     | i_data_bus[879]                        |  v   | i_data_bus[879]  |                     |       |   0.066 |   -1.275 | 
     | placeopt_FE_OFC830_i_data_bus_879/I    |  v   | i_data_bus[879]  | CKND12BWP30P140LVT  | 1.241 |   1.307 |   -0.034 | 
     | placeopt_FE_OFC830_i_data_bus_879/ZN   |  ^   | n4552            | CKND12BWP30P140LVT  | 0.039 |   1.347 |    0.005 | 
     | placeopt_FE_OFC2238_n4552/I            |  ^   | n4552            | BUFFD4BWP30P140LVT  | 0.001 |   1.348 |    0.007 | 
     | placeopt_FE_OFC2238_n4552/Z            |  ^   | FE_OFN7003_n4552 | BUFFD4BWP30P140LVT  | 0.031 |   1.379 |    0.038 | 
     | U14758/B2                              |  ^   | FE_OFN7003_n4552 | OAI22D2BWP30P140LVT | 0.004 |   1.383 |    0.042 | 
     | U14758/ZN                              |  v   | N9069            | OAI22D2BWP30P140LVT | 0.017 |   1.400 |    0.059 | 
     | inner_first_stage_data_reg_reg_1455_/D |  v   | N9069            | DFQD1BWP30P140LVT   | 0.000 |   1.400 |    0.059 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.967 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.986 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.995 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    1.013 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    1.026 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.036 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.039 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.050 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.065 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.087 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.095 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.108 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.125 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.128 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.138 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/I             |  v   | CTS_39  | INVD3BWP30P140LVT  | 0.007 |  -0.196 |    1.145 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/ZN            |  ^   | CTS_26  | INVD3BWP30P140LVT  | 0.067 |  -0.130 |    1.211 | 
     | inner_first_stage_data_reg_reg_1455_/CP |  ^   | CTS_26  | DFQD1BWP30P140LVT  | 0.004 |  -0.126 |    1.215 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_943_/CP 
Endpoint:   inner_first_stage_data_reg_reg_943_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[879]                       (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.125
- Setup                        -0.005
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.059
- Arrival Time                  1.367
= Slack Time                   -1.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                       |      |                 |                     |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[879]                       |  v   | i_data_bus[879] |                     |       |   0.066 |   -1.242 | 
     | placeopt_FE_OFC830_i_data_bus_879/I   |  v   | i_data_bus[879] | CKND12BWP30P140LVT  | 1.241 |   1.307 |   -0.001 | 
     | placeopt_FE_OFC830_i_data_bus_879/ZN  |  ^   | n4552           | CKND12BWP30P140LVT  | 0.039 |   1.347 |    0.039 | 
     | U13493/B2                             |  ^   | n4552           | OAI22D2BWP30P140LVT | 0.001 |   1.348 |    0.040 | 
     | U13493/ZN                             |  v   | N5971           | OAI22D2BWP30P140LVT | 0.020 |   1.367 |    0.059 | 
     | inner_first_stage_data_reg_reg_943_/D |  v   | N5971           | DFQD1BWP30P140LVT   | 0.000 |   1.367 |    0.059 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                        |      |         |                    |       |  Time   |   Time   | 
     |----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                    |  ^   | clk     |                    |       |  -0.374 |    0.934 | 
     | CTS_ccl_INV_clk_G0_L1_1/I              |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.953 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN             |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.961 | 
     | CTS_ccl_INV_clk_G0_L2_1/I              |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.980 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN             |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.992 | 
     | CTS_ccl_INV_clk_G0_L3_1/I              |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.002 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN             |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.006 | 
     | CTS_ccl_INV_clk_G0_L4_1/I              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.016 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN             |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.032 | 
     | CTS_ccl_INV_clk_G0_L5_1/I              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.054 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN             |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.061 | 
     | CTS_ccl_INV_clk_G0_L6_1/I              |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.074 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN             |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.091 | 
     | CTS_ccl_INV_clk_G0_L7_2/I              |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.095 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN             |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.105 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/I            |  v   | CTS_39  | INVD3BWP30P140LVT  | 0.007 |  -0.196 |    1.112 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/ZN           |  ^   | CTS_26  | INVD3BWP30P140LVT  | 0.067 |  -0.130 |    1.178 | 
     | inner_first_stage_data_reg_reg_943_/CP |  ^   | CTS_26  | DFQD1BWP30P140LVT  | 0.004 |  -0.125 |    1.183 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_2479_/CP 
Endpoint:   inner_first_stage_data_reg_reg_2479_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[879]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.118
- Setup                        -0.000
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.062
- Arrival Time                  1.370
= Slack Time                   -1.308
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[879]                        |  v   | i_data_bus[879] |                     |       |   0.066 |   -1.242 | 
     | placeopt_FE_OFC830_i_data_bus_879/I    |  v   | i_data_bus[879] | CKND12BWP30P140LVT  | 1.241 |   1.307 |   -0.001 | 
     | placeopt_FE_OFC830_i_data_bus_879/ZN   |  ^   | n4552           | CKND12BWP30P140LVT  | 0.039 |   1.347 |    0.039 | 
     | U14728/B2                              |  ^   | n4552           | OAI22D2BWP30P140LVT | 0.001 |   1.348 |    0.040 | 
     | U14728/ZN                              |  v   | N13345          | OAI22D2BWP30P140LVT | 0.022 |   1.369 |    0.062 | 
     | inner_first_stage_data_reg_reg_2479_/D |  v   | N13345          | DFQD4BWP30P140LVT   | 0.000 |   1.370 |    0.062 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.934 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.953 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.961 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.980 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.992 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    1.002 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    1.005 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.016 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.032 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.054 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.061 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.074 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.091 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.095 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.105 | 
     | CTS_ccl_a_INV_clk_G0_L8_2/I             |  v   | CTS_39  | INVD3BWP30P140LVT  | 0.010 |  -0.194 |    1.114 | 
     | CTS_ccl_a_INV_clk_G0_L8_2/ZN            |  ^   | CTS_24  | INVD3BWP30P140LVT  | 0.067 |  -0.127 |    1.181 | 
     | inner_first_stage_data_reg_reg_2479_/CP |  ^   | CTS_24  | DFQD4BWP30P140LVT  | 0.008 |  -0.118 |    1.189 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_944_/CP 
Endpoint:   inner_first_stage_data_reg_reg_944_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[848]                       (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.135
- Setup                         0.002
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.043
- Arrival Time                  1.338
= Slack Time                   -1.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                       |      |                 |                     |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[848]                       |  v   | i_data_bus[848] |                     |       |   0.066 |   -1.229 | 
     | placeopt_FE_OFC1027_i_data_bus_848/I  |  v   | i_data_bus[848] | INVD6BWP30P140LVT   | 1.140 |   1.206 |   -0.089 | 
     | placeopt_FE_OFC1027_i_data_bus_848/ZN |  ^   | n5470           | INVD6BWP30P140LVT   | 0.097 |   1.303 |    0.008 | 
     | U17059/A1                             |  ^   | n5470           | OAI22D2BWP30P140LVT | 0.018 |   1.320 |    0.026 | 
     | U17059/ZN                             |  v   | N5972           | OAI22D2BWP30P140LVT | 0.018 |   1.338 |    0.043 | 
     | inner_first_stage_data_reg_reg_944_/D |  v   | N5972           | DFQD4BWP30P140LVT   | 0.000 |   1.338 |    0.043 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                        |      |         |                    |       |  Time   |   Time   | 
     |----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                    |  ^   | clk     |                    |       |  -0.374 |    0.921 | 
     | CTS_ccl_INV_clk_G0_L1_1/I              |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.939 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN             |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.948 | 
     | CTS_ccl_INV_clk_G0_L2_1/I              |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.966 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN             |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.979 | 
     | CTS_ccl_INV_clk_G0_L3_1/I              |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.989 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN             |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.992 | 
     | CTS_ccl_INV_clk_G0_L4_1/I              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    1.003 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN             |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.019 | 
     | CTS_ccl_INV_clk_G0_L5_1/I              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.041 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN             |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.048 | 
     | CTS_ccl_INV_clk_G0_L6_1/I              |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.061 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN             |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.078 | 
     | CTS_ccl_INV_clk_G0_L7_2/I              |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.081 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN             |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.091 | 
     | CTS_cdb_INV_clk_G0_L8_7/I              |  v   | CTS_39  | INVD9BWP30P140LVT  | 0.001 |  -0.202 |    1.092 | 
     | CTS_cdb_INV_clk_G0_L8_7/ZN             |  ^   | CTS_38  | INVD9BWP30P140LVT  | 0.006 |  -0.196 |    1.098 | 
     | CTS_cdb_INV_clk_G0_L9_6/I              |  ^   | CTS_38  | INVD6BWP30P140LVT  | 0.000 |  -0.196 |    1.099 | 
     | CTS_cdb_INV_clk_G0_L9_6/ZN             |  v   | CTS_28  | INVD6BWP30P140LVT  | 0.006 |  -0.190 |    1.104 | 
     | CTS_ccl_a_INV_clk_G0_L10_15/I          |  v   | CTS_28  | INVD4BWP30P140LVT  | 0.004 |  -0.186 |    1.109 | 
     | CTS_ccl_a_INV_clk_G0_L10_15/ZN         |  ^   | CTS_37  | INVD4BWP30P140LVT  | 0.042 |  -0.144 |    1.150 | 
     | inner_first_stage_data_reg_reg_944_/CP |  ^   | CTS_37  | DFQD4BWP30P140LVT  | 0.009 |  -0.135 |    1.159 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_4016_/CP 
Endpoint:   inner_first_stage_data_reg_reg_4016_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[848]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.135
- Setup                        -0.003
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.048
- Arrival Time                  1.335
= Slack Time                   -1.286
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[848]                        |  v   | i_data_bus[848] |                     |       |   0.066 |   -1.220 | 
     | placeopt_FE_OFC1027_i_data_bus_848/I   |  v   | i_data_bus[848] | INVD6BWP30P140LVT   | 1.140 |   1.206 |   -0.081 | 
     | placeopt_FE_OFC1027_i_data_bus_848/ZN  |  ^   | n5470           | INVD6BWP30P140LVT   | 0.097 |   1.303 |    0.016 | 
     | U14405/A1                              |  ^   | n5470           | OAI22D2BWP30P140LVT | 0.014 |   1.317 |    0.031 | 
     | U14405/ZN                              |  v   | N20592          | OAI22D2BWP30P140LVT | 0.018 |   1.335 |    0.048 | 
     | inner_first_stage_data_reg_reg_4016_/D |  v   | N20592          | DFQD1BWP30P140LVT   | 0.000 |   1.335 |    0.048 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.913 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.931 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.940 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.958 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.971 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.981 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.984 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.995 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.011 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.033 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.040 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.053 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.070 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.073 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.083 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    1.086 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    1.093 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/I             |  ^   | CTS_35  | CKND4BWP30P140LVT  | 0.000 |  -0.193 |    1.094 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/ZN            |  v   | CTS_34  | CKND4BWP30P140LVT  | 0.008 |  -0.185 |    1.102 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/I           |  v   | CTS_34  | INVD4BWP30P140LVT  | 0.001 |  -0.184 |    1.103 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/ZN          |  ^   | CTS_31  | INVD4BWP30P140LVT  | 0.042 |  -0.142 |    1.145 | 
     | inner_first_stage_data_reg_reg_4016_/CP |  ^   | CTS_31  | DFQD1BWP30P140LVT  | 0.007 |  -0.135 |    1.152 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_2480_/CP 
Endpoint:   inner_first_stage_data_reg_reg_2480_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[848]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.123
- Setup                         0.002
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.056
- Arrival Time                  1.339
= Slack Time                   -1.283
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[848]                        |  v   | i_data_bus[848] |                     |       |   0.066 |   -1.217 | 
     | placeopt_FE_OFC1027_i_data_bus_848/I   |  v   | i_data_bus[848] | INVD6BWP30P140LVT   | 1.140 |   1.206 |   -0.078 | 
     | placeopt_FE_OFC1027_i_data_bus_848/ZN  |  ^   | n5470           | INVD6BWP30P140LVT   | 0.097 |   1.303 |    0.019 | 
     | U14695/A1                              |  ^   | n5470           | OAI22D2BWP30P140LVT | 0.019 |   1.322 |    0.038 | 
     | U14695/ZN                              |  v   | N13346          | OAI22D2BWP30P140LVT | 0.017 |   1.339 |    0.056 | 
     | inner_first_stage_data_reg_reg_2480_/D |  v   | N13346          | DFQD4BWP30P140LVT   | 0.000 |   1.339 |    0.056 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.910 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.928 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.937 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.955 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.968 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.978 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.981 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.992 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.008 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.030 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.037 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.050 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.067 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.070 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.080 | 
     | CTS_ccl_a_INV_clk_G0_L8_2/I             |  v   | CTS_39  | INVD3BWP30P140LVT  | 0.010 |  -0.194 |    1.090 | 
     | CTS_ccl_a_INV_clk_G0_L8_2/ZN            |  ^   | CTS_24  | INVD3BWP30P140LVT  | 0.067 |  -0.127 |    1.157 | 
     | inner_first_stage_data_reg_reg_2480_/CP |  ^   | CTS_24  | DFQD4BWP30P140LVT  | 0.004 |  -0.123 |    1.161 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_1456_/CP 
Endpoint:   inner_first_stage_data_reg_reg_1456_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[848]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.126
- Setup                        -0.002
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.056
- Arrival Time                  1.338
= Slack Time                   -1.282
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[848]                        |  v   | i_data_bus[848] |                     |       |   0.066 |   -1.216 | 
     | placeopt_FE_OFC1027_i_data_bus_848/I   |  v   | i_data_bus[848] | INVD6BWP30P140LVT   | 1.140 |   1.206 |   -0.076 | 
     | placeopt_FE_OFC1027_i_data_bus_848/ZN  |  ^   | n5470           | INVD6BWP30P140LVT   | 0.097 |   1.303 |    0.021 | 
     | U14708/A1                              |  ^   | n5470           | OAI22D2BWP30P140LVT | 0.017 |   1.320 |    0.038 | 
     | U14708/ZN                              |  v   | N9070           | OAI22D2BWP30P140LVT | 0.018 |   1.338 |    0.056 | 
     | inner_first_stage_data_reg_reg_1456_/D |  v   | N9070           | DFQD1BWP30P140LVT   | 0.000 |   1.338 |    0.056 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.908 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.927 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.936 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.954 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.967 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.977 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.980 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.991 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.006 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.028 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.036 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.049 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.066 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.069 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.079 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/I             |  v   | CTS_39  | INVD3BWP30P140LVT  | 0.007 |  -0.196 |    1.086 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/ZN            |  ^   | CTS_26  | INVD3BWP30P140LVT  | 0.067 |  -0.130 |    1.152 | 
     | inner_first_stage_data_reg_reg_1456_/CP |  ^   | CTS_26  | DFQD1BWP30P140LVT  | 0.004 |  -0.126 |    1.156 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_3504_/CP 
Endpoint:   inner_first_stage_data_reg_reg_3504_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[848]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.118
- Setup                         0.002
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.060
- Arrival Time                  1.341
= Slack Time                   -1.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[848]                        |  v   | i_data_bus[848] |                     |       |   0.066 |   -1.215 | 
     | placeopt_FE_OFC1027_i_data_bus_848/I   |  v   | i_data_bus[848] | INVD6BWP30P140LVT   | 1.140 |   1.206 |   -0.075 | 
     | placeopt_FE_OFC1027_i_data_bus_848/ZN  |  ^   | n5470           | INVD6BWP30P140LVT   | 0.097 |   1.303 |    0.022 | 
     | U14986/A1                              |  ^   | n5470           | OAI22D2BWP30P140LVT | 0.020 |   1.323 |    0.043 | 
     | U14986/ZN                              |  v   | N18518          | OAI22D2BWP30P140LVT | 0.018 |   1.341 |    0.060 | 
     | inner_first_stage_data_reg_reg_3504_/D |  v   | N18518          | DFQD4BWP30P140LVT   | 0.000 |   1.341 |    0.060 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.907 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.925 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.934 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.952 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.965 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.975 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.978 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.989 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.005 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.027 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.034 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.047 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.064 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.067 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.077 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    1.080 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    1.087 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/I             |  ^   | CTS_35  | INVD6BWP30P140LVT  | 0.000 |  -0.193 |    1.088 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/ZN            |  v   | CTS_16  | INVD6BWP30P140LVT  | 0.008 |  -0.185 |    1.095 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/I            |  v   | CTS_16  | INVD3BWP30P140LVT  | 0.001 |  -0.184 |    1.097 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/ZN           |  ^   | CTS_29  | INVD3BWP30P140LVT  | 0.061 |  -0.123 |    1.157 | 
     | inner_first_stage_data_reg_reg_3504_/CP |  ^   | CTS_29  | DFQD4BWP30P140LVT  | 0.005 |  -0.118 |    1.163 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_1968_/CP 
Endpoint:   inner_first_stage_data_reg_reg_1968_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[848]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.115
- Setup                        -0.001
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.066
- Arrival Time                  1.344
= Slack Time                   -1.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[848]                        |  v   | i_data_bus[848] |                     |       |   0.066 |   -1.212 | 
     | placeopt_FE_OFC1027_i_data_bus_848/I   |  v   | i_data_bus[848] | INVD6BWP30P140LVT   | 1.140 |   1.206 |   -0.072 | 
     | placeopt_FE_OFC1027_i_data_bus_848/ZN  |  ^   | n5470           | INVD6BWP30P140LVT   | 0.097 |   1.303 |    0.025 | 
     | U14693/A1                              |  ^   | n5470           | OAI22D1BWP30P140LVT | 0.017 |   1.320 |    0.042 | 
     | U14693/ZN                              |  v   | N11272          | OAI22D1BWP30P140LVT | 0.023 |   1.344 |    0.065 | 
     | inner_first_stage_data_reg_reg_1968_/D |  v   | N11272          | DFQD1BWP30P140LVT   | 0.000 |   1.344 |    0.066 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.904 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.923 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.931 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.950 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.962 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.972 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.976 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.986 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    1.002 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.024 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.031 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.044 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.061 | 
     | CTS_ccl_INV_clk_G0_L7_1/I               |  ^   | CTS_42  | INVD2BWP30P140LVT  | 0.001 |  -0.216 |    1.062 | 
     | CTS_ccl_INV_clk_G0_L7_1/ZN              |  v   | CTS_22  | INVD2BWP30P140LVT  | 0.008 |  -0.208 |    1.070 | 
     | CTS_ccl_INV_clk_G0_L8_1/I               |  v   | CTS_22  | INVD4BWP30P140LVT  | 0.000 |  -0.208 |    1.070 | 
     | CTS_ccl_INV_clk_G0_L8_1/ZN              |  ^   | CTS_21  | INVD4BWP30P140LVT  | 0.009 |  -0.198 |    1.080 | 
     | CTS_cdb_INV_clk_G0_L9_3/I               |  ^   | CTS_21  | INVD2BWP30P140LVT  | 0.000 |  -0.198 |    1.080 | 
     | CTS_cdb_INV_clk_G0_L9_3/ZN              |  v   | CTS_18  | INVD2BWP30P140LVT  | 0.006 |  -0.192 |    1.086 | 
     | CTS_cdb_INV_clk_G0_L10_6/I              |  v   | CTS_18  | INVD3BWP30P140LVT  | 0.000 |  -0.192 |    1.086 | 
     | CTS_cdb_INV_clk_G0_L10_6/ZN             |  ^   | CTS_17  | INVD3BWP30P140LVT  | 0.009 |  -0.183 |    1.095 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/I            |  ^   | CTS_17  | INVD12BWP30P140LVT | 0.000 |  -0.183 |    1.095 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/ZN           |  v   | CTS_9   | INVD12BWP30P140LVT | 0.006 |  -0.176 |    1.102 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/I            |  v   | CTS_9   | INVD3BWP30P140LVT  | 0.001 |  -0.175 |    1.103 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/ZN           |  ^   | CTS_13  | INVD3BWP30P140LVT  | 0.056 |  -0.119 |    1.159 | 
     | inner_first_stage_data_reg_reg_1968_/CP |  ^   | CTS_13  | DFQD1BWP30P140LVT  | 0.004 |  -0.115 |    1.163 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_2992_/CP 
Endpoint:   inner_first_stage_data_reg_reg_2992_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[848]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.118
- Setup                        -0.003
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.065
- Arrival Time                  1.340
= Slack Time                   -1.275
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[848]                        |  v   | i_data_bus[848] |                     |       |   0.066 |   -1.209 | 
     | placeopt_FE_OFC1027_i_data_bus_848/I   |  v   | i_data_bus[848] | INVD6BWP30P140LVT   | 1.140 |   1.206 |   -0.069 | 
     | placeopt_FE_OFC1027_i_data_bus_848/ZN  |  ^   | n5470           | INVD6BWP30P140LVT   | 0.097 |   1.303 |    0.028 | 
     | U15061/A1                              |  ^   | n5470           | OAI22D2BWP30P140LVT | 0.020 |   1.322 |    0.047 | 
     | U15061/ZN                              |  v   | N16316          | OAI22D2BWP30P140LVT | 0.017 |   1.340 |    0.065 | 
     | inner_first_stage_data_reg_reg_2992_/D |  v   | N16316          | DFQD1BWP30P140LVT   | 0.000 |   1.340 |    0.065 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.901 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.920 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.928 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.947 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.959 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.969 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.973 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.983 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.999 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.021 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.028 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.041 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.058 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    1.062 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    1.072 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    1.074 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    1.082 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/I             |  ^   | CTS_35  | INVD6BWP30P140LVT  | 0.000 |  -0.193 |    1.082 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/ZN            |  v   | CTS_16  | INVD6BWP30P140LVT  | 0.008 |  -0.185 |    1.090 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/I            |  v   | CTS_16  | INVD3BWP30P140LVT  | 0.001 |  -0.184 |    1.091 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/ZN           |  ^   | CTS_29  | INVD3BWP30P140LVT  | 0.061 |  -0.123 |    1.152 | 
     | inner_first_stage_data_reg_reg_2992_/CP |  ^   | CTS_29  | DFQD1BWP30P140LVT  | 0.005 |  -0.118 |    1.157 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_432_/CP 
Endpoint:   inner_first_stage_data_reg_reg_432_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[848]                       (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.113
- Setup                        -0.003
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.070
- Arrival Time                  1.341
= Slack Time                   -1.271
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                       |      |                 |                     |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[848]                       |  v   | i_data_bus[848] |                     |       |   0.066 |   -1.205 | 
     | placeopt_FE_OFC1027_i_data_bus_848/I  |  v   | i_data_bus[848] | INVD6BWP30P140LVT   | 1.140 |   1.206 |   -0.065 | 
     | placeopt_FE_OFC1027_i_data_bus_848/ZN |  ^   | n5470           | INVD6BWP30P140LVT   | 0.097 |   1.303 |    0.032 | 
     | U14102/B2                             |  ^   | n5470           | OAI22D2BWP30P140LVT | 0.017 |   1.320 |    0.049 | 
     | U14102/ZN                             |  v   | N2870           | OAI22D2BWP30P140LVT | 0.021 |   1.341 |    0.070 | 
     | inner_first_stage_data_reg_reg_432_/D |  v   | N2870           | DFQD1BWP30P140LVT   | 0.000 |   1.341 |    0.070 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                        |      |         |                    |       |  Time   |   Time   | 
     |----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                    |  ^   | clk     |                    |       |  -0.374 |    0.897 | 
     | CTS_ccl_INV_clk_G0_L1_1/I              |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.915 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN             |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.924 | 
     | CTS_ccl_INV_clk_G0_L2_1/I              |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.942 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN             |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.955 | 
     | CTS_ccl_INV_clk_G0_L3_1/I              |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.965 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN             |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.968 | 
     | CTS_ccl_INV_clk_G0_L4_1/I              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.979 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN             |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.995 | 
     | CTS_ccl_INV_clk_G0_L5_1/I              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    1.017 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN             |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    1.024 | 
     | CTS_ccl_INV_clk_G0_L6_1/I              |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    1.037 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN             |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    1.054 | 
     | CTS_ccl_INV_clk_G0_L7_1/I              |  ^   | CTS_42  | INVD2BWP30P140LVT  | 0.001 |  -0.216 |    1.054 | 
     | CTS_ccl_INV_clk_G0_L7_1/ZN             |  v   | CTS_22  | INVD2BWP30P140LVT  | 0.008 |  -0.208 |    1.063 | 
     | CTS_ccl_INV_clk_G0_L8_1/I              |  v   | CTS_22  | INVD4BWP30P140LVT  | 0.000 |  -0.208 |    1.063 | 
     | CTS_ccl_INV_clk_G0_L8_1/ZN             |  ^   | CTS_21  | INVD4BWP30P140LVT  | 0.009 |  -0.198 |    1.072 | 
     | CTS_cdb_INV_clk_G0_L9_3/I              |  ^   | CTS_21  | INVD2BWP30P140LVT  | 0.000 |  -0.198 |    1.073 | 
     | CTS_cdb_INV_clk_G0_L9_3/ZN             |  v   | CTS_18  | INVD2BWP30P140LVT  | 0.006 |  -0.192 |    1.079 | 
     | CTS_cdb_INV_clk_G0_L10_6/I             |  v   | CTS_18  | INVD3BWP30P140LVT  | 0.000 |  -0.192 |    1.079 | 
     | CTS_cdb_INV_clk_G0_L10_6/ZN            |  ^   | CTS_17  | INVD3BWP30P140LVT  | 0.009 |  -0.183 |    1.088 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/I           |  ^   | CTS_17  | INVD12BWP30P140LVT | 0.000 |  -0.183 |    1.088 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/ZN          |  v   | CTS_9   | INVD12BWP30P140LVT | 0.006 |  -0.176 |    1.094 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/I           |  v   | CTS_9   | INVD3BWP30P140LVT  | 0.001 |  -0.175 |    1.095 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/ZN          |  ^   | CTS_13  | INVD3BWP30P140LVT  | 0.056 |  -0.119 |    1.151 | 
     | inner_first_stage_data_reg_reg_432_/CP |  ^   | CTS_13  | DFQD1BWP30P140LVT  | 0.007 |  -0.113 |    1.158 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_393_/CP 
Endpoint:   inner_first_stage_data_reg_reg_393_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[809]                       (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.139
- Setup                         0.003
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.038
- Arrival Time                  1.214
= Slack Time                   -1.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                       |      |                 |                     |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[809]                       |  v   | i_data_bus[809] |                     |       |   0.066 |   -1.110 | 
     | placeopt_FE_OFC3082_i_data_bus_809/I  |  v   | i_data_bus[809] | CKND6BWP30P140LVT   | 1.007 |   1.073 |   -0.103 | 
     | placeopt_FE_OFC3082_i_data_bus_809/ZN |  ^   | n6122           | CKND6BWP30P140LVT   | 0.096 |   1.169 |   -0.007 | 
     | U13993/A2                             |  ^   | n6122           | OAI22D2BWP30P140LVT | 0.020 |   1.190 |    0.014 | 
     | U13993/ZN                             |  v   | N2724           | OAI22D2BWP30P140LVT | 0.024 |   1.214 |    0.038 | 
     | inner_first_stage_data_reg_reg_393_/D |  v   | N2724           | DFQD4BWP30P140LVT   | 0.000 |   1.214 |    0.038 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                        |      |         |                    |       |  Time   |   Time   | 
     |----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                    |  ^   | clk     |                    |       |  -0.374 |    0.802 | 
     | CTS_ccl_INV_clk_G0_L1_1/I              |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.821 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN             |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.830 | 
     | CTS_ccl_INV_clk_G0_L2_1/I              |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.848 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN             |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.861 | 
     | CTS_ccl_INV_clk_G0_L3_1/I              |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.871 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN             |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.874 | 
     | CTS_ccl_INV_clk_G0_L4_1/I              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.885 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN             |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.900 | 
     | CTS_ccl_INV_clk_G0_L5_1/I              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.922 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN             |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.930 | 
     | CTS_ccl_INV_clk_G0_L6_1/I              |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.943 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN             |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.960 | 
     | CTS_ccl_INV_clk_G0_L7_1/I              |  ^   | CTS_42  | INVD2BWP30P140LVT  | 0.001 |  -0.216 |    0.960 | 
     | CTS_ccl_INV_clk_G0_L7_1/ZN             |  v   | CTS_22  | INVD2BWP30P140LVT  | 0.008 |  -0.208 |    0.969 | 
     | CTS_ccl_INV_clk_G0_L8_1/I              |  v   | CTS_22  | INVD4BWP30P140LVT  | 0.000 |  -0.208 |    0.969 | 
     | CTS_ccl_INV_clk_G0_L8_1/ZN             |  ^   | CTS_21  | INVD4BWP30P140LVT  | 0.009 |  -0.198 |    0.978 | 
     | CTS_cdb_INV_clk_G0_L9_3/I              |  ^   | CTS_21  | INVD2BWP30P140LVT  | 0.000 |  -0.198 |    0.978 | 
     | CTS_cdb_INV_clk_G0_L9_3/ZN             |  v   | CTS_18  | INVD2BWP30P140LVT  | 0.006 |  -0.192 |    0.984 | 
     | CTS_cdb_INV_clk_G0_L10_6/I             |  v   | CTS_18  | INVD3BWP30P140LVT  | 0.000 |  -0.192 |    0.985 | 
     | CTS_cdb_INV_clk_G0_L10_6/ZN            |  ^   | CTS_17  | INVD3BWP30P140LVT  | 0.009 |  -0.183 |    0.993 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/I           |  ^   | CTS_17  | INVD12BWP30P140LVT | 0.000 |  -0.183 |    0.994 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/ZN          |  v   | CTS_9   | INVD12BWP30P140LVT | 0.006 |  -0.176 |    1.000 | 
     | CTS_ccl_a_INV_clk_G0_L12_3/I           |  v   | CTS_9   | CKND6BWP30P140LVT  | 0.001 |  -0.175 |    1.001 | 
     | CTS_ccl_a_INV_clk_G0_L12_3/ZN          |  ^   | CTS_14  | CKND6BWP30P140LVT  | 0.028 |  -0.147 |    1.030 | 
     | inner_first_stage_data_reg_reg_393_/CP |  ^   | CTS_14  | DFQD4BWP30P140LVT  | 0.008 |  -0.139 |    1.038 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_1417_/CP 
Endpoint:   inner_first_stage_data_reg_reg_1417_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[809]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.134
- Setup                        -0.003
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.049
- Arrival Time                  1.219
= Slack Time                   -1.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[809]                        |  v   | i_data_bus[809] |                     |       |   0.066 |   -1.104 | 
     | placeopt_FE_OFC3082_i_data_bus_809/I   |  v   | i_data_bus[809] | CKND6BWP30P140LVT   | 1.007 |   1.073 |   -0.097 | 
     | placeopt_FE_OFC3082_i_data_bus_809/ZN  |  ^   | n6122           | CKND6BWP30P140LVT   | 0.096 |   1.169 |   -0.000 | 
     | U14655/B2                              |  ^   | n6122           | OAI22D2BWP30P140LVT | 0.027 |   1.196 |    0.026 | 
     | U14655/ZN                              |  v   | N8926           | OAI22D2BWP30P140LVT | 0.023 |   1.219 |    0.049 | 
     | inner_first_stage_data_reg_reg_1417_/D |  v   | N8926           | DFQD1BWP30P140LVT   | 0.000 |   1.219 |    0.049 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.796 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.814 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.823 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.842 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.854 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.864 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.867 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.878 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.894 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.916 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.923 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.936 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.953 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    0.956 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    0.966 | 
     | CTS_cdb_INV_clk_G0_L8_7/I               |  v   | CTS_39  | INVD9BWP30P140LVT  | 0.001 |  -0.202 |    0.967 | 
     | CTS_cdb_INV_clk_G0_L8_7/ZN              |  ^   | CTS_38  | INVD9BWP30P140LVT  | 0.006 |  -0.196 |    0.974 | 
     | CTS_cdb_INV_clk_G0_L9_6/I               |  ^   | CTS_38  | INVD6BWP30P140LVT  | 0.000 |  -0.196 |    0.974 | 
     | CTS_cdb_INV_clk_G0_L9_6/ZN              |  v   | CTS_28  | INVD6BWP30P140LVT  | 0.006 |  -0.190 |    0.979 | 
     | CTS_ccl_a_INV_clk_G0_L10_14/I           |  v   | CTS_28  | INVD4BWP30P140LVT  | 0.004 |  -0.186 |    0.984 | 
     | CTS_ccl_a_INV_clk_G0_L10_14/ZN          |  ^   | CTS_36  | INVD4BWP30P140LVT  | 0.047 |  -0.139 |    1.030 | 
     | inner_first_stage_data_reg_reg_1417_/CP |  ^   | CTS_36  | DFQD1BWP30P140LVT  | 0.005 |  -0.134 |    1.036 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_905_/CP 
Endpoint:   inner_first_stage_data_reg_reg_905_/D (^) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[809]                       (^) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.134
- Setup                         0.014
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.032
- Arrival Time                  1.199
= Slack Time                   -1.167
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |       Net       |           Cell           | Delay | Arrival | Required | 
     |                                       |      |                 |                          |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------+--------------------------+-------+---------+----------| 
     | i_data_bus[809]                       |  ^   | i_data_bus[809] |                          |       |   0.066 |   -1.101 | 
     | placeopt_FE_OFC3082_i_data_bus_809/I  |  ^   | i_data_bus[809] | CKND6BWP30P140LVT        | 1.007 |   1.073 |   -0.094 | 
     | placeopt_FE_OFC3082_i_data_bus_809/ZN |  v   | n6122           | CKND6BWP30P140LVT        | 0.069 |   1.142 |   -0.025 | 
     | U16966/B2                             |  v   | n6122           | OAI22OPTPBD2BWP30P140LVT | 0.028 |   1.170 |    0.003 | 
     | U16966/ZN                             |  ^   | N5828           | OAI22OPTPBD2BWP30P140LVT | 0.029 |   1.199 |    0.032 | 
     | inner_first_stage_data_reg_reg_905_/D |  ^   | N5828           | DFQD1BWP30P140LVT        | 0.000 |   1.199 |    0.032 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                        |      |         |                    |       |  Time   |   Time   | 
     |----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                    |  ^   | clk     |                    |       |  -0.374 |    0.793 | 
     | CTS_ccl_INV_clk_G0_L1_1/I              |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.811 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN             |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.820 | 
     | CTS_ccl_INV_clk_G0_L2_1/I              |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.839 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN             |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.851 | 
     | CTS_ccl_INV_clk_G0_L3_1/I              |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.861 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN             |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.864 | 
     | CTS_ccl_INV_clk_G0_L4_1/I              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.875 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN             |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.891 | 
     | CTS_ccl_INV_clk_G0_L5_1/I              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.913 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN             |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.920 | 
     | CTS_ccl_INV_clk_G0_L6_1/I              |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.933 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN             |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.950 | 
     | CTS_ccl_INV_clk_G0_L7_2/I              |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    0.953 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN             |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    0.963 | 
     | CTS_cdb_INV_clk_G0_L8_7/I              |  v   | CTS_39  | INVD9BWP30P140LVT  | 0.001 |  -0.202 |    0.964 | 
     | CTS_cdb_INV_clk_G0_L8_7/ZN             |  ^   | CTS_38  | INVD9BWP30P140LVT  | 0.006 |  -0.196 |    0.971 | 
     | CTS_cdb_INV_clk_G0_L9_6/I              |  ^   | CTS_38  | INVD6BWP30P140LVT  | 0.000 |  -0.196 |    0.971 | 
     | CTS_cdb_INV_clk_G0_L9_6/ZN             |  v   | CTS_28  | INVD6BWP30P140LVT  | 0.006 |  -0.190 |    0.976 | 
     | CTS_ccl_a_INV_clk_G0_L10_14/I          |  v   | CTS_28  | INVD4BWP30P140LVT  | 0.004 |  -0.186 |    0.981 | 
     | CTS_ccl_a_INV_clk_G0_L10_14/ZN         |  ^   | CTS_36  | INVD4BWP30P140LVT  | 0.047 |  -0.139 |    1.027 | 
     | inner_first_stage_data_reg_reg_905_/CP |  ^   | CTS_36  | DFQD1BWP30P140LVT  | 0.005 |  -0.134 |    1.033 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_3977_/CP 
Endpoint:   inner_first_stage_data_reg_reg_3977_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[809]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.136
- Setup                        -0.003
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.047
- Arrival Time                  1.211
= Slack Time                   -1.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[809]                        |  v   | i_data_bus[809] |                     |       |   0.066 |   -1.098 | 
     | placeopt_FE_OFC3082_i_data_bus_809/I   |  v   | i_data_bus[809] | CKND6BWP30P140LVT   | 1.007 |   1.073 |   -0.091 | 
     | placeopt_FE_OFC3082_i_data_bus_809/ZN  |  ^   | n6122           | CKND6BWP30P140LVT   | 0.096 |   1.169 |    0.005 | 
     | U19368/B2                              |  ^   | n6122           | OAI22D1BWP30P140LVT | 0.017 |   1.186 |    0.022 | 
     | U19368/ZN                              |  v   | N20512          | OAI22D1BWP30P140LVT | 0.025 |   1.211 |    0.047 | 
     | inner_first_stage_data_reg_reg_3977_/D |  v   | N20512          | DFQD1BWP30P140LVT   | 0.000 |   1.211 |    0.047 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.790 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.809 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.818 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.836 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.849 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.858 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.862 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.872 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.888 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.910 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.917 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.931 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.947 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    0.951 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    0.961 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    0.963 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    0.971 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/I             |  ^   | CTS_35  | CKND4BWP30P140LVT  | 0.000 |  -0.193 |    0.971 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/ZN            |  v   | CTS_34  | CKND4BWP30P140LVT  | 0.008 |  -0.185 |    0.979 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/I           |  v   | CTS_34  | INVD4BWP30P140LVT  | 0.001 |  -0.184 |    0.980 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/ZN          |  ^   | CTS_31  | INVD4BWP30P140LVT  | 0.042 |  -0.142 |    1.023 | 
     | inner_first_stage_data_reg_reg_3977_/CP |  ^   | CTS_31  | DFQD1BWP30P140LVT  | 0.006 |  -0.136 |    1.028 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_2441_/CP 
Endpoint:   inner_first_stage_data_reg_reg_2441_/D (^) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[809]                        (^) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.122
- Setup                         0.015
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.042
- Arrival Time                  1.201
= Slack Time                   -1.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |           Cell           | Delay | Arrival | Required | 
     |                                        |      |                 |                          |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+--------------------------+-------+---------+----------| 
     | i_data_bus[809]                        |  ^   | i_data_bus[809] |                          |       |   0.066 |   -1.093 | 
     | placeopt_FE_OFC3082_i_data_bus_809/I   |  ^   | i_data_bus[809] | CKND6BWP30P140LVT        | 1.007 |   1.073 |   -0.086 | 
     | placeopt_FE_OFC3082_i_data_bus_809/ZN  |  v   | n6122           | CKND6BWP30P140LVT        | 0.069 |   1.142 |   -0.017 | 
     | U14200/B2                              |  v   | n6122           | OAI22OPTPBD4BWP30P140LVT | 0.034 |   1.176 |    0.017 | 
     | U14200/ZN                              |  ^   | N13266          | OAI22OPTPBD4BWP30P140LVT | 0.025 |   1.201 |    0.042 | 
     | inner_first_stage_data_reg_reg_2441_/D |  ^   | N13266          | DFQD1BWP30P140LVT        | 0.000 |   1.201 |    0.042 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.785 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.804 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.812 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.831 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.843 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.853 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.857 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.867 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.883 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.905 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.912 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.925 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.942 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    0.946 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    0.956 | 
     | CTS_ccl_a_INV_clk_G0_L8_2/I             |  v   | CTS_39  | INVD3BWP30P140LVT  | 0.010 |  -0.194 |    0.965 | 
     | CTS_ccl_a_INV_clk_G0_L8_2/ZN            |  ^   | CTS_24  | INVD3BWP30P140LVT  | 0.067 |  -0.127 |    1.032 | 
     | inner_first_stage_data_reg_reg_2441_/CP |  ^   | CTS_24  | DFQD1BWP30P140LVT  | 0.004 |  -0.122 |    1.037 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_1929_/CP 
Endpoint:   inner_first_stage_data_reg_reg_1929_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[809]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.132
- Setup                        -0.004
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.052
- Arrival Time                  1.210
= Slack Time                   -1.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[809]                        |  v   | i_data_bus[809] |                     |       |   0.066 |   -1.093 | 
     | placeopt_FE_OFC3082_i_data_bus_809/I   |  v   | i_data_bus[809] | CKND6BWP30P140LVT   | 1.007 |   1.073 |   -0.086 | 
     | placeopt_FE_OFC3082_i_data_bus_809/ZN  |  ^   | n6122           | CKND6BWP30P140LVT   | 0.096 |   1.169 |    0.011 | 
     | U15020/B2                              |  ^   | n6122           | OAI22D2BWP30P140LVT | 0.020 |   1.189 |    0.030 | 
     | U15020/ZN                              |  v   | N11192          | OAI22D2BWP30P140LVT | 0.021 |   1.210 |    0.052 | 
     | inner_first_stage_data_reg_reg_1929_/D |  v   | N11192          | DFQD1BWP30P140LVT   | 0.000 |   1.210 |    0.052 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.785 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.803 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.812 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.830 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.843 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.853 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.856 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.867 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.883 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.905 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.912 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.925 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.942 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    0.945 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    0.955 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    0.958 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    0.965 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/I             |  ^   | CTS_35  | CKND4BWP30P140LVT  | 0.000 |  -0.193 |    0.966 | 
     | CTS_ccl_a_INV_clk_G0_L9_5/ZN            |  v   | CTS_34  | CKND4BWP30P140LVT  | 0.008 |  -0.185 |    0.974 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/I           |  v   | CTS_34  | INVD4BWP30P140LVT  | 0.001 |  -0.184 |    0.975 | 
     | CTS_ccl_a_INV_clk_G0_L10_11/ZN          |  ^   | CTS_31  | INVD4BWP30P140LVT  | 0.042 |  -0.142 |    1.017 | 
     | inner_first_stage_data_reg_reg_1929_/CP |  ^   | CTS_31  | DFQD1BWP30P140LVT  | 0.009 |  -0.132 |    1.027 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_1959_/CP 
Endpoint:   inner_first_stage_data_reg_reg_1959_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[839]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.139
- Setup                         0.003
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.038
- Arrival Time                  1.188
= Slack Time                   -1.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[839]                        |  v   | i_data_bus[839] |                     |       |   0.066 |   -1.084 | 
     | placeopt_FE_OFC1115_i_data_bus_839/I   |  v   | i_data_bus[839] | INVD6BWP30P140LVT   | 0.991 |   1.057 |   -0.093 | 
     | placeopt_FE_OFC1115_i_data_bus_839/ZN  |  ^   | n5428           | INVD6BWP30P140LVT   | 0.088 |   1.145 |   -0.005 | 
     | U14395/A2                              |  ^   | n5428           | OAI22D2BWP30P140LVT | 0.019 |   1.164 |    0.014 | 
     | U14395/ZN                              |  v   | N11263          | OAI22D2BWP30P140LVT | 0.024 |   1.188 |    0.038 | 
     | inner_first_stage_data_reg_reg_1959_/D |  v   | N11263          | DFQD4BWP30P140LVT   | 0.000 |   1.188 |    0.038 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.776 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.795 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.803 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.822 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.834 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.844 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.847 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.858 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.874 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.896 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.903 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.916 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.933 | 
     | CTS_ccl_INV_clk_G0_L7_1/I               |  ^   | CTS_42  | INVD2BWP30P140LVT  | 0.001 |  -0.216 |    0.934 | 
     | CTS_ccl_INV_clk_G0_L7_1/ZN              |  v   | CTS_22  | INVD2BWP30P140LVT  | 0.008 |  -0.208 |    0.942 | 
     | CTS_ccl_INV_clk_G0_L8_1/I               |  v   | CTS_22  | INVD4BWP30P140LVT  | 0.000 |  -0.208 |    0.942 | 
     | CTS_ccl_INV_clk_G0_L8_1/ZN              |  ^   | CTS_21  | INVD4BWP30P140LVT  | 0.009 |  -0.198 |    0.952 | 
     | CTS_cdb_INV_clk_G0_L9_3/I               |  ^   | CTS_21  | INVD2BWP30P140LVT  | 0.000 |  -0.198 |    0.952 | 
     | CTS_cdb_INV_clk_G0_L9_3/ZN              |  v   | CTS_18  | INVD2BWP30P140LVT  | 0.006 |  -0.192 |    0.958 | 
     | CTS_cdb_INV_clk_G0_L10_6/I              |  v   | CTS_18  | INVD3BWP30P140LVT  | 0.000 |  -0.192 |    0.958 | 
     | CTS_cdb_INV_clk_G0_L10_6/ZN             |  ^   | CTS_17  | INVD3BWP30P140LVT  | 0.009 |  -0.183 |    0.967 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/I            |  ^   | CTS_17  | INVD12BWP30P140LVT | 0.000 |  -0.183 |    0.967 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/ZN           |  v   | CTS_9   | INVD12BWP30P140LVT | 0.006 |  -0.176 |    0.973 | 
     | CTS_ccl_a_INV_clk_G0_L12_3/I            |  v   | CTS_9   | CKND6BWP30P140LVT  | 0.001 |  -0.175 |    0.975 | 
     | CTS_ccl_a_INV_clk_G0_L12_3/ZN           |  ^   | CTS_14  | CKND6BWP30P140LVT  | 0.028 |  -0.147 |    1.003 | 
     | inner_first_stage_data_reg_reg_1959_/CP |  ^   | CTS_14  | DFQD4BWP30P140LVT  | 0.008 |  -0.139 |    1.011 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_3465_/CP 
Endpoint:   inner_first_stage_data_reg_reg_3465_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[809]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.118
- Setup                         0.001
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.061
- Arrival Time                  1.211
= Slack Time                   -1.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |           Cell           | Delay | Arrival | Required | 
     |                                        |      |                 |                          |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+--------------------------+-------+---------+----------| 
     | i_data_bus[809]                        |  v   | i_data_bus[809] |                          |       |   0.066 |   -1.084 | 
     | placeopt_FE_OFC3082_i_data_bus_809/I   |  v   | i_data_bus[809] | CKND6BWP30P140LVT        | 1.007 |   1.073 |   -0.077 | 
     | placeopt_FE_OFC3082_i_data_bus_809/ZN  |  ^   | n6122           | CKND6BWP30P140LVT        | 0.096 |   1.169 |    0.019 | 
     | U18978/B2                              |  ^   | n6122           | OAI22OPTPBD2BWP30P140LVT | 0.025 |   1.195 |    0.045 | 
     | U18978/ZN                              |  v   | N18438          | OAI22OPTPBD2BWP30P140LVT | 0.016 |   1.211 |    0.061 | 
     | inner_first_stage_data_reg_reg_3465_/D |  v   | N18438          | DFQD4BWP30P140LVT        | 0.000 |   1.211 |    0.061 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.776 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.795 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.803 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.822 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.834 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.844 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.847 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.858 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.874 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.896 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.903 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.916 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.933 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    0.937 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    0.947 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    0.949 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    0.956 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/I             |  ^   | CTS_35  | INVD6BWP30P140LVT  | 0.000 |  -0.193 |    0.957 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/ZN            |  v   | CTS_16  | INVD6BWP30P140LVT  | 0.008 |  -0.185 |    0.965 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/I            |  v   | CTS_16  | INVD3BWP30P140LVT  | 0.001 |  -0.184 |    0.966 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/ZN           |  ^   | CTS_29  | INVD3BWP30P140LVT  | 0.061 |  -0.123 |    1.027 | 
     | inner_first_stage_data_reg_reg_3465_/CP |  ^   | CTS_29  | DFQD4BWP30P140LVT  | 0.005 |  -0.118 |    1.031 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_2953_/CP 
Endpoint:   inner_first_stage_data_reg_reg_2953_/D (^) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[809]                        (^) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.112
- Setup                         0.016
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.052
- Arrival Time                  1.192
= Slack Time                   -1.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |           Cell           | Delay | Arrival | Required | 
     |                                        |      |                 |                          |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+--------------------------+-------+---------+----------| 
     | i_data_bus[809]                        |  ^   | i_data_bus[809] |                          |       |   0.066 |   -1.075 | 
     | placeopt_FE_OFC3082_i_data_bus_809/I   |  ^   | i_data_bus[809] | CKND6BWP30P140LVT        | 1.007 |   1.073 |   -0.068 | 
     | placeopt_FE_OFC3082_i_data_bus_809/ZN  |  v   | n6122           | CKND6BWP30P140LVT        | 0.069 |   1.142 |    0.001 | 
     | U13205/B2                              |  v   | n6122           | OAI22OPTPBD2BWP30P140LVT | 0.024 |   1.166 |    0.025 | 
     | U13205/ZN                              |  ^   | N16172          | OAI22OPTPBD2BWP30P140LVT | 0.027 |   1.192 |    0.052 | 
     | inner_first_stage_data_reg_reg_2953_/D |  ^   | N16172          | DFQD1BWP30P140LVT        | 0.000 |   1.192 |    0.052 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.767 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.785 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.794 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.813 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.825 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.835 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.838 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.849 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.865 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.887 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.894 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.907 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.924 | 
     | CTS_ccl_INV_clk_G0_L7_1/I               |  ^   | CTS_42  | INVD2BWP30P140LVT  | 0.001 |  -0.216 |    0.925 | 
     | CTS_ccl_INV_clk_G0_L7_1/ZN              |  v   | CTS_22  | INVD2BWP30P140LVT  | 0.008 |  -0.208 |    0.933 | 
     | CTS_ccl_INV_clk_G0_L8_1/I               |  v   | CTS_22  | INVD4BWP30P140LVT  | 0.000 |  -0.208 |    0.933 | 
     | CTS_ccl_INV_clk_G0_L8_1/ZN              |  ^   | CTS_21  | INVD4BWP30P140LVT  | 0.009 |  -0.198 |    0.942 | 
     | CTS_cdb_INV_clk_G0_L9_3/I               |  ^   | CTS_21  | INVD2BWP30P140LVT  | 0.000 |  -0.198 |    0.943 | 
     | CTS_cdb_INV_clk_G0_L9_3/ZN              |  v   | CTS_18  | INVD2BWP30P140LVT  | 0.006 |  -0.192 |    0.949 | 
     | CTS_cdb_INV_clk_G0_L10_6/I              |  v   | CTS_18  | INVD3BWP30P140LVT  | 0.000 |  -0.192 |    0.949 | 
     | CTS_cdb_INV_clk_G0_L10_6/ZN             |  ^   | CTS_17  | INVD3BWP30P140LVT  | 0.009 |  -0.183 |    0.958 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/I            |  ^   | CTS_17  | INVD12BWP30P140LVT | 0.000 |  -0.183 |    0.958 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/ZN           |  v   | CTS_9   | INVD12BWP30P140LVT | 0.006 |  -0.176 |    0.964 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/I            |  v   | CTS_9   | INVD3BWP30P140LVT  | 0.001 |  -0.175 |    0.965 | 
     | CTS_ccl_a_INV_clk_G0_L12_2/ZN           |  ^   | CTS_13  | INVD3BWP30P140LVT  | 0.056 |  -0.119 |    1.021 | 
     | inner_first_stage_data_reg_reg_2953_/CP |  ^   | CTS_13  | DFQD1BWP30P140LVT  | 0.007 |  -0.112 |    1.028 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_4002_/CP 
Endpoint:   inner_first_stage_data_reg_reg_4002_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[834]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.121
- Setup                        -0.000
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.059
- Arrival Time                  1.197
= Slack Time                   -1.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net        |           Cell           | Delay | Arrival | Required | 
     |                                        |      |                  |                          |       |  Time   |   Time   | 
     |----------------------------------------+------+------------------+--------------------------+-------+---------+----------| 
     | i_data_bus[834]                        |  v   | i_data_bus[834]  |                          |       |   0.066 |   -1.072 | 
     | placeopt_FE_OFC1187_i_data_bus_834/I   |  v   | i_data_bus[834]  | CKND4BWP30P140LVT        | 1.045 |   1.111 |   -0.026 | 
     | placeopt_FE_OFC1187_i_data_bus_834/ZN  |  ^   | n5398            | CKND4BWP30P140LVT        | 0.026 |   1.138 |   -0.000 | 
     | placeopt_FE_OFC2455_n5398/I            |  ^   | n5398            | BUFFD4BWP30P140LVT       | 0.000 |   1.138 |   -0.000 | 
     | placeopt_FE_OFC2455_n5398/Z            |  ^   | FE_OFN7220_n5398 | BUFFD4BWP30P140LVT       | 0.031 |   1.168 |    0.031 | 
     | U14413/A1                              |  ^   | FE_OFN7220_n5398 | OAI22OPTPBD1BWP30P140LVT | 0.014 |   1.182 |    0.044 | 
     | U14413/ZN                              |  v   | N20578           | OAI22OPTPBD1BWP30P140LVT | 0.015 |   1.197 |    0.059 | 
     | inner_first_stage_data_reg_reg_4002_/D |  v   | N20578           | DFQD4BWP30P140LVT        | 0.000 |   1.197 |    0.059 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.764 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.782 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.791 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.810 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.822 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.832 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.835 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.846 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.862 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.884 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.891 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.904 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.921 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    0.924 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    0.934 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    0.937 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    0.944 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/I             |  ^   | CTS_35  | INVD6BWP30P140LVT  | 0.000 |  -0.193 |    0.945 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/ZN            |  v   | CTS_16  | INVD6BWP30P140LVT  | 0.008 |  -0.185 |    0.953 | 
     | CTS_ccl_a_INV_clk_G0_L10_8/I            |  v   | CTS_16  | INVD3BWP30P140LVT  | 0.000 |  -0.185 |    0.953 | 
     | CTS_ccl_a_INV_clk_G0_L10_8/ZN           |  ^   | CTS_30  | INVD3BWP30P140LVT  | 0.052 |  -0.133 |    1.005 | 
     | inner_first_stage_data_reg_reg_4002_/CP |  ^   | CTS_30  | DFQD4BWP30P140LVT  | 0.012 |  -0.121 |    1.017 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_935_/CP 
Endpoint:   inner_first_stage_data_reg_reg_935_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[839]                       (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.134
- Setup                        -0.003
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.049
- Arrival Time                  1.186
= Slack Time                   -1.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                       |      |                 |                     |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[839]                       |  v   | i_data_bus[839] |                     |       |   0.066 |   -1.071 | 
     | placeopt_FE_OFC1115_i_data_bus_839/I  |  v   | i_data_bus[839] | INVD6BWP30P140LVT   | 0.991 |   1.057 |   -0.080 | 
     | placeopt_FE_OFC1115_i_data_bus_839/ZN |  ^   | n5428           | INVD6BWP30P140LVT   | 0.088 |   1.145 |    0.008 | 
     | U16931/A1                             |  ^   | n5428           | OAI22D2BWP30P140LVT | 0.022 |   1.167 |    0.030 | 
     | U16931/ZN                             |  v   | N5963           | OAI22D2BWP30P140LVT | 0.018 |   1.185 |    0.049 | 
     | inner_first_stage_data_reg_reg_935_/D |  v   | N5963           | DFQD1BWP30P140LVT   | 0.000 |   1.186 |    0.049 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                        |      |         |                    |       |  Time   |   Time   | 
     |----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                    |  ^   | clk     |                    |       |  -0.374 |    0.763 | 
     | CTS_ccl_INV_clk_G0_L1_1/I              |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.781 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN             |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.790 | 
     | CTS_ccl_INV_clk_G0_L2_1/I              |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.808 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN             |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.821 | 
     | CTS_ccl_INV_clk_G0_L3_1/I              |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.831 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN             |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.834 | 
     | CTS_ccl_INV_clk_G0_L4_1/I              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.845 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN             |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.861 | 
     | CTS_ccl_INV_clk_G0_L5_1/I              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.883 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN             |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.890 | 
     | CTS_ccl_INV_clk_G0_L6_1/I              |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.903 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN             |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.920 | 
     | CTS_ccl_INV_clk_G0_L7_2/I              |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    0.923 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN             |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    0.933 | 
     | CTS_cdb_INV_clk_G0_L8_7/I              |  v   | CTS_39  | INVD9BWP30P140LVT  | 0.001 |  -0.202 |    0.934 | 
     | CTS_cdb_INV_clk_G0_L8_7/ZN             |  ^   | CTS_38  | INVD9BWP30P140LVT  | 0.006 |  -0.196 |    0.940 | 
     | CTS_cdb_INV_clk_G0_L9_6/I              |  ^   | CTS_38  | INVD6BWP30P140LVT  | 0.000 |  -0.196 |    0.941 | 
     | CTS_cdb_INV_clk_G0_L9_6/ZN             |  v   | CTS_28  | INVD6BWP30P140LVT  | 0.006 |  -0.190 |    0.946 | 
     | CTS_ccl_a_INV_clk_G0_L10_15/I          |  v   | CTS_28  | INVD4BWP30P140LVT  | 0.004 |  -0.186 |    0.951 | 
     | CTS_ccl_a_INV_clk_G0_L10_15/ZN         |  ^   | CTS_37  | INVD4BWP30P140LVT  | 0.042 |  -0.144 |    0.992 | 
     | inner_first_stage_data_reg_reg_935_/CP |  ^   | CTS_37  | DFQD1BWP30P140LVT  | 0.010 |  -0.134 |    1.003 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_3490_/CP 
Endpoint:   inner_first_stage_data_reg_reg_3490_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[834]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.120
- Setup                        -0.001
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.062
- Arrival Time                  1.198
= Slack Time                   -1.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net        |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                  |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+------------------+---------------------+-------+---------+----------| 
     | i_data_bus[834]                        |  v   | i_data_bus[834]  |                     |       |   0.066 |   -1.070 | 
     | placeopt_FE_OFC1187_i_data_bus_834/I   |  v   | i_data_bus[834]  | CKND4BWP30P140LVT   | 1.045 |   1.111 |   -0.025 | 
     | placeopt_FE_OFC1187_i_data_bus_834/ZN  |  ^   | n5398            | CKND4BWP30P140LVT   | 0.026 |   1.138 |    0.001 | 
     | placeopt_FE_OFC2455_n5398/I            |  ^   | n5398            | BUFFD4BWP30P140LVT  | 0.000 |   1.138 |    0.001 | 
     | placeopt_FE_OFC2455_n5398/Z            |  ^   | FE_OFN7220_n5398 | BUFFD4BWP30P140LVT  | 0.031 |   1.168 |    0.032 | 
     | U14978/A1                              |  ^   | FE_OFN7220_n5398 | OAI22D2BWP30P140LVT | 0.016 |   1.185 |    0.048 | 
     | U14978/ZN                              |  v   | N18504           | OAI22D2BWP30P140LVT | 0.014 |   1.198 |    0.062 | 
     | inner_first_stage_data_reg_reg_3490_/D |  v   | N18504           | DFQD4BWP30P140LVT   | 0.000 |   1.198 |    0.062 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.763 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.781 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.790 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.808 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.821 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.831 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.834 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.845 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.860 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.883 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.890 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.903 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.920 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    0.923 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    0.933 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    0.936 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    0.943 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/I             |  ^   | CTS_35  | INVD6BWP30P140LVT  | 0.000 |  -0.193 |    0.943 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/ZN            |  v   | CTS_16  | INVD6BWP30P140LVT  | 0.008 |  -0.185 |    0.951 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/I            |  v   | CTS_16  | INVD3BWP30P140LVT  | 0.001 |  -0.184 |    0.953 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/ZN           |  ^   | CTS_29  | INVD3BWP30P140LVT  | 0.061 |  -0.123 |    1.013 | 
     | inner_first_stage_data_reg_reg_3490_/CP |  ^   | CTS_29  | DFQD4BWP30P140LVT  | 0.004 |  -0.120 |    1.017 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_1447_/CP 
Endpoint:   inner_first_stage_data_reg_reg_1447_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[839]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.135
- Setup                        -0.004
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.049
- Arrival Time                  1.181
= Slack Time                   -1.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[839]                        |  v   | i_data_bus[839] |                     |       |   0.066 |   -1.066 | 
     | placeopt_FE_OFC1115_i_data_bus_839/I   |  v   | i_data_bus[839] | INVD6BWP30P140LVT   | 0.991 |   1.057 |   -0.075 | 
     | placeopt_FE_OFC1115_i_data_bus_839/ZN  |  ^   | n5428           | INVD6BWP30P140LVT   | 0.088 |   1.145 |    0.013 | 
     | U14271/A1                              |  ^   | n5428           | OAI22D2BWP30P140LVT | 0.020 |   1.165 |    0.033 | 
     | U14271/ZN                              |  v   | N9061           | OAI22D2BWP30P140LVT | 0.016 |   1.181 |    0.049 | 
     | inner_first_stage_data_reg_reg_1447_/D |  v   | N9061           | DFQD1BWP30P140LVT   | 0.000 |   1.181 |    0.049 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.758 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.777 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.785 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.804 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.816 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.826 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.830 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.840 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.856 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.878 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.885 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.898 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.915 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    0.919 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    0.929 | 
     | CTS_cdb_INV_clk_G0_L8_7/I               |  v   | CTS_39  | INVD9BWP30P140LVT  | 0.001 |  -0.202 |    0.930 | 
     | CTS_cdb_INV_clk_G0_L8_7/ZN              |  ^   | CTS_38  | INVD9BWP30P140LVT  | 0.006 |  -0.196 |    0.936 | 
     | CTS_cdb_INV_clk_G0_L9_6/I               |  ^   | CTS_38  | INVD6BWP30P140LVT  | 0.000 |  -0.196 |    0.936 | 
     | CTS_cdb_INV_clk_G0_L9_6/ZN              |  v   | CTS_28  | INVD6BWP30P140LVT  | 0.006 |  -0.190 |    0.942 | 
     | CTS_ccl_a_INV_clk_G0_L10_14/I           |  v   | CTS_28  | INVD4BWP30P140LVT  | 0.004 |  -0.186 |    0.946 | 
     | CTS_ccl_a_INV_clk_G0_L10_14/ZN          |  ^   | CTS_36  | INVD4BWP30P140LVT  | 0.047 |  -0.139 |    0.993 | 
     | inner_first_stage_data_reg_reg_1447_/CP |  ^   | CTS_36  | DFQD1BWP30P140LVT  | 0.005 |  -0.135 |    0.997 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_2978_/CP 
Endpoint:   inner_first_stage_data_reg_reg_2978_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[834]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.118
- Setup                        -0.005
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.067
- Arrival Time                  1.199
= Slack Time                   -1.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net        |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                  |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+------------------+---------------------+-------+---------+----------| 
     | i_data_bus[834]                        |  v   | i_data_bus[834]  |                     |       |   0.066 |   -1.066 | 
     | placeopt_FE_OFC1187_i_data_bus_834/I   |  v   | i_data_bus[834]  | CKND4BWP30P140LVT   | 1.045 |   1.111 |   -0.021 | 
     | placeopt_FE_OFC1187_i_data_bus_834/ZN  |  ^   | n5398            | CKND4BWP30P140LVT   | 0.026 |   1.138 |    0.006 | 
     | placeopt_FE_OFC2455_n5398/I            |  ^   | n5398            | BUFFD4BWP30P140LVT  | 0.000 |   1.138 |    0.006 | 
     | placeopt_FE_OFC2455_n5398/Z            |  ^   | FE_OFN7220_n5398 | BUFFD4BWP30P140LVT  | 0.031 |   1.168 |    0.036 | 
     | U15057/A1                              |  ^   | FE_OFN7220_n5398 | OAI22D2BWP30P140LVT | 0.016 |   1.184 |    0.052 | 
     | U15057/ZN                              |  v   | N16302           | OAI22D2BWP30P140LVT | 0.014 |   1.199 |    0.067 | 
     | inner_first_stage_data_reg_reg_2978_/D |  v   | N16302           | DFQD1BWP30P140LVT   | 0.000 |   1.199 |    0.067 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.758 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.777 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.785 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.804 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.816 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.826 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.830 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.840 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.856 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.878 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.885 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.898 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.915 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    0.919 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    0.929 | 
     | CTS_ccl_INV_clk_G0_L8_6/I               |  v   | CTS_39  | INVD12BWP30P140LVT | 0.003 |  -0.201 |    0.931 | 
     | CTS_ccl_INV_clk_G0_L8_6/ZN              |  ^   | CTS_35  | INVD12BWP30P140LVT | 0.007 |  -0.193 |    0.939 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/I             |  ^   | CTS_35  | INVD6BWP30P140LVT  | 0.000 |  -0.193 |    0.939 | 
     | CTS_ccl_a_INV_clk_G0_L9_4/ZN            |  v   | CTS_16  | INVD6BWP30P140LVT  | 0.008 |  -0.185 |    0.947 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/I            |  v   | CTS_16  | INVD3BWP30P140LVT  | 0.001 |  -0.184 |    0.948 | 
     | CTS_ccl_a_INV_clk_G0_L10_7/ZN           |  ^   | CTS_29  | INVD3BWP30P140LVT  | 0.061 |  -0.123 |    1.009 | 
     | inner_first_stage_data_reg_reg_2978_/CP |  ^   | CTS_29  | DFQD1BWP30P140LVT  | 0.005 |  -0.118 |    1.014 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_423_/CP 
Endpoint:   inner_first_stage_data_reg_reg_423_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[839]                       (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.139
- Setup                        -0.006
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.047
- Arrival Time                  1.178
= Slack Time                   -1.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |       Net       |           Cell           | Delay | Arrival | Required | 
     |                                       |      |                 |                          |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------+--------------------------+-------+---------+----------| 
     | i_data_bus[839]                       |  v   | i_data_bus[839] |                          |       |   0.066 |   -1.066 | 
     | placeopt_FE_OFC1115_i_data_bus_839/I  |  v   | i_data_bus[839] | INVD6BWP30P140LVT        | 0.991 |   1.057 |   -0.075 | 
     | placeopt_FE_OFC1115_i_data_bus_839/ZN |  ^   | n5428           | INVD6BWP30P140LVT        | 0.088 |   1.145 |    0.013 | 
     | U13934/B2                             |  ^   | n5428           | OAI22OPTPBD4BWP30P140LVT | 0.018 |   1.163 |    0.032 | 
     | U13934/ZN                             |  v   | N2861           | OAI22OPTPBD4BWP30P140LVT | 0.015 |   1.178 |    0.047 | 
     | inner_first_stage_data_reg_reg_423_/D |  v   | N2861           | DFQD1BWP30P140LVT        | 0.000 |   1.178 |    0.047 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                        |      |         |                    |       |  Time   |   Time   | 
     |----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                    |  ^   | clk     |                    |       |  -0.374 |    0.758 | 
     | CTS_ccl_INV_clk_G0_L1_1/I              |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.776 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN             |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.785 | 
     | CTS_ccl_INV_clk_G0_L2_1/I              |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.804 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN             |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.816 | 
     | CTS_ccl_INV_clk_G0_L3_1/I              |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.826 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN             |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.829 | 
     | CTS_ccl_INV_clk_G0_L4_1/I              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.840 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN             |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.856 | 
     | CTS_ccl_INV_clk_G0_L5_1/I              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.878 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN             |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.885 | 
     | CTS_ccl_INV_clk_G0_L6_1/I              |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.898 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN             |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.915 | 
     | CTS_ccl_INV_clk_G0_L7_1/I              |  ^   | CTS_42  | INVD2BWP30P140LVT  | 0.001 |  -0.216 |    0.916 | 
     | CTS_ccl_INV_clk_G0_L7_1/ZN             |  v   | CTS_22  | INVD2BWP30P140LVT  | 0.008 |  -0.208 |    0.924 | 
     | CTS_ccl_INV_clk_G0_L8_1/I              |  v   | CTS_22  | INVD4BWP30P140LVT  | 0.000 |  -0.208 |    0.924 | 
     | CTS_ccl_INV_clk_G0_L8_1/ZN             |  ^   | CTS_21  | INVD4BWP30P140LVT  | 0.009 |  -0.198 |    0.933 | 
     | CTS_cdb_INV_clk_G0_L9_3/I              |  ^   | CTS_21  | INVD2BWP30P140LVT  | 0.000 |  -0.198 |    0.934 | 
     | CTS_cdb_INV_clk_G0_L9_3/ZN             |  v   | CTS_18  | INVD2BWP30P140LVT  | 0.006 |  -0.192 |    0.940 | 
     | CTS_cdb_INV_clk_G0_L10_6/I             |  v   | CTS_18  | INVD3BWP30P140LVT  | 0.000 |  -0.192 |    0.940 | 
     | CTS_cdb_INV_clk_G0_L10_6/ZN            |  ^   | CTS_17  | INVD3BWP30P140LVT  | 0.009 |  -0.183 |    0.949 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/I           |  ^   | CTS_17  | INVD12BWP30P140LVT | 0.000 |  -0.183 |    0.949 | 
     | CTS_ccl_a_INV_clk_G0_L11_2/ZN          |  v   | CTS_9   | INVD12BWP30P140LVT | 0.006 |  -0.176 |    0.955 | 
     | CTS_ccl_a_INV_clk_G0_L12_3/I           |  v   | CTS_9   | CKND6BWP30P140LVT  | 0.001 |  -0.175 |    0.957 | 
     | CTS_ccl_a_INV_clk_G0_L12_3/ZN          |  ^   | CTS_14  | CKND6BWP30P140LVT  | 0.028 |  -0.147 |    0.985 | 
     | inner_first_stage_data_reg_reg_423_/CP |  ^   | CTS_14  | DFQD1BWP30P140LVT  | 0.008 |  -0.139 |    0.993 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_1409_/CP 
Endpoint:   inner_first_stage_data_reg_reg_1409_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[801]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.125
- Setup                        -0.003
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.058
- Arrival Time                  1.189
= Slack Time                   -1.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[801]                        |  v   | i_data_bus[801] |                     |       |   0.066 |   -1.065 | 
     | placeopt_FE_OFC967_i_data_bus_801/I    |  v   | i_data_bus[801] | INVD4BWP30P140LVT   | 1.011 |   1.077 |   -0.054 | 
     | placeopt_FE_OFC967_i_data_bus_801/ZN   |  ^   | n6039           | INVD4BWP30P140LVT   | 0.083 |   1.160 |    0.029 | 
     | U14656/B2                              |  ^   | n6039           | OAI22D2BWP30P140LVT | 0.006 |   1.166 |    0.035 | 
     | U14656/ZN                              |  v   | N8918           | OAI22D2BWP30P140LVT | 0.023 |   1.189 |    0.058 | 
     | inner_first_stage_data_reg_reg_1409_/D |  v   | N8918           | DFQD1BWP30P140LVT   | 0.000 |   1.189 |    0.058 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.757 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.776 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.785 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.803 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.816 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.825 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.829 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.839 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.855 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.877 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.884 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.898 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.914 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    0.918 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    0.928 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/I             |  v   | CTS_39  | INVD3BWP30P140LVT  | 0.007 |  -0.196 |    0.935 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/ZN            |  ^   | CTS_26  | INVD3BWP30P140LVT  | 0.067 |  -0.130 |    1.001 | 
     | inner_first_stage_data_reg_reg_1409_/CP |  ^   | CTS_26  | DFQD1BWP30P140LVT  | 0.004 |  -0.125 |    1.006 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_1442_/CP 
Endpoint:   inner_first_stage_data_reg_reg_1442_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[834]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.126
- Setup                        -0.002
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.056
- Arrival Time                  1.186
= Slack Time                   -1.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net        |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                  |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+------------------+---------------------+-------+---------+----------| 
     | i_data_bus[834]                        |  v   | i_data_bus[834]  |                     |       |   0.066 |   -1.064 | 
     | placeopt_FE_OFC1187_i_data_bus_834/I   |  v   | i_data_bus[834]  | CKND4BWP30P140LVT   | 1.045 |   1.111 |   -0.019 | 
     | placeopt_FE_OFC1187_i_data_bus_834/ZN  |  ^   | n5398            | CKND4BWP30P140LVT   | 0.026 |   1.138 |    0.007 | 
     | placeopt_FE_OFC2455_n5398/I            |  ^   | n5398            | BUFFD4BWP30P140LVT  | 0.000 |   1.138 |    0.008 | 
     | placeopt_FE_OFC2455_n5398/Z            |  ^   | FE_OFN7220_n5398 | BUFFD4BWP30P140LVT  | 0.031 |   1.168 |    0.038 | 
     | U14287/A1                              |  ^   | FE_OFN7220_n5398 | OAI22D2BWP30P140LVT | 0.004 |   1.173 |    0.042 | 
     | U14287/ZN                              |  v   | N9056            | OAI22D2BWP30P140LVT | 0.013 |   1.186 |    0.056 | 
     | inner_first_stage_data_reg_reg_1442_/D |  v   | N9056            | DFQD4BWP30P140LVT   | 0.000 |   1.186 |    0.056 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.756 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.775 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.784 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.802 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.815 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.824 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.828 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.838 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.854 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.876 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.883 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.897 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.913 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    0.917 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    0.927 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/I             |  v   | CTS_39  | INVD3BWP30P140LVT  | 0.007 |  -0.196 |    0.934 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/ZN            |  ^   | CTS_26  | INVD3BWP30P140LVT  | 0.067 |  -0.130 |    1.000 | 
     | inner_first_stage_data_reg_reg_1442_/CP |  ^   | CTS_26  | DFQD4BWP30P140LVT  | 0.004 |  -0.126 |    1.004 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin inner_first_stage_data_reg_reg_2471_/CP 
Endpoint:   inner_first_stage_data_reg_reg_2471_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[839]                        (v) triggered by  leading 
edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time         -0.121
- Setup                         0.002
+ Phase Shift                   0.330
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.058
- Arrival Time                  1.188
= Slack Time                   -1.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.066
     = Beginpoint Arrival Time            0.066
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   | Edge |       Net       |        Cell         | Delay | Arrival | Required | 
     |                                        |      |                 |                     |       |  Time   |   Time   | 
     |----------------------------------------+------+-----------------+---------------------+-------+---------+----------| 
     | i_data_bus[839]                        |  v   | i_data_bus[839] |                     |       |   0.066 |   -1.064 | 
     | placeopt_FE_OFC1115_i_data_bus_839/I   |  v   | i_data_bus[839] | INVD6BWP30P140LVT   | 0.991 |   1.057 |   -0.073 | 
     | placeopt_FE_OFC1115_i_data_bus_839/ZN  |  ^   | n5428           | INVD6BWP30P140LVT   | 0.088 |   1.145 |    0.015 | 
     | U14333/A1                              |  ^   | n5428           | OAI22D2BWP30P140LVT | 0.025 |   1.170 |    0.041 | 
     | U14333/ZN                              |  v   | N13337          | OAI22D2BWP30P140LVT | 0.017 |   1.188 |    0.058 | 
     | inner_first_stage_data_reg_reg_2471_/D |  v   | N13337          | DFQD4BWP30P140LVT   | 0.000 |   1.188 |    0.058 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.374
     = Beginpoint Arrival Time           -0.374
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |   Net   |        Cell        | Delay | Arrival | Required | 
     |                                         |      |         |                    |       |  Time   |   Time   | 
     |-----------------------------------------+------+---------+--------------------+-------+---------+----------| 
     | clk                                     |  ^   | clk     |                    |       |  -0.374 |    0.756 | 
     | CTS_ccl_INV_clk_G0_L1_1/I               |  ^   | clk     | INVD12BWP30P140LVT | 0.019 |  -0.355 |    0.774 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN              |  v   | CTS_173 | INVD12BWP30P140LVT | 0.009 |  -0.347 |    0.783 | 
     | CTS_ccl_INV_clk_G0_L2_1/I               |  v   | CTS_173 | INVD6BWP30P140LVT  | 0.018 |  -0.328 |    0.802 | 
     | CTS_ccl_INV_clk_G0_L2_1/ZN              |  ^   | CTS_48  | INVD6BWP30P140LVT  | 0.013 |  -0.316 |    0.814 | 
     | CTS_ccl_INV_clk_G0_L3_1/I               |  ^   | CTS_48  | INVD12BWP30P140LVT | 0.010 |  -0.306 |    0.824 | 
     | CTS_ccl_INV_clk_G0_L3_1/ZN              |  v   | CTS_47  | INVD12BWP30P140LVT | 0.003 |  -0.302 |    0.827 | 
     | CTS_ccl_INV_clk_G0_L4_1/I               |  v   | CTS_47  | INVD12BWP30P140LVT | 0.011 |  -0.292 |    0.838 | 
     | CTS_ccl_INV_clk_G0_L4_1/ZN              |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.016 |  -0.276 |    0.854 | 
     | CTS_ccl_INV_clk_G0_L5_1/I               |  ^   | CTS_44  | INVD12BWP30P140LVT | 0.022 |  -0.254 |    0.876 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN              |  v   | CTS_43  | INVD12BWP30P140LVT | 0.007 |  -0.247 |    0.883 | 
     | CTS_ccl_INV_clk_G0_L6_1/I               |  v   | CTS_43  | INVD6BWP30P140LVT  | 0.013 |  -0.234 |    0.896 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN              |  ^   | CTS_42  | INVD6BWP30P140LVT  | 0.017 |  -0.217 |    0.913 | 
     | CTS_ccl_INV_clk_G0_L7_2/I               |  ^   | CTS_42  | INVD12BWP30P140LVT | 0.003 |  -0.213 |    0.916 | 
     | CTS_ccl_INV_clk_G0_L7_2/ZN              |  v   | CTS_39  | INVD12BWP30P140LVT | 0.010 |  -0.203 |    0.927 | 
     | CTS_ccl_a_INV_clk_G0_L8_2/I             |  v   | CTS_39  | INVD3BWP30P140LVT  | 0.010 |  -0.194 |    0.936 | 
     | CTS_ccl_a_INV_clk_G0_L8_2/ZN            |  ^   | CTS_24  | INVD3BWP30P140LVT  | 0.067 |  -0.127 |    1.003 | 
     | inner_first_stage_data_reg_reg_2471_/CP |  ^   | CTS_24  | DFQD4BWP30P140LVT  | 0.006 |  -0.121 |    1.009 | 
     +------------------------------------------------------------------------------------------------------------+ 

