DRAM Socket0: 37
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 46
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 87
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 9
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 45
DRAM Socket0: 13
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 13
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 22
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 45
DRAM Socket0: 12
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 6
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 4
DRAM Socket0: 9
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 54
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 26
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 23
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 10
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 8
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 7
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 8
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 9
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 13
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 8
DRAM Socket0: 6
DRAM Socket0: 4
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 8
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 4
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 4
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 64
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 5
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 7
DRAM Socket0: 6
DRAM Socket0: 6
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 9
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 19
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 61
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 23
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 19
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 5
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 26
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 18
DRAM Socket0: 2
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 4
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
DRAM Socket0: 3
PACKAGE Socket0: 21
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 54
PACKAGE Socket0: 12
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 70
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 22
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 22
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 5
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 52
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 4
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 5
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 56
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 9
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 29
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 9
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 68
PACKAGE Socket0: 4
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 9
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 4
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 4
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 776
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 8
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 5
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 6
PACKAGE Socket0: 6
PACKAGE Socket0: 7
PACKAGE Socket0: 1355
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 35
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 18
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 29
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 6
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 23
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 18
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 18
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 5
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 27
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 24
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 4
PACKAGE Socket0: 6
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 2
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 18
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 3
PACKAGE Socket0: 4
PACKAGE Socket0: 3
CORE Socket0: 11
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 23
CORE Socket0: 15
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 68
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 23
CORE Socket0: 18
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 7
CORE Socket0: 9
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 34
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 23
CORE Socket0: 19
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 8
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 4
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 33
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 71
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 6
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 10
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 7
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 9
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 8
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 4
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 8
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 29
CORE Socket0: 6
CORE Socket0: 4
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 8
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 116
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 53
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 15
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 64
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 7
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 7
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 6
CORE Socket0: 5
CORE Socket0: 6
CORE Socket0: 10
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 12
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 32
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 18
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 6
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 21
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 6
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 19
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 18
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 18
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 18
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 5
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 2
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 3
CORE Socket0: 4
CORE Socket0: 4
CORE Socket0: 3
CORE Socket0: 3
