{"Source Block": ["hdl/library/common/ad_dds_2.v@109:122@HdlStmProcess", "    // dual tone\n    always @(posedge clk) begin\n      dds_data_int <= dds_data_0_s + dds_data_1_s;\n    end\n\n     always @(posedge clk) begin\n       dds_scale_0_d <= dds_scale_0;\n       dds_scale_1_d <= dds_scale_1;\n     end\n\n     // phase\n      if (DDS_P_DW > PHASE_DW) begin\n        assign dds_phase_0_s = {dds_phase_0,{DDS_P_DW-PHASE_DW{1'b0}}};\n        assign dds_phase_1_s = {dds_phase_1,{DDS_P_DW-PHASE_DW{1'b0}}};\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[114, "     always @(posedge clk) begin\n"], [115, "       dds_scale_0_d <= dds_scale_0;\n"], [116, "       dds_scale_1_d <= dds_scale_1;\n"], [117, "     end\n"]], "Add": []}}