{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 20:30:35 2010 " "Info: Processing started: Tue Dec 14 20:30:35 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off M3 -c M3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off M3 -c M3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FPGA_CLK " "Info: Assuming node \"FPGA_CLK\" is an undefined clock" {  } { { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { -176 24 192 -160 "FPGA_CLK" "" } { -184 192 264 -168 "FPGA_CLK" "" } { -184 368 472 -168 "FPGA_CLK" "" } { -40 368 472 -24 "FPGA_CLK" "" } { 264 368 472 280 "FPGA_CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FPGA_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPLD_0 " "Info: Assuming node \"CPLD_0\" is an undefined clock" {  } { { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { -88 24 192 -72 "CPLD_0" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPLD_0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLK_div_gen:inst2\|BCLK_3KHz " "Info: Detected ripple clock \"CLK_div_gen:inst2\|BCLK_3KHz\" as buffer" {  } { { "FPGA_IF/CLK_div_gen.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/CLK_div_gen.vhd" 115 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_div_gen:inst2\|BCLK_3KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dotmatrix_test:inst6\|clk_20h " "Info: Detected ripple clock \"dotmatrix_test:inst6\|clk_20h\" as buffer" {  } { { "FPGA_IF/dotmatrix_test.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/dotmatrix_test.vhd" 93 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "dotmatrix_test:inst6\|clk_20h" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLK_div_gen:inst2\|BCLK_1KHz " "Info: Detected ripple clock \"CLK_div_gen:inst2\|BCLK_1KHz\" as buffer" {  } { { "FPGA_IF/CLK_div_gen.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/CLK_div_gen.vhd" 96 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_div_gen:inst2\|BCLK_1KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLK_div_gen:inst2\|BCLK_1MHz " "Info: Detected ripple clock \"CLK_div_gen:inst2\|BCLK_1MHz\" as buffer" {  } { { "FPGA_IF/CLK_div_gen.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/CLK_div_gen.vhd" 56 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_div_gen:inst2\|BCLK_1MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "led_demo:inst3\|led_clk_gen:clk_gen\|clk_cnt\[1\] " "Info: Detected ripple clock \"led_demo:inst3\|led_clk_gen:clk_gen\|clk_cnt\[1\]\" as buffer" {  } { { "FPGA_IF/led_clk_gen.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/led_clk_gen.vhd" 31 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_demo:inst3\|led_clk_gen:clk_gen\|clk_cnt\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "led_demo:inst3\|led_clk_gen:clk_gen\|led_clk " "Info: Detected ripple clock \"led_demo:inst3\|led_clk_gen:clk_gen\|led_clk\" as buffer" {  } { { "FPGA_IF/led_clk_gen.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/led_clk_gen.vhd" 11 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_demo:inst3\|led_clk_gen:clk_gen\|led_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "led_demo:inst3\|led_pwm_gen:pwm_gen\|fclk " "Info: Detected ripple clock \"led_demo:inst3\|led_pwm_gen:pwm_gen\|fclk\" as buffer" {  } { { "FPGA_IF/LED_PWM_GEN.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/LED_PWM_GEN.vhd" 32 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_demo:inst3\|led_pwm_gen:pwm_gen\|fclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "led_demo:inst3\|led_clk_gen:clk_gen\|iclk " "Info: Detected ripple clock \"led_demo:inst3\|led_clk_gen:clk_gen\|iclk\" as buffer" {  } { { "FPGA_IF/led_clk_gen.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/led_clk_gen.vhd" 25 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_demo:inst3\|led_clk_gen:clk_gen\|iclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FPGA_CLK register host_itf:inst1\|x8800_0040\[7\] register host_itf:inst1\|HDO\[7\] 163.77 MHz 6.106 ns Internal " "Info: Clock \"FPGA_CLK\" has Internal fmax of 163.77 MHz between source register \"host_itf:inst1\|x8800_0040\[7\]\" and destination register \"host_itf:inst1\|HDO\[7\]\" (period= 6.106 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.840 ns + Longest register register " "Info: + Longest register to register delay is 5.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns host_itf:inst1\|x8800_0040\[7\] 1 REG LCFF_X30_Y13_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N21; Fanout = 2; REG Node = 'host_itf:inst1\|x8800_0040\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { host_itf:inst1|x8800_0040[7] } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.206 ns) 1.669 ns host_itf:inst1\|Selector8~5 2 COMB LCCOMB_X25_Y13_N22 2 " "Info: 2: + IC(1.463 ns) + CELL(0.206 ns) = 1.669 ns; Loc. = LCCOMB_X25_Y13_N22; Fanout = 2; COMB Node = 'host_itf:inst1\|Selector8~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { host_itf:inst1|x8800_0040[7] host_itf:inst1|Selector8~5 } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.206 ns) 3.344 ns host_itf:inst1\|Selector8~7 3 COMB LCCOMB_X29_Y14_N6 1 " "Info: 3: + IC(1.469 ns) + CELL(0.206 ns) = 3.344 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 1; COMB Node = 'host_itf:inst1\|Selector8~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { host_itf:inst1|Selector8~5 host_itf:inst1|Selector8~7 } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.206 ns) 4.599 ns host_itf:inst1\|Selector8~8 4 COMB LCCOMB_X26_Y14_N18 1 " "Info: 4: + IC(1.049 ns) + CELL(0.206 ns) = 4.599 ns; Loc. = LCCOMB_X26_Y14_N18; Fanout = 1; COMB Node = 'host_itf:inst1\|Selector8~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { host_itf:inst1|Selector8~7 host_itf:inst1|Selector8~8 } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 5.164 ns host_itf:inst1\|Selector8~14 5 COMB LCCOMB_X26_Y14_N22 1 " "Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 5.164 ns; Loc. = LCCOMB_X26_Y14_N22; Fanout = 1; COMB Node = 'host_itf:inst1\|Selector8~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { host_itf:inst1|Selector8~8 host_itf:inst1|Selector8~14 } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 5.732 ns host_itf:inst1\|Selector8~15 6 COMB LCCOMB_X26_Y14_N4 1 " "Info: 6: + IC(0.362 ns) + CELL(0.206 ns) = 5.732 ns; Loc. = LCCOMB_X26_Y14_N4; Fanout = 1; COMB Node = 'host_itf:inst1\|Selector8~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { host_itf:inst1|Selector8~14 host_itf:inst1|Selector8~15 } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.840 ns host_itf:inst1\|HDO\[7\] 7 REG LCFF_X26_Y14_N5 2 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 5.840 ns; Loc. = LCFF_X26_Y14_N5; Fanout = 2; REG Node = 'host_itf:inst1\|HDO\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { host_itf:inst1|Selector8~15 host_itf:inst1|HDO[7] } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.138 ns ( 19.49 % ) " "Info: Total cell delay = 1.138 ns ( 19.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.702 ns ( 80.51 % ) " "Info: Total interconnect delay = 4.702 ns ( 80.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { host_itf:inst1|x8800_0040[7] host_itf:inst1|Selector8~5 host_itf:inst1|Selector8~7 host_itf:inst1|Selector8~8 host_itf:inst1|Selector8~14 host_itf:inst1|Selector8~15 host_itf:inst1|HDO[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.840 ns" { host_itf:inst1|x8800_0040[7] {} host_itf:inst1|Selector8~5 {} host_itf:inst1|Selector8~7 {} host_itf:inst1|Selector8~8 {} host_itf:inst1|Selector8~14 {} host_itf:inst1|Selector8~15 {} host_itf:inst1|HDO[7] {} } { 0.000ns 1.463ns 1.469ns 1.049ns 0.359ns 0.362ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_CLK destination 2.797 ns + Shortest register " "Info: + Shortest clock path from clock \"FPGA_CLK\" to destination register is 2.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns FPGA_CLK 1 CLK PIN_H2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'FPGA_CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_CLK } "NODE_NAME" } } { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { -176 24 192 -160 "FPGA_CLK" "" } { -184 192 264 -168 "FPGA_CLK" "" } { -184 368 472 -168 "FPGA_CLK" "" } { -40 368 472 -24 "FPGA_CLK" "" } { 264 368 472 280 "FPGA_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns FPGA_CLK~clkctrl 2 COMB CLKCTRL_G2 275 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 275; COMB Node = 'FPGA_CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FPGA_CLK FPGA_CLK~clkctrl } "NODE_NAME" } } { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { -176 24 192 -160 "FPGA_CLK" "" } { -184 192 264 -168 "FPGA_CLK" "" } { -184 368 472 -168 "FPGA_CLK" "" } { -40 368 472 -24 "FPGA_CLK" "" } { 264 368 472 280 "FPGA_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 2.797 ns host_itf:inst1\|HDO\[7\] 3 REG LCFF_X26_Y14_N5 2 " "Info: 3: + IC(0.912 ns) + CELL(0.666 ns) = 2.797 ns; Loc. = LCFF_X26_Y14_N5; Fanout = 2; REG Node = 'host_itf:inst1\|HDO\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { FPGA_CLK~clkctrl host_itf:inst1|HDO[7] } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.42 % ) " "Info: Total cell delay = 1.746 ns ( 62.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.051 ns ( 37.58 % ) " "Info: Total interconnect delay = 1.051 ns ( 37.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { FPGA_CLK FPGA_CLK~clkctrl host_itf:inst1|HDO[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { FPGA_CLK {} FPGA_CLK~combout {} FPGA_CLK~clkctrl {} host_itf:inst1|HDO[7] {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_CLK source 2.799 ns - Longest register " "Info: - Longest clock path from clock \"FPGA_CLK\" to source register is 2.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns FPGA_CLK 1 CLK PIN_H2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'FPGA_CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_CLK } "NODE_NAME" } } { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { -176 24 192 -160 "FPGA_CLK" "" } { -184 192 264 -168 "FPGA_CLK" "" } { -184 368 472 -168 "FPGA_CLK" "" } { -40 368 472 -24 "FPGA_CLK" "" } { 264 368 472 280 "FPGA_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns FPGA_CLK~clkctrl 2 COMB CLKCTRL_G2 275 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 275; COMB Node = 'FPGA_CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FPGA_CLK FPGA_CLK~clkctrl } "NODE_NAME" } } { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { -176 24 192 -160 "FPGA_CLK" "" } { -184 192 264 -168 "FPGA_CLK" "" } { -184 368 472 -168 "FPGA_CLK" "" } { -40 368 472 -24 "FPGA_CLK" "" } { 264 368 472 280 "FPGA_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 2.799 ns host_itf:inst1\|x8800_0040\[7\] 3 REG LCFF_X30_Y13_N21 2 " "Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.799 ns; Loc. = LCFF_X30_Y13_N21; Fanout = 2; REG Node = 'host_itf:inst1\|x8800_0040\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { FPGA_CLK~clkctrl host_itf:inst1|x8800_0040[7] } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.38 % ) " "Info: Total cell delay = 1.746 ns ( 62.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.053 ns ( 37.62 % ) " "Info: Total interconnect delay = 1.053 ns ( 37.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { FPGA_CLK FPGA_CLK~clkctrl host_itf:inst1|x8800_0040[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.799 ns" { FPGA_CLK {} FPGA_CLK~combout {} FPGA_CLK~clkctrl {} host_itf:inst1|x8800_0040[7] {} } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { FPGA_CLK FPGA_CLK~clkctrl host_itf:inst1|HDO[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { FPGA_CLK {} FPGA_CLK~combout {} FPGA_CLK~clkctrl {} host_itf:inst1|HDO[7] {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { FPGA_CLK FPGA_CLK~clkctrl host_itf:inst1|x8800_0040[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.799 ns" { FPGA_CLK {} FPGA_CLK~combout {} FPGA_CLK~clkctrl {} host_itf:inst1|x8800_0040[7] {} } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 151 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { host_itf:inst1|x8800_0040[7] host_itf:inst1|Selector8~5 host_itf:inst1|Selector8~7 host_itf:inst1|Selector8~8 host_itf:inst1|Selector8~14 host_itf:inst1|Selector8~15 host_itf:inst1|HDO[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.840 ns" { host_itf:inst1|x8800_0040[7] {} host_itf:inst1|Selector8~5 {} host_itf:inst1|Selector8~7 {} host_itf:inst1|Selector8~8 {} host_itf:inst1|Selector8~14 {} host_itf:inst1|Selector8~15 {} host_itf:inst1|HDO[7] {} } { 0.000ns 1.463ns 1.469ns 1.049ns 0.359ns 0.362ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { FPGA_CLK FPGA_CLK~clkctrl host_itf:inst1|HDO[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.797 ns" { FPGA_CLK {} FPGA_CLK~combout {} FPGA_CLK~clkctrl {} host_itf:inst1|HDO[7] {} } { 0.000ns 0.000ns 0.139ns 0.912ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { FPGA_CLK FPGA_CLK~clkctrl host_itf:inst1|x8800_0040[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.799 ns" { FPGA_CLK {} FPGA_CLK~combout {} FPGA_CLK~clkctrl {} host_itf:inst1|x8800_0040[7] {} } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPLD_0 " "Info: No valid register-to-register data paths exist for clock \"CPLD_0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "host_itf:inst1\|HDO\[2\] XM0_ADDR\[3\] FPGA_CLK 15.131 ns register " "Info: tsu for register \"host_itf:inst1\|HDO\[2\]\" (data pin = \"XM0_ADDR\[3\]\", clock pin = \"FPGA_CLK\") is 15.131 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.961 ns + Longest pin register " "Info: + Longest pin to register delay is 17.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.925 ns) 0.925 ns XM0_ADDR\[3\] 1 PIN PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.925 ns) = 0.925 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'XM0_ADDR\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { XM0_ADDR[3] } "NODE_NAME" } } { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { 192 24 192 208 "XM0_ADDR\[20..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.662 ns) + CELL(0.370 ns) 6.957 ns host_itf:inst1\|Equal1~3 2 COMB LCCOMB_X33_Y15_N16 1 " "Info: 2: + IC(5.662 ns) + CELL(0.370 ns) = 6.957 ns; Loc. = LCCOMB_X33_Y15_N16; Fanout = 1; COMB Node = 'host_itf:inst1\|Equal1~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.032 ns" { XM0_ADDR[3] host_itf:inst1|Equal1~3 } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.370 ns) 8.802 ns host_itf:inst1\|Equal1~4 3 COMB LCCOMB_X29_Y12_N4 60 " "Info: 3: + IC(1.475 ns) + CELL(0.370 ns) = 8.802 ns; Loc. = LCCOMB_X29_Y12_N4; Fanout = 60; COMB Node = 'host_itf:inst1\|Equal1~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { host_itf:inst1|Equal1~3 host_itf:inst1|Equal1~4 } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.606 ns) + CELL(0.370 ns) 11.778 ns host_itf:inst1\|Equal11~1 4 COMB LCCOMB_X24_Y11_N18 4 " "Info: 4: + IC(2.606 ns) + CELL(0.370 ns) = 11.778 ns; Loc. = LCCOMB_X24_Y11_N18; Fanout = 4; COMB Node = 'host_itf:inst1\|Equal11~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { host_itf:inst1|Equal1~4 host_itf:inst1|Equal11~1 } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(0.370 ns) 14.010 ns host_itf:inst1\|Selector13~1 5 COMB LCCOMB_X30_Y14_N2 1 " "Info: 5: + IC(1.862 ns) + CELL(0.370 ns) = 14.010 ns; Loc. = LCCOMB_X30_Y14_N2; Fanout = 1; COMB Node = 'host_itf:inst1\|Selector13~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { host_itf:inst1|Equal11~1 host_itf:inst1|Selector13~1 } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.436 ns) + CELL(0.651 ns) 16.097 ns host_itf:inst1\|Selector13~2 6 COMB LCCOMB_X23_Y14_N6 1 " "Info: 6: + IC(1.436 ns) + CELL(0.651 ns) = 16.097 ns; Loc. = LCCOMB_X23_Y14_N6; Fanout = 1; COMB Node = 'host_itf:inst1\|Selector13~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { host_itf:inst1|Selector13~1 host_itf:inst1|Selector13~2 } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.651 ns) 17.853 ns host_itf:inst1\|Selector13~14 7 COMB LCCOMB_X24_Y13_N14 1 " "Info: 7: + IC(1.105 ns) + CELL(0.651 ns) = 17.853 ns; Loc. = LCCOMB_X24_Y13_N14; Fanout = 1; COMB Node = 'host_itf:inst1\|Selector13~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { host_itf:inst1|Selector13~2 host_itf:inst1|Selector13~14 } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 17.961 ns host_itf:inst1\|HDO\[2\] 8 REG LCFF_X24_Y13_N15 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 17.961 ns; Loc. = LCFF_X24_Y13_N15; Fanout = 2; REG Node = 'host_itf:inst1\|HDO\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { host_itf:inst1|Selector13~14 host_itf:inst1|HDO[2] } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.815 ns ( 21.24 % ) " "Info: Total cell delay = 3.815 ns ( 21.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.146 ns ( 78.76 % ) " "Info: Total interconnect delay = 14.146 ns ( 78.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.961 ns" { XM0_ADDR[3] host_itf:inst1|Equal1~3 host_itf:inst1|Equal1~4 host_itf:inst1|Equal11~1 host_itf:inst1|Selector13~1 host_itf:inst1|Selector13~2 host_itf:inst1|Selector13~14 host_itf:inst1|HDO[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.961 ns" { XM0_ADDR[3] {} XM0_ADDR[3]~combout {} host_itf:inst1|Equal1~3 {} host_itf:inst1|Equal1~4 {} host_itf:inst1|Equal11~1 {} host_itf:inst1|Selector13~1 {} host_itf:inst1|Selector13~2 {} host_itf:inst1|Selector13~14 {} host_itf:inst1|HDO[2] {} } { 0.000ns 0.000ns 5.662ns 1.475ns 2.606ns 1.862ns 1.436ns 1.105ns 0.000ns } { 0.000ns 0.925ns 0.370ns 0.370ns 0.370ns 0.370ns 0.651ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 151 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_CLK destination 2.790 ns - Shortest register " "Info: - Shortest clock path from clock \"FPGA_CLK\" to destination register is 2.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns FPGA_CLK 1 CLK PIN_H2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'FPGA_CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_CLK } "NODE_NAME" } } { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { -176 24 192 -160 "FPGA_CLK" "" } { -184 192 264 -168 "FPGA_CLK" "" } { -184 368 472 -168 "FPGA_CLK" "" } { -40 368 472 -24 "FPGA_CLK" "" } { 264 368 472 280 "FPGA_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns FPGA_CLK~clkctrl 2 COMB CLKCTRL_G2 275 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 275; COMB Node = 'FPGA_CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FPGA_CLK FPGA_CLK~clkctrl } "NODE_NAME" } } { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { -176 24 192 -160 "FPGA_CLK" "" } { -184 192 264 -168 "FPGA_CLK" "" } { -184 368 472 -168 "FPGA_CLK" "" } { -40 368 472 -24 "FPGA_CLK" "" } { 264 368 472 280 "FPGA_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.905 ns) + CELL(0.666 ns) 2.790 ns host_itf:inst1\|HDO\[2\] 3 REG LCFF_X24_Y13_N15 2 " "Info: 3: + IC(0.905 ns) + CELL(0.666 ns) = 2.790 ns; Loc. = LCFF_X24_Y13_N15; Fanout = 2; REG Node = 'host_itf:inst1\|HDO\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { FPGA_CLK~clkctrl host_itf:inst1|HDO[2] } "NODE_NAME" } } { "Host_IF/host_itf.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_itf.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.58 % ) " "Info: Total cell delay = 1.746 ns ( 62.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.044 ns ( 37.42 % ) " "Info: Total interconnect delay = 1.044 ns ( 37.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { FPGA_CLK FPGA_CLK~clkctrl host_itf:inst1|HDO[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { FPGA_CLK {} FPGA_CLK~combout {} FPGA_CLK~clkctrl {} host_itf:inst1|HDO[2] {} } { 0.000ns 0.000ns 0.139ns 0.905ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.961 ns" { XM0_ADDR[3] host_itf:inst1|Equal1~3 host_itf:inst1|Equal1~4 host_itf:inst1|Equal11~1 host_itf:inst1|Selector13~1 host_itf:inst1|Selector13~2 host_itf:inst1|Selector13~14 host_itf:inst1|HDO[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.961 ns" { XM0_ADDR[3] {} XM0_ADDR[3]~combout {} host_itf:inst1|Equal1~3 {} host_itf:inst1|Equal1~4 {} host_itf:inst1|Equal11~1 {} host_itf:inst1|Selector13~1 {} host_itf:inst1|Selector13~2 {} host_itf:inst1|Selector13~14 {} host_itf:inst1|HDO[2] {} } { 0.000ns 0.000ns 5.662ns 1.475ns 2.606ns 1.862ns 1.436ns 1.105ns 0.000ns } { 0.000ns 0.925ns 0.370ns 0.370ns 0.370ns 0.370ns 0.651ns 0.651ns 0.108ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.790 ns" { FPGA_CLK FPGA_CLK~clkctrl host_itf:inst1|HDO[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.790 ns" { FPGA_CLK {} FPGA_CLK~combout {} FPGA_CLK~clkctrl {} host_itf:inst1|HDO[2] {} } { 0.000ns 0.000ns 0.139ns 0.905ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "FPGA_CLK led\[6\] led_demo:inst3\|led_clk_gen:clk_gen\|led7\[6\] 30.169 ns register " "Info: tco from clock \"FPGA_CLK\" to destination pin \"led\[6\]\" through register \"led_demo:inst3\|led_clk_gen:clk_gen\|led7\[6\]\" is 30.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_CLK source 15.695 ns + Longest register " "Info: + Longest clock path from clock \"FPGA_CLK\" to source register is 15.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns FPGA_CLK 1 CLK PIN_H2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'FPGA_CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_CLK } "NODE_NAME" } } { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { -176 24 192 -160 "FPGA_CLK" "" } { -184 192 264 -168 "FPGA_CLK" "" } { -184 368 472 -168 "FPGA_CLK" "" } { -40 368 472 -24 "FPGA_CLK" "" } { 264 368 472 280 "FPGA_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.970 ns) 4.137 ns CLK_div_gen:inst2\|BCLK_1MHz 2 REG LCFF_X29_Y13_N21 3 " "Info: 2: + IC(2.087 ns) + CELL(0.970 ns) = 4.137 ns; Loc. = LCFF_X29_Y13_N21; Fanout = 3; REG Node = 'CLK_div_gen:inst2\|BCLK_1MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.057 ns" { FPGA_CLK CLK_div_gen:inst2|BCLK_1MHz } "NODE_NAME" } } { "FPGA_IF/CLK_div_gen.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/CLK_div_gen.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(0.970 ns) 7.312 ns led_demo:inst3\|led_clk_gen:clk_gen\|clk_cnt\[1\] 3 REG LCFF_X8_Y11_N25 3 " "Info: 3: + IC(2.205 ns) + CELL(0.970 ns) = 7.312 ns; Loc. = LCFF_X8_Y11_N25; Fanout = 3; REG Node = 'led_demo:inst3\|led_clk_gen:clk_gen\|clk_cnt\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { CLK_div_gen:inst2|BCLK_1MHz led_demo:inst3|led_clk_gen:clk_gen|clk_cnt[1] } "NODE_NAME" } } { "FPGA_IF/led_clk_gen.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/led_clk_gen.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.970 ns) 9.444 ns led_demo:inst3\|led_clk_gen:clk_gen\|led_clk 4 REG LCFF_X7_Y9_N15 2 " "Info: 4: + IC(1.162 ns) + CELL(0.970 ns) = 9.444 ns; Loc. = LCFF_X7_Y9_N15; Fanout = 2; REG Node = 'led_demo:inst3\|led_clk_gen:clk_gen\|led_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { led_demo:inst3|led_clk_gen:clk_gen|clk_cnt[1] led_demo:inst3|led_clk_gen:clk_gen|led_clk } "NODE_NAME" } } { "FPGA_IF/led_clk_gen.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/led_clk_gen.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.970 ns) 11.029 ns led_demo:inst3\|led_pwm_gen:pwm_gen\|fclk 5 REG LCFF_X6_Y9_N31 2 " "Info: 5: + IC(0.615 ns) + CELL(0.970 ns) = 11.029 ns; Loc. = LCFF_X6_Y9_N31; Fanout = 2; REG Node = 'led_demo:inst3\|led_pwm_gen:pwm_gen\|fclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { led_demo:inst3|led_clk_gen:clk_gen|led_clk led_demo:inst3|led_pwm_gen:pwm_gen|fclk } "NODE_NAME" } } { "FPGA_IF/LED_PWM_GEN.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/LED_PWM_GEN.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.970 ns) 12.670 ns led_demo:inst3\|led_clk_gen:clk_gen\|iclk 6 REG LCFF_X5_Y9_N7 1 " "Info: 6: + IC(0.671 ns) + CELL(0.970 ns) = 12.670 ns; Loc. = LCFF_X5_Y9_N7; Fanout = 1; REG Node = 'led_demo:inst3\|led_clk_gen:clk_gen\|iclk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { led_demo:inst3|led_pwm_gen:pwm_gen|fclk led_demo:inst3|led_clk_gen:clk_gen|iclk } "NODE_NAME" } } { "FPGA_IF/led_clk_gen.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/led_clk_gen.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.000 ns) 14.133 ns led_demo:inst3\|led_clk_gen:clk_gen\|iclk~clkctrl 7 COMB CLKCTRL_G1 67 " "Info: 7: + IC(1.463 ns) + CELL(0.000 ns) = 14.133 ns; Loc. = CLKCTRL_G1; Fanout = 67; COMB Node = 'led_demo:inst3\|led_clk_gen:clk_gen\|iclk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { led_demo:inst3|led_clk_gen:clk_gen|iclk led_demo:inst3|led_clk_gen:clk_gen|iclk~clkctrl } "NODE_NAME" } } { "FPGA_IF/led_clk_gen.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/led_clk_gen.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 15.695 ns led_demo:inst3\|led_clk_gen:clk_gen\|led7\[6\] 8 REG LCFF_X9_Y12_N17 1 " "Info: 8: + IC(0.896 ns) + CELL(0.666 ns) = 15.695 ns; Loc. = LCFF_X9_Y12_N17; Fanout = 1; REG Node = 'led_demo:inst3\|led_clk_gen:clk_gen\|led7\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { led_demo:inst3|led_clk_gen:clk_gen|iclk~clkctrl led_demo:inst3|led_clk_gen:clk_gen|led7[6] } "NODE_NAME" } } { "FPGA_IF/led_clk_gen.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/led_clk_gen.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.596 ns ( 42.03 % ) " "Info: Total cell delay = 6.596 ns ( 42.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.099 ns ( 57.97 % ) " "Info: Total interconnect delay = 9.099 ns ( 57.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.695 ns" { FPGA_CLK CLK_div_gen:inst2|BCLK_1MHz led_demo:inst3|led_clk_gen:clk_gen|clk_cnt[1] led_demo:inst3|led_clk_gen:clk_gen|led_clk led_demo:inst3|led_pwm_gen:pwm_gen|fclk led_demo:inst3|led_clk_gen:clk_gen|iclk led_demo:inst3|led_clk_gen:clk_gen|iclk~clkctrl led_demo:inst3|led_clk_gen:clk_gen|led7[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.695 ns" { FPGA_CLK {} FPGA_CLK~combout {} CLK_div_gen:inst2|BCLK_1MHz {} led_demo:inst3|led_clk_gen:clk_gen|clk_cnt[1] {} led_demo:inst3|led_clk_gen:clk_gen|led_clk {} led_demo:inst3|led_pwm_gen:pwm_gen|fclk {} led_demo:inst3|led_clk_gen:clk_gen|iclk {} led_demo:inst3|led_clk_gen:clk_gen|iclk~clkctrl {} led_demo:inst3|led_clk_gen:clk_gen|led7[6] {} } { 0.000ns 0.000ns 2.087ns 2.205ns 1.162ns 0.615ns 0.671ns 1.463ns 0.896ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "FPGA_IF/led_clk_gen.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/led_clk_gen.vhd" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.170 ns + Longest register pin " "Info: + Longest register to pin delay is 14.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_demo:inst3\|led_clk_gen:clk_gen\|led7\[6\] 1 REG LCFF_X9_Y12_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N17; Fanout = 1; REG Node = 'led_demo:inst3\|led_clk_gen:clk_gen\|led7\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_demo:inst3|led_clk_gen:clk_gen|led7[6] } "NODE_NAME" } } { "FPGA_IF/led_clk_gen.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/led_clk_gen.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.370 ns) 2.266 ns led_demo:inst3\|led_pwm_gen:pwm_gen\|led\[6\]~9 2 COMB LCCOMB_X5_Y9_N30 1 " "Info: 2: + IC(1.896 ns) + CELL(0.370 ns) = 2.266 ns; Loc. = LCCOMB_X5_Y9_N30; Fanout = 1; COMB Node = 'led_demo:inst3\|led_pwm_gen:pwm_gen\|led\[6\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { led_demo:inst3|led_clk_gen:clk_gen|led7[6] led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~9 } "NODE_NAME" } } { "FPGA_IF/LED_PWM_GEN.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/LED_PWM_GEN.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.482 ns) + CELL(0.647 ns) 4.395 ns led_demo:inst3\|led_pwm_gen:pwm_gen\|led\[6\]~10 3 COMB LCCOMB_X8_Y11_N16 1 " "Info: 3: + IC(1.482 ns) + CELL(0.647 ns) = 4.395 ns; Loc. = LCCOMB_X8_Y11_N16; Fanout = 1; COMB Node = 'led_demo:inst3\|led_pwm_gen:pwm_gen\|led\[6\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~9 led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~10 } "NODE_NAME" } } { "FPGA_IF/LED_PWM_GEN.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/LED_PWM_GEN.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.319 ns) 5.079 ns led_demo:inst3\|led_pwm_gen:pwm_gen\|led\[6\]~12 4 COMB LCCOMB_X8_Y11_N22 1 " "Info: 4: + IC(0.365 ns) + CELL(0.319 ns) = 5.079 ns; Loc. = LCCOMB_X8_Y11_N22; Fanout = 1; COMB Node = 'led_demo:inst3\|led_pwm_gen:pwm_gen\|led\[6\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~10 led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~12 } "NODE_NAME" } } { "FPGA_IF/LED_PWM_GEN.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/LED_PWM_GEN.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.532 ns) + CELL(0.206 ns) 7.817 ns data_CONT:inst5\|LED_D\[6\]~1 5 COMB LCCOMB_X21_Y12_N26 1 " "Info: 5: + IC(2.532 ns) + CELL(0.206 ns) = 7.817 ns; Loc. = LCCOMB_X21_Y12_N26; Fanout = 1; COMB Node = 'data_CONT:inst5\|LED_D\[6\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~12 data_CONT:inst5|LED_D[6]~1 } "NODE_NAME" } } { "FPGA_IF/data_CONT.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/data_CONT.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.167 ns) + CELL(3.186 ns) 14.170 ns led\[6\] 6 PIN PIN_F6 0 " "Info: 6: + IC(3.167 ns) + CELL(3.186 ns) = 14.170 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'led\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { data_CONT:inst5|LED_D[6]~1 led[6] } "NODE_NAME" } } { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.728 ns ( 33.37 % ) " "Info: Total cell delay = 4.728 ns ( 33.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.442 ns ( 66.63 % ) " "Info: Total interconnect delay = 9.442 ns ( 66.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.170 ns" { led_demo:inst3|led_clk_gen:clk_gen|led7[6] led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~9 led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~10 led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~12 data_CONT:inst5|LED_D[6]~1 led[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.170 ns" { led_demo:inst3|led_clk_gen:clk_gen|led7[6] {} led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~9 {} led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~10 {} led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~12 {} data_CONT:inst5|LED_D[6]~1 {} led[6] {} } { 0.000ns 1.896ns 1.482ns 0.365ns 2.532ns 3.167ns } { 0.000ns 0.370ns 0.647ns 0.319ns 0.206ns 3.186ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.695 ns" { FPGA_CLK CLK_div_gen:inst2|BCLK_1MHz led_demo:inst3|led_clk_gen:clk_gen|clk_cnt[1] led_demo:inst3|led_clk_gen:clk_gen|led_clk led_demo:inst3|led_pwm_gen:pwm_gen|fclk led_demo:inst3|led_clk_gen:clk_gen|iclk led_demo:inst3|led_clk_gen:clk_gen|iclk~clkctrl led_demo:inst3|led_clk_gen:clk_gen|led7[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.695 ns" { FPGA_CLK {} FPGA_CLK~combout {} CLK_div_gen:inst2|BCLK_1MHz {} led_demo:inst3|led_clk_gen:clk_gen|clk_cnt[1] {} led_demo:inst3|led_clk_gen:clk_gen|led_clk {} led_demo:inst3|led_pwm_gen:pwm_gen|fclk {} led_demo:inst3|led_clk_gen:clk_gen|iclk {} led_demo:inst3|led_clk_gen:clk_gen|iclk~clkctrl {} led_demo:inst3|led_clk_gen:clk_gen|led7[6] {} } { 0.000ns 0.000ns 2.087ns 2.205ns 1.162ns 0.615ns 0.671ns 1.463ns 0.896ns } { 0.000ns 1.080ns 0.970ns 0.970ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.170 ns" { led_demo:inst3|led_clk_gen:clk_gen|led7[6] led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~9 led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~10 led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~12 data_CONT:inst5|LED_D[6]~1 led[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.170 ns" { led_demo:inst3|led_clk_gen:clk_gen|led7[6] {} led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~9 {} led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~10 {} led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~12 {} data_CONT:inst5|LED_D[6]~1 {} led[6] {} } { 0.000ns 1.896ns 1.482ns 0.365ns 2.532ns 3.167ns } { 0.000ns 0.370ns 0.647ns 0.319ns 0.206ns 3.186ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "nFPGA_RESET led\[6\] 23.704 ns Longest " "Info: Longest tpd from source pin \"nFPGA_RESET\" to destination pin \"led\[6\]\" is 23.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns nFPGA_RESET 1 PIN PIN_R7 299 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_R7; Fanout = 299; PIN Node = 'nFPGA_RESET'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { nFPGA_RESET } "NODE_NAME" } } { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { -160 24 192 -144 "nFPGA_RESET" "" } { 440 368 472 456 "nFPGA_RESET" "" } { 832 376 472 848 "nFPGA_RESET" "" } { 952 368 472 968 "nFPGA_RESET" "" } { 280 368 472 296 "nFPGA_RESET" "" } { 592 368 472 608 "nFPGA_RESET" "" } { -8 368 472 8 "nFPGA_RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.056 ns) + CELL(0.206 ns) 9.176 ns led_demo:inst3\|led_pwm_gen:pwm_gen\|led~2 2 COMB LCCOMB_X5_Y9_N2 4 " "Info: 2: + IC(8.056 ns) + CELL(0.206 ns) = 9.176 ns; Loc. = LCCOMB_X5_Y9_N2; Fanout = 4; COMB Node = 'led_demo:inst3\|led_pwm_gen:pwm_gen\|led~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.262 ns" { nFPGA_RESET led_demo:inst3|led_pwm_gen:pwm_gen|led~2 } "NODE_NAME" } } { "FPGA_IF/LED_PWM_GEN.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/LED_PWM_GEN.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 10.171 ns led_demo:inst3\|led_pwm_gen:pwm_gen\|pwm\[3\]~10 3 COMB LCCOMB_X5_Y9_N26 9 " "Info: 3: + IC(0.371 ns) + CELL(0.624 ns) = 10.171 ns; Loc. = LCCOMB_X5_Y9_N26; Fanout = 9; COMB Node = 'led_demo:inst3\|led_pwm_gen:pwm_gen\|pwm\[3\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { led_demo:inst3|led_pwm_gen:pwm_gen|led~2 led_demo:inst3|led_pwm_gen:pwm_gen|pwm[3]~10 } "NODE_NAME" } } { "FPGA_IF/LED_PWM_GEN.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/LED_PWM_GEN.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.584 ns) + CELL(0.616 ns) 12.371 ns led_demo:inst3\|led_pwm_gen:pwm_gen\|pwm\[3\]~12 4 COMB LCCOMB_X8_Y13_N6 8 " "Info: 4: + IC(1.584 ns) + CELL(0.616 ns) = 12.371 ns; Loc. = LCCOMB_X8_Y13_N6; Fanout = 8; COMB Node = 'led_demo:inst3\|led_pwm_gen:pwm_gen\|pwm\[3\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { led_demo:inst3|led_pwm_gen:pwm_gen|pwm[3]~10 led_demo:inst3|led_pwm_gen:pwm_gen|pwm[3]~12 } "NODE_NAME" } } { "FPGA_IF/LED_PWM_GEN.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/LED_PWM_GEN.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.362 ns) + CELL(0.624 ns) 16.357 ns led_demo:inst3\|led_pwm_gen:pwm_gen\|led\[6\]~15 5 COMB LCCOMB_X21_Y12_N28 1 " "Info: 5: + IC(3.362 ns) + CELL(0.624 ns) = 16.357 ns; Loc. = LCCOMB_X21_Y12_N28; Fanout = 1; COMB Node = 'led_demo:inst3\|led_pwm_gen:pwm_gen\|led\[6\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.986 ns" { led_demo:inst3|led_pwm_gen:pwm_gen|pwm[3]~12 led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~15 } "NODE_NAME" } } { "FPGA_IF/LED_PWM_GEN.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/LED_PWM_GEN.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.624 ns) 17.351 ns data_CONT:inst5\|LED_D\[6\]~1 6 COMB LCCOMB_X21_Y12_N26 1 " "Info: 6: + IC(0.370 ns) + CELL(0.624 ns) = 17.351 ns; Loc. = LCCOMB_X21_Y12_N26; Fanout = 1; COMB Node = 'data_CONT:inst5\|LED_D\[6\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~15 data_CONT:inst5|LED_D[6]~1 } "NODE_NAME" } } { "FPGA_IF/data_CONT.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/FPGA_IF/data_CONT.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.167 ns) + CELL(3.186 ns) 23.704 ns led\[6\] 7 PIN PIN_F6 0 " "Info: 7: + IC(3.167 ns) + CELL(3.186 ns) = 23.704 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'led\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.353 ns" { data_CONT:inst5|LED_D[6]~1 led[6] } "NODE_NAME" } } { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.794 ns ( 28.66 % ) " "Info: Total cell delay = 6.794 ns ( 28.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.910 ns ( 71.34 % ) " "Info: Total interconnect delay = 16.910 ns ( 71.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "23.704 ns" { nFPGA_RESET led_demo:inst3|led_pwm_gen:pwm_gen|led~2 led_demo:inst3|led_pwm_gen:pwm_gen|pwm[3]~10 led_demo:inst3|led_pwm_gen:pwm_gen|pwm[3]~12 led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~15 data_CONT:inst5|LED_D[6]~1 led[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "23.704 ns" { nFPGA_RESET {} nFPGA_RESET~combout {} led_demo:inst3|led_pwm_gen:pwm_gen|led~2 {} led_demo:inst3|led_pwm_gen:pwm_gen|pwm[3]~10 {} led_demo:inst3|led_pwm_gen:pwm_gen|pwm[3]~12 {} led_demo:inst3|led_pwm_gen:pwm_gen|led[6]~15 {} data_CONT:inst5|LED_D[6]~1 {} led[6] {} } { 0.000ns 0.000ns 8.056ns 0.371ns 1.584ns 3.362ns 0.370ns 3.167ns } { 0.000ns 0.914ns 0.206ns 0.624ns 0.616ns 0.624ns 0.624ns 3.186ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "host_io:inst\|re_dly XM0OEN FPGA_CLK 0.322 ns register " "Info: th for register \"host_io:inst\|re_dly\" (data pin = \"XM0OEN\", clock pin = \"FPGA_CLK\") is 0.322 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FPGA_CLK destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"FPGA_CLK\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns FPGA_CLK 1 CLK PIN_H2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 4; CLK Node = 'FPGA_CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FPGA_CLK } "NODE_NAME" } } { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { -176 24 192 -160 "FPGA_CLK" "" } { -184 192 264 -168 "FPGA_CLK" "" } { -184 368 472 -168 "FPGA_CLK" "" } { -40 368 472 -24 "FPGA_CLK" "" } { 264 368 472 280 "FPGA_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns FPGA_CLK~clkctrl 2 COMB CLKCTRL_G2 275 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 275; COMB Node = 'FPGA_CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { FPGA_CLK FPGA_CLK~clkctrl } "NODE_NAME" } } { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { -176 24 192 -160 "FPGA_CLK" "" } { -184 192 264 -168 "FPGA_CLK" "" } { -184 368 472 -168 "FPGA_CLK" "" } { -40 368 472 -24 "FPGA_CLK" "" } { 264 368 472 280 "FPGA_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.666 ns) 2.782 ns host_io:inst\|re_dly 3 REG LCFF_X30_Y11_N27 1 " "Info: 3: + IC(0.897 ns) + CELL(0.666 ns) = 2.782 ns; Loc. = LCFF_X30_Y11_N27; Fanout = 1; REG Node = 'host_io:inst\|re_dly'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { FPGA_CLK~clkctrl host_io:inst|re_dly } "NODE_NAME" } } { "Host_IF/host_io.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_io.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.76 % ) " "Info: Total cell delay = 1.746 ns ( 62.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.036 ns ( 37.24 % ) " "Info: Total interconnect delay = 1.036 ns ( 37.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { FPGA_CLK FPGA_CLK~clkctrl host_io:inst|re_dly } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { FPGA_CLK {} FPGA_CLK~combout {} FPGA_CLK~clkctrl {} host_io:inst|re_dly {} } { 0.000ns 0.000ns 0.139ns 0.897ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Host_IF/host_io.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_io.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.766 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns XM0OEN 1 PIN PIN_J15 3 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_J15; Fanout = 3; PIN Node = 'XM0OEN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { XM0OEN } "NODE_NAME" } } { "M3.bdf" "" { Schematic "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/M3.bdf" { { 168 24 192 184 "XM0OEN" "" } { 160 192 296 176 "XM0OEN" "" } { -152 368 472 -136 "XM0OEN" "" } { 8 368 472 24 "XM0OEN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.372 ns) + CELL(0.206 ns) 2.658 ns host_io:inst\|re_dly~feeder 2 COMB LCCOMB_X30_Y11_N26 1 " "Info: 2: + IC(1.372 ns) + CELL(0.206 ns) = 2.658 ns; Loc. = LCCOMB_X30_Y11_N26; Fanout = 1; COMB Node = 'host_io:inst\|re_dly~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { XM0OEN host_io:inst|re_dly~feeder } "NODE_NAME" } } { "Host_IF/host_io.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_io.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.766 ns host_io:inst\|re_dly 3 REG LCFF_X30_Y11_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.766 ns; Loc. = LCFF_X30_Y11_N27; Fanout = 1; REG Node = 'host_io:inst\|re_dly'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { host_io:inst|re_dly~feeder host_io:inst|re_dly } "NODE_NAME" } } { "Host_IF/host_io.vhd" "" { Text "H:/HANBACK Product/HBE-SM3/손현성 대리/PLD/SM3_M3_중간완료/Host_IF/host_io.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 50.40 % ) " "Info: Total cell delay = 1.394 ns ( 50.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.372 ns ( 49.60 % ) " "Info: Total interconnect delay = 1.372 ns ( 49.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { XM0OEN host_io:inst|re_dly~feeder host_io:inst|re_dly } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { XM0OEN {} XM0OEN~combout {} host_io:inst|re_dly~feeder {} host_io:inst|re_dly {} } { 0.000ns 0.000ns 1.372ns 0.000ns } { 0.000ns 1.080ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { FPGA_CLK FPGA_CLK~clkctrl host_io:inst|re_dly } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { FPGA_CLK {} FPGA_CLK~combout {} FPGA_CLK~clkctrl {} host_io:inst|re_dly {} } { 0.000ns 0.000ns 0.139ns 0.897ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { XM0OEN host_io:inst|re_dly~feeder host_io:inst|re_dly } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.766 ns" { XM0OEN {} XM0OEN~combout {} host_io:inst|re_dly~feeder {} host_io:inst|re_dly {} } { 0.000ns 0.000ns 1.372ns 0.000ns } { 0.000ns 1.080ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 20:30:36 2010 " "Info: Processing ended: Tue Dec 14 20:30:36 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
