// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1847\sampleModel1847_5_sub\Mysubsystem_5.v
// Created: 2024-06-10 15:03:44
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_5
// Source Path: sampleModel1847_5_sub/Subsystem/Mysubsystem_5
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_5
          (Out1,
           Out2);


  output  [7:0] Out1;  // uint8
  output  [7:0] Out2;  // uint8


  wire [7:0] cfblk164_out1;  // uint8
  wire [7:0] cfblk71_out1;  // uint8
  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk66_out1;  // uint8


  assign cfblk164_out1 = 8'b00000000;



  assign cfblk71_out1 = (cfblk164_out1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign Out1 = cfblk71_out1;

  assign dtc_out = cfblk71_out1;



  assign cfblk66_out1 = dtc_out;



  assign Out2 = cfblk66_out1;

endmodule  // Mysubsystem_5

