// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
// Date        : Fri Apr 21 17:31:22 2017
// Host        : ux305 running 64-bit Debian GNU/Linux 9.0 (stretch)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_
//               iq_pid_vco_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0_sim_netlist.v
// Design      : iq_pid_vco_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_100
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_104
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_108
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_112
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_116
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_120
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_124
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_128
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_132
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_136
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_140
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_144
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_148
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_152
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_156
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_160
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_164
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_168
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_172
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_176
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_180
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_184
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_188
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_192
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_196
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_200
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_204
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_208
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_212
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_216
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_220
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_224
   (reset_accum_in_s_reg,
    enable_s,
    bit_tab_s,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input bit_tab_s;
  input data_clk_i;

  wire bit_tab_s;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(bit_tab_s),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_228
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_232
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_236
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_240
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_244
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_248
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_252
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_256
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_260
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_264
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_268
   (bit_tab_s,
    enable_s,
    reset_store3_s,
    data_clk_i);
  output bit_tab_s;
  input enable_s;
  input reset_store3_s;
  input data_clk_i;

  wire bit_tab_s;
  wire data_clk_i;
  wire enable_s;
  wire reset_store3_s;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(reset_store3_s),
        .Q(bit_tab_s),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_56
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_60
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_64
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_68
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_72
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_76
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_80
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_84
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_88
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_92
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_bit_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_96
   (reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0]_0 ,
    data_clk_i);
  output reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0]_0 ;
  input data_clk_i;

  wire \bit_tab_s_reg[0]_0 ;
  wire data_clk_i;
  wire enable_s;
  wire reset_accum_in_s_reg;

  FDRE \bit_tab_s_reg[0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\bit_tab_s_reg[0]_0 ),
        .Q(reset_accum_in_s_reg),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_cpt
   (cpt_val_o,
    cpt_overflow_next,
    data_rst_i,
    data_clk_i,
    data_en_i);
  output [5:0]cpt_val_o;
  output cpt_overflow_next;
  input data_rst_i;
  input data_clk_i;
  input data_en_i;

  wire cpt_overflow_next;
  wire [5:0]cpt_val_next;
  wire [5:0]cpt_val_o;
  wire [5:0]cpt_val_s;
  wire \cpt_val_s[1]_i_2_n_0 ;
  wire \cpt_val_s[5]_i_2_n_0 ;
  wire data_clk_i;
  wire data_en_i;
  wire data_rst_i;

  FDRE \cpt_val2_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(cpt_val_next[0]),
        .Q(cpt_val_o[0]),
        .R(1'b0));
  FDRE \cpt_val2_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(cpt_val_next[1]),
        .Q(cpt_val_o[1]),
        .R(1'b0));
  FDRE \cpt_val2_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(cpt_val_next[2]),
        .Q(cpt_val_o[2]),
        .R(1'b0));
  FDRE \cpt_val2_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(cpt_val_next[3]),
        .Q(cpt_val_o[3]),
        .R(1'b0));
  FDRE \cpt_val2_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(cpt_val_next[4]),
        .Q(cpt_val_o[4]),
        .R(1'b0));
  FDRE \cpt_val2_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(cpt_val_next[5]),
        .Q(cpt_val_o[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFFBFFF0000)) 
    \cpt_val_s[0]_i_1 
       (.I0(\cpt_val_s[1]_i_2_n_0 ),
        .I1(cpt_val_s[2]),
        .I2(cpt_val_s[4]),
        .I3(cpt_val_s[1]),
        .I4(data_en_i),
        .I5(cpt_val_s[0]),
        .O(cpt_val_next[0]));
  LUT6 #(
    .INIT(64'h5555AAAAFF7F0000)) 
    \cpt_val_s[1]_i_1 
       (.I0(data_en_i),
        .I1(cpt_val_s[4]),
        .I2(cpt_val_s[2]),
        .I3(\cpt_val_s[1]_i_2_n_0 ),
        .I4(cpt_val_s[1]),
        .I5(cpt_val_s[0]),
        .O(cpt_val_next[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \cpt_val_s[1]_i_2 
       (.I0(cpt_val_s[3]),
        .I1(cpt_val_s[5]),
        .O(\cpt_val_s[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA5555FBFF0000)) 
    \cpt_val_s[2]_i_1 
       (.I0(\cpt_val_s[5]_i_2_n_0 ),
        .I1(cpt_val_s[5]),
        .I2(cpt_val_s[3]),
        .I3(cpt_val_s[4]),
        .I4(cpt_val_s[2]),
        .I5(cpt_val_s[0]),
        .O(cpt_val_next[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cpt_val_s[3]_i_1 
       (.I0(cpt_val_s[0]),
        .I1(data_en_i),
        .I2(cpt_val_s[1]),
        .I3(cpt_val_s[2]),
        .I4(cpt_val_s[3]),
        .O(cpt_val_next[3]));
  LUT6 #(
    .INIT(64'hAA68AAAAAA6AAAAA)) 
    \cpt_val_s[4]_i_1 
       (.I0(cpt_val_s[4]),
        .I1(cpt_val_s[3]),
        .I2(cpt_val_s[0]),
        .I3(\cpt_val_s[5]_i_2_n_0 ),
        .I4(cpt_val_s[2]),
        .I5(cpt_val_s[5]),
        .O(cpt_val_next[4]));
  LUT6 #(
    .INIT(64'hBF40FF00FF00BF00)) 
    \cpt_val_s[5]_i_1 
       (.I0(\cpt_val_s[5]_i_2_n_0 ),
        .I1(cpt_val_s[2]),
        .I2(cpt_val_s[4]),
        .I3(cpt_val_s[5]),
        .I4(cpt_val_s[0]),
        .I5(cpt_val_s[3]),
        .O(cpt_val_next[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cpt_val_s[5]_i_2 
       (.I0(cpt_val_s[1]),
        .I1(data_en_i),
        .O(\cpt_val_s[5]_i_2_n_0 ));
  FDRE \cpt_val_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(cpt_val_next[0]),
        .Q(cpt_val_s[0]),
        .R(data_rst_i));
  FDRE \cpt_val_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(cpt_val_next[1]),
        .Q(cpt_val_s[1]),
        .R(data_rst_i));
  FDRE \cpt_val_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(cpt_val_next[2]),
        .Q(cpt_val_s[2]),
        .R(data_rst_i));
  FDRE \cpt_val_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(cpt_val_next[3]),
        .Q(cpt_val_s[3]),
        .R(data_rst_i));
  FDRE \cpt_val_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(cpt_val_next[4]),
        .Q(cpt_val_s[4]),
        .R(data_rst_i));
  FDRE \cpt_val_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(cpt_val_next[5]),
        .Q(cpt_val_s[5]),
        .R(data_rst_i));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    reset_store3_s_reg_srl3_i_1
       (.I0(cpt_val_s[0]),
        .I1(\cpt_val_s[5]_i_2_n_0 ),
        .I2(cpt_val_s[3]),
        .I3(cpt_val_s[5]),
        .I4(cpt_val_s[2]),
        .I5(cpt_val_s[4]),
        .O(cpt_overflow_next));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global
   (DSP48E1_inst,
    A,
    CEP,
    bit_tab_s,
    E,
    result_en_s,
    DSP48E1_inst_0,
    \data_out_s_reg[0]_0 ,
    Q,
    DSP48E1_inst_1,
    DSP48E1_inst_2,
    DSP48E1_inst_3,
    DSP48E1_inst_4,
    DSP48E1_inst_5,
    DSP48E1_inst_6,
    DSP48E1_inst_7,
    DSP48E1_inst_8,
    DSP48E1_inst_9,
    DSP48E1_inst_10,
    DSP48E1_inst_11,
    DSP48E1_inst_12,
    DSP48E1_inst_13,
    DSP48E1_inst_14,
    DSP48E1_inst_15,
    DSP48E1_inst_16,
    DSP48E1_inst_17,
    DSP48E1_inst_18,
    DSP48E1_inst_19,
    DSP48E1_inst_20,
    DSP48E1_inst_21,
    DSP48E1_inst_22,
    DSP48E1_inst_23,
    DSP48E1_inst_24,
    \coeff_s_reg[15] ,
    \data_out_s_reg[27]_0 ,
    data_en_s,
    data_clk_i,
    OPMODE,
    data_en_s_reg_rep,
    enable_s,
    reset_store3_s,
    sel0,
    data_en_o_reg_0,
    \data_s_reg[13] ,
    D);
  output DSP48E1_inst;
  output [13:0]A;
  output CEP;
  output bit_tab_s;
  output [0:0]E;
  output [0:0]result_en_s;
  output DSP48E1_inst_0;
  output \data_out_s_reg[0]_0 ;
  output [0:0]Q;
  output [0:0]DSP48E1_inst_1;
  output [0:0]DSP48E1_inst_2;
  output [13:0]DSP48E1_inst_3;
  output [13:0]DSP48E1_inst_4;
  output [0:0]DSP48E1_inst_5;
  output [0:0]DSP48E1_inst_6;
  output [0:0]DSP48E1_inst_7;
  output [0:0]DSP48E1_inst_8;
  output [0:0]DSP48E1_inst_9;
  output [0:0]DSP48E1_inst_10;
  output [0:0]DSP48E1_inst_11;
  output [0:0]DSP48E1_inst_12;
  output [0:0]DSP48E1_inst_13;
  output [0:0]DSP48E1_inst_14;
  output [0:0]DSP48E1_inst_15;
  output [0:0]DSP48E1_inst_16;
  output [0:0]DSP48E1_inst_17;
  output [0:0]DSP48E1_inst_18;
  output [0:0]DSP48E1_inst_19;
  output [0:0]DSP48E1_inst_20;
  output [0:0]DSP48E1_inst_21;
  output [0:0]DSP48E1_inst_22;
  output [0:0]DSP48E1_inst_23;
  output [0:0]DSP48E1_inst_24;
  output [15:0]\coeff_s_reg[15] ;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s;
  input data_clk_i;
  input [0:0]OPMODE;
  input data_en_s_reg_rep;
  input enable_s;
  input reset_store3_s;
  input [3:0]sel0;
  input data_en_o_reg_0;
  input [13:0]\data_s_reg[13] ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire DSP48E1_inst;
  wire DSP48E1_inst_0;
  wire [0:0]DSP48E1_inst_1;
  wire [0:0]DSP48E1_inst_10;
  wire [0:0]DSP48E1_inst_11;
  wire [0:0]DSP48E1_inst_12;
  wire [0:0]DSP48E1_inst_13;
  wire [0:0]DSP48E1_inst_14;
  wire [0:0]DSP48E1_inst_15;
  wire [0:0]DSP48E1_inst_16;
  wire [0:0]DSP48E1_inst_17;
  wire [0:0]DSP48E1_inst_18;
  wire [0:0]DSP48E1_inst_19;
  wire [0:0]DSP48E1_inst_2;
  wire [0:0]DSP48E1_inst_20;
  wire [0:0]DSP48E1_inst_21;
  wire [0:0]DSP48E1_inst_22;
  wire [0:0]DSP48E1_inst_23;
  wire [0:0]DSP48E1_inst_24;
  wire [13:0]DSP48E1_inst_3;
  wire [13:0]DSP48E1_inst_4;
  wire [0:0]DSP48E1_inst_5;
  wire [0:0]DSP48E1_inst_6;
  wire [0:0]DSP48E1_inst_7;
  wire [0:0]DSP48E1_inst_8;
  wire [0:0]DSP48E1_inst_9;
  wire [0:0]E;
  wire [0:0]OPMODE;
  wire [0:0]Q;
  wire bit_tab_s;
  wire [15:0]\coeff_s_reg[15] ;
  wire data_clk_i;
  wire data_en_o_reg_0;
  wire data_en_s;
  wire data_en_s_reg_rep;
  wire \data_out_s_reg[0]_0 ;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire [13:0]\data_s_reg[13] ;
  wire enable_s;
  wire fir_proc_inst_n_17;
  wire reset_store3_s;
  wire [0:0]result_en_s;
  wire [27:0]result_s;
  wire [3:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_266 coeff_reg_delay
       (.D(D),
        .\coeff_s_reg[15] (\coeff_s_reg[15] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_17),
        .Q(result_en_s),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data_out_s[27]_i_5 
       (.I0(result_en_s),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(data_en_o_reg_0),
        .I4(sel0[1]),
        .I5(sel0[0]),
        .O(\data_out_s_reg[0]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[0]),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[10]),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[11]),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[12]),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[13]),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[14]),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[15]),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[16]),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[17]),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[18]),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[19]),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[1]),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[20]),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[21]),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[22]),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[23]),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[24]),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[25]),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[26]),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[27]),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[2]),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[3]),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[4]),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[5]),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[6]),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[7]),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[8]),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_17),
        .D(result_s[9]),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_267 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .DSP48E1_inst(DSP48E1_inst),
        .DSP48E1_inst_0(DSP48E1_inst_0),
        .DSP48E1_inst_1(DSP48E1_inst_1),
        .DSP48E1_inst_10(DSP48E1_inst_10),
        .DSP48E1_inst_11(DSP48E1_inst_11),
        .DSP48E1_inst_12(DSP48E1_inst_12),
        .DSP48E1_inst_13(DSP48E1_inst_13),
        .DSP48E1_inst_14(DSP48E1_inst_14),
        .DSP48E1_inst_15(DSP48E1_inst_15),
        .DSP48E1_inst_16(DSP48E1_inst_16),
        .DSP48E1_inst_17(DSP48E1_inst_17),
        .DSP48E1_inst_18(DSP48E1_inst_18),
        .DSP48E1_inst_19(DSP48E1_inst_19),
        .DSP48E1_inst_2(DSP48E1_inst_2),
        .DSP48E1_inst_20(DSP48E1_inst_20),
        .DSP48E1_inst_21(DSP48E1_inst_21),
        .DSP48E1_inst_22(DSP48E1_inst_22),
        .DSP48E1_inst_23(DSP48E1_inst_23),
        .DSP48E1_inst_24(DSP48E1_inst_24),
        .DSP48E1_inst_3(DSP48E1_inst_3),
        .DSP48E1_inst_4(DSP48E1_inst_4),
        .DSP48E1_inst_5(DSP48E1_inst_5),
        .DSP48E1_inst_6(DSP48E1_inst_6),
        .DSP48E1_inst_7(DSP48E1_inst_7),
        .DSP48E1_inst_8(DSP48E1_inst_8),
        .DSP48E1_inst_9(DSP48E1_inst_9),
        .E(E),
        .OPMODE(OPMODE),
        .Q(Q),
        .bit_tab_s(bit_tab_s),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_17),
        .data_en_s(data_en_s),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .\data_out_s_reg[27] (result_s),
        .\data_s_reg[13] (\data_s_reg[13] ),
        .\data_tab_s_reg[0][15] (\coeff_s_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_268 reset_delay
       (.bit_tab_s(bit_tab_s),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_store3_s(reset_store3_s));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_0
   (reset_accum_in_s_reg,
    E,
    sel0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    \data_tab_s_reg[0][15] );
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]\data_tab_s_reg[0][15] ;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire [15:0]\data_tab_s_reg[0][15] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_262 coeff_reg_delay
       (.Q(Q),
        .data_clk_i(data_clk_i),
        .\data_tab_s_reg[0][15]_0 (\data_tab_s_reg[0][15] ),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_263 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_264 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_1
   (reset_accum_in_s_reg,
    E,
    sel0,
    data_en_o_reg_0,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[0]_1 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[27]_0 ,
    \coeff_s_reg[15] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_1,
    data_en_o_reg_2,
    Q,
    \data_out_s_reg[27]_1 ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output data_en_o_reg_0;
  output \data_out_s_reg[0]_0 ;
  output \data_out_s_reg[0]_1 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[27]_0 ;
  output [15:0]\coeff_s_reg[15] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [6:0]data_en_o_reg_1;
  input data_en_o_reg_2;
  input [27:0]Q;
  input [27:0]\data_out_s_reg[27]_1 ;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [27:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]\coeff_s_reg[15] ;
  wire data_clk_i;
  wire data_en_o_reg_0;
  wire [6:0]data_en_o_reg_1;
  wire data_en_o_reg_2;
  wire data_en_s;
  wire \data_out_s[27]_i_13_n_0 ;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[0]_1 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_258 coeff_reg_delay
       (.D(D),
        .\coeff_s_reg[15] (\coeff_s_reg[15] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h01)) 
    data_en_o_i_13
       (.I0(sel0),
        .I1(data_en_o_reg_1[2]),
        .I2(data_en_o_reg_1[3]),
        .O(data_en_o_reg_0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_26 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\data_out_s_reg[27]_1 [0]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_26 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(Q[10]),
        .I2(\data_out_s_reg[27]_1 [10]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_26 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(Q[11]),
        .I2(\data_out_s_reg[27]_1 [11]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_26 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(Q[12]),
        .I2(\data_out_s_reg[27]_1 [12]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_26 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(Q[13]),
        .I2(\data_out_s_reg[27]_1 [13]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_26 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(Q[14]),
        .I2(\data_out_s_reg[27]_1 [14]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_26 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(Q[15]),
        .I2(\data_out_s_reg[27]_1 [15]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_26 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(Q[16]),
        .I2(\data_out_s_reg[27]_1 [16]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_26 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(Q[17]),
        .I2(\data_out_s_reg[27]_1 [17]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_26 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(Q[18]),
        .I2(\data_out_s_reg[27]_1 [18]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_26 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(Q[19]),
        .I2(\data_out_s_reg[27]_1 [19]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_26 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(\data_out_s_reg[27]_1 [1]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_26 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(Q[20]),
        .I2(\data_out_s_reg[27]_1 [20]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_26 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(Q[21]),
        .I2(\data_out_s_reg[27]_1 [21]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_26 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(Q[22]),
        .I2(\data_out_s_reg[27]_1 [22]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_26 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(Q[23]),
        .I2(\data_out_s_reg[27]_1 [23]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_26 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(Q[24]),
        .I2(\data_out_s_reg[27]_1 [24]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_26 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(Q[25]),
        .I2(\data_out_s_reg[27]_1 [25]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_26 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(Q[26]),
        .I2(\data_out_s_reg[27]_1 [26]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out_s[27]_i_13 
       (.I0(sel0),
        .I1(data_en_o_reg_1[2]),
        .I2(data_en_o_reg_1[0]),
        .I3(data_en_o_reg_1[1]),
        .O(\data_out_s[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data_out_s[27]_i_4 
       (.I0(\data_out_s[27]_i_13_n_0 ),
        .I1(data_en_o_reg_1[5]),
        .I2(data_en_o_reg_1[6]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_1[4]),
        .I5(data_en_o_reg_2),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_57 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(Q[27]),
        .I2(\data_out_s_reg[27]_1 [27]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_26 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\data_out_s_reg[27]_1 [2]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_26 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\data_out_s_reg[27]_1 [3]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_26 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\data_out_s_reg[27]_1 [4]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_26 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(Q[5]),
        .I2(\data_out_s_reg[27]_1 [5]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_26 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\data_out_s_reg[27]_1 [6]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_26 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(Q[7]),
        .I2(\data_out_s_reg[27]_1 [7]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_26 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\data_out_s_reg[27]_1 [8]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_26 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(Q[9]),
        .I2(\data_out_s_reg[27]_1 [9]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_259 fir_proc_inst
       (.A(A),
        .E(E),
        .Q({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_tab_s_reg[0][15] (\coeff_s_reg[15] ),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_260 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_10
   (reset_accum_in_s_reg,
    E,
    sel0,
    data_en_o_reg_0,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[27]_0 ,
    \coeff_s_reg[15] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    bit_tab_s,
    data_en_o_reg_1,
    data_en_o_reg_2,
    data_en_o_reg_3,
    result_en_s,
    \data_out_s_reg[27]_1 ,
    Q,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output data_en_o_reg_0;
  output \data_out_s_reg[0]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[27]_0 ;
  output [15:0]\coeff_s_reg[15] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input bit_tab_s;
  input [4:0]data_en_o_reg_1;
  input data_en_o_reg_2;
  input data_en_o_reg_3;
  input [0:0]result_en_s;
  input [27:0]\data_out_s_reg[27]_1 ;
  input [27:0]Q;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [27:0]Q;
  wire bit_tab_s;
  wire [15:0]\coeff_s_reg[15] ;
  wire data_clk_i;
  wire data_en_o_i_11_n_0;
  wire data_en_o_reg_0;
  wire [4:0]data_en_o_reg_1;
  wire data_en_o_reg_2;
  wire data_en_o_reg_3;
  wire data_en_s;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]result_en_s;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_222 coeff_reg_delay
       (.D(D),
        .\coeff_s_reg[15] (\coeff_s_reg[15] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  LUT4 #(
    .INIT(16'hFFFE)) 
    data_en_o_i_11
       (.I0(sel0),
        .I1(result_en_s),
        .I2(data_en_o_reg_1[1]),
        .I3(data_en_o_reg_1[0]),
        .O(data_en_o_i_11_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    data_en_o_i_6
       (.I0(data_en_o_i_11_n_0),
        .I1(data_en_o_reg_1[3]),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[4]),
        .I4(data_en_o_reg_2),
        .I5(data_en_o_reg_3),
        .O(data_en_o_reg_0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[0]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[0] ),
        .I2(\data_out_s_reg[27]_1 [0]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[0]),
        .O(\data_out_s_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[10]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[10] ),
        .I2(\data_out_s_reg[27]_1 [10]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[10]),
        .O(\data_out_s_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[11]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[11] ),
        .I2(\data_out_s_reg[27]_1 [11]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[11]),
        .O(\data_out_s_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[12]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[12] ),
        .I2(\data_out_s_reg[27]_1 [12]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[12]),
        .O(\data_out_s_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[13]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[13] ),
        .I2(\data_out_s_reg[27]_1 [13]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[13]),
        .O(\data_out_s_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[14]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[14] ),
        .I2(\data_out_s_reg[27]_1 [14]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[14]),
        .O(\data_out_s_reg[14]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[15]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[15] ),
        .I2(\data_out_s_reg[27]_1 [15]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[15]),
        .O(\data_out_s_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[16]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[16] ),
        .I2(\data_out_s_reg[27]_1 [16]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[16]),
        .O(\data_out_s_reg[16]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[17]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[17] ),
        .I2(\data_out_s_reg[27]_1 [17]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[17]),
        .O(\data_out_s_reg[17]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[18]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[18] ),
        .I2(\data_out_s_reg[27]_1 [18]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[18]),
        .O(\data_out_s_reg[18]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[19]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[19] ),
        .I2(\data_out_s_reg[27]_1 [19]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[19]),
        .O(\data_out_s_reg[19]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[1]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[1] ),
        .I2(\data_out_s_reg[27]_1 [1]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[1]),
        .O(\data_out_s_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[20]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[20] ),
        .I2(\data_out_s_reg[27]_1 [20]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[20]),
        .O(\data_out_s_reg[20]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[21]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[21] ),
        .I2(\data_out_s_reg[27]_1 [21]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[21]),
        .O(\data_out_s_reg[21]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[22]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[22] ),
        .I2(\data_out_s_reg[27]_1 [22]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[22]),
        .O(\data_out_s_reg[22]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[23]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[23] ),
        .I2(\data_out_s_reg[27]_1 [23]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[23]),
        .O(\data_out_s_reg[23]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[24]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[24] ),
        .I2(\data_out_s_reg[27]_1 [24]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[24]),
        .O(\data_out_s_reg[24]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[25]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[25] ),
        .I2(\data_out_s_reg[27]_1 [25]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[25]),
        .O(\data_out_s_reg[25]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[26]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[26] ),
        .I2(\data_out_s_reg[27]_1 [26]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[26]),
        .O(\data_out_s_reg[26]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[27]_i_54 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[27] ),
        .I2(\data_out_s_reg[27]_1 [27]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[27]),
        .O(\data_out_s_reg[27]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[2]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[2] ),
        .I2(\data_out_s_reg[27]_1 [2]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[2]),
        .O(\data_out_s_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[3]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[3] ),
        .I2(\data_out_s_reg[27]_1 [3]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[3]),
        .O(\data_out_s_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[4]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[4] ),
        .I2(\data_out_s_reg[27]_1 [4]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[4]),
        .O(\data_out_s_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[5]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[5] ),
        .I2(\data_out_s_reg[27]_1 [5]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[5]),
        .O(\data_out_s_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[6]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[6] ),
        .I2(\data_out_s_reg[27]_1 [6]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[6]),
        .O(\data_out_s_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[7]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[7] ),
        .I2(\data_out_s_reg[27]_1 [7]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[7]),
        .O(\data_out_s_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[8]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[8] ),
        .I2(\data_out_s_reg[27]_1 [8]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[8]),
        .O(\data_out_s_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hFFD800D8)) 
    \data_out_s[9]_i_24 
       (.I0(sel0),
        .I1(\data_out_s_reg_n_0_[9] ),
        .I2(\data_out_s_reg[27]_1 [9]),
        .I3(data_en_o_reg_1[0]),
        .I4(Q[9]),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_223 fir_proc_inst
       (.A(A),
        .E(E),
        .Q({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_tab_s_reg[0][15] (\coeff_s_reg[15] ),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_224 reset_delay
       (.bit_tab_s(bit_tab_s),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_11
   (reset_accum_in_s_reg,
    E,
    \data_out_s_reg[27]_0 ,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[0]_0 ,
    Q,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    \data_out_s_reg[27]_2 ,
    \data_out_s_reg[27]_3 ,
    sel0,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]\data_out_s_reg[27]_0 ;
  output \data_out_s_reg[27]_1 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[0]_0 ;
  output [15:0]Q;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [27:0]\data_out_s_reg[27]_2 ;
  input [27:0]\data_out_s_reg[27]_3 ;
  input [1:0]sel0;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s_reg_rep;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[26]_0 ;
  wire [0:0]\data_out_s_reg[27]_0 ;
  wire \data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire [27:0]\data_out_s_reg[27]_3 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [1:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_218 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(\data_out_s_reg[27]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[0]_i_14 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_2 [0]),
        .I2(\data_out_s_reg[27]_3 [0]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[10]_i_14 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_2 [10]),
        .I2(\data_out_s_reg[27]_3 [10]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[11]_i_14 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_2 [11]),
        .I2(\data_out_s_reg[27]_3 [11]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[12]_i_14 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_2 [12]),
        .I2(\data_out_s_reg[27]_3 [12]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[13]_i_14 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_2 [13]),
        .I2(\data_out_s_reg[27]_3 [13]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[14]_i_14 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_2 [14]),
        .I2(\data_out_s_reg[27]_3 [14]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[15]_i_14 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_2 [15]),
        .I2(\data_out_s_reg[27]_3 [15]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[16]_i_14 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_2 [16]),
        .I2(\data_out_s_reg[27]_3 [16]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[17]_i_14 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_2 [17]),
        .I2(\data_out_s_reg[27]_3 [17]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[18]_i_14 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_2 [18]),
        .I2(\data_out_s_reg[27]_3 [18]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[19]_i_14 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_2 [19]),
        .I2(\data_out_s_reg[27]_3 [19]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[1]_i_14 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_2 [1]),
        .I2(\data_out_s_reg[27]_3 [1]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[20]_i_14 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_2 [20]),
        .I2(\data_out_s_reg[27]_3 [20]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[21]_i_14 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_2 [21]),
        .I2(\data_out_s_reg[27]_3 [21]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[22]_i_14 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_2 [22]),
        .I2(\data_out_s_reg[27]_3 [22]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[23]_i_14 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_2 [23]),
        .I2(\data_out_s_reg[27]_3 [23]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[24]_i_14 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_2 [24]),
        .I2(\data_out_s_reg[27]_3 [24]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[25]_i_14 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_2 [25]),
        .I2(\data_out_s_reg[27]_3 [25]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[26]_i_14 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_2 [26]),
        .I2(\data_out_s_reg[27]_3 [26]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[27]_i_32 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_2 [27]),
        .I2(\data_out_s_reg[27]_3 [27]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[27]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[2]_i_14 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_2 [2]),
        .I2(\data_out_s_reg[27]_3 [2]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[3]_i_14 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_2 [3]),
        .I2(\data_out_s_reg[27]_3 [3]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[4]_i_14 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_2 [4]),
        .I2(\data_out_s_reg[27]_3 [4]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[5]_i_14 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_2 [5]),
        .I2(\data_out_s_reg[27]_3 [5]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[6]_i_14 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_2 [6]),
        .I2(\data_out_s_reg[27]_3 [6]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[7]_i_14 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_2 [7]),
        .I2(\data_out_s_reg[27]_3 [7]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[8]_i_14 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_2 [8]),
        .I2(\data_out_s_reg[27]_3 [8]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0CCF000)) 
    \data_out_s[9]_i_14 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_2 [9]),
        .I2(\data_out_s_reg[27]_3 [9]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(\data_out_s_reg[27]_0 ),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_219 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_220 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_12
   (reset_accum_in_s_reg,
    E,
    sel0,
    data_en_o_reg_0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_1,
    data_en_o_reg_2,
    data_en_o_reg_3,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output data_en_o_reg_0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [5:0]data_en_o_reg_1;
  input data_en_o_reg_2;
  input data_en_o_reg_3;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_o_i_14_n_0;
  wire data_en_o_reg_0;
  wire [5:0]data_en_o_reg_1;
  wire data_en_o_reg_2;
  wire data_en_o_reg_3;
  wire data_en_s_reg_rep;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_214 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  LUT4 #(
    .INIT(16'hFFFE)) 
    data_en_o_i_14
       (.I0(sel0),
        .I1(data_en_o_reg_1[0]),
        .I2(data_en_o_reg_1[1]),
        .I3(data_en_o_reg_1[2]),
        .O(data_en_o_i_14_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    data_en_o_i_7
       (.I0(data_en_o_i_14_n_0),
        .I1(data_en_o_reg_1[3]),
        .I2(data_en_o_reg_1[4]),
        .I3(data_en_o_reg_1[5]),
        .I4(data_en_o_reg_2),
        .I5(data_en_o_reg_3),
        .O(data_en_o_reg_0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_215 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_216 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_13
   (reset_accum_in_s_reg,
    E,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[0]_1 ,
    \data_out_s_reg[27]_0 ,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[0]_2 ,
    Q,
    \data_out_s_reg[27]_2 ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    sel0,
    data_en_o_reg_0,
    \data_out_s_reg[27]_3 ,
    \data_out_s_reg[27]_4 ,
    data_en_o_reg_1,
    \data_out_s_reg[27]_5 ,
    \data_out_s_reg[26]_1 ,
    \data_out_s_reg[26]_2 ,
    \data_out_s_reg[26]_3 ,
    \data_out_s_reg[25]_1 ,
    \data_out_s_reg[25]_2 ,
    \data_out_s_reg[25]_3 ,
    \data_out_s_reg[24]_1 ,
    \data_out_s_reg[24]_2 ,
    \data_out_s_reg[24]_3 ,
    \data_out_s_reg[23]_1 ,
    \data_out_s_reg[23]_2 ,
    \data_out_s_reg[23]_3 ,
    \data_out_s_reg[22]_1 ,
    \data_out_s_reg[22]_2 ,
    \data_out_s_reg[22]_3 ,
    \data_out_s_reg[21]_1 ,
    \data_out_s_reg[21]_2 ,
    \data_out_s_reg[21]_3 ,
    \data_out_s_reg[20]_1 ,
    \data_out_s_reg[20]_2 ,
    \data_out_s_reg[20]_3 ,
    \data_out_s_reg[19]_1 ,
    \data_out_s_reg[19]_2 ,
    \data_out_s_reg[19]_3 ,
    \data_out_s_reg[18]_1 ,
    \data_out_s_reg[18]_2 ,
    \data_out_s_reg[18]_3 ,
    \data_out_s_reg[17]_1 ,
    \data_out_s_reg[17]_2 ,
    \data_out_s_reg[17]_3 ,
    \data_out_s_reg[16]_1 ,
    \data_out_s_reg[16]_2 ,
    \data_out_s_reg[16]_3 ,
    \data_out_s_reg[15]_1 ,
    \data_out_s_reg[15]_2 ,
    \data_out_s_reg[15]_3 ,
    \data_out_s_reg[14]_1 ,
    \data_out_s_reg[14]_2 ,
    \data_out_s_reg[14]_3 ,
    \data_out_s_reg[13]_1 ,
    \data_out_s_reg[13]_2 ,
    \data_out_s_reg[13]_3 ,
    \data_out_s_reg[12]_1 ,
    \data_out_s_reg[12]_2 ,
    \data_out_s_reg[12]_3 ,
    \data_out_s_reg[11]_1 ,
    \data_out_s_reg[11]_2 ,
    \data_out_s_reg[11]_3 ,
    \data_out_s_reg[10]_1 ,
    \data_out_s_reg[10]_2 ,
    \data_out_s_reg[10]_3 ,
    \data_out_s_reg[9]_1 ,
    \data_out_s_reg[9]_2 ,
    \data_out_s_reg[9]_3 ,
    \data_out_s_reg[8]_1 ,
    \data_out_s_reg[8]_2 ,
    \data_out_s_reg[8]_3 ,
    \data_out_s_reg[7]_1 ,
    \data_out_s_reg[7]_2 ,
    \data_out_s_reg[7]_3 ,
    \data_out_s_reg[6]_1 ,
    \data_out_s_reg[6]_2 ,
    \data_out_s_reg[6]_3 ,
    \data_out_s_reg[5]_1 ,
    \data_out_s_reg[5]_2 ,
    \data_out_s_reg[5]_3 ,
    \data_out_s_reg[4]_1 ,
    \data_out_s_reg[4]_2 ,
    \data_out_s_reg[4]_3 ,
    \data_out_s_reg[3]_1 ,
    \data_out_s_reg[3]_2 ,
    \data_out_s_reg[3]_3 ,
    \data_out_s_reg[2]_1 ,
    \data_out_s_reg[2]_2 ,
    \data_out_s_reg[2]_3 ,
    \data_out_s_reg[1]_1 ,
    \data_out_s_reg[1]_2 ,
    \data_out_s_reg[1]_3 ,
    \data_out_s_reg[0]_3 ,
    \data_out_s_reg[0]_4 ,
    \data_out_s_reg[0]_5 ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]\data_out_s_reg[0]_0 ;
  output \data_out_s_reg[0]_1 ;
  output \data_out_s_reg[27]_0 ;
  output \data_out_s_reg[27]_1 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[0]_2 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_2 ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [5:0]sel0;
  input data_en_o_reg_0;
  input \data_out_s_reg[27]_3 ;
  input \data_out_s_reg[27]_4 ;
  input data_en_o_reg_1;
  input \data_out_s_reg[27]_5 ;
  input \data_out_s_reg[26]_1 ;
  input \data_out_s_reg[26]_2 ;
  input \data_out_s_reg[26]_3 ;
  input \data_out_s_reg[25]_1 ;
  input \data_out_s_reg[25]_2 ;
  input \data_out_s_reg[25]_3 ;
  input \data_out_s_reg[24]_1 ;
  input \data_out_s_reg[24]_2 ;
  input \data_out_s_reg[24]_3 ;
  input \data_out_s_reg[23]_1 ;
  input \data_out_s_reg[23]_2 ;
  input \data_out_s_reg[23]_3 ;
  input \data_out_s_reg[22]_1 ;
  input \data_out_s_reg[22]_2 ;
  input \data_out_s_reg[22]_3 ;
  input \data_out_s_reg[21]_1 ;
  input \data_out_s_reg[21]_2 ;
  input \data_out_s_reg[21]_3 ;
  input \data_out_s_reg[20]_1 ;
  input \data_out_s_reg[20]_2 ;
  input \data_out_s_reg[20]_3 ;
  input \data_out_s_reg[19]_1 ;
  input \data_out_s_reg[19]_2 ;
  input \data_out_s_reg[19]_3 ;
  input \data_out_s_reg[18]_1 ;
  input \data_out_s_reg[18]_2 ;
  input \data_out_s_reg[18]_3 ;
  input \data_out_s_reg[17]_1 ;
  input \data_out_s_reg[17]_2 ;
  input \data_out_s_reg[17]_3 ;
  input \data_out_s_reg[16]_1 ;
  input \data_out_s_reg[16]_2 ;
  input \data_out_s_reg[16]_3 ;
  input \data_out_s_reg[15]_1 ;
  input \data_out_s_reg[15]_2 ;
  input \data_out_s_reg[15]_3 ;
  input \data_out_s_reg[14]_1 ;
  input \data_out_s_reg[14]_2 ;
  input \data_out_s_reg[14]_3 ;
  input \data_out_s_reg[13]_1 ;
  input \data_out_s_reg[13]_2 ;
  input \data_out_s_reg[13]_3 ;
  input \data_out_s_reg[12]_1 ;
  input \data_out_s_reg[12]_2 ;
  input \data_out_s_reg[12]_3 ;
  input \data_out_s_reg[11]_1 ;
  input \data_out_s_reg[11]_2 ;
  input \data_out_s_reg[11]_3 ;
  input \data_out_s_reg[10]_1 ;
  input \data_out_s_reg[10]_2 ;
  input \data_out_s_reg[10]_3 ;
  input \data_out_s_reg[9]_1 ;
  input \data_out_s_reg[9]_2 ;
  input \data_out_s_reg[9]_3 ;
  input \data_out_s_reg[8]_1 ;
  input \data_out_s_reg[8]_2 ;
  input \data_out_s_reg[8]_3 ;
  input \data_out_s_reg[7]_1 ;
  input \data_out_s_reg[7]_2 ;
  input \data_out_s_reg[7]_3 ;
  input \data_out_s_reg[6]_1 ;
  input \data_out_s_reg[6]_2 ;
  input \data_out_s_reg[6]_3 ;
  input \data_out_s_reg[5]_1 ;
  input \data_out_s_reg[5]_2 ;
  input \data_out_s_reg[5]_3 ;
  input \data_out_s_reg[4]_1 ;
  input \data_out_s_reg[4]_2 ;
  input \data_out_s_reg[4]_3 ;
  input \data_out_s_reg[3]_1 ;
  input \data_out_s_reg[3]_2 ;
  input \data_out_s_reg[3]_3 ;
  input \data_out_s_reg[2]_1 ;
  input \data_out_s_reg[2]_2 ;
  input \data_out_s_reg[2]_3 ;
  input \data_out_s_reg[1]_1 ;
  input \data_out_s_reg[1]_2 ;
  input \data_out_s_reg[1]_3 ;
  input \data_out_s_reg[0]_3 ;
  input \data_out_s_reg[0]_4 ;
  input \data_out_s_reg[0]_5 ;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_o_reg_0;
  wire data_en_o_reg_1;
  wire data_en_s_reg_rep;
  wire \data_out_s[27]_i_33_n_0 ;
  wire [0:0]\data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[0]_1 ;
  wire \data_out_s_reg[0]_2 ;
  wire \data_out_s_reg[0]_3 ;
  wire \data_out_s_reg[0]_4 ;
  wire \data_out_s_reg[0]_5 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[10]_1 ;
  wire \data_out_s_reg[10]_2 ;
  wire \data_out_s_reg[10]_3 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[11]_1 ;
  wire \data_out_s_reg[11]_2 ;
  wire \data_out_s_reg[11]_3 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[12]_1 ;
  wire \data_out_s_reg[12]_2 ;
  wire \data_out_s_reg[12]_3 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[13]_1 ;
  wire \data_out_s_reg[13]_2 ;
  wire \data_out_s_reg[13]_3 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[14]_1 ;
  wire \data_out_s_reg[14]_2 ;
  wire \data_out_s_reg[14]_3 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[15]_1 ;
  wire \data_out_s_reg[15]_2 ;
  wire \data_out_s_reg[15]_3 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[16]_1 ;
  wire \data_out_s_reg[16]_2 ;
  wire \data_out_s_reg[16]_3 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[17]_1 ;
  wire \data_out_s_reg[17]_2 ;
  wire \data_out_s_reg[17]_3 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[18]_1 ;
  wire \data_out_s_reg[18]_2 ;
  wire \data_out_s_reg[18]_3 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[19]_1 ;
  wire \data_out_s_reg[19]_2 ;
  wire \data_out_s_reg[19]_3 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[1]_1 ;
  wire \data_out_s_reg[1]_2 ;
  wire \data_out_s_reg[1]_3 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[20]_1 ;
  wire \data_out_s_reg[20]_2 ;
  wire \data_out_s_reg[20]_3 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[21]_1 ;
  wire \data_out_s_reg[21]_2 ;
  wire \data_out_s_reg[21]_3 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[22]_1 ;
  wire \data_out_s_reg[22]_2 ;
  wire \data_out_s_reg[22]_3 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[23]_1 ;
  wire \data_out_s_reg[23]_2 ;
  wire \data_out_s_reg[23]_3 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[24]_1 ;
  wire \data_out_s_reg[24]_2 ;
  wire \data_out_s_reg[24]_3 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[25]_1 ;
  wire \data_out_s_reg[25]_2 ;
  wire \data_out_s_reg[25]_3 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[26]_1 ;
  wire \data_out_s_reg[26]_2 ;
  wire \data_out_s_reg[26]_3 ;
  wire \data_out_s_reg[27]_0 ;
  wire \data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire \data_out_s_reg[27]_3 ;
  wire \data_out_s_reg[27]_4 ;
  wire \data_out_s_reg[27]_5 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[2]_1 ;
  wire \data_out_s_reg[2]_2 ;
  wire \data_out_s_reg[2]_3 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[3]_1 ;
  wire \data_out_s_reg[3]_2 ;
  wire \data_out_s_reg[3]_3 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[4]_1 ;
  wire \data_out_s_reg[4]_2 ;
  wire \data_out_s_reg[4]_3 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[5]_1 ;
  wire \data_out_s_reg[5]_2 ;
  wire \data_out_s_reg[5]_3 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[6]_1 ;
  wire \data_out_s_reg[6]_2 ;
  wire \data_out_s_reg[6]_3 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[7]_1 ;
  wire \data_out_s_reg[7]_2 ;
  wire \data_out_s_reg[7]_3 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[8]_1 ;
  wire \data_out_s_reg[8]_2 ;
  wire \data_out_s_reg[8]_3 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg[9]_1 ;
  wire \data_out_s_reg[9]_2 ;
  wire \data_out_s_reg[9]_3 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [5:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_210 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(\data_out_s_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[0]_i_4 
       (.I0(\data_out_s_reg[0]_3 ),
        .I1(\data_out_s_reg[0]_4 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[0]_5 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[10]_i_4 
       (.I0(\data_out_s_reg[10]_1 ),
        .I1(\data_out_s_reg[10]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[10]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[11]_i_4 
       (.I0(\data_out_s_reg[11]_1 ),
        .I1(\data_out_s_reg[11]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[11]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[12]_i_4 
       (.I0(\data_out_s_reg[12]_1 ),
        .I1(\data_out_s_reg[12]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[12]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[13]_i_4 
       (.I0(\data_out_s_reg[13]_1 ),
        .I1(\data_out_s_reg[13]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[13]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[14]_i_4 
       (.I0(\data_out_s_reg[14]_1 ),
        .I1(\data_out_s_reg[14]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[14]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[15]_i_4 
       (.I0(\data_out_s_reg[15]_1 ),
        .I1(\data_out_s_reg[15]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[15]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[16]_i_4 
       (.I0(\data_out_s_reg[16]_1 ),
        .I1(\data_out_s_reg[16]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[16]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[17]_i_4 
       (.I0(\data_out_s_reg[17]_1 ),
        .I1(\data_out_s_reg[17]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[17]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[18]_i_4 
       (.I0(\data_out_s_reg[18]_1 ),
        .I1(\data_out_s_reg[18]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[18]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[19]_i_4 
       (.I0(\data_out_s_reg[19]_1 ),
        .I1(\data_out_s_reg[19]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[19]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[1]_i_4 
       (.I0(\data_out_s_reg[1]_1 ),
        .I1(\data_out_s_reg[1]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[1]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[20]_i_4 
       (.I0(\data_out_s_reg[20]_1 ),
        .I1(\data_out_s_reg[20]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[20]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[21]_i_4 
       (.I0(\data_out_s_reg[21]_1 ),
        .I1(\data_out_s_reg[21]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[21]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[22]_i_4 
       (.I0(\data_out_s_reg[22]_1 ),
        .I1(\data_out_s_reg[22]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[22]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[23]_i_4 
       (.I0(\data_out_s_reg[23]_1 ),
        .I1(\data_out_s_reg[23]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[23]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[24]_i_4 
       (.I0(\data_out_s_reg[24]_1 ),
        .I1(\data_out_s_reg[24]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[24]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[25]_i_4 
       (.I0(\data_out_s_reg[25]_1 ),
        .I1(\data_out_s_reg[25]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[25]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[26]_i_4 
       (.I0(\data_out_s_reg[26]_1 ),
        .I1(\data_out_s_reg[26]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[26]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[27]_i_10 
       (.I0(\data_out_s_reg[27]_3 ),
        .I1(\data_out_s_reg[27]_4 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[27]_5 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[27]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \data_out_s[27]_i_12 
       (.I0(\data_out_s_reg[0]_0 ),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(sel0[4]),
        .I4(data_en_o_reg_0),
        .O(\data_out_s_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \data_out_s[27]_i_27 
       (.I0(\data_out_s[27]_i_33_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(data_en_o_reg_1),
        .O(\data_out_s_reg[27]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data_out_s[27]_i_33 
       (.I0(\data_out_s_reg[0]_0 ),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .O(\data_out_s[27]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[2]_i_4 
       (.I0(\data_out_s_reg[2]_1 ),
        .I1(\data_out_s_reg[2]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[2]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[3]_i_4 
       (.I0(\data_out_s_reg[3]_1 ),
        .I1(\data_out_s_reg[3]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[3]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[4]_i_4 
       (.I0(\data_out_s_reg[4]_1 ),
        .I1(\data_out_s_reg[4]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[4]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[5]_i_4 
       (.I0(\data_out_s_reg[5]_1 ),
        .I1(\data_out_s_reg[5]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[5]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[6]_i_4 
       (.I0(\data_out_s_reg[6]_1 ),
        .I1(\data_out_s_reg[6]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[6]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[7]_i_4 
       (.I0(\data_out_s_reg[7]_1 ),
        .I1(\data_out_s_reg[7]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[7]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[8]_i_4 
       (.I0(\data_out_s_reg[8]_1 ),
        .I1(\data_out_s_reg[8]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[8]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAFFAAAE00000000)) 
    \data_out_s[9]_i_4 
       (.I0(\data_out_s_reg[9]_1 ),
        .I1(\data_out_s_reg[9]_2 ),
        .I2(\data_out_s[27]_i_33_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(\data_out_s_reg[9]_3 ),
        .I5(\data_out_s_reg[27]_1 ),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_2 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_2 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_2 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_2 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_2 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_2 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_2 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_2 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_2 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_2 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_2 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_2 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_2 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_2 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_2 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_2 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_2 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_2 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_2 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_2 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_2 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_2 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_2 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_2 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_2 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_2 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_2 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_2 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_211 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_212 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_14
   (reset_accum_in_s_reg,
    E,
    sel0,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[27]_0 ,
    Q,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[27]_2 ,
    data_en_o_reg_0,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output \data_out_s_reg[0]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [27:0]\data_out_s_reg[27]_1 ;
  input [27:0]\data_out_s_reg[27]_2 ;
  input [1:0]data_en_o_reg_0;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [1:0]data_en_o_reg_0;
  wire data_en_s_reg_rep;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_206 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_15 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_1 [0]),
        .I2(\data_out_s_reg[27]_2 [0]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_15 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_1 [10]),
        .I2(\data_out_s_reg[27]_2 [10]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_15 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_1 [11]),
        .I2(\data_out_s_reg[27]_2 [11]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_15 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_1 [12]),
        .I2(\data_out_s_reg[27]_2 [12]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_15 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_1 [13]),
        .I2(\data_out_s_reg[27]_2 [13]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_15 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_1 [14]),
        .I2(\data_out_s_reg[27]_2 [14]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_15 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_1 [15]),
        .I2(\data_out_s_reg[27]_2 [15]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_15 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_1 [16]),
        .I2(\data_out_s_reg[27]_2 [16]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_15 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_1 [17]),
        .I2(\data_out_s_reg[27]_2 [17]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_15 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_1 [18]),
        .I2(\data_out_s_reg[27]_2 [18]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_15 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_1 [19]),
        .I2(\data_out_s_reg[27]_2 [19]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_15 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_1 [1]),
        .I2(\data_out_s_reg[27]_2 [1]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_15 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_1 [20]),
        .I2(\data_out_s_reg[27]_2 [20]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_15 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_1 [21]),
        .I2(\data_out_s_reg[27]_2 [21]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_15 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_1 [22]),
        .I2(\data_out_s_reg[27]_2 [22]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_15 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_1 [23]),
        .I2(\data_out_s_reg[27]_2 [23]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_15 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_1 [24]),
        .I2(\data_out_s_reg[27]_2 [24]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_15 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_1 [25]),
        .I2(\data_out_s_reg[27]_2 [25]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_15 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_1 [26]),
        .I2(\data_out_s_reg[27]_2 [26]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_35 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_1 [27]),
        .I2(\data_out_s_reg[27]_2 [27]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_15 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_1 [2]),
        .I2(\data_out_s_reg[27]_2 [2]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_15 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_1 [3]),
        .I2(\data_out_s_reg[27]_2 [3]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_15 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_1 [4]),
        .I2(\data_out_s_reg[27]_2 [4]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_15 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_1 [5]),
        .I2(\data_out_s_reg[27]_2 [5]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_15 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_1 [6]),
        .I2(\data_out_s_reg[27]_2 [6]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_15 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_1 [7]),
        .I2(\data_out_s_reg[27]_2 [7]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_15 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_1 [8]),
        .I2(\data_out_s_reg[27]_2 [8]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_15 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_1 [9]),
        .I2(\data_out_s_reg[27]_2 [9]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_207 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_208 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_15
   (reset_accum_in_s_reg,
    E,
    sel0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s_reg_rep;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_202 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_203 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_204 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_16
   (reset_accum_in_s_reg,
    E,
    data_en_o_reg_0,
    \data_out_s_reg[27]_0 ,
    Q,
    \data_out_s_reg[27]_1 ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_1,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_1 ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [1:0]data_en_o_reg_1;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire [1:0]data_en_o_reg_1;
  wire data_en_s_reg_rep;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_198 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \data_out_s[27]_i_34 
       (.I0(data_en_o_reg_0),
        .I1(data_en_o_reg_1[0]),
        .I2(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[27]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_1 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_1 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_1 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_1 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_1 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_1 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_1 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_1 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_1 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_1 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_1 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_1 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_1 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_1 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_1 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_1 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_1 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_1 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_1 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_1 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_1 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_1 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_1 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_1 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_1 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_1 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_1 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_1 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_199 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_200 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_17
   (reset_accum_in_s_reg,
    E,
    data_en_o_reg_0,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[27]_0 ,
    Q,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    \data3_s_reg[13]_rep__1 ,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[27]_2 ,
    data_en_o_reg_1,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output \data_out_s_reg[0]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]\data3_s_reg[13]_rep__1 ;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [27:0]\data_out_s_reg[27]_1 ;
  input [27:0]\data_out_s_reg[27]_2 ;
  input [1:0]data_en_o_reg_1;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [13:0]\data3_s_reg[13]_rep__1 ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire [1:0]data_en_o_reg_1;
  wire data_en_s_reg_rep;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_194 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_13 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_1 [0]),
        .I2(\data_out_s_reg[27]_2 [0]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_13 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_1 [10]),
        .I2(\data_out_s_reg[27]_2 [10]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_13 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_1 [11]),
        .I2(\data_out_s_reg[27]_2 [11]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_13 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_1 [12]),
        .I2(\data_out_s_reg[27]_2 [12]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_13 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_1 [13]),
        .I2(\data_out_s_reg[27]_2 [13]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_13 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_1 [14]),
        .I2(\data_out_s_reg[27]_2 [14]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_13 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_1 [15]),
        .I2(\data_out_s_reg[27]_2 [15]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_13 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_1 [16]),
        .I2(\data_out_s_reg[27]_2 [16]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_13 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_1 [17]),
        .I2(\data_out_s_reg[27]_2 [17]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_13 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_1 [18]),
        .I2(\data_out_s_reg[27]_2 [18]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_13 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_1 [19]),
        .I2(\data_out_s_reg[27]_2 [19]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_13 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_1 [1]),
        .I2(\data_out_s_reg[27]_2 [1]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_13 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_1 [20]),
        .I2(\data_out_s_reg[27]_2 [20]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_13 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_1 [21]),
        .I2(\data_out_s_reg[27]_2 [21]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_13 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_1 [22]),
        .I2(\data_out_s_reg[27]_2 [22]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_13 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_1 [23]),
        .I2(\data_out_s_reg[27]_2 [23]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_13 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_1 [24]),
        .I2(\data_out_s_reg[27]_2 [24]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_13 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_1 [25]),
        .I2(\data_out_s_reg[27]_2 [25]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_13 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_1 [26]),
        .I2(\data_out_s_reg[27]_2 [26]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_31 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_1 [27]),
        .I2(\data_out_s_reg[27]_2 [27]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_13 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_1 [2]),
        .I2(\data_out_s_reg[27]_2 [2]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_13 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_1 [3]),
        .I2(\data_out_s_reg[27]_2 [3]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_13 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_1 [4]),
        .I2(\data_out_s_reg[27]_2 [4]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_13 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_1 [5]),
        .I2(\data_out_s_reg[27]_2 [5]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_13 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_1 [6]),
        .I2(\data_out_s_reg[27]_2 [6]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_13 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_1 [7]),
        .I2(\data_out_s_reg[27]_2 [7]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_13 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_1 [8]),
        .I2(\data_out_s_reg[27]_2 [8]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_13 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_1 [9]),
        .I2(\data_out_s_reg[27]_2 [9]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_195 fir_proc_inst
       (.E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .\data3_s_reg[13]_rep__1 (\data3_s_reg[13]_rep__1 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_196 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_18
   (reset_accum_in_s_reg,
    E,
    data_en_o_reg_0,
    \data_out_s_reg[0]_0 ,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    \data3_s_reg[13]_rep__2 ,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    sel0,
    data_en_o_reg_1,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output \data_out_s_reg[0]_0 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]\data3_s_reg[13]_rep__2 ;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [6:0]sel0;
  input data_en_o_reg_1;
  input [15:0]D;

  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [13:0]\data3_s_reg[13]_rep__2 ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_o_reg_1;
  wire data_en_s_reg_rep__0;
  wire \data_out_s[27]_i_11_n_0 ;
  wire \data_out_s_reg[0]_0 ;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [6:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_190 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out_s[27]_i_11 
       (.I0(data_en_o_reg_0),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\data_out_s[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data_out_s[27]_i_3 
       (.I0(\data_out_s[27]_i_11_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[3]),
        .I4(sel0[4]),
        .I5(data_en_o_reg_1),
        .O(\data_out_s_reg[0]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_191 fir_proc_inst
       (.CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .\data3_s_reg[13]_rep__2 (\data3_s_reg[13]_rep__2 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_192 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_19
   (reset_accum_in_s_reg,
    E,
    sel0,
    \data_out_s_reg[27]_0 ,
    Q,
    \data_out_s_reg[27]_1 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_0,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_1 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [1:0]data_en_o_reg_0;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [1:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_186 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \data_out_s[27]_i_50 
       (.I0(sel0),
        .I1(data_en_o_reg_0[0]),
        .I2(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[27]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_1 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_1 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_1 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_1 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_1 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_1 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_1 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_1 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_1 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_1 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_1 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_1 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_1 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_1 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_1 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_1 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_1 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_1 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_1 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_1 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_1 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_1 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_1 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_1 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_1 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_1 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_1 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_1 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_187 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_188 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_2
   (reset_accum_in_s_reg,
    E,
    \data_out_s_reg[0]_0 ,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]\data_out_s_reg[0]_0 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s;
  wire [0:0]\data_out_s_reg[0]_0 ;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_254 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(\data_out_s_reg[0]_0 ),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_255 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_256 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_20
   (reset_accum_in_s_reg,
    E,
    data_en_o_reg_0,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[27]_0 ,
    Q,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    \data3_s_reg[13]_rep__2 ,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[27]_2 ,
    sel0,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output \data_out_s_reg[0]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]\data3_s_reg[13]_rep__2 ;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [27:0]\data_out_s_reg[27]_1 ;
  input [27:0]\data_out_s_reg[27]_2 ;
  input [1:0]sel0;
  input [15:0]D;

  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [13:0]\data3_s_reg[13]_rep__2 ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [1:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_182 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_19 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_1 [0]),
        .I2(\data_out_s_reg[27]_2 [0]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_19 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_1 [10]),
        .I2(\data_out_s_reg[27]_2 [10]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_19 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_1 [11]),
        .I2(\data_out_s_reg[27]_2 [11]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_19 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_1 [12]),
        .I2(\data_out_s_reg[27]_2 [12]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_19 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_1 [13]),
        .I2(\data_out_s_reg[27]_2 [13]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_19 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_1 [14]),
        .I2(\data_out_s_reg[27]_2 [14]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_19 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_1 [15]),
        .I2(\data_out_s_reg[27]_2 [15]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_19 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_1 [16]),
        .I2(\data_out_s_reg[27]_2 [16]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_19 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_1 [17]),
        .I2(\data_out_s_reg[27]_2 [17]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_19 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_1 [18]),
        .I2(\data_out_s_reg[27]_2 [18]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_19 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_1 [19]),
        .I2(\data_out_s_reg[27]_2 [19]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_19 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_1 [1]),
        .I2(\data_out_s_reg[27]_2 [1]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_19 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_1 [20]),
        .I2(\data_out_s_reg[27]_2 [20]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_19 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_1 [21]),
        .I2(\data_out_s_reg[27]_2 [21]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_19 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_1 [22]),
        .I2(\data_out_s_reg[27]_2 [22]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_19 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_1 [23]),
        .I2(\data_out_s_reg[27]_2 [23]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_19 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_1 [24]),
        .I2(\data_out_s_reg[27]_2 [24]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_19 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_1 [25]),
        .I2(\data_out_s_reg[27]_2 [25]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_19 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_1 [26]),
        .I2(\data_out_s_reg[27]_2 [26]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_48 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_1 [27]),
        .I2(\data_out_s_reg[27]_2 [27]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_19 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_1 [2]),
        .I2(\data_out_s_reg[27]_2 [2]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_19 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_1 [3]),
        .I2(\data_out_s_reg[27]_2 [3]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_19 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_1 [4]),
        .I2(\data_out_s_reg[27]_2 [4]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_19 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_1 [5]),
        .I2(\data_out_s_reg[27]_2 [5]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_19 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_1 [6]),
        .I2(\data_out_s_reg[27]_2 [6]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_19 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_1 [7]),
        .I2(\data_out_s_reg[27]_2 [7]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_19 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_1 [8]),
        .I2(\data_out_s_reg[27]_2 [8]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_19 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_1 [9]),
        .I2(\data_out_s_reg[27]_2 [9]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_183 fir_proc_inst
       (.CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .\data3_s_reg[13]_rep__2 (\data3_s_reg[13]_rep__2 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_184 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_21
   (reset_accum_in_s_reg,
    E,
    data_en_o_reg_0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_178 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_179 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_180 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_22
   (reset_accum_in_s_reg,
    E,
    sel0,
    data_en_o_reg_0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_1,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output data_en_o_reg_0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [0:0]data_en_o_reg_1;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_o_reg_0;
  wire [0:0]data_en_o_reg_1;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_174 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  LUT2 #(
    .INIT(4'h1)) 
    data_en_o_i_8
       (.I0(sel0),
        .I1(data_en_o_reg_1),
        .O(data_en_o_reg_0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_175 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_176 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_23
   (reset_accum_in_s_reg,
    E,
    \data_out_s_reg[0]_0 ,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]\data_out_s_reg[0]_0 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]\data_out_s_reg[0]_0 ;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_170 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(\data_out_s_reg[0]_0 ),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_171 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_172 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_24
   (reset_accum_in_s_reg,
    E,
    sel0,
    \data_out_s_reg[27]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[0]_1 ,
    Q,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_0,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[27]_2 ,
    data_en_o_reg_1,
    data_en_o_reg_2,
    \data_out_s_reg[26]_1 ,
    \data_out_s_reg[26]_2 ,
    \data_out_s_reg[25]_1 ,
    \data_out_s_reg[25]_2 ,
    \data_out_s_reg[24]_1 ,
    \data_out_s_reg[24]_2 ,
    \data_out_s_reg[23]_1 ,
    \data_out_s_reg[23]_2 ,
    \data_out_s_reg[22]_1 ,
    \data_out_s_reg[22]_2 ,
    \data_out_s_reg[21]_1 ,
    \data_out_s_reg[21]_2 ,
    \data_out_s_reg[20]_1 ,
    \data_out_s_reg[20]_2 ,
    \data_out_s_reg[19]_1 ,
    \data_out_s_reg[19]_2 ,
    \data_out_s_reg[18]_1 ,
    \data_out_s_reg[18]_2 ,
    \data_out_s_reg[17]_1 ,
    \data_out_s_reg[17]_2 ,
    \data_out_s_reg[16]_1 ,
    \data_out_s_reg[16]_2 ,
    \data_out_s_reg[15]_1 ,
    \data_out_s_reg[15]_2 ,
    \data_out_s_reg[14]_1 ,
    \data_out_s_reg[14]_2 ,
    \data_out_s_reg[13]_1 ,
    \data_out_s_reg[13]_2 ,
    \data_out_s_reg[12]_1 ,
    \data_out_s_reg[12]_2 ,
    \data_out_s_reg[11]_1 ,
    \data_out_s_reg[11]_2 ,
    \data_out_s_reg[10]_1 ,
    \data_out_s_reg[10]_2 ,
    \data_out_s_reg[9]_1 ,
    \data_out_s_reg[9]_2 ,
    \data_out_s_reg[8]_1 ,
    \data_out_s_reg[8]_2 ,
    \data_out_s_reg[7]_1 ,
    \data_out_s_reg[7]_2 ,
    \data_out_s_reg[6]_1 ,
    \data_out_s_reg[6]_2 ,
    \data_out_s_reg[5]_1 ,
    \data_out_s_reg[5]_2 ,
    \data_out_s_reg[4]_1 ,
    \data_out_s_reg[4]_2 ,
    \data_out_s_reg[3]_1 ,
    \data_out_s_reg[3]_2 ,
    \data_out_s_reg[2]_1 ,
    \data_out_s_reg[2]_2 ,
    \data_out_s_reg[1]_1 ,
    \data_out_s_reg[1]_2 ,
    \data_out_s_reg[0]_2 ,
    \data_out_s_reg[0]_3 ,
    \data_out_s_reg[27]_3 ,
    \data_out_s_reg[27]_4 ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output \data_out_s_reg[27]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[0]_0 ;
  output \data_out_s_reg[0]_1 ;
  output [15:0]Q;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [4:0]data_en_o_reg_0;
  input \data_out_s_reg[27]_1 ;
  input \data_out_s_reg[27]_2 ;
  input data_en_o_reg_1;
  input data_en_o_reg_2;
  input \data_out_s_reg[26]_1 ;
  input \data_out_s_reg[26]_2 ;
  input \data_out_s_reg[25]_1 ;
  input \data_out_s_reg[25]_2 ;
  input \data_out_s_reg[24]_1 ;
  input \data_out_s_reg[24]_2 ;
  input \data_out_s_reg[23]_1 ;
  input \data_out_s_reg[23]_2 ;
  input \data_out_s_reg[22]_1 ;
  input \data_out_s_reg[22]_2 ;
  input \data_out_s_reg[21]_1 ;
  input \data_out_s_reg[21]_2 ;
  input \data_out_s_reg[20]_1 ;
  input \data_out_s_reg[20]_2 ;
  input \data_out_s_reg[19]_1 ;
  input \data_out_s_reg[19]_2 ;
  input \data_out_s_reg[18]_1 ;
  input \data_out_s_reg[18]_2 ;
  input \data_out_s_reg[17]_1 ;
  input \data_out_s_reg[17]_2 ;
  input \data_out_s_reg[16]_1 ;
  input \data_out_s_reg[16]_2 ;
  input \data_out_s_reg[15]_1 ;
  input \data_out_s_reg[15]_2 ;
  input \data_out_s_reg[14]_1 ;
  input \data_out_s_reg[14]_2 ;
  input \data_out_s_reg[13]_1 ;
  input \data_out_s_reg[13]_2 ;
  input \data_out_s_reg[12]_1 ;
  input \data_out_s_reg[12]_2 ;
  input \data_out_s_reg[11]_1 ;
  input \data_out_s_reg[11]_2 ;
  input \data_out_s_reg[10]_1 ;
  input \data_out_s_reg[10]_2 ;
  input \data_out_s_reg[9]_1 ;
  input \data_out_s_reg[9]_2 ;
  input \data_out_s_reg[8]_1 ;
  input \data_out_s_reg[8]_2 ;
  input \data_out_s_reg[7]_1 ;
  input \data_out_s_reg[7]_2 ;
  input \data_out_s_reg[6]_1 ;
  input \data_out_s_reg[6]_2 ;
  input \data_out_s_reg[5]_1 ;
  input \data_out_s_reg[5]_2 ;
  input \data_out_s_reg[4]_1 ;
  input \data_out_s_reg[4]_2 ;
  input \data_out_s_reg[3]_1 ;
  input \data_out_s_reg[3]_2 ;
  input \data_out_s_reg[2]_1 ;
  input \data_out_s_reg[2]_2 ;
  input \data_out_s_reg[1]_1 ;
  input \data_out_s_reg[1]_2 ;
  input \data_out_s_reg[0]_2 ;
  input \data_out_s_reg[0]_3 ;
  input [27:0]\data_out_s_reg[27]_3 ;
  input [27:0]\data_out_s_reg[27]_4 ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [4:0]data_en_o_reg_0;
  wire data_en_o_reg_1;
  wire data_en_o_reg_2;
  wire data_en_s_reg_rep__0;
  wire \data_out_s[0]_i_20_n_0 ;
  wire \data_out_s[10]_i_20_n_0 ;
  wire \data_out_s[11]_i_20_n_0 ;
  wire \data_out_s[12]_i_20_n_0 ;
  wire \data_out_s[13]_i_20_n_0 ;
  wire \data_out_s[14]_i_20_n_0 ;
  wire \data_out_s[15]_i_20_n_0 ;
  wire \data_out_s[16]_i_20_n_0 ;
  wire \data_out_s[17]_i_20_n_0 ;
  wire \data_out_s[18]_i_20_n_0 ;
  wire \data_out_s[19]_i_20_n_0 ;
  wire \data_out_s[1]_i_20_n_0 ;
  wire \data_out_s[20]_i_20_n_0 ;
  wire \data_out_s[21]_i_20_n_0 ;
  wire \data_out_s[22]_i_20_n_0 ;
  wire \data_out_s[23]_i_20_n_0 ;
  wire \data_out_s[24]_i_20_n_0 ;
  wire \data_out_s[25]_i_20_n_0 ;
  wire \data_out_s[26]_i_20_n_0 ;
  wire \data_out_s[27]_i_41_n_0 ;
  wire \data_out_s[27]_i_49_n_0 ;
  wire \data_out_s[2]_i_20_n_0 ;
  wire \data_out_s[3]_i_20_n_0 ;
  wire \data_out_s[4]_i_20_n_0 ;
  wire \data_out_s[5]_i_20_n_0 ;
  wire \data_out_s[6]_i_20_n_0 ;
  wire \data_out_s[7]_i_20_n_0 ;
  wire \data_out_s[8]_i_20_n_0 ;
  wire \data_out_s[9]_i_20_n_0 ;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[0]_1 ;
  wire \data_out_s_reg[0]_2 ;
  wire \data_out_s_reg[0]_3 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[10]_1 ;
  wire \data_out_s_reg[10]_2 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[11]_1 ;
  wire \data_out_s_reg[11]_2 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[12]_1 ;
  wire \data_out_s_reg[12]_2 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[13]_1 ;
  wire \data_out_s_reg[13]_2 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[14]_1 ;
  wire \data_out_s_reg[14]_2 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[15]_1 ;
  wire \data_out_s_reg[15]_2 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[16]_1 ;
  wire \data_out_s_reg[16]_2 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[17]_1 ;
  wire \data_out_s_reg[17]_2 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[18]_1 ;
  wire \data_out_s_reg[18]_2 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[19]_1 ;
  wire \data_out_s_reg[19]_2 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[1]_1 ;
  wire \data_out_s_reg[1]_2 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[20]_1 ;
  wire \data_out_s_reg[20]_2 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[21]_1 ;
  wire \data_out_s_reg[21]_2 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[22]_1 ;
  wire \data_out_s_reg[22]_2 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[23]_1 ;
  wire \data_out_s_reg[23]_2 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[24]_1 ;
  wire \data_out_s_reg[24]_2 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[25]_1 ;
  wire \data_out_s_reg[25]_2 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[26]_1 ;
  wire \data_out_s_reg[26]_2 ;
  wire \data_out_s_reg[27]_0 ;
  wire \data_out_s_reg[27]_1 ;
  wire \data_out_s_reg[27]_2 ;
  wire [27:0]\data_out_s_reg[27]_3 ;
  wire [27:0]\data_out_s_reg[27]_4 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[2]_1 ;
  wire \data_out_s_reg[2]_2 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[3]_1 ;
  wire \data_out_s_reg[3]_2 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[4]_1 ;
  wire \data_out_s_reg[4]_2 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[5]_1 ;
  wire \data_out_s_reg[5]_2 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[6]_1 ;
  wire \data_out_s_reg[6]_2 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[7]_1 ;
  wire \data_out_s_reg[7]_2 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[8]_1 ;
  wire \data_out_s_reg[8]_2 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg[9]_1 ;
  wire \data_out_s_reg[9]_2 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_166 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[0]_i_20 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_3 [0]),
        .I2(\data_out_s_reg[27]_4 [0]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[0]_i_7 
       (.I0(\data_out_s_reg[0]_2 ),
        .I1(\data_out_s_reg[0]_3 ),
        .I2(\data_out_s[0]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[10]_i_20 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_3 [10]),
        .I2(\data_out_s_reg[27]_4 [10]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[10]_i_7 
       (.I0(\data_out_s_reg[10]_1 ),
        .I1(\data_out_s_reg[10]_2 ),
        .I2(\data_out_s[10]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[11]_i_20 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_3 [11]),
        .I2(\data_out_s_reg[27]_4 [11]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[11]_i_7 
       (.I0(\data_out_s_reg[11]_1 ),
        .I1(\data_out_s_reg[11]_2 ),
        .I2(\data_out_s[11]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[12]_i_20 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_3 [12]),
        .I2(\data_out_s_reg[27]_4 [12]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[12]_i_7 
       (.I0(\data_out_s_reg[12]_1 ),
        .I1(\data_out_s_reg[12]_2 ),
        .I2(\data_out_s[12]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[13]_i_20 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_3 [13]),
        .I2(\data_out_s_reg[27]_4 [13]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[13]_i_7 
       (.I0(\data_out_s_reg[13]_1 ),
        .I1(\data_out_s_reg[13]_2 ),
        .I2(\data_out_s[13]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[14]_i_20 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_3 [14]),
        .I2(\data_out_s_reg[27]_4 [14]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[14]_i_7 
       (.I0(\data_out_s_reg[14]_1 ),
        .I1(\data_out_s_reg[14]_2 ),
        .I2(\data_out_s[14]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[15]_i_20 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_3 [15]),
        .I2(\data_out_s_reg[27]_4 [15]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[15]_i_7 
       (.I0(\data_out_s_reg[15]_1 ),
        .I1(\data_out_s_reg[15]_2 ),
        .I2(\data_out_s[15]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[16]_i_20 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_3 [16]),
        .I2(\data_out_s_reg[27]_4 [16]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[16]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[16]_i_7 
       (.I0(\data_out_s_reg[16]_1 ),
        .I1(\data_out_s_reg[16]_2 ),
        .I2(\data_out_s[16]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[17]_i_20 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_3 [17]),
        .I2(\data_out_s_reg[27]_4 [17]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[17]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[17]_i_7 
       (.I0(\data_out_s_reg[17]_1 ),
        .I1(\data_out_s_reg[17]_2 ),
        .I2(\data_out_s[17]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[18]_i_20 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_3 [18]),
        .I2(\data_out_s_reg[27]_4 [18]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[18]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[18]_i_7 
       (.I0(\data_out_s_reg[18]_1 ),
        .I1(\data_out_s_reg[18]_2 ),
        .I2(\data_out_s[18]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[19]_i_20 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_3 [19]),
        .I2(\data_out_s_reg[27]_4 [19]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[19]_i_7 
       (.I0(\data_out_s_reg[19]_1 ),
        .I1(\data_out_s_reg[19]_2 ),
        .I2(\data_out_s[19]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[1]_i_20 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_3 [1]),
        .I2(\data_out_s_reg[27]_4 [1]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[1]_i_7 
       (.I0(\data_out_s_reg[1]_1 ),
        .I1(\data_out_s_reg[1]_2 ),
        .I2(\data_out_s[1]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[20]_i_20 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_3 [20]),
        .I2(\data_out_s_reg[27]_4 [20]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[20]_i_7 
       (.I0(\data_out_s_reg[20]_1 ),
        .I1(\data_out_s_reg[20]_2 ),
        .I2(\data_out_s[20]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[21]_i_20 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_3 [21]),
        .I2(\data_out_s_reg[27]_4 [21]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[21]_i_7 
       (.I0(\data_out_s_reg[21]_1 ),
        .I1(\data_out_s_reg[21]_2 ),
        .I2(\data_out_s[21]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[22]_i_20 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_3 [22]),
        .I2(\data_out_s_reg[27]_4 [22]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[22]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[22]_i_7 
       (.I0(\data_out_s_reg[22]_1 ),
        .I1(\data_out_s_reg[22]_2 ),
        .I2(\data_out_s[22]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[23]_i_20 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_3 [23]),
        .I2(\data_out_s_reg[27]_4 [23]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[23]_i_7 
       (.I0(\data_out_s_reg[23]_1 ),
        .I1(\data_out_s_reg[23]_2 ),
        .I2(\data_out_s[23]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[24]_i_20 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_3 [24]),
        .I2(\data_out_s_reg[27]_4 [24]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[24]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[24]_i_7 
       (.I0(\data_out_s_reg[24]_1 ),
        .I1(\data_out_s_reg[24]_2 ),
        .I2(\data_out_s[24]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[25]_i_20 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_3 [25]),
        .I2(\data_out_s_reg[27]_4 [25]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[25]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[25]_i_7 
       (.I0(\data_out_s_reg[25]_1 ),
        .I1(\data_out_s_reg[25]_2 ),
        .I2(\data_out_s[25]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[26]_i_20 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_3 [26]),
        .I2(\data_out_s_reg[27]_4 [26]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[26]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[26]_i_7 
       (.I0(\data_out_s_reg[26]_1 ),
        .I1(\data_out_s_reg[26]_2 ),
        .I2(\data_out_s[26]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[26]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \data_out_s[27]_i_19 
       (.I0(\data_out_s[27]_i_41_n_0 ),
        .I1(data_en_o_reg_0[1]),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[2]),
        .I4(data_en_o_reg_1),
        .O(\data_out_s_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[27]_i_23 
       (.I0(\data_out_s_reg[27]_1 ),
        .I1(\data_out_s_reg[27]_2 ),
        .I2(\data_out_s[27]_i_49_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[27]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \data_out_s[27]_i_41 
       (.I0(sel0),
        .I1(data_en_o_reg_0[4]),
        .I2(data_en_o_reg_0[3]),
        .O(\data_out_s[27]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[27]_i_49 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_3 [27]),
        .I2(\data_out_s_reg[27]_4 [27]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[27]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[2]_i_20 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_3 [2]),
        .I2(\data_out_s_reg[27]_4 [2]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[2]_i_7 
       (.I0(\data_out_s_reg[2]_1 ),
        .I1(\data_out_s_reg[2]_2 ),
        .I2(\data_out_s[2]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[3]_i_20 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_3 [3]),
        .I2(\data_out_s_reg[27]_4 [3]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[3]_i_7 
       (.I0(\data_out_s_reg[3]_1 ),
        .I1(\data_out_s_reg[3]_2 ),
        .I2(\data_out_s[3]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[4]_i_20 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_3 [4]),
        .I2(\data_out_s_reg[27]_4 [4]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[4]_i_7 
       (.I0(\data_out_s_reg[4]_1 ),
        .I1(\data_out_s_reg[4]_2 ),
        .I2(\data_out_s[4]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[5]_i_20 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_3 [5]),
        .I2(\data_out_s_reg[27]_4 [5]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[5]_i_7 
       (.I0(\data_out_s_reg[5]_1 ),
        .I1(\data_out_s_reg[5]_2 ),
        .I2(\data_out_s[5]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[6]_i_20 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_3 [6]),
        .I2(\data_out_s_reg[27]_4 [6]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[6]_i_7 
       (.I0(\data_out_s_reg[6]_1 ),
        .I1(\data_out_s_reg[6]_2 ),
        .I2(\data_out_s[6]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[7]_i_20 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_3 [7]),
        .I2(\data_out_s_reg[27]_4 [7]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[7]_i_7 
       (.I0(\data_out_s_reg[7]_1 ),
        .I1(\data_out_s_reg[7]_2 ),
        .I2(\data_out_s[7]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[8]_i_20 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_3 [8]),
        .I2(\data_out_s_reg[27]_4 [8]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[8]_i_7 
       (.I0(\data_out_s_reg[8]_1 ),
        .I1(\data_out_s_reg[8]_2 ),
        .I2(\data_out_s[8]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAF0F0CC00)) 
    \data_out_s[9]_i_20 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_3 [9]),
        .I2(\data_out_s_reg[27]_4 [9]),
        .I3(data_en_o_reg_0[3]),
        .I4(data_en_o_reg_0[4]),
        .I5(sel0),
        .O(\data_out_s[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAFAAAFEAA00)) 
    \data_out_s[9]_i_7 
       (.I0(\data_out_s_reg[9]_1 ),
        .I1(\data_out_s_reg[9]_2 ),
        .I2(\data_out_s[9]_i_20_n_0 ),
        .I3(data_en_o_reg_1),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_41_n_0 ),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_167 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_168 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_25
   (reset_accum_in_s_reg,
    E,
    sel0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_162 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_163 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_164 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_26
   (reset_accum_in_s_reg,
    E,
    sel0,
    \data_out_s_reg[0]_0 ,
    data_en_next,
    \data_out_s_reg[27]_0 ,
    Q,
    \data_out_s_reg[27]_1 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    \data3_s_reg[13]_rep__2 ,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_0,
    data_en_o_reg_1,
    data_en_o_reg_2,
    data_en_o_reg_3,
    data_en_o_reg_4,
    data_en_o_reg_5,
    data_en_o_reg_6,
    data_en_o_reg_7,
    data_en_o_reg_8,
    data_en_o_reg_9,
    data_en_o_reg_10,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output [0:0]\data_out_s_reg[0]_0 ;
  output data_en_next;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_1 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]\data3_s_reg[13]_rep__2 ;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input data_en_o_reg_0;
  input data_en_o_reg_1;
  input data_en_o_reg_2;
  input data_en_o_reg_3;
  input data_en_o_reg_4;
  input data_en_o_reg_5;
  input data_en_o_reg_6;
  input data_en_o_reg_7;
  input data_en_o_reg_8;
  input [4:0]data_en_o_reg_9;
  input data_en_o_reg_10;
  input [15:0]D;

  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [13:0]\data3_s_reg[13]_rep__2 ;
  wire data_clk_i;
  wire data_en_next;
  wire data_en_o_i_2_n_0;
  wire data_en_o_reg_0;
  wire data_en_o_reg_1;
  wire data_en_o_reg_10;
  wire data_en_o_reg_2;
  wire data_en_o_reg_3;
  wire data_en_o_reg_4;
  wire data_en_o_reg_5;
  wire data_en_o_reg_6;
  wire data_en_o_reg_7;
  wire data_en_o_reg_8;
  wire [4:0]data_en_o_reg_9;
  wire data_en_s_reg_rep__0;
  wire [0:0]\data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_158 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    data_en_o_i_1
       (.I0(data_en_o_i_2_n_0),
        .I1(data_en_o_reg_4),
        .I2(data_en_o_reg_5),
        .I3(data_en_o_reg_6),
        .I4(data_en_o_reg_7),
        .I5(data_en_o_reg_8),
        .O(data_en_next));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    data_en_o_i_2
       (.I0(sel0),
        .I1(data_en_o_reg_9[2]),
        .I2(data_en_o_reg_9[3]),
        .I3(data_en_o_reg_10),
        .I4(data_en_o_reg_9[0]),
        .I5(data_en_o_reg_9[1]),
        .O(data_en_o_i_2_n_0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \data_out_s[27]_i_1 
       (.I0(data_en_next),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_1),
        .I3(data_en_o_reg_2),
        .I4(data_en_o_reg_3),
        .O(\data_out_s_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \data_out_s[27]_i_42 
       (.I0(sel0),
        .I1(data_en_o_reg_9[3]),
        .I2(data_en_o_reg_9[4]),
        .O(\data_out_s_reg[27]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_1 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_1 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_1 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_1 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_1 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_1 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_1 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_1 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_1 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_1 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_1 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_1 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_1 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_1 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_1 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_1 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_1 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_1 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_1 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_1 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_1 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_1 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_1 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_1 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_1 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_1 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_1 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_1 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_159 fir_proc_inst
       (.CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .\data3_s_reg[13]_rep__2 (\data3_s_reg[13]_rep__2 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_160 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_27
   (reset_accum_in_s_reg,
    E,
    data_en_o_reg_0,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[0]_1 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[27]_0 ,
    Q,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    sel0,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[27]_2 ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output \data_out_s_reg[0]_0 ;
  output \data_out_s_reg[0]_1 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [2:0]sel0;
  input [27:0]\data_out_s_reg[27]_1 ;
  input [27:0]\data_out_s_reg[27]_2 ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[0]_1 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [2:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_154 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_18 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_1 [0]),
        .I2(\data_out_s_reg[27]_2 [0]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_18 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_1 [10]),
        .I2(\data_out_s_reg[27]_2 [10]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_18 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_1 [11]),
        .I2(\data_out_s_reg[27]_2 [11]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_18 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_1 [12]),
        .I2(\data_out_s_reg[27]_2 [12]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_18 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_1 [13]),
        .I2(\data_out_s_reg[27]_2 [13]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_18 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_1 [14]),
        .I2(\data_out_s_reg[27]_2 [14]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_18 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_1 [15]),
        .I2(\data_out_s_reg[27]_2 [15]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_18 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_1 [16]),
        .I2(\data_out_s_reg[27]_2 [16]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_18 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_1 [17]),
        .I2(\data_out_s_reg[27]_2 [17]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_18 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_1 [18]),
        .I2(\data_out_s_reg[27]_2 [18]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_18 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_1 [19]),
        .I2(\data_out_s_reg[27]_2 [19]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_18 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_1 [1]),
        .I2(\data_out_s_reg[27]_2 [1]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_18 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_1 [20]),
        .I2(\data_out_s_reg[27]_2 [20]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_18 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_1 [21]),
        .I2(\data_out_s_reg[27]_2 [21]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_18 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_1 [22]),
        .I2(\data_out_s_reg[27]_2 [22]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_18 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_1 [23]),
        .I2(\data_out_s_reg[27]_2 [23]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_18 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_1 [24]),
        .I2(\data_out_s_reg[27]_2 [24]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_18 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_1 [25]),
        .I2(\data_out_s_reg[27]_2 [25]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_18 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_1 [26]),
        .I2(\data_out_s_reg[27]_2 [26]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[26]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out_s[27]_i_38 
       (.I0(data_en_o_reg_0),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_47 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_1 [27]),
        .I2(\data_out_s_reg[27]_2 [27]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_18 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_1 [2]),
        .I2(\data_out_s_reg[27]_2 [2]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_18 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_1 [3]),
        .I2(\data_out_s_reg[27]_2 [3]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_18 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_1 [4]),
        .I2(\data_out_s_reg[27]_2 [4]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_18 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_1 [5]),
        .I2(\data_out_s_reg[27]_2 [5]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_18 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_1 [6]),
        .I2(\data_out_s_reg[27]_2 [6]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_18 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_1 [7]),
        .I2(\data_out_s_reg[27]_2 [7]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_18 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_1 [8]),
        .I2(\data_out_s_reg[27]_2 [8]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_18 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_1 [9]),
        .I2(\data_out_s_reg[27]_2 [9]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_155 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_156 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_28
   (reset_accum_in_s_reg,
    E,
    sel0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_150 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_151 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_152 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_29
   (reset_accum_in_s_reg,
    E,
    sel0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_146 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_147 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_148 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_3
   (reset_accum_in_s_reg,
    E,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[27]_0 ,
    Q,
    \data_out_s_reg[27]_1 ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    sel0,
    data_en_o_reg_0,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]\data_out_s_reg[0]_0 ;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_1 ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [4:0]sel0;
  input data_en_o_reg_0;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_o_reg_0;
  wire data_en_s;
  wire \data_out_s[27]_i_60_n_0 ;
  wire [0:0]\data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [4:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_250 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(\data_out_s_reg[0]_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \data_out_s[27]_i_30 
       (.I0(\data_out_s[27]_i_60_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(data_en_o_reg_0),
        .O(\data_out_s_reg[27]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \data_out_s[27]_i_60 
       (.I0(\data_out_s_reg[0]_0 ),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .O(\data_out_s[27]_i_60_n_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_1 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_1 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_1 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_1 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_1 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_1 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_1 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_1 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_1 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_1 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_1 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_1 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_1 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_1 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_1 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_1 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_1 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_1 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_1 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_1 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_1 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_1 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_1 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_1 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_1 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_1 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_1 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_1 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_251 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_252 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_30
   (reset_accum_in_s_reg,
    E,
    sel0,
    \data_out_s_reg[0]_0 ,
    data_en_o_reg_0,
    \data_out_s_reg[0]_1 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[27]_0 ,
    Q,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_1,
    data_en_o_reg_2,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[27]_2 ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output \data_out_s_reg[0]_0 ;
  output data_en_o_reg_0;
  output \data_out_s_reg[0]_1 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [3:0]data_en_o_reg_1;
  input data_en_o_reg_2;
  input [27:0]\data_out_s_reg[27]_1 ;
  input [27:0]\data_out_s_reg[27]_2 ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_o_reg_0;
  wire [3:0]data_en_o_reg_1;
  wire data_en_o_reg_2;
  wire data_en_s_reg_rep__0;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[0]_1 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_142 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    data_en_o_i_9
       (.I0(sel0),
        .I1(data_en_o_reg_1[1]),
        .O(data_en_o_reg_0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_16 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_1 [0]),
        .I2(\data_out_s_reg[27]_2 [0]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_16 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_1 [10]),
        .I2(\data_out_s_reg[27]_2 [10]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_16 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_1 [11]),
        .I2(\data_out_s_reg[27]_2 [11]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_16 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_1 [12]),
        .I2(\data_out_s_reg[27]_2 [12]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_16 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_1 [13]),
        .I2(\data_out_s_reg[27]_2 [13]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_16 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_1 [14]),
        .I2(\data_out_s_reg[27]_2 [14]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_16 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_1 [15]),
        .I2(\data_out_s_reg[27]_2 [15]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_16 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_1 [16]),
        .I2(\data_out_s_reg[27]_2 [16]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_16 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_1 [17]),
        .I2(\data_out_s_reg[27]_2 [17]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_16 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_1 [18]),
        .I2(\data_out_s_reg[27]_2 [18]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_16 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_1 [19]),
        .I2(\data_out_s_reg[27]_2 [19]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_16 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_1 [1]),
        .I2(\data_out_s_reg[27]_2 [1]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_16 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_1 [20]),
        .I2(\data_out_s_reg[27]_2 [20]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_16 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_1 [21]),
        .I2(\data_out_s_reg[27]_2 [21]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_16 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_1 [22]),
        .I2(\data_out_s_reg[27]_2 [22]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_16 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_1 [23]),
        .I2(\data_out_s_reg[27]_2 [23]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_16 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_1 [24]),
        .I2(\data_out_s_reg[27]_2 [24]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_16 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_1 [25]),
        .I2(\data_out_s_reg[27]_2 [25]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_16 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_1 [26]),
        .I2(\data_out_s_reg[27]_2 [26]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[26]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \data_out_s[27]_i_17 
       (.I0(sel0),
        .I1(data_en_o_reg_1[1]),
        .I2(data_en_o_reg_1[3]),
        .I3(data_en_o_reg_1[2]),
        .I4(data_en_o_reg_2),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_45 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_1 [27]),
        .I2(\data_out_s_reg[27]_2 [27]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_16 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_1 [2]),
        .I2(\data_out_s_reg[27]_2 [2]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_16 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_1 [3]),
        .I2(\data_out_s_reg[27]_2 [3]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_16 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_1 [4]),
        .I2(\data_out_s_reg[27]_2 [4]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_16 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_1 [5]),
        .I2(\data_out_s_reg[27]_2 [5]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_16 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_1 [6]),
        .I2(\data_out_s_reg[27]_2 [6]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_16 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_1 [7]),
        .I2(\data_out_s_reg[27]_2 [7]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_16 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_1 [8]),
        .I2(\data_out_s_reg[27]_2 [8]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_16 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_1 [9]),
        .I2(\data_out_s_reg[27]_2 [9]),
        .I3(sel0),
        .I4(data_en_o_reg_1[0]),
        .I5(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_143 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_144 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_31
   (reset_accum_in_s_reg,
    E,
    data_en_o_reg_0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_138 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_139 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_140 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_32
   (reset_accum_in_s_reg,
    E,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[0]_1 ,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    sel0,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]\data_out_s_reg[0]_0 ;
  output \data_out_s_reg[0]_1 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [2:0]sel0;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s;
  wire [0:0]\data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[0]_1 ;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [2:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_134 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(\data_out_s_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out_s[27]_i_37 
       (.I0(\data_out_s_reg[0]_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\data_out_s_reg[0]_1 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_135 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_136 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_33
   (reset_accum_in_s_reg,
    E,
    data_en_o_reg_0,
    D,
    \coeff_s_reg[15] ,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[27]_2 ,
    sel0,
    Q,
    data_en_o_reg_1,
    \data_out_s_reg[27]_3 ,
    \data_out_s_reg[27]_4 ,
    data_en_o_reg_2,
    \data_out_s_reg[27]_5 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[26]_1 ,
    data_en_o_reg_3,
    \data_out_s_reg[26]_2 ,
    \data_out_s_reg[26]_3 ,
    \data_out_s_reg[26]_4 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[25]_1 ,
    data_en_o_reg_4,
    \data_out_s_reg[25]_2 ,
    \data_out_s_reg[25]_3 ,
    \data_out_s_reg[25]_4 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[24]_1 ,
    data_en_o_reg_5,
    \data_out_s_reg[24]_2 ,
    \data_out_s_reg[24]_3 ,
    \data_out_s_reg[24]_4 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[23]_1 ,
    data_en_o_reg_6,
    \data_out_s_reg[23]_2 ,
    \data_out_s_reg[23]_3 ,
    \data_out_s_reg[23]_4 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[22]_1 ,
    data_en_o_reg_7,
    \data_out_s_reg[22]_2 ,
    \data_out_s_reg[22]_3 ,
    \data_out_s_reg[22]_4 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[21]_1 ,
    data_en_o_reg_8,
    \data_out_s_reg[21]_2 ,
    \data_out_s_reg[21]_3 ,
    \data_out_s_reg[21]_4 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[20]_1 ,
    data_en_o_reg_9,
    \data_out_s_reg[20]_2 ,
    \data_out_s_reg[20]_3 ,
    \data_out_s_reg[20]_4 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[19]_1 ,
    data_en_o_reg_10,
    \data_out_s_reg[19]_2 ,
    \data_out_s_reg[19]_3 ,
    \data_out_s_reg[19]_4 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[18]_1 ,
    data_en_o_reg_11,
    \data_out_s_reg[18]_2 ,
    \data_out_s_reg[18]_3 ,
    \data_out_s_reg[18]_4 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[17]_1 ,
    data_en_o_reg_12,
    \data_out_s_reg[17]_2 ,
    \data_out_s_reg[17]_3 ,
    \data_out_s_reg[17]_4 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[16]_1 ,
    data_en_o_reg_13,
    \data_out_s_reg[16]_2 ,
    \data_out_s_reg[16]_3 ,
    \data_out_s_reg[16]_4 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[15]_1 ,
    data_en_o_reg_14,
    \data_out_s_reg[15]_2 ,
    \data_out_s_reg[15]_3 ,
    \data_out_s_reg[15]_4 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[14]_1 ,
    data_en_o_reg_15,
    \data_out_s_reg[14]_2 ,
    \data_out_s_reg[14]_3 ,
    \data_out_s_reg[14]_4 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[13]_1 ,
    data_en_o_reg_16,
    \data_out_s_reg[13]_2 ,
    \data_out_s_reg[13]_3 ,
    \data_out_s_reg[13]_4 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[12]_1 ,
    data_en_o_reg_17,
    \data_out_s_reg[12]_2 ,
    \data_out_s_reg[12]_3 ,
    \data_out_s_reg[12]_4 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[11]_1 ,
    data_en_o_reg_18,
    \data_out_s_reg[11]_2 ,
    \data_out_s_reg[11]_3 ,
    \data_out_s_reg[11]_4 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[10]_1 ,
    data_en_o_reg_19,
    \data_out_s_reg[10]_2 ,
    \data_out_s_reg[10]_3 ,
    \data_out_s_reg[10]_4 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[9]_1 ,
    data_en_o_reg_20,
    \data_out_s_reg[9]_2 ,
    \data_out_s_reg[9]_3 ,
    \data_out_s_reg[9]_4 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[8]_1 ,
    data_en_o_reg_21,
    \data_out_s_reg[8]_2 ,
    \data_out_s_reg[8]_3 ,
    \data_out_s_reg[8]_4 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[7]_1 ,
    data_en_o_reg_22,
    \data_out_s_reg[7]_2 ,
    \data_out_s_reg[7]_3 ,
    \data_out_s_reg[7]_4 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[6]_1 ,
    data_en_o_reg_23,
    \data_out_s_reg[6]_2 ,
    \data_out_s_reg[6]_3 ,
    \data_out_s_reg[6]_4 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[5]_1 ,
    data_en_o_reg_24,
    \data_out_s_reg[5]_2 ,
    \data_out_s_reg[5]_3 ,
    \data_out_s_reg[5]_4 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[4]_1 ,
    data_en_o_reg_25,
    \data_out_s_reg[4]_2 ,
    \data_out_s_reg[4]_3 ,
    \data_out_s_reg[4]_4 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[3]_1 ,
    data_en_o_reg_26,
    \data_out_s_reg[3]_2 ,
    \data_out_s_reg[3]_3 ,
    \data_out_s_reg[3]_4 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[2]_1 ,
    data_en_o_reg_27,
    \data_out_s_reg[2]_2 ,
    \data_out_s_reg[2]_3 ,
    \data_out_s_reg[2]_4 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[1]_1 ,
    data_en_o_reg_28,
    \data_out_s_reg[1]_2 ,
    \data_out_s_reg[1]_3 ,
    \data_out_s_reg[1]_4 ,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[0]_1 ,
    data_en_o_reg_29,
    \data_out_s_reg[0]_2 ,
    \data_out_s_reg[0]_3 ,
    \data_out_s_reg[0]_4 ,
    data_en_o_reg_30,
    data_en_o_reg_31,
    \data_tab_s_reg[0][15] );
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]D;
  output [15:0]\coeff_s_reg[15] ;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input \data_out_s_reg[27]_1 ;
  input \data_out_s_reg[27]_2 ;
  input [5:0]sel0;
  input [27:0]Q;
  input data_en_o_reg_1;
  input \data_out_s_reg[27]_3 ;
  input \data_out_s_reg[27]_4 ;
  input data_en_o_reg_2;
  input \data_out_s_reg[27]_5 ;
  input \data_out_s_reg[26]_0 ;
  input \data_out_s_reg[26]_1 ;
  input data_en_o_reg_3;
  input \data_out_s_reg[26]_2 ;
  input \data_out_s_reg[26]_3 ;
  input \data_out_s_reg[26]_4 ;
  input \data_out_s_reg[25]_0 ;
  input \data_out_s_reg[25]_1 ;
  input data_en_o_reg_4;
  input \data_out_s_reg[25]_2 ;
  input \data_out_s_reg[25]_3 ;
  input \data_out_s_reg[25]_4 ;
  input \data_out_s_reg[24]_0 ;
  input \data_out_s_reg[24]_1 ;
  input data_en_o_reg_5;
  input \data_out_s_reg[24]_2 ;
  input \data_out_s_reg[24]_3 ;
  input \data_out_s_reg[24]_4 ;
  input \data_out_s_reg[23]_0 ;
  input \data_out_s_reg[23]_1 ;
  input data_en_o_reg_6;
  input \data_out_s_reg[23]_2 ;
  input \data_out_s_reg[23]_3 ;
  input \data_out_s_reg[23]_4 ;
  input \data_out_s_reg[22]_0 ;
  input \data_out_s_reg[22]_1 ;
  input data_en_o_reg_7;
  input \data_out_s_reg[22]_2 ;
  input \data_out_s_reg[22]_3 ;
  input \data_out_s_reg[22]_4 ;
  input \data_out_s_reg[21]_0 ;
  input \data_out_s_reg[21]_1 ;
  input data_en_o_reg_8;
  input \data_out_s_reg[21]_2 ;
  input \data_out_s_reg[21]_3 ;
  input \data_out_s_reg[21]_4 ;
  input \data_out_s_reg[20]_0 ;
  input \data_out_s_reg[20]_1 ;
  input data_en_o_reg_9;
  input \data_out_s_reg[20]_2 ;
  input \data_out_s_reg[20]_3 ;
  input \data_out_s_reg[20]_4 ;
  input \data_out_s_reg[19]_0 ;
  input \data_out_s_reg[19]_1 ;
  input data_en_o_reg_10;
  input \data_out_s_reg[19]_2 ;
  input \data_out_s_reg[19]_3 ;
  input \data_out_s_reg[19]_4 ;
  input \data_out_s_reg[18]_0 ;
  input \data_out_s_reg[18]_1 ;
  input data_en_o_reg_11;
  input \data_out_s_reg[18]_2 ;
  input \data_out_s_reg[18]_3 ;
  input \data_out_s_reg[18]_4 ;
  input \data_out_s_reg[17]_0 ;
  input \data_out_s_reg[17]_1 ;
  input data_en_o_reg_12;
  input \data_out_s_reg[17]_2 ;
  input \data_out_s_reg[17]_3 ;
  input \data_out_s_reg[17]_4 ;
  input \data_out_s_reg[16]_0 ;
  input \data_out_s_reg[16]_1 ;
  input data_en_o_reg_13;
  input \data_out_s_reg[16]_2 ;
  input \data_out_s_reg[16]_3 ;
  input \data_out_s_reg[16]_4 ;
  input \data_out_s_reg[15]_0 ;
  input \data_out_s_reg[15]_1 ;
  input data_en_o_reg_14;
  input \data_out_s_reg[15]_2 ;
  input \data_out_s_reg[15]_3 ;
  input \data_out_s_reg[15]_4 ;
  input \data_out_s_reg[14]_0 ;
  input \data_out_s_reg[14]_1 ;
  input data_en_o_reg_15;
  input \data_out_s_reg[14]_2 ;
  input \data_out_s_reg[14]_3 ;
  input \data_out_s_reg[14]_4 ;
  input \data_out_s_reg[13]_0 ;
  input \data_out_s_reg[13]_1 ;
  input data_en_o_reg_16;
  input \data_out_s_reg[13]_2 ;
  input \data_out_s_reg[13]_3 ;
  input \data_out_s_reg[13]_4 ;
  input \data_out_s_reg[12]_0 ;
  input \data_out_s_reg[12]_1 ;
  input data_en_o_reg_17;
  input \data_out_s_reg[12]_2 ;
  input \data_out_s_reg[12]_3 ;
  input \data_out_s_reg[12]_4 ;
  input \data_out_s_reg[11]_0 ;
  input \data_out_s_reg[11]_1 ;
  input data_en_o_reg_18;
  input \data_out_s_reg[11]_2 ;
  input \data_out_s_reg[11]_3 ;
  input \data_out_s_reg[11]_4 ;
  input \data_out_s_reg[10]_0 ;
  input \data_out_s_reg[10]_1 ;
  input data_en_o_reg_19;
  input \data_out_s_reg[10]_2 ;
  input \data_out_s_reg[10]_3 ;
  input \data_out_s_reg[10]_4 ;
  input \data_out_s_reg[9]_0 ;
  input \data_out_s_reg[9]_1 ;
  input data_en_o_reg_20;
  input \data_out_s_reg[9]_2 ;
  input \data_out_s_reg[9]_3 ;
  input \data_out_s_reg[9]_4 ;
  input \data_out_s_reg[8]_0 ;
  input \data_out_s_reg[8]_1 ;
  input data_en_o_reg_21;
  input \data_out_s_reg[8]_2 ;
  input \data_out_s_reg[8]_3 ;
  input \data_out_s_reg[8]_4 ;
  input \data_out_s_reg[7]_0 ;
  input \data_out_s_reg[7]_1 ;
  input data_en_o_reg_22;
  input \data_out_s_reg[7]_2 ;
  input \data_out_s_reg[7]_3 ;
  input \data_out_s_reg[7]_4 ;
  input \data_out_s_reg[6]_0 ;
  input \data_out_s_reg[6]_1 ;
  input data_en_o_reg_23;
  input \data_out_s_reg[6]_2 ;
  input \data_out_s_reg[6]_3 ;
  input \data_out_s_reg[6]_4 ;
  input \data_out_s_reg[5]_0 ;
  input \data_out_s_reg[5]_1 ;
  input data_en_o_reg_24;
  input \data_out_s_reg[5]_2 ;
  input \data_out_s_reg[5]_3 ;
  input \data_out_s_reg[5]_4 ;
  input \data_out_s_reg[4]_0 ;
  input \data_out_s_reg[4]_1 ;
  input data_en_o_reg_25;
  input \data_out_s_reg[4]_2 ;
  input \data_out_s_reg[4]_3 ;
  input \data_out_s_reg[4]_4 ;
  input \data_out_s_reg[3]_0 ;
  input \data_out_s_reg[3]_1 ;
  input data_en_o_reg_26;
  input \data_out_s_reg[3]_2 ;
  input \data_out_s_reg[3]_3 ;
  input \data_out_s_reg[3]_4 ;
  input \data_out_s_reg[2]_0 ;
  input \data_out_s_reg[2]_1 ;
  input data_en_o_reg_27;
  input \data_out_s_reg[2]_2 ;
  input \data_out_s_reg[2]_3 ;
  input \data_out_s_reg[2]_4 ;
  input \data_out_s_reg[1]_0 ;
  input \data_out_s_reg[1]_1 ;
  input data_en_o_reg_28;
  input \data_out_s_reg[1]_2 ;
  input \data_out_s_reg[1]_3 ;
  input \data_out_s_reg[1]_4 ;
  input \data_out_s_reg[0]_0 ;
  input \data_out_s_reg[0]_1 ;
  input data_en_o_reg_29;
  input \data_out_s_reg[0]_2 ;
  input \data_out_s_reg[0]_3 ;
  input \data_out_s_reg[0]_4 ;
  input data_en_o_reg_30;
  input data_en_o_reg_31;
  input [15:0]\data_tab_s_reg[0][15] ;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [0:0]E;
  wire [27:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]\coeff_s_reg[15] ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_o_reg_1;
  wire data_en_o_reg_10;
  wire data_en_o_reg_11;
  wire data_en_o_reg_12;
  wire data_en_o_reg_13;
  wire data_en_o_reg_14;
  wire data_en_o_reg_15;
  wire data_en_o_reg_16;
  wire data_en_o_reg_17;
  wire data_en_o_reg_18;
  wire data_en_o_reg_19;
  wire data_en_o_reg_2;
  wire data_en_o_reg_20;
  wire data_en_o_reg_21;
  wire data_en_o_reg_22;
  wire data_en_o_reg_23;
  wire data_en_o_reg_24;
  wire data_en_o_reg_25;
  wire data_en_o_reg_26;
  wire data_en_o_reg_27;
  wire data_en_o_reg_28;
  wire data_en_o_reg_29;
  wire data_en_o_reg_3;
  wire data_en_o_reg_30;
  wire data_en_o_reg_31;
  wire data_en_o_reg_4;
  wire data_en_o_reg_5;
  wire data_en_o_reg_6;
  wire data_en_o_reg_7;
  wire data_en_o_reg_8;
  wire data_en_o_reg_9;
  wire data_en_s_reg_rep__0;
  wire \data_out_s[0]_i_2_n_0 ;
  wire \data_out_s[10]_i_2_n_0 ;
  wire \data_out_s[11]_i_2_n_0 ;
  wire \data_out_s[12]_i_2_n_0 ;
  wire \data_out_s[13]_i_2_n_0 ;
  wire \data_out_s[14]_i_2_n_0 ;
  wire \data_out_s[15]_i_2_n_0 ;
  wire \data_out_s[16]_i_2_n_0 ;
  wire \data_out_s[17]_i_2_n_0 ;
  wire \data_out_s[18]_i_2_n_0 ;
  wire \data_out_s[19]_i_2_n_0 ;
  wire \data_out_s[1]_i_2_n_0 ;
  wire \data_out_s[20]_i_2_n_0 ;
  wire \data_out_s[21]_i_2_n_0 ;
  wire \data_out_s[22]_i_2_n_0 ;
  wire \data_out_s[23]_i_2_n_0 ;
  wire \data_out_s[24]_i_2_n_0 ;
  wire \data_out_s[25]_i_2_n_0 ;
  wire \data_out_s[26]_i_2_n_0 ;
  wire \data_out_s[27]_i_18_n_0 ;
  wire \data_out_s[27]_i_39_n_0 ;
  wire \data_out_s[27]_i_7_n_0 ;
  wire \data_out_s[27]_i_8_n_0 ;
  wire \data_out_s[2]_i_2_n_0 ;
  wire \data_out_s[3]_i_2_n_0 ;
  wire \data_out_s[4]_i_2_n_0 ;
  wire \data_out_s[5]_i_2_n_0 ;
  wire \data_out_s[6]_i_2_n_0 ;
  wire \data_out_s[7]_i_2_n_0 ;
  wire \data_out_s[8]_i_2_n_0 ;
  wire \data_out_s[9]_i_2_n_0 ;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[0]_1 ;
  wire \data_out_s_reg[0]_2 ;
  wire \data_out_s_reg[0]_3 ;
  wire \data_out_s_reg[0]_4 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[10]_1 ;
  wire \data_out_s_reg[10]_2 ;
  wire \data_out_s_reg[10]_3 ;
  wire \data_out_s_reg[10]_4 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[11]_1 ;
  wire \data_out_s_reg[11]_2 ;
  wire \data_out_s_reg[11]_3 ;
  wire \data_out_s_reg[11]_4 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[12]_1 ;
  wire \data_out_s_reg[12]_2 ;
  wire \data_out_s_reg[12]_3 ;
  wire \data_out_s_reg[12]_4 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[13]_1 ;
  wire \data_out_s_reg[13]_2 ;
  wire \data_out_s_reg[13]_3 ;
  wire \data_out_s_reg[13]_4 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[14]_1 ;
  wire \data_out_s_reg[14]_2 ;
  wire \data_out_s_reg[14]_3 ;
  wire \data_out_s_reg[14]_4 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[15]_1 ;
  wire \data_out_s_reg[15]_2 ;
  wire \data_out_s_reg[15]_3 ;
  wire \data_out_s_reg[15]_4 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[16]_1 ;
  wire \data_out_s_reg[16]_2 ;
  wire \data_out_s_reg[16]_3 ;
  wire \data_out_s_reg[16]_4 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[17]_1 ;
  wire \data_out_s_reg[17]_2 ;
  wire \data_out_s_reg[17]_3 ;
  wire \data_out_s_reg[17]_4 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[18]_1 ;
  wire \data_out_s_reg[18]_2 ;
  wire \data_out_s_reg[18]_3 ;
  wire \data_out_s_reg[18]_4 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[19]_1 ;
  wire \data_out_s_reg[19]_2 ;
  wire \data_out_s_reg[19]_3 ;
  wire \data_out_s_reg[19]_4 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[1]_1 ;
  wire \data_out_s_reg[1]_2 ;
  wire \data_out_s_reg[1]_3 ;
  wire \data_out_s_reg[1]_4 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[20]_1 ;
  wire \data_out_s_reg[20]_2 ;
  wire \data_out_s_reg[20]_3 ;
  wire \data_out_s_reg[20]_4 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[21]_1 ;
  wire \data_out_s_reg[21]_2 ;
  wire \data_out_s_reg[21]_3 ;
  wire \data_out_s_reg[21]_4 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[22]_1 ;
  wire \data_out_s_reg[22]_2 ;
  wire \data_out_s_reg[22]_3 ;
  wire \data_out_s_reg[22]_4 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[23]_1 ;
  wire \data_out_s_reg[23]_2 ;
  wire \data_out_s_reg[23]_3 ;
  wire \data_out_s_reg[23]_4 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[24]_1 ;
  wire \data_out_s_reg[24]_2 ;
  wire \data_out_s_reg[24]_3 ;
  wire \data_out_s_reg[24]_4 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[25]_1 ;
  wire \data_out_s_reg[25]_2 ;
  wire \data_out_s_reg[25]_3 ;
  wire \data_out_s_reg[25]_4 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[26]_1 ;
  wire \data_out_s_reg[26]_2 ;
  wire \data_out_s_reg[26]_3 ;
  wire \data_out_s_reg[26]_4 ;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire \data_out_s_reg[27]_1 ;
  wire \data_out_s_reg[27]_2 ;
  wire \data_out_s_reg[27]_3 ;
  wire \data_out_s_reg[27]_4 ;
  wire \data_out_s_reg[27]_5 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[2]_1 ;
  wire \data_out_s_reg[2]_2 ;
  wire \data_out_s_reg[2]_3 ;
  wire \data_out_s_reg[2]_4 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[3]_1 ;
  wire \data_out_s_reg[3]_2 ;
  wire \data_out_s_reg[3]_3 ;
  wire \data_out_s_reg[3]_4 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[4]_1 ;
  wire \data_out_s_reg[4]_2 ;
  wire \data_out_s_reg[4]_3 ;
  wire \data_out_s_reg[4]_4 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[5]_1 ;
  wire \data_out_s_reg[5]_2 ;
  wire \data_out_s_reg[5]_3 ;
  wire \data_out_s_reg[5]_4 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[6]_1 ;
  wire \data_out_s_reg[6]_2 ;
  wire \data_out_s_reg[6]_3 ;
  wire \data_out_s_reg[6]_4 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[7]_1 ;
  wire \data_out_s_reg[7]_2 ;
  wire \data_out_s_reg[7]_3 ;
  wire \data_out_s_reg[7]_4 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[8]_1 ;
  wire \data_out_s_reg[8]_2 ;
  wire \data_out_s_reg[8]_3 ;
  wire \data_out_s_reg[8]_4 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg[9]_1 ;
  wire \data_out_s_reg[9]_2 ;
  wire \data_out_s_reg[9]_3 ;
  wire \data_out_s_reg[9]_4 ;
  wire [15:0]\data_tab_s_reg[0][15] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [5:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_130 coeff_reg_delay
       (.\coeff_s_reg[15] (\coeff_s_reg[15] ),
        .data_clk_i(data_clk_i),
        .\data_tab_s_reg[0][15]_0 (\data_tab_s_reg[0][15] ),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[0]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[0]_i_2_n_0 ),
        .I2(\data_out_s_reg[0]_0 ),
        .I3(\data_out_s_reg[0]_1 ),
        .I4(sel0[5]),
        .I5(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[0]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_29),
        .I2(\data_out_s_reg[0]_2 ),
        .I3(\data_out_s_reg[0]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[0]_4 ),
        .O(\data_out_s[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[10]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[10]_i_2_n_0 ),
        .I2(\data_out_s_reg[10]_0 ),
        .I3(\data_out_s_reg[10]_1 ),
        .I4(sel0[5]),
        .I5(Q[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[10]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_19),
        .I2(\data_out_s_reg[10]_2 ),
        .I3(\data_out_s_reg[10]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[10]_4 ),
        .O(\data_out_s[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[11]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[11]_i_2_n_0 ),
        .I2(\data_out_s_reg[11]_0 ),
        .I3(\data_out_s_reg[11]_1 ),
        .I4(sel0[5]),
        .I5(Q[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[11]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_18),
        .I2(\data_out_s_reg[11]_2 ),
        .I3(\data_out_s_reg[11]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[11]_4 ),
        .O(\data_out_s[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[12]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[12]_i_2_n_0 ),
        .I2(\data_out_s_reg[12]_0 ),
        .I3(\data_out_s_reg[12]_1 ),
        .I4(sel0[5]),
        .I5(Q[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[12]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_17),
        .I2(\data_out_s_reg[12]_2 ),
        .I3(\data_out_s_reg[12]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[12]_4 ),
        .O(\data_out_s[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[13]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[13]_i_2_n_0 ),
        .I2(\data_out_s_reg[13]_0 ),
        .I3(\data_out_s_reg[13]_1 ),
        .I4(sel0[5]),
        .I5(Q[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[13]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_16),
        .I2(\data_out_s_reg[13]_2 ),
        .I3(\data_out_s_reg[13]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[13]_4 ),
        .O(\data_out_s[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[14]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[14]_i_2_n_0 ),
        .I2(\data_out_s_reg[14]_0 ),
        .I3(\data_out_s_reg[14]_1 ),
        .I4(sel0[5]),
        .I5(Q[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[14]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_15),
        .I2(\data_out_s_reg[14]_2 ),
        .I3(\data_out_s_reg[14]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[14]_4 ),
        .O(\data_out_s[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[15]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[15]_i_2_n_0 ),
        .I2(\data_out_s_reg[15]_0 ),
        .I3(\data_out_s_reg[15]_1 ),
        .I4(sel0[5]),
        .I5(Q[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[15]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_14),
        .I2(\data_out_s_reg[15]_2 ),
        .I3(\data_out_s_reg[15]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[15]_4 ),
        .O(\data_out_s[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[16]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[16]_i_2_n_0 ),
        .I2(\data_out_s_reg[16]_0 ),
        .I3(\data_out_s_reg[16]_1 ),
        .I4(sel0[5]),
        .I5(Q[16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[16]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_13),
        .I2(\data_out_s_reg[16]_2 ),
        .I3(\data_out_s_reg[16]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[16]_4 ),
        .O(\data_out_s[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[17]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[17]_i_2_n_0 ),
        .I2(\data_out_s_reg[17]_0 ),
        .I3(\data_out_s_reg[17]_1 ),
        .I4(sel0[5]),
        .I5(Q[17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[17]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_12),
        .I2(\data_out_s_reg[17]_2 ),
        .I3(\data_out_s_reg[17]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[17]_4 ),
        .O(\data_out_s[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[18]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[18]_i_2_n_0 ),
        .I2(\data_out_s_reg[18]_0 ),
        .I3(\data_out_s_reg[18]_1 ),
        .I4(sel0[5]),
        .I5(Q[18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[18]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_11),
        .I2(\data_out_s_reg[18]_2 ),
        .I3(\data_out_s_reg[18]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[18]_4 ),
        .O(\data_out_s[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[19]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[19]_i_2_n_0 ),
        .I2(\data_out_s_reg[19]_0 ),
        .I3(\data_out_s_reg[19]_1 ),
        .I4(sel0[5]),
        .I5(Q[19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[19]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_10),
        .I2(\data_out_s_reg[19]_2 ),
        .I3(\data_out_s_reg[19]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[19]_4 ),
        .O(\data_out_s[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[1]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[1]_i_2_n_0 ),
        .I2(\data_out_s_reg[1]_0 ),
        .I3(\data_out_s_reg[1]_1 ),
        .I4(sel0[5]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[1]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_28),
        .I2(\data_out_s_reg[1]_2 ),
        .I3(\data_out_s_reg[1]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[1]_4 ),
        .O(\data_out_s[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[20]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[20]_i_2_n_0 ),
        .I2(\data_out_s_reg[20]_0 ),
        .I3(\data_out_s_reg[20]_1 ),
        .I4(sel0[5]),
        .I5(Q[20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[20]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_9),
        .I2(\data_out_s_reg[20]_2 ),
        .I3(\data_out_s_reg[20]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[20]_4 ),
        .O(\data_out_s[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[21]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[21]_i_2_n_0 ),
        .I2(\data_out_s_reg[21]_0 ),
        .I3(\data_out_s_reg[21]_1 ),
        .I4(sel0[5]),
        .I5(Q[21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[21]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_8),
        .I2(\data_out_s_reg[21]_2 ),
        .I3(\data_out_s_reg[21]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[21]_4 ),
        .O(\data_out_s[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[22]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[22]_i_2_n_0 ),
        .I2(\data_out_s_reg[22]_0 ),
        .I3(\data_out_s_reg[22]_1 ),
        .I4(sel0[5]),
        .I5(Q[22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[22]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_7),
        .I2(\data_out_s_reg[22]_2 ),
        .I3(\data_out_s_reg[22]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[22]_4 ),
        .O(\data_out_s[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[23]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[23]_i_2_n_0 ),
        .I2(\data_out_s_reg[23]_0 ),
        .I3(\data_out_s_reg[23]_1 ),
        .I4(sel0[5]),
        .I5(Q[23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[23]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_6),
        .I2(\data_out_s_reg[23]_2 ),
        .I3(\data_out_s_reg[23]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[23]_4 ),
        .O(\data_out_s[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[24]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[24]_i_2_n_0 ),
        .I2(\data_out_s_reg[24]_0 ),
        .I3(\data_out_s_reg[24]_1 ),
        .I4(sel0[5]),
        .I5(Q[24]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[24]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_5),
        .I2(\data_out_s_reg[24]_2 ),
        .I3(\data_out_s_reg[24]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[24]_4 ),
        .O(\data_out_s[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[25]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[25]_i_2_n_0 ),
        .I2(\data_out_s_reg[25]_0 ),
        .I3(\data_out_s_reg[25]_1 ),
        .I4(sel0[5]),
        .I5(Q[25]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[25]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_4),
        .I2(\data_out_s_reg[25]_2 ),
        .I3(\data_out_s_reg[25]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[25]_4 ),
        .O(\data_out_s[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[26]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[26]_i_2_n_0 ),
        .I2(\data_out_s_reg[26]_0 ),
        .I3(\data_out_s_reg[26]_1 ),
        .I4(sel0[5]),
        .I5(Q[26]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[26]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_3),
        .I2(\data_out_s_reg[26]_2 ),
        .I3(\data_out_s_reg[26]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[26]_4 ),
        .O(\data_out_s[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \data_out_s[27]_i_18 
       (.I0(\data_out_s[27]_i_39_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(data_en_o_reg_31),
        .O(\data_out_s[27]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[27]_i_2 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[27]_i_8_n_0 ),
        .I2(\data_out_s_reg[27]_1 ),
        .I3(\data_out_s_reg[27]_2 ),
        .I4(sel0[5]),
        .I5(Q[27]),
        .O(D[27]));
  LUT3 #(
    .INIT(8'hFE)) 
    \data_out_s[27]_i_39 
       (.I0(data_en_o_reg_0),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .O(\data_out_s[27]_i_39_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \data_out_s[27]_i_7 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_30),
        .I2(data_en_o_reg_2),
        .O(\data_out_s[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[27]_i_8 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(\data_out_s_reg[27]_3 ),
        .I3(\data_out_s_reg[27]_4 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[27]_5 ),
        .O(\data_out_s[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[2]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[2]_i_2_n_0 ),
        .I2(\data_out_s_reg[2]_0 ),
        .I3(\data_out_s_reg[2]_1 ),
        .I4(sel0[5]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[2]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_27),
        .I2(\data_out_s_reg[2]_2 ),
        .I3(\data_out_s_reg[2]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[2]_4 ),
        .O(\data_out_s[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[3]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[3]_i_2_n_0 ),
        .I2(\data_out_s_reg[3]_0 ),
        .I3(\data_out_s_reg[3]_1 ),
        .I4(sel0[5]),
        .I5(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[3]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_26),
        .I2(\data_out_s_reg[3]_2 ),
        .I3(\data_out_s_reg[3]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[3]_4 ),
        .O(\data_out_s[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[4]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[4]_i_2_n_0 ),
        .I2(\data_out_s_reg[4]_0 ),
        .I3(\data_out_s_reg[4]_1 ),
        .I4(sel0[5]),
        .I5(Q[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[4]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_25),
        .I2(\data_out_s_reg[4]_2 ),
        .I3(\data_out_s_reg[4]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[4]_4 ),
        .O(\data_out_s[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[5]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[5]_i_2_n_0 ),
        .I2(\data_out_s_reg[5]_0 ),
        .I3(\data_out_s_reg[5]_1 ),
        .I4(sel0[5]),
        .I5(Q[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[5]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_24),
        .I2(\data_out_s_reg[5]_2 ),
        .I3(\data_out_s_reg[5]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[5]_4 ),
        .O(\data_out_s[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[6]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[6]_i_2_n_0 ),
        .I2(\data_out_s_reg[6]_0 ),
        .I3(\data_out_s_reg[6]_1 ),
        .I4(sel0[5]),
        .I5(Q[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[6]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_23),
        .I2(\data_out_s_reg[6]_2 ),
        .I3(\data_out_s_reg[6]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[6]_4 ),
        .O(\data_out_s[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[7]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[7]_i_2_n_0 ),
        .I2(\data_out_s_reg[7]_0 ),
        .I3(\data_out_s_reg[7]_1 ),
        .I4(sel0[5]),
        .I5(Q[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[7]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_22),
        .I2(\data_out_s_reg[7]_2 ),
        .I3(\data_out_s_reg[7]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[7]_4 ),
        .O(\data_out_s[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[8]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[8]_i_2_n_0 ),
        .I2(\data_out_s_reg[8]_0 ),
        .I3(\data_out_s_reg[8]_1 ),
        .I4(sel0[5]),
        .I5(Q[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[8]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_21),
        .I2(\data_out_s_reg[8]_2 ),
        .I3(\data_out_s_reg[8]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[8]_4 ),
        .O(\data_out_s[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDD80000DDD8)) 
    \data_out_s[9]_i_1 
       (.I0(\data_out_s[27]_i_7_n_0 ),
        .I1(\data_out_s[9]_i_2_n_0 ),
        .I2(\data_out_s_reg[9]_0 ),
        .I3(\data_out_s_reg[9]_1 ),
        .I4(sel0[5]),
        .I5(Q[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFFDA80000FDA8)) 
    \data_out_s[9]_i_2 
       (.I0(\data_out_s[27]_i_18_n_0 ),
        .I1(data_en_o_reg_20),
        .I2(\data_out_s_reg[9]_2 ),
        .I3(\data_out_s_reg[9]_3 ),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s_reg[9]_4 ),
        .O(\data_out_s[9]_i_2_n_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_131 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_tab_s_reg[0][15] (\coeff_s_reg[15] ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_132 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_34
   (reset_accum_in_s_reg,
    E,
    sel0,
    \data_out_s_reg[27]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[0]_0 ,
    data_en_o_reg_0,
    Q,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    \data_out_s_reg[27]_1 ,
    data_en_o_reg_1,
    data_en_o_reg_2,
    \data_out_s_reg[26]_1 ,
    \data_out_s_reg[25]_1 ,
    \data_out_s_reg[24]_1 ,
    \data_out_s_reg[23]_1 ,
    \data_out_s_reg[22]_1 ,
    \data_out_s_reg[21]_1 ,
    \data_out_s_reg[20]_1 ,
    \data_out_s_reg[19]_1 ,
    \data_out_s_reg[18]_1 ,
    \data_out_s_reg[17]_1 ,
    \data_out_s_reg[16]_1 ,
    \data_out_s_reg[15]_1 ,
    \data_out_s_reg[14]_1 ,
    \data_out_s_reg[13]_1 ,
    \data_out_s_reg[12]_1 ,
    \data_out_s_reg[11]_1 ,
    \data_out_s_reg[10]_1 ,
    \data_out_s_reg[9]_1 ,
    \data_out_s_reg[8]_1 ,
    \data_out_s_reg[7]_1 ,
    \data_out_s_reg[6]_1 ,
    \data_out_s_reg[5]_1 ,
    \data_out_s_reg[4]_1 ,
    \data_out_s_reg[3]_1 ,
    \data_out_s_reg[2]_1 ,
    \data_out_s_reg[1]_1 ,
    \data_out_s_reg[0]_1 ,
    data_en_o_reg_3,
    \data_out_s_reg[27]_2 ,
    \data_out_s_reg[27]_3 ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output \data_out_s_reg[27]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[0]_0 ;
  output data_en_o_reg_0;
  output [15:0]Q;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input \data_out_s_reg[27]_1 ;
  input [3:0]data_en_o_reg_1;
  input data_en_o_reg_2;
  input \data_out_s_reg[26]_1 ;
  input \data_out_s_reg[25]_1 ;
  input \data_out_s_reg[24]_1 ;
  input \data_out_s_reg[23]_1 ;
  input \data_out_s_reg[22]_1 ;
  input \data_out_s_reg[21]_1 ;
  input \data_out_s_reg[20]_1 ;
  input \data_out_s_reg[19]_1 ;
  input \data_out_s_reg[18]_1 ;
  input \data_out_s_reg[17]_1 ;
  input \data_out_s_reg[16]_1 ;
  input \data_out_s_reg[15]_1 ;
  input \data_out_s_reg[14]_1 ;
  input \data_out_s_reg[13]_1 ;
  input \data_out_s_reg[12]_1 ;
  input \data_out_s_reg[11]_1 ;
  input \data_out_s_reg[10]_1 ;
  input \data_out_s_reg[9]_1 ;
  input \data_out_s_reg[8]_1 ;
  input \data_out_s_reg[7]_1 ;
  input \data_out_s_reg[6]_1 ;
  input \data_out_s_reg[5]_1 ;
  input \data_out_s_reg[4]_1 ;
  input \data_out_s_reg[3]_1 ;
  input \data_out_s_reg[2]_1 ;
  input \data_out_s_reg[1]_1 ;
  input \data_out_s_reg[0]_1 ;
  input data_en_o_reg_3;
  input [27:0]\data_out_s_reg[27]_2 ;
  input [27:0]\data_out_s_reg[27]_3 ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_o_reg_0;
  wire [3:0]data_en_o_reg_1;
  wire data_en_o_reg_2;
  wire data_en_o_reg_3;
  wire data_en_s_reg_rep__0;
  wire \data_out_s[0]_i_17_n_0 ;
  wire \data_out_s[10]_i_17_n_0 ;
  wire \data_out_s[11]_i_17_n_0 ;
  wire \data_out_s[12]_i_17_n_0 ;
  wire \data_out_s[13]_i_17_n_0 ;
  wire \data_out_s[14]_i_17_n_0 ;
  wire \data_out_s[15]_i_17_n_0 ;
  wire \data_out_s[16]_i_17_n_0 ;
  wire \data_out_s[17]_i_17_n_0 ;
  wire \data_out_s[18]_i_17_n_0 ;
  wire \data_out_s[19]_i_17_n_0 ;
  wire \data_out_s[1]_i_17_n_0 ;
  wire \data_out_s[20]_i_17_n_0 ;
  wire \data_out_s[21]_i_17_n_0 ;
  wire \data_out_s[22]_i_17_n_0 ;
  wire \data_out_s[23]_i_17_n_0 ;
  wire \data_out_s[24]_i_17_n_0 ;
  wire \data_out_s[25]_i_17_n_0 ;
  wire \data_out_s[26]_i_17_n_0 ;
  wire \data_out_s[27]_i_46_n_0 ;
  wire \data_out_s[2]_i_17_n_0 ;
  wire \data_out_s[3]_i_17_n_0 ;
  wire \data_out_s[4]_i_17_n_0 ;
  wire \data_out_s[5]_i_17_n_0 ;
  wire \data_out_s[6]_i_17_n_0 ;
  wire \data_out_s[7]_i_17_n_0 ;
  wire \data_out_s[8]_i_17_n_0 ;
  wire \data_out_s[9]_i_17_n_0 ;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[0]_1 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[10]_1 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[11]_1 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[12]_1 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[13]_1 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[14]_1 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[15]_1 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[16]_1 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[17]_1 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[18]_1 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[19]_1 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[1]_1 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[20]_1 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[21]_1 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[22]_1 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[23]_1 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[24]_1 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[25]_1 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[26]_1 ;
  wire \data_out_s_reg[27]_0 ;
  wire \data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire [27:0]\data_out_s_reg[27]_3 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[2]_1 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[3]_1 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[4]_1 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[5]_1 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[6]_1 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[7]_1 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[8]_1 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg[9]_1 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_126 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    data_en_o_i_3
       (.I0(sel0),
        .I1(data_en_o_reg_1[3]),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_3),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[0]),
        .O(data_en_o_reg_0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_17 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_2 [0]),
        .I2(\data_out_s_reg[27]_3 [0]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[0]_i_5 
       (.I0(\data_out_s_reg[0]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[0]_i_17_n_0 ),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_17 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_2 [10]),
        .I2(\data_out_s_reg[27]_3 [10]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[10]_i_5 
       (.I0(\data_out_s_reg[10]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[10]_i_17_n_0 ),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_17 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_2 [11]),
        .I2(\data_out_s_reg[27]_3 [11]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[11]_i_5 
       (.I0(\data_out_s_reg[11]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[11]_i_17_n_0 ),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_17 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_2 [12]),
        .I2(\data_out_s_reg[27]_3 [12]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[12]_i_5 
       (.I0(\data_out_s_reg[12]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[12]_i_17_n_0 ),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_17 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_2 [13]),
        .I2(\data_out_s_reg[27]_3 [13]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[13]_i_5 
       (.I0(\data_out_s_reg[13]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[13]_i_17_n_0 ),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_17 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_2 [14]),
        .I2(\data_out_s_reg[27]_3 [14]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[14]_i_5 
       (.I0(\data_out_s_reg[14]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[14]_i_17_n_0 ),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_17 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_2 [15]),
        .I2(\data_out_s_reg[27]_3 [15]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[15]_i_5 
       (.I0(\data_out_s_reg[15]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[15]_i_17_n_0 ),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_17 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_2 [16]),
        .I2(\data_out_s_reg[27]_3 [16]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[16]_i_5 
       (.I0(\data_out_s_reg[16]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[16]_i_17_n_0 ),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_17 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_2 [17]),
        .I2(\data_out_s_reg[27]_3 [17]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[17]_i_5 
       (.I0(\data_out_s_reg[17]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[17]_i_17_n_0 ),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_17 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_2 [18]),
        .I2(\data_out_s_reg[27]_3 [18]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[18]_i_5 
       (.I0(\data_out_s_reg[18]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[18]_i_17_n_0 ),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_17 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_2 [19]),
        .I2(\data_out_s_reg[27]_3 [19]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[19]_i_5 
       (.I0(\data_out_s_reg[19]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[19]_i_17_n_0 ),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_17 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_2 [1]),
        .I2(\data_out_s_reg[27]_3 [1]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[1]_i_5 
       (.I0(\data_out_s_reg[1]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[1]_i_17_n_0 ),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_17 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_2 [20]),
        .I2(\data_out_s_reg[27]_3 [20]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[20]_i_5 
       (.I0(\data_out_s_reg[20]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[20]_i_17_n_0 ),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_17 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_2 [21]),
        .I2(\data_out_s_reg[27]_3 [21]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[21]_i_5 
       (.I0(\data_out_s_reg[21]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[21]_i_17_n_0 ),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_17 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_2 [22]),
        .I2(\data_out_s_reg[27]_3 [22]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[22]_i_5 
       (.I0(\data_out_s_reg[22]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[22]_i_17_n_0 ),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_17 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_2 [23]),
        .I2(\data_out_s_reg[27]_3 [23]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[23]_i_5 
       (.I0(\data_out_s_reg[23]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[23]_i_17_n_0 ),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_17 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_2 [24]),
        .I2(\data_out_s_reg[27]_3 [24]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[24]_i_5 
       (.I0(\data_out_s_reg[24]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[24]_i_17_n_0 ),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_17 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_2 [25]),
        .I2(\data_out_s_reg[27]_3 [25]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[25]_i_5 
       (.I0(\data_out_s_reg[25]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[25]_i_17_n_0 ),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_17 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_2 [26]),
        .I2(\data_out_s_reg[27]_3 [26]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[26]_i_5 
       (.I0(\data_out_s_reg[26]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[26]_i_17_n_0 ),
        .O(\data_out_s_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[27]_i_21 
       (.I0(\data_out_s_reg[27]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[27]_i_46_n_0 ),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_46 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_2 [27]),
        .I2(\data_out_s_reg[27]_3 [27]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[27]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_17 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_2 [2]),
        .I2(\data_out_s_reg[27]_3 [2]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[2]_i_5 
       (.I0(\data_out_s_reg[2]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[2]_i_17_n_0 ),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_17 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_2 [3]),
        .I2(\data_out_s_reg[27]_3 [3]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[3]_i_5 
       (.I0(\data_out_s_reg[3]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[3]_i_17_n_0 ),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_17 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_2 [4]),
        .I2(\data_out_s_reg[27]_3 [4]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[4]_i_5 
       (.I0(\data_out_s_reg[4]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[4]_i_17_n_0 ),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_17 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_2 [5]),
        .I2(\data_out_s_reg[27]_3 [5]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[5]_i_5 
       (.I0(\data_out_s_reg[5]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[5]_i_17_n_0 ),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_17 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_2 [6]),
        .I2(\data_out_s_reg[27]_3 [6]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[6]_i_5 
       (.I0(\data_out_s_reg[6]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[6]_i_17_n_0 ),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_17 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_2 [7]),
        .I2(\data_out_s_reg[27]_3 [7]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[7]_i_5 
       (.I0(\data_out_s_reg[7]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[7]_i_17_n_0 ),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_17 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_2 [8]),
        .I2(\data_out_s_reg[27]_3 [8]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[8]_i_5 
       (.I0(\data_out_s_reg[8]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[8]_i_17_n_0 ),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_17 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_2 [9]),
        .I2(\data_out_s_reg[27]_3 [9]),
        .I3(sel0),
        .I4(data_en_o_reg_1[2]),
        .I5(data_en_o_reg_1[3]),
        .O(\data_out_s[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[9]_i_5 
       (.I0(\data_out_s_reg[9]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .I4(data_en_o_reg_2),
        .I5(\data_out_s[9]_i_17_n_0 ),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_127 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_128 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_35
   (reset_accum_in_s_reg,
    E,
    sel0,
    data_en_o_reg_0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_1,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output data_en_o_reg_0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [5:0]data_en_o_reg_1;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_o_i_10_n_0;
  wire data_en_o_reg_0;
  wire [5:0]data_en_o_reg_1;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_122 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  LUT2 #(
    .INIT(4'hE)) 
    data_en_o_i_10
       (.I0(sel0),
        .I1(data_en_o_reg_1[0]),
        .O(data_en_o_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    data_en_o_i_5
       (.I0(data_en_o_i_10_n_0),
        .I1(data_en_o_reg_1[1]),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[5]),
        .I4(data_en_o_reg_1[3]),
        .I5(data_en_o_reg_1[4]),
        .O(data_en_o_reg_0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_123 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_124 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_36
   (reset_accum_in_s_reg,
    E,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[27]_0 ,
    \data_out_s_reg[0]_1 ,
    Q,
    \data_out_s_reg[27]_1 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    \data3_s_reg[13]_rep__4 ,
    \data3_s_reg[12]_rep__0 ,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    sel0,
    data_en_o_reg_0,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]\data_out_s_reg[0]_0 ;
  output \data_out_s_reg[27]_0 ;
  output \data_out_s_reg[0]_1 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_1 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [0:0]\data3_s_reg[13]_rep__4 ;
  input [12:0]\data3_s_reg[12]_rep__0 ;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [6:0]sel0;
  input data_en_o_reg_0;
  input [15:0]D;

  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [12:0]\data3_s_reg[12]_rep__0 ;
  wire [0:0]\data3_s_reg[13]_rep__4 ;
  wire data_clk_i;
  wire data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire \data_out_s[27]_i_16_n_0 ;
  wire [0:0]\data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[0]_1 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [6:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_118 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(\data_out_s_reg[0]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out_s[27]_i_16 
       (.I0(\data_out_s_reg[0]_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\data_out_s[27]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data_out_s[27]_i_40 
       (.I0(\data_out_s_reg[0]_0 ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \data_out_s[27]_i_6 
       (.I0(\data_out_s[27]_i_16_n_0 ),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[3]),
        .I4(sel0[4]),
        .I5(data_en_o_reg_0),
        .O(\data_out_s_reg[0]_1 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_1 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_1 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_1 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_1 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_1 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_1 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_1 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_1 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_1 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_1 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_1 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_1 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_1 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_1 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_1 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_1 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_1 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_1 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_1 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_1 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_1 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_1 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_1 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_1 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_1 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_1 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_1 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_1 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_119 fir_proc_inst
       (.A({\data3_s_reg[13]_rep__4 ,\data3_s_reg[12]_rep__0 }),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_120 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_37
   (reset_accum_in_s_reg,
    E,
    sel0,
    \data_out_s_reg[27]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[0]_0 ,
    Q,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[27]_2 ,
    data_en_o_reg_0,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output \data_out_s_reg[27]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[0]_0 ;
  output [15:0]Q;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [27:0]\data_out_s_reg[27]_1 ;
  input [27:0]\data_out_s_reg[27]_2 ;
  input [1:0]data_en_o_reg_0;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [1:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_114 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_6 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_1 [0]),
        .I2(\data_out_s_reg[27]_2 [0]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_6 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_1 [10]),
        .I2(\data_out_s_reg[27]_2 [10]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_6 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_1 [11]),
        .I2(\data_out_s_reg[27]_2 [11]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_6 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_1 [12]),
        .I2(\data_out_s_reg[27]_2 [12]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_6 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_1 [13]),
        .I2(\data_out_s_reg[27]_2 [13]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_6 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_1 [14]),
        .I2(\data_out_s_reg[27]_2 [14]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_6 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_1 [15]),
        .I2(\data_out_s_reg[27]_2 [15]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_6 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_1 [16]),
        .I2(\data_out_s_reg[27]_2 [16]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_6 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_1 [17]),
        .I2(\data_out_s_reg[27]_2 [17]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_6 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_1 [18]),
        .I2(\data_out_s_reg[27]_2 [18]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_6 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_1 [19]),
        .I2(\data_out_s_reg[27]_2 [19]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_6 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_1 [1]),
        .I2(\data_out_s_reg[27]_2 [1]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_6 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_1 [20]),
        .I2(\data_out_s_reg[27]_2 [20]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_6 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_1 [21]),
        .I2(\data_out_s_reg[27]_2 [21]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_6 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_1 [22]),
        .I2(\data_out_s_reg[27]_2 [22]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_6 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_1 [23]),
        .I2(\data_out_s_reg[27]_2 [23]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_6 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_1 [24]),
        .I2(\data_out_s_reg[27]_2 [24]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_6 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_1 [25]),
        .I2(\data_out_s_reg[27]_2 [25]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_6 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_1 [26]),
        .I2(\data_out_s_reg[27]_2 [26]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_22 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_1 [27]),
        .I2(\data_out_s_reg[27]_2 [27]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_6 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_1 [2]),
        .I2(\data_out_s_reg[27]_2 [2]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_6 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_1 [3]),
        .I2(\data_out_s_reg[27]_2 [3]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_6 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_1 [4]),
        .I2(\data_out_s_reg[27]_2 [4]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_6 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_1 [5]),
        .I2(\data_out_s_reg[27]_2 [5]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_6 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_1 [6]),
        .I2(\data_out_s_reg[27]_2 [6]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_6 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_1 [7]),
        .I2(\data_out_s_reg[27]_2 [7]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_6 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_1 [8]),
        .I2(\data_out_s_reg[27]_2 [8]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_6 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_1 [9]),
        .I2(\data_out_s_reg[27]_2 [9]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_115 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_116 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_38
   (reset_accum_in_s_reg,
    E,
    sel0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_110 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_111 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_112 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_39
   (reset_accum_in_s_reg,
    E,
    sel0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_106 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_107 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_108 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_4
   (reset_accum_in_s_reg,
    E,
    sel0,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[27]_0 ,
    Q,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    \data_out_s_reg[0]_1 ,
    data_en_o_reg_0,
    data_en_o_reg_1,
    \data_out_s_reg[1]_1 ,
    \data_out_s_reg[2]_1 ,
    \data_out_s_reg[3]_1 ,
    \data_out_s_reg[4]_1 ,
    \data_out_s_reg[5]_1 ,
    \data_out_s_reg[6]_1 ,
    \data_out_s_reg[7]_1 ,
    \data_out_s_reg[8]_1 ,
    \data_out_s_reg[9]_1 ,
    \data_out_s_reg[10]_1 ,
    \data_out_s_reg[11]_1 ,
    \data_out_s_reg[12]_1 ,
    \data_out_s_reg[13]_1 ,
    \data_out_s_reg[14]_1 ,
    \data_out_s_reg[15]_1 ,
    \data_out_s_reg[16]_1 ,
    \data_out_s_reg[17]_1 ,
    \data_out_s_reg[18]_1 ,
    \data_out_s_reg[19]_1 ,
    \data_out_s_reg[20]_1 ,
    \data_out_s_reg[21]_1 ,
    \data_out_s_reg[22]_1 ,
    \data_out_s_reg[23]_1 ,
    \data_out_s_reg[24]_1 ,
    \data_out_s_reg[25]_1 ,
    \data_out_s_reg[26]_1 ,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[27]_2 ,
    \data_out_s_reg[27]_3 ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output \data_out_s_reg[0]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input \data_out_s_reg[0]_1 ;
  input [1:0]data_en_o_reg_0;
  input data_en_o_reg_1;
  input \data_out_s_reg[1]_1 ;
  input \data_out_s_reg[2]_1 ;
  input \data_out_s_reg[3]_1 ;
  input \data_out_s_reg[4]_1 ;
  input \data_out_s_reg[5]_1 ;
  input \data_out_s_reg[6]_1 ;
  input \data_out_s_reg[7]_1 ;
  input \data_out_s_reg[8]_1 ;
  input \data_out_s_reg[9]_1 ;
  input \data_out_s_reg[10]_1 ;
  input \data_out_s_reg[11]_1 ;
  input \data_out_s_reg[12]_1 ;
  input \data_out_s_reg[13]_1 ;
  input \data_out_s_reg[14]_1 ;
  input \data_out_s_reg[15]_1 ;
  input \data_out_s_reg[16]_1 ;
  input \data_out_s_reg[17]_1 ;
  input \data_out_s_reg[18]_1 ;
  input \data_out_s_reg[19]_1 ;
  input \data_out_s_reg[20]_1 ;
  input \data_out_s_reg[21]_1 ;
  input \data_out_s_reg[22]_1 ;
  input \data_out_s_reg[23]_1 ;
  input \data_out_s_reg[24]_1 ;
  input \data_out_s_reg[25]_1 ;
  input \data_out_s_reg[26]_1 ;
  input \data_out_s_reg[27]_1 ;
  input [27:0]\data_out_s_reg[27]_2 ;
  input [27:0]\data_out_s_reg[27]_3 ;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [1:0]data_en_o_reg_0;
  wire data_en_o_reg_1;
  wire data_en_s;
  wire \data_out_s[0]_i_27_n_0 ;
  wire \data_out_s[10]_i_27_n_0 ;
  wire \data_out_s[11]_i_27_n_0 ;
  wire \data_out_s[12]_i_27_n_0 ;
  wire \data_out_s[13]_i_27_n_0 ;
  wire \data_out_s[14]_i_27_n_0 ;
  wire \data_out_s[15]_i_27_n_0 ;
  wire \data_out_s[16]_i_27_n_0 ;
  wire \data_out_s[17]_i_27_n_0 ;
  wire \data_out_s[18]_i_27_n_0 ;
  wire \data_out_s[19]_i_27_n_0 ;
  wire \data_out_s[1]_i_27_n_0 ;
  wire \data_out_s[20]_i_27_n_0 ;
  wire \data_out_s[21]_i_27_n_0 ;
  wire \data_out_s[22]_i_27_n_0 ;
  wire \data_out_s[23]_i_27_n_0 ;
  wire \data_out_s[24]_i_27_n_0 ;
  wire \data_out_s[25]_i_27_n_0 ;
  wire \data_out_s[26]_i_27_n_0 ;
  wire \data_out_s[27]_i_59_n_0 ;
  wire \data_out_s[2]_i_27_n_0 ;
  wire \data_out_s[3]_i_27_n_0 ;
  wire \data_out_s[4]_i_27_n_0 ;
  wire \data_out_s[5]_i_27_n_0 ;
  wire \data_out_s[6]_i_27_n_0 ;
  wire \data_out_s[7]_i_27_n_0 ;
  wire \data_out_s[8]_i_27_n_0 ;
  wire \data_out_s[9]_i_27_n_0 ;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[0]_1 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[10]_1 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[11]_1 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[12]_1 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[13]_1 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[14]_1 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[15]_1 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[16]_1 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[17]_1 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[18]_1 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[19]_1 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[1]_1 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[20]_1 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[21]_1 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[22]_1 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[23]_1 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[24]_1 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[25]_1 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[26]_1 ;
  wire \data_out_s_reg[27]_0 ;
  wire \data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire [27:0]\data_out_s_reg[27]_3 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[2]_1 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[3]_1 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[4]_1 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[5]_1 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[6]_1 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[7]_1 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[8]_1 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg[9]_1 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_246 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[0]_i_12 
       (.I0(\data_out_s_reg[0]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[0]_i_27_n_0 ),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_27 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_2 [0]),
        .I2(\data_out_s_reg[27]_3 [0]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[10]_i_12 
       (.I0(\data_out_s_reg[10]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[10]_i_27_n_0 ),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_27 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_2 [10]),
        .I2(\data_out_s_reg[27]_3 [10]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[11]_i_12 
       (.I0(\data_out_s_reg[11]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[11]_i_27_n_0 ),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_27 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_2 [11]),
        .I2(\data_out_s_reg[27]_3 [11]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[12]_i_12 
       (.I0(\data_out_s_reg[12]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[12]_i_27_n_0 ),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_27 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_2 [12]),
        .I2(\data_out_s_reg[27]_3 [12]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[12]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[13]_i_12 
       (.I0(\data_out_s_reg[13]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[13]_i_27_n_0 ),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_27 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_2 [13]),
        .I2(\data_out_s_reg[27]_3 [13]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[14]_i_12 
       (.I0(\data_out_s_reg[14]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[14]_i_27_n_0 ),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_27 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_2 [14]),
        .I2(\data_out_s_reg[27]_3 [14]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[15]_i_12 
       (.I0(\data_out_s_reg[15]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[15]_i_27_n_0 ),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_27 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_2 [15]),
        .I2(\data_out_s_reg[27]_3 [15]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[16]_i_12 
       (.I0(\data_out_s_reg[16]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[16]_i_27_n_0 ),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_27 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_2 [16]),
        .I2(\data_out_s_reg[27]_3 [16]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[16]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[17]_i_12 
       (.I0(\data_out_s_reg[17]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[17]_i_27_n_0 ),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_27 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_2 [17]),
        .I2(\data_out_s_reg[27]_3 [17]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[17]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[18]_i_12 
       (.I0(\data_out_s_reg[18]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[18]_i_27_n_0 ),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_27 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_2 [18]),
        .I2(\data_out_s_reg[27]_3 [18]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[18]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[19]_i_12 
       (.I0(\data_out_s_reg[19]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[19]_i_27_n_0 ),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_27 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_2 [19]),
        .I2(\data_out_s_reg[27]_3 [19]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[19]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[1]_i_12 
       (.I0(\data_out_s_reg[1]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[1]_i_27_n_0 ),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_27 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_2 [1]),
        .I2(\data_out_s_reg[27]_3 [1]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[20]_i_12 
       (.I0(\data_out_s_reg[20]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[20]_i_27_n_0 ),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_27 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_2 [20]),
        .I2(\data_out_s_reg[27]_3 [20]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[20]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[21]_i_12 
       (.I0(\data_out_s_reg[21]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[21]_i_27_n_0 ),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_27 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_2 [21]),
        .I2(\data_out_s_reg[27]_3 [21]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[21]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[22]_i_12 
       (.I0(\data_out_s_reg[22]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[22]_i_27_n_0 ),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_27 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_2 [22]),
        .I2(\data_out_s_reg[27]_3 [22]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[22]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[23]_i_12 
       (.I0(\data_out_s_reg[23]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[23]_i_27_n_0 ),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_27 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_2 [23]),
        .I2(\data_out_s_reg[27]_3 [23]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[23]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[24]_i_12 
       (.I0(\data_out_s_reg[24]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[24]_i_27_n_0 ),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_27 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_2 [24]),
        .I2(\data_out_s_reg[27]_3 [24]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[24]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[25]_i_12 
       (.I0(\data_out_s_reg[25]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[25]_i_27_n_0 ),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_27 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_2 [25]),
        .I2(\data_out_s_reg[27]_3 [25]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[25]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[26]_i_12 
       (.I0(\data_out_s_reg[26]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[26]_i_27_n_0 ),
        .O(\data_out_s_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_27 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_2 [26]),
        .I2(\data_out_s_reg[27]_3 [26]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[26]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[27]_i_29 
       (.I0(\data_out_s_reg[27]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[27]_i_59_n_0 ),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_59 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_2 [27]),
        .I2(\data_out_s_reg[27]_3 [27]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[27]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[2]_i_12 
       (.I0(\data_out_s_reg[2]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[2]_i_27_n_0 ),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_27 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_2 [2]),
        .I2(\data_out_s_reg[27]_3 [2]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[2]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[3]_i_12 
       (.I0(\data_out_s_reg[3]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[3]_i_27_n_0 ),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_27 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_2 [3]),
        .I2(\data_out_s_reg[27]_3 [3]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[4]_i_12 
       (.I0(\data_out_s_reg[4]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[4]_i_27_n_0 ),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_27 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_2 [4]),
        .I2(\data_out_s_reg[27]_3 [4]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[4]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[5]_i_12 
       (.I0(\data_out_s_reg[5]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[5]_i_27_n_0 ),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_27 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_2 [5]),
        .I2(\data_out_s_reg[27]_3 [5]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[6]_i_12 
       (.I0(\data_out_s_reg[6]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[6]_i_27_n_0 ),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_27 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_2 [6]),
        .I2(\data_out_s_reg[27]_3 [6]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[6]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[7]_i_12 
       (.I0(\data_out_s_reg[7]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[7]_i_27_n_0 ),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_27 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_2 [7]),
        .I2(\data_out_s_reg[27]_3 [7]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[8]_i_12 
       (.I0(\data_out_s_reg[8]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[8]_i_27_n_0 ),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_27 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_2 [8]),
        .I2(\data_out_s_reg[27]_3 [8]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[8]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[9]_i_12 
       (.I0(\data_out_s_reg[9]_1 ),
        .I1(sel0),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[1]),
        .I4(data_en_o_reg_1),
        .I5(\data_out_s[9]_i_27_n_0 ),
        .O(\data_out_s_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_27 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_2 [9]),
        .I2(\data_out_s_reg[27]_3 [9]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s[9]_i_27_n_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_247 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_248 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_40
   (reset_accum_in_s_reg,
    E,
    sel0,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[27]_0 ,
    Q,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[27]_2 ,
    data_en_o_reg_0,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output \data_out_s_reg[0]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [27:0]\data_out_s_reg[27]_1 ;
  input [27:0]\data_out_s_reg[27]_2 ;
  input [1:0]data_en_o_reg_0;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [1:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_102 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_22 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_1 [0]),
        .I2(\data_out_s_reg[27]_2 [0]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_22 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_1 [10]),
        .I2(\data_out_s_reg[27]_2 [10]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_22 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_1 [11]),
        .I2(\data_out_s_reg[27]_2 [11]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_22 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_1 [12]),
        .I2(\data_out_s_reg[27]_2 [12]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_22 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_1 [13]),
        .I2(\data_out_s_reg[27]_2 [13]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_22 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_1 [14]),
        .I2(\data_out_s_reg[27]_2 [14]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_22 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_1 [15]),
        .I2(\data_out_s_reg[27]_2 [15]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_22 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_1 [16]),
        .I2(\data_out_s_reg[27]_2 [16]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_22 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_1 [17]),
        .I2(\data_out_s_reg[27]_2 [17]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_22 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_1 [18]),
        .I2(\data_out_s_reg[27]_2 [18]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_22 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_1 [19]),
        .I2(\data_out_s_reg[27]_2 [19]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_22 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_1 [1]),
        .I2(\data_out_s_reg[27]_2 [1]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_22 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_1 [20]),
        .I2(\data_out_s_reg[27]_2 [20]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_22 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_1 [21]),
        .I2(\data_out_s_reg[27]_2 [21]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_22 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_1 [22]),
        .I2(\data_out_s_reg[27]_2 [22]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_22 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_1 [23]),
        .I2(\data_out_s_reg[27]_2 [23]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_22 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_1 [24]),
        .I2(\data_out_s_reg[27]_2 [24]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_22 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_1 [25]),
        .I2(\data_out_s_reg[27]_2 [25]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_22 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_1 [26]),
        .I2(\data_out_s_reg[27]_2 [26]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_52 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_1 [27]),
        .I2(\data_out_s_reg[27]_2 [27]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_22 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_1 [2]),
        .I2(\data_out_s_reg[27]_2 [2]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_22 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_1 [3]),
        .I2(\data_out_s_reg[27]_2 [3]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_22 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_1 [4]),
        .I2(\data_out_s_reg[27]_2 [4]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_22 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_1 [5]),
        .I2(\data_out_s_reg[27]_2 [5]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_22 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_1 [6]),
        .I2(\data_out_s_reg[27]_2 [6]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_22 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_1 [7]),
        .I2(\data_out_s_reg[27]_2 [7]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_22 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_1 [8]),
        .I2(\data_out_s_reg[27]_2 [8]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_22 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_1 [9]),
        .I2(\data_out_s_reg[27]_2 [9]),
        .I3(sel0),
        .I4(data_en_o_reg_0[0]),
        .I5(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_103 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_104 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_41
   (reset_accum_in_s_reg,
    E,
    sel0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_98 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_99 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_100 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_42
   (reset_accum_in_s_reg,
    E,
    sel0,
    \data_out_s_reg[27]_0 ,
    \data_out_s_reg[27]_1 ,
    Q,
    \data_out_s_reg[27]_2 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_0,
    data_en_o_reg_1,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output \data_out_s_reg[27]_0 ;
  output \data_out_s_reg[27]_1 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_2 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [4:0]data_en_o_reg_0;
  input data_en_o_reg_1;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [4:0]data_en_o_reg_0;
  wire data_en_o_reg_1;
  wire data_en_s_reg_rep__0;
  wire \data_out_s_reg[27]_0 ;
  wire \data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_94 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \data_out_s[27]_i_20 
       (.I0(\data_out_s_reg[27]_1 ),
        .I1(data_en_o_reg_0[1]),
        .I2(data_en_o_reg_0[0]),
        .I3(data_en_o_reg_0[2]),
        .I4(data_en_o_reg_1),
        .O(\data_out_s_reg[27]_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \data_out_s[27]_i_43 
       (.I0(sel0),
        .I1(data_en_o_reg_0[3]),
        .I2(data_en_o_reg_0[4]),
        .O(\data_out_s_reg[27]_1 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_2 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_2 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_2 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_2 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_2 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_2 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_2 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_2 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_2 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_2 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_2 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_2 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_2 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_2 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_2 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_2 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_2 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_2 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_2 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_2 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_2 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_2 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_2 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_2 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_2 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_2 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_2 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_2 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_95 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_96 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_43
   (reset_accum_in_s_reg,
    E,
    sel0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_90 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_91 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_92 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_44
   (reset_accum_in_s_reg,
    E,
    data_en_o_reg_0,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[0]_1 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[27]_0 ,
    Q,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    sel0,
    data_en_o_reg_1,
    data_en_o_reg_2,
    \data_out_s_reg[0]_2 ,
    \data_out_s_reg[0]_3 ,
    \data_out_s_reg[1]_1 ,
    \data_out_s_reg[1]_2 ,
    \data_out_s_reg[2]_1 ,
    \data_out_s_reg[2]_2 ,
    \data_out_s_reg[3]_1 ,
    \data_out_s_reg[3]_2 ,
    \data_out_s_reg[4]_1 ,
    \data_out_s_reg[4]_2 ,
    \data_out_s_reg[5]_1 ,
    \data_out_s_reg[5]_2 ,
    \data_out_s_reg[6]_1 ,
    \data_out_s_reg[6]_2 ,
    \data_out_s_reg[7]_1 ,
    \data_out_s_reg[7]_2 ,
    \data_out_s_reg[8]_1 ,
    \data_out_s_reg[8]_2 ,
    \data_out_s_reg[9]_1 ,
    \data_out_s_reg[9]_2 ,
    \data_out_s_reg[10]_1 ,
    \data_out_s_reg[10]_2 ,
    \data_out_s_reg[11]_1 ,
    \data_out_s_reg[11]_2 ,
    \data_out_s_reg[12]_1 ,
    \data_out_s_reg[12]_2 ,
    \data_out_s_reg[13]_1 ,
    \data_out_s_reg[13]_2 ,
    \data_out_s_reg[14]_1 ,
    \data_out_s_reg[14]_2 ,
    \data_out_s_reg[15]_1 ,
    \data_out_s_reg[15]_2 ,
    \data_out_s_reg[16]_1 ,
    \data_out_s_reg[16]_2 ,
    \data_out_s_reg[17]_1 ,
    \data_out_s_reg[17]_2 ,
    \data_out_s_reg[18]_1 ,
    \data_out_s_reg[18]_2 ,
    \data_out_s_reg[19]_1 ,
    \data_out_s_reg[19]_2 ,
    \data_out_s_reg[20]_1 ,
    \data_out_s_reg[20]_2 ,
    \data_out_s_reg[21]_1 ,
    \data_out_s_reg[21]_2 ,
    \data_out_s_reg[22]_1 ,
    \data_out_s_reg[22]_2 ,
    \data_out_s_reg[23]_1 ,
    \data_out_s_reg[23]_2 ,
    \data_out_s_reg[24]_1 ,
    \data_out_s_reg[24]_2 ,
    \data_out_s_reg[25]_1 ,
    \data_out_s_reg[25]_2 ,
    \data_out_s_reg[26]_1 ,
    \data_out_s_reg[26]_2 ,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[27]_2 ,
    \data_out_s_reg[27]_3 ,
    \data_out_s_reg[27]_4 ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output \data_out_s_reg[0]_0 ;
  output \data_out_s_reg[0]_1 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [1:0]sel0;
  input data_en_o_reg_1;
  input data_en_o_reg_2;
  input \data_out_s_reg[0]_2 ;
  input \data_out_s_reg[0]_3 ;
  input \data_out_s_reg[1]_1 ;
  input \data_out_s_reg[1]_2 ;
  input \data_out_s_reg[2]_1 ;
  input \data_out_s_reg[2]_2 ;
  input \data_out_s_reg[3]_1 ;
  input \data_out_s_reg[3]_2 ;
  input \data_out_s_reg[4]_1 ;
  input \data_out_s_reg[4]_2 ;
  input \data_out_s_reg[5]_1 ;
  input \data_out_s_reg[5]_2 ;
  input \data_out_s_reg[6]_1 ;
  input \data_out_s_reg[6]_2 ;
  input \data_out_s_reg[7]_1 ;
  input \data_out_s_reg[7]_2 ;
  input \data_out_s_reg[8]_1 ;
  input \data_out_s_reg[8]_2 ;
  input \data_out_s_reg[9]_1 ;
  input \data_out_s_reg[9]_2 ;
  input \data_out_s_reg[10]_1 ;
  input \data_out_s_reg[10]_2 ;
  input \data_out_s_reg[11]_1 ;
  input \data_out_s_reg[11]_2 ;
  input \data_out_s_reg[12]_1 ;
  input \data_out_s_reg[12]_2 ;
  input \data_out_s_reg[13]_1 ;
  input \data_out_s_reg[13]_2 ;
  input \data_out_s_reg[14]_1 ;
  input \data_out_s_reg[14]_2 ;
  input \data_out_s_reg[15]_1 ;
  input \data_out_s_reg[15]_2 ;
  input \data_out_s_reg[16]_1 ;
  input \data_out_s_reg[16]_2 ;
  input \data_out_s_reg[17]_1 ;
  input \data_out_s_reg[17]_2 ;
  input \data_out_s_reg[18]_1 ;
  input \data_out_s_reg[18]_2 ;
  input \data_out_s_reg[19]_1 ;
  input \data_out_s_reg[19]_2 ;
  input \data_out_s_reg[20]_1 ;
  input \data_out_s_reg[20]_2 ;
  input \data_out_s_reg[21]_1 ;
  input \data_out_s_reg[21]_2 ;
  input \data_out_s_reg[22]_1 ;
  input \data_out_s_reg[22]_2 ;
  input \data_out_s_reg[23]_1 ;
  input \data_out_s_reg[23]_2 ;
  input \data_out_s_reg[24]_1 ;
  input \data_out_s_reg[24]_2 ;
  input \data_out_s_reg[25]_1 ;
  input \data_out_s_reg[25]_2 ;
  input \data_out_s_reg[26]_1 ;
  input \data_out_s_reg[26]_2 ;
  input \data_out_s_reg[27]_1 ;
  input \data_out_s_reg[27]_2 ;
  input [27:0]\data_out_s_reg[27]_3 ;
  input [27:0]\data_out_s_reg[27]_4 ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_o_reg_1;
  wire data_en_o_reg_2;
  wire data_en_s_reg_rep__0;
  wire \data_out_s[0]_i_21_n_0 ;
  wire \data_out_s[10]_i_21_n_0 ;
  wire \data_out_s[11]_i_21_n_0 ;
  wire \data_out_s[12]_i_21_n_0 ;
  wire \data_out_s[13]_i_21_n_0 ;
  wire \data_out_s[14]_i_21_n_0 ;
  wire \data_out_s[15]_i_21_n_0 ;
  wire \data_out_s[16]_i_21_n_0 ;
  wire \data_out_s[17]_i_21_n_0 ;
  wire \data_out_s[18]_i_21_n_0 ;
  wire \data_out_s[19]_i_21_n_0 ;
  wire \data_out_s[1]_i_21_n_0 ;
  wire \data_out_s[20]_i_21_n_0 ;
  wire \data_out_s[21]_i_21_n_0 ;
  wire \data_out_s[22]_i_21_n_0 ;
  wire \data_out_s[23]_i_21_n_0 ;
  wire \data_out_s[24]_i_21_n_0 ;
  wire \data_out_s[25]_i_21_n_0 ;
  wire \data_out_s[26]_i_21_n_0 ;
  wire \data_out_s[27]_i_51_n_0 ;
  wire \data_out_s[2]_i_21_n_0 ;
  wire \data_out_s[3]_i_21_n_0 ;
  wire \data_out_s[4]_i_21_n_0 ;
  wire \data_out_s[5]_i_21_n_0 ;
  wire \data_out_s[6]_i_21_n_0 ;
  wire \data_out_s[7]_i_21_n_0 ;
  wire \data_out_s[8]_i_21_n_0 ;
  wire \data_out_s[9]_i_21_n_0 ;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[0]_1 ;
  wire \data_out_s_reg[0]_2 ;
  wire \data_out_s_reg[0]_3 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[10]_1 ;
  wire \data_out_s_reg[10]_2 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[11]_1 ;
  wire \data_out_s_reg[11]_2 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[12]_1 ;
  wire \data_out_s_reg[12]_2 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[13]_1 ;
  wire \data_out_s_reg[13]_2 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[14]_1 ;
  wire \data_out_s_reg[14]_2 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[15]_1 ;
  wire \data_out_s_reg[15]_2 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[16]_1 ;
  wire \data_out_s_reg[16]_2 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[17]_1 ;
  wire \data_out_s_reg[17]_2 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[18]_1 ;
  wire \data_out_s_reg[18]_2 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[19]_1 ;
  wire \data_out_s_reg[19]_2 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[1]_1 ;
  wire \data_out_s_reg[1]_2 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[20]_1 ;
  wire \data_out_s_reg[20]_2 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[21]_1 ;
  wire \data_out_s_reg[21]_2 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[22]_1 ;
  wire \data_out_s_reg[22]_2 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[23]_1 ;
  wire \data_out_s_reg[23]_2 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[24]_1 ;
  wire \data_out_s_reg[24]_2 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[25]_1 ;
  wire \data_out_s_reg[25]_2 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[26]_1 ;
  wire \data_out_s_reg[26]_2 ;
  wire \data_out_s_reg[27]_0 ;
  wire \data_out_s_reg[27]_1 ;
  wire \data_out_s_reg[27]_2 ;
  wire [27:0]\data_out_s_reg[27]_3 ;
  wire [27:0]\data_out_s_reg[27]_4 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[2]_1 ;
  wire \data_out_s_reg[2]_2 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[3]_1 ;
  wire \data_out_s_reg[3]_2 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[4]_1 ;
  wire \data_out_s_reg[4]_2 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[5]_1 ;
  wire \data_out_s_reg[5]_2 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[6]_1 ;
  wire \data_out_s_reg[6]_2 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[7]_1 ;
  wire \data_out_s_reg[7]_2 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[8]_1 ;
  wire \data_out_s_reg[8]_2 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg[9]_1 ;
  wire \data_out_s_reg[9]_2 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [1:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_86 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_21 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_3 [0]),
        .I2(\data_out_s_reg[27]_4 [0]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[0]_i_8 
       (.I0(\data_out_s[0]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[0]_2 ),
        .I4(\data_out_s_reg[0]_3 ),
        .O(\data_out_s_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_21 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_3 [10]),
        .I2(\data_out_s_reg[27]_4 [10]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[10]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[10]_i_8 
       (.I0(\data_out_s[10]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[10]_1 ),
        .I4(\data_out_s_reg[10]_2 ),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_21 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_3 [11]),
        .I2(\data_out_s_reg[27]_4 [11]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[11]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[11]_i_8 
       (.I0(\data_out_s[11]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[11]_1 ),
        .I4(\data_out_s_reg[11]_2 ),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_21 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_3 [12]),
        .I2(\data_out_s_reg[27]_4 [12]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[12]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[12]_i_8 
       (.I0(\data_out_s[12]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[12]_1 ),
        .I4(\data_out_s_reg[12]_2 ),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_21 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_3 [13]),
        .I2(\data_out_s_reg[27]_4 [13]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[13]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[13]_i_8 
       (.I0(\data_out_s[13]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[13]_1 ),
        .I4(\data_out_s_reg[13]_2 ),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_21 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_3 [14]),
        .I2(\data_out_s_reg[27]_4 [14]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[14]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[14]_i_8 
       (.I0(\data_out_s[14]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[14]_1 ),
        .I4(\data_out_s_reg[14]_2 ),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_21 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_3 [15]),
        .I2(\data_out_s_reg[27]_4 [15]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[15]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[15]_i_8 
       (.I0(\data_out_s[15]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[15]_1 ),
        .I4(\data_out_s_reg[15]_2 ),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_21 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_3 [16]),
        .I2(\data_out_s_reg[27]_4 [16]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[16]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[16]_i_8 
       (.I0(\data_out_s[16]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[16]_1 ),
        .I4(\data_out_s_reg[16]_2 ),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_21 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_3 [17]),
        .I2(\data_out_s_reg[27]_4 [17]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[17]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[17]_i_8 
       (.I0(\data_out_s[17]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[17]_1 ),
        .I4(\data_out_s_reg[17]_2 ),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_21 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_3 [18]),
        .I2(\data_out_s_reg[27]_4 [18]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[18]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[18]_i_8 
       (.I0(\data_out_s[18]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[18]_1 ),
        .I4(\data_out_s_reg[18]_2 ),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_21 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_3 [19]),
        .I2(\data_out_s_reg[27]_4 [19]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[19]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[19]_i_8 
       (.I0(\data_out_s[19]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[19]_1 ),
        .I4(\data_out_s_reg[19]_2 ),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_21 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_3 [1]),
        .I2(\data_out_s_reg[27]_4 [1]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[1]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[1]_i_8 
       (.I0(\data_out_s[1]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[1]_1 ),
        .I4(\data_out_s_reg[1]_2 ),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_21 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_3 [20]),
        .I2(\data_out_s_reg[27]_4 [20]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[20]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[20]_i_8 
       (.I0(\data_out_s[20]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[20]_1 ),
        .I4(\data_out_s_reg[20]_2 ),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_21 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_3 [21]),
        .I2(\data_out_s_reg[27]_4 [21]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[21]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[21]_i_8 
       (.I0(\data_out_s[21]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[21]_1 ),
        .I4(\data_out_s_reg[21]_2 ),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_21 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_3 [22]),
        .I2(\data_out_s_reg[27]_4 [22]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[22]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[22]_i_8 
       (.I0(\data_out_s[22]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[22]_1 ),
        .I4(\data_out_s_reg[22]_2 ),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_21 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_3 [23]),
        .I2(\data_out_s_reg[27]_4 [23]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[23]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[23]_i_8 
       (.I0(\data_out_s[23]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[23]_1 ),
        .I4(\data_out_s_reg[23]_2 ),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_21 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_3 [24]),
        .I2(\data_out_s_reg[27]_4 [24]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[24]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[24]_i_8 
       (.I0(\data_out_s[24]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[24]_1 ),
        .I4(\data_out_s_reg[24]_2 ),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_21 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_3 [25]),
        .I2(\data_out_s_reg[27]_4 [25]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[25]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[25]_i_8 
       (.I0(\data_out_s[25]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[25]_1 ),
        .I4(\data_out_s_reg[25]_2 ),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_21 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_3 [26]),
        .I2(\data_out_s_reg[27]_4 [26]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[26]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[26]_i_8 
       (.I0(\data_out_s[26]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[26]_1 ),
        .I4(\data_out_s_reg[26]_2 ),
        .O(\data_out_s_reg[26]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \data_out_s[27]_i_15 
       (.I0(data_en_o_reg_0),
        .I1(sel0[1]),
        .O(\data_out_s_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[27]_i_24 
       (.I0(\data_out_s[27]_i_51_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[27]_1 ),
        .I4(\data_out_s_reg[27]_2 ),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_51 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_3 [27]),
        .I2(\data_out_s_reg[27]_4 [27]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[27]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_21 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_3 [2]),
        .I2(\data_out_s_reg[27]_4 [2]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[2]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[2]_i_8 
       (.I0(\data_out_s[2]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[2]_1 ),
        .I4(\data_out_s_reg[2]_2 ),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_21 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_3 [3]),
        .I2(\data_out_s_reg[27]_4 [3]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[3]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[3]_i_8 
       (.I0(\data_out_s[3]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[3]_1 ),
        .I4(\data_out_s_reg[3]_2 ),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_21 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_3 [4]),
        .I2(\data_out_s_reg[27]_4 [4]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[4]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[4]_i_8 
       (.I0(\data_out_s[4]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[4]_1 ),
        .I4(\data_out_s_reg[4]_2 ),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_21 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_3 [5]),
        .I2(\data_out_s_reg[27]_4 [5]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[5]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[5]_i_8 
       (.I0(\data_out_s[5]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[5]_1 ),
        .I4(\data_out_s_reg[5]_2 ),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_21 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_3 [6]),
        .I2(\data_out_s_reg[27]_4 [6]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[6]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[6]_i_8 
       (.I0(\data_out_s[6]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[6]_1 ),
        .I4(\data_out_s_reg[6]_2 ),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_21 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_3 [7]),
        .I2(\data_out_s_reg[27]_4 [7]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[7]_i_8 
       (.I0(\data_out_s[7]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[7]_1 ),
        .I4(\data_out_s_reg[7]_2 ),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_21 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_3 [8]),
        .I2(\data_out_s_reg[27]_4 [8]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[8]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[8]_i_8 
       (.I0(\data_out_s[8]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[8]_1 ),
        .I4(\data_out_s_reg[8]_2 ),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_21 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_3 [9]),
        .I2(\data_out_s_reg[27]_4 [9]),
        .I3(data_en_o_reg_0),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[9]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF2322)) 
    \data_out_s[9]_i_8 
       (.I0(\data_out_s[9]_i_21_n_0 ),
        .I1(data_en_o_reg_1),
        .I2(data_en_o_reg_2),
        .I3(\data_out_s_reg[9]_1 ),
        .I4(\data_out_s_reg[9]_2 ),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_87 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_88 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_45
   (reset_accum_in_s_reg,
    E,
    sel0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_82 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_83 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_84 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_46
   (reset_accum_in_s_reg,
    E,
    sel0,
    \data_out_s_reg[0]_0 ,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_0,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output \data_out_s_reg[0]_0 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [1:0]data_en_o_reg_0;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [1:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire \data_out_s_reg[0]_0 ;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_78 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \data_out_s[27]_i_44 
       (.I0(sel0),
        .I1(data_en_o_reg_0[0]),
        .I2(data_en_o_reg_0[1]),
        .O(\data_out_s_reg[0]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_79 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_80 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_47
   (reset_accum_in_s_reg,
    E,
    data_en_o_reg_0,
    data_en_o_reg_1,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[27]_0 ,
    Q,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    sel0,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[27]_2 ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output data_en_o_reg_1;
  output \data_out_s_reg[0]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [4:0]sel0;
  input [27:0]\data_out_s_reg[27]_1 ;
  input [27:0]\data_out_s_reg[27]_2 ;
  input [15:0]D;

  wire [13:0]A;
  wire CEP;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_o_reg_1;
  wire data_en_s_reg_rep__0;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [4:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_74 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    data_en_o_i_4
       (.I0(data_en_o_reg_0),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(data_en_o_reg_1));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_23 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_1 [0]),
        .I2(\data_out_s_reg[27]_2 [0]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_23 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_1 [10]),
        .I2(\data_out_s_reg[27]_2 [10]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_23 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_1 [11]),
        .I2(\data_out_s_reg[27]_2 [11]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_23 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_1 [12]),
        .I2(\data_out_s_reg[27]_2 [12]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_23 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_1 [13]),
        .I2(\data_out_s_reg[27]_2 [13]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_23 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_1 [14]),
        .I2(\data_out_s_reg[27]_2 [14]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_23 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_1 [15]),
        .I2(\data_out_s_reg[27]_2 [15]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_23 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_1 [16]),
        .I2(\data_out_s_reg[27]_2 [16]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_23 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_1 [17]),
        .I2(\data_out_s_reg[27]_2 [17]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_23 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_1 [18]),
        .I2(\data_out_s_reg[27]_2 [18]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_23 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_1 [19]),
        .I2(\data_out_s_reg[27]_2 [19]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_23 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_1 [1]),
        .I2(\data_out_s_reg[27]_2 [1]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_23 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_1 [20]),
        .I2(\data_out_s_reg[27]_2 [20]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_23 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_1 [21]),
        .I2(\data_out_s_reg[27]_2 [21]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_23 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_1 [22]),
        .I2(\data_out_s_reg[27]_2 [22]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_23 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_1 [23]),
        .I2(\data_out_s_reg[27]_2 [23]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_23 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_1 [24]),
        .I2(\data_out_s_reg[27]_2 [24]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_23 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_1 [25]),
        .I2(\data_out_s_reg[27]_2 [25]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_23 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_1 [26]),
        .I2(\data_out_s_reg[27]_2 [26]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_53 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_1 [27]),
        .I2(\data_out_s_reg[27]_2 [27]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_23 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_1 [2]),
        .I2(\data_out_s_reg[27]_2 [2]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_23 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_1 [3]),
        .I2(\data_out_s_reg[27]_2 [3]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_23 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_1 [4]),
        .I2(\data_out_s_reg[27]_2 [4]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_23 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_1 [5]),
        .I2(\data_out_s_reg[27]_2 [5]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_23 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_1 [6]),
        .I2(\data_out_s_reg[27]_2 [6]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_23 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_1 [7]),
        .I2(\data_out_s_reg[27]_2 [7]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_23 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_1 [8]),
        .I2(\data_out_s_reg[27]_2 [8]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_23 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_1 [9]),
        .I2(\data_out_s_reg[27]_2 [9]),
        .I3(data_en_o_reg_0),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_75 fir_proc_inst
       (.A(A),
        .CEP(CEP),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_76 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_48
   (DSP48E1_inst,
    data_en_s,
    E,
    sel0,
    DSP48E1_inst_0,
    Q,
    pcen_reg_rep,
    data_clk_i,
    A,
    reset_accum_in_s_reg,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output DSP48E1_inst;
  output data_en_s;
  output [0:0]E;
  output [0:0]sel0;
  output DSP48E1_inst_0;
  output [27:0]Q;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire DSP48E1_inst;
  wire DSP48E1_inst_0;
  wire [0:0]E;
  wire [27:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire coeff_reg_delay_n_0;
  wire coeff_reg_delay_n_1;
  wire coeff_reg_delay_n_10;
  wire coeff_reg_delay_n_11;
  wire coeff_reg_delay_n_12;
  wire coeff_reg_delay_n_13;
  wire coeff_reg_delay_n_14;
  wire coeff_reg_delay_n_15;
  wire coeff_reg_delay_n_2;
  wire coeff_reg_delay_n_3;
  wire coeff_reg_delay_n_4;
  wire coeff_reg_delay_n_5;
  wire coeff_reg_delay_n_6;
  wire coeff_reg_delay_n_7;
  wire coeff_reg_delay_n_8;
  wire coeff_reg_delay_n_9;
  wire data_clk_i;
  wire data_en_s;
  wire enable_s;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_30;
  wire fir_proc_inst_n_31;
  wire fir_proc_inst_n_32;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg;
  wire reset_delay_n_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_70 coeff_reg_delay
       (.D(D),
        .Q({coeff_reg_delay_n_0,coeff_reg_delay_n_1,coeff_reg_delay_n_2,coeff_reg_delay_n_3,coeff_reg_delay_n_4,coeff_reg_delay_n_5,coeff_reg_delay_n_6,coeff_reg_delay_n_7,coeff_reg_delay_n_8,coeff_reg_delay_n_9,coeff_reg_delay_n_10,coeff_reg_delay_n_11,coeff_reg_delay_n_12,coeff_reg_delay_n_13,coeff_reg_delay_n_14,coeff_reg_delay_n_15}),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_3),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_32),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_22),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_21),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_20),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_19),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_18),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_17),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_16),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_15),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_14),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_13),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_31),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_12),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_11),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_10),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_9),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_8),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_7),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_6),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_5),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_30),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_29),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_28),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_27),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_26),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_25),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_24),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_3),
        .D(fir_proc_inst_n_23),
        .Q(Q[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_71 fir_proc_inst
       (.A(A),
        .D({coeff_reg_delay_n_0,coeff_reg_delay_n_1,coeff_reg_delay_n_2,coeff_reg_delay_n_3,coeff_reg_delay_n_4,coeff_reg_delay_n_5,coeff_reg_delay_n_6,coeff_reg_delay_n_7,coeff_reg_delay_n_8,coeff_reg_delay_n_9,coeff_reg_delay_n_10,coeff_reg_delay_n_11,coeff_reg_delay_n_12,coeff_reg_delay_n_13,coeff_reg_delay_n_14,coeff_reg_delay_n_15}),
        .DSP48E1_inst(DSP48E1_inst),
        .DSP48E1_inst_0(DSP48E1_inst_0),
        .E(E),
        .Q({fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29,fir_proc_inst_n_30,fir_proc_inst_n_31,fir_proc_inst_n_32}),
        .\bit_tab_s_reg[0] (reset_delay_n_0),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_3),
        .data_en_s(data_en_s),
        .enable_s(enable_s),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_72 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_delay_n_0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_49
   (reset_accum_in_s_reg,
    E,
    data_en_o_reg_0,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[27]_0 ,
    Q,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_1,
    data_en_o_reg_2,
    data_en_o_reg_3,
    data_en_o_reg_4,
    data_en_o_reg_5,
    data_en_o_reg_6,
    data_en_o_reg_7,
    data_en_o_reg_8,
    data_en_o_reg_9,
    data_en_o_reg_10,
    data_en_o_reg_11,
    data_en_o_reg_12,
    data_en_o_reg_13,
    data_en_o_reg_14,
    data_en_o_reg_15,
    data_en_o_reg_16,
    data_en_o_reg_17,
    data_en_o_reg_18,
    data_en_o_reg_19,
    data_en_o_reg_20,
    data_en_o_reg_21,
    data_en_o_reg_22,
    data_en_o_reg_23,
    data_en_o_reg_24,
    data_en_o_reg_25,
    data_en_o_reg_26,
    data_en_o_reg_27,
    data_en_o_reg_28,
    data_en_o_reg_29,
    data_en_o_reg_30,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[27]_2 ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output \data_out_s_reg[0]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input data_en_o_reg_1;
  input [1:0]data_en_o_reg_2;
  input data_en_o_reg_3;
  input data_en_o_reg_4;
  input data_en_o_reg_5;
  input data_en_o_reg_6;
  input data_en_o_reg_7;
  input data_en_o_reg_8;
  input data_en_o_reg_9;
  input data_en_o_reg_10;
  input data_en_o_reg_11;
  input data_en_o_reg_12;
  input data_en_o_reg_13;
  input data_en_o_reg_14;
  input data_en_o_reg_15;
  input data_en_o_reg_16;
  input data_en_o_reg_17;
  input data_en_o_reg_18;
  input data_en_o_reg_19;
  input data_en_o_reg_20;
  input data_en_o_reg_21;
  input data_en_o_reg_22;
  input data_en_o_reg_23;
  input data_en_o_reg_24;
  input data_en_o_reg_25;
  input data_en_o_reg_26;
  input data_en_o_reg_27;
  input data_en_o_reg_28;
  input data_en_o_reg_29;
  input data_en_o_reg_30;
  input [27:0]\data_out_s_reg[27]_1 ;
  input [27:0]\data_out_s_reg[27]_2 ;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_o_reg_1;
  wire data_en_o_reg_10;
  wire data_en_o_reg_11;
  wire data_en_o_reg_12;
  wire data_en_o_reg_13;
  wire data_en_o_reg_14;
  wire data_en_o_reg_15;
  wire data_en_o_reg_16;
  wire data_en_o_reg_17;
  wire data_en_o_reg_18;
  wire data_en_o_reg_19;
  wire [1:0]data_en_o_reg_2;
  wire data_en_o_reg_20;
  wire data_en_o_reg_21;
  wire data_en_o_reg_22;
  wire data_en_o_reg_23;
  wire data_en_o_reg_24;
  wire data_en_o_reg_25;
  wire data_en_o_reg_26;
  wire data_en_o_reg_27;
  wire data_en_o_reg_28;
  wire data_en_o_reg_29;
  wire data_en_o_reg_3;
  wire data_en_o_reg_30;
  wire data_en_o_reg_4;
  wire data_en_o_reg_5;
  wire data_en_o_reg_6;
  wire data_en_o_reg_7;
  wire data_en_o_reg_8;
  wire data_en_o_reg_9;
  wire data_en_s;
  wire \data_out_s[0]_i_25_n_0 ;
  wire \data_out_s[10]_i_25_n_0 ;
  wire \data_out_s[11]_i_25_n_0 ;
  wire \data_out_s[12]_i_25_n_0 ;
  wire \data_out_s[13]_i_25_n_0 ;
  wire \data_out_s[14]_i_25_n_0 ;
  wire \data_out_s[15]_i_25_n_0 ;
  wire \data_out_s[16]_i_25_n_0 ;
  wire \data_out_s[17]_i_25_n_0 ;
  wire \data_out_s[18]_i_25_n_0 ;
  wire \data_out_s[19]_i_25_n_0 ;
  wire \data_out_s[1]_i_25_n_0 ;
  wire \data_out_s[20]_i_25_n_0 ;
  wire \data_out_s[21]_i_25_n_0 ;
  wire \data_out_s[22]_i_25_n_0 ;
  wire \data_out_s[23]_i_25_n_0 ;
  wire \data_out_s[24]_i_25_n_0 ;
  wire \data_out_s[25]_i_25_n_0 ;
  wire \data_out_s[26]_i_25_n_0 ;
  wire \data_out_s[27]_i_56_n_0 ;
  wire \data_out_s[2]_i_25_n_0 ;
  wire \data_out_s[3]_i_25_n_0 ;
  wire \data_out_s[4]_i_25_n_0 ;
  wire \data_out_s[5]_i_25_n_0 ;
  wire \data_out_s[6]_i_25_n_0 ;
  wire \data_out_s[7]_i_25_n_0 ;
  wire \data_out_s[8]_i_25_n_0 ;
  wire \data_out_s[9]_i_25_n_0 ;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_66 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[0]_i_10 
       (.I0(data_en_o_reg_1),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[0]_i_25_n_0 ),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_25 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_1 [0]),
        .I2(\data_out_s_reg[27]_2 [0]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[10]_i_10 
       (.I0(data_en_o_reg_13),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[10]_i_25_n_0 ),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_25 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_1 [10]),
        .I2(\data_out_s_reg[27]_2 [10]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[11]_i_10 
       (.I0(data_en_o_reg_14),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[11]_i_25_n_0 ),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_25 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_1 [11]),
        .I2(\data_out_s_reg[27]_2 [11]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[12]_i_10 
       (.I0(data_en_o_reg_15),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[12]_i_25_n_0 ),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_25 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_1 [12]),
        .I2(\data_out_s_reg[27]_2 [12]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[12]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[13]_i_10 
       (.I0(data_en_o_reg_16),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[13]_i_25_n_0 ),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_25 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_1 [13]),
        .I2(\data_out_s_reg[27]_2 [13]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[13]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[14]_i_10 
       (.I0(data_en_o_reg_17),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[14]_i_25_n_0 ),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_25 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_1 [14]),
        .I2(\data_out_s_reg[27]_2 [14]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[15]_i_10 
       (.I0(data_en_o_reg_18),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[15]_i_25_n_0 ),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_25 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_1 [15]),
        .I2(\data_out_s_reg[27]_2 [15]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[16]_i_10 
       (.I0(data_en_o_reg_19),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[16]_i_25_n_0 ),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_25 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_1 [16]),
        .I2(\data_out_s_reg[27]_2 [16]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[16]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[17]_i_10 
       (.I0(data_en_o_reg_20),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[17]_i_25_n_0 ),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_25 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_1 [17]),
        .I2(\data_out_s_reg[27]_2 [17]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[17]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[18]_i_10 
       (.I0(data_en_o_reg_21),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[18]_i_25_n_0 ),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_25 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_1 [18]),
        .I2(\data_out_s_reg[27]_2 [18]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[18]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[19]_i_10 
       (.I0(data_en_o_reg_22),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[19]_i_25_n_0 ),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_25 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_1 [19]),
        .I2(\data_out_s_reg[27]_2 [19]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[19]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[1]_i_10 
       (.I0(data_en_o_reg_4),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[1]_i_25_n_0 ),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_25 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_1 [1]),
        .I2(\data_out_s_reg[27]_2 [1]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[1]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[20]_i_10 
       (.I0(data_en_o_reg_23),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[20]_i_25_n_0 ),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_25 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_1 [20]),
        .I2(\data_out_s_reg[27]_2 [20]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[20]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[21]_i_10 
       (.I0(data_en_o_reg_24),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[21]_i_25_n_0 ),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_25 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_1 [21]),
        .I2(\data_out_s_reg[27]_2 [21]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[21]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[22]_i_10 
       (.I0(data_en_o_reg_25),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[22]_i_25_n_0 ),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_25 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_1 [22]),
        .I2(\data_out_s_reg[27]_2 [22]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[22]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[23]_i_10 
       (.I0(data_en_o_reg_26),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[23]_i_25_n_0 ),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_25 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_1 [23]),
        .I2(\data_out_s_reg[27]_2 [23]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[23]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[24]_i_10 
       (.I0(data_en_o_reg_27),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[24]_i_25_n_0 ),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_25 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_1 [24]),
        .I2(\data_out_s_reg[27]_2 [24]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[24]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[25]_i_10 
       (.I0(data_en_o_reg_28),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[25]_i_25_n_0 ),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_25 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_1 [25]),
        .I2(\data_out_s_reg[27]_2 [25]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[25]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[26]_i_10 
       (.I0(data_en_o_reg_29),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[26]_i_25_n_0 ),
        .O(\data_out_s_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_25 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_1 [26]),
        .I2(\data_out_s_reg[27]_2 [26]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[26]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[27]_i_26 
       (.I0(data_en_o_reg_30),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[27]_i_56_n_0 ),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_56 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_1 [27]),
        .I2(\data_out_s_reg[27]_2 [27]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[27]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[2]_i_10 
       (.I0(data_en_o_reg_5),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[2]_i_25_n_0 ),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_25 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_1 [2]),
        .I2(\data_out_s_reg[27]_2 [2]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[2]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[3]_i_10 
       (.I0(data_en_o_reg_6),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[3]_i_25_n_0 ),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_25 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_1 [3]),
        .I2(\data_out_s_reg[27]_2 [3]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[4]_i_10 
       (.I0(data_en_o_reg_7),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[4]_i_25_n_0 ),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_25 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_1 [4]),
        .I2(\data_out_s_reg[27]_2 [4]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[4]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[5]_i_10 
       (.I0(data_en_o_reg_8),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[5]_i_25_n_0 ),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_25 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_1 [5]),
        .I2(\data_out_s_reg[27]_2 [5]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[5]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[6]_i_10 
       (.I0(data_en_o_reg_9),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[6]_i_25_n_0 ),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_25 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_1 [6]),
        .I2(\data_out_s_reg[27]_2 [6]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[6]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[7]_i_10 
       (.I0(data_en_o_reg_10),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[7]_i_25_n_0 ),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_25 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_1 [7]),
        .I2(\data_out_s_reg[27]_2 [7]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[7]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[8]_i_10 
       (.I0(data_en_o_reg_11),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[8]_i_25_n_0 ),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_25 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_1 [8]),
        .I2(\data_out_s_reg[27]_2 [8]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[8]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000002)) 
    \data_out_s[9]_i_10 
       (.I0(data_en_o_reg_12),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_2[0]),
        .I3(data_en_o_reg_2[1]),
        .I4(data_en_o_reg_3),
        .I5(\data_out_s[9]_i_25_n_0 ),
        .O(\data_out_s_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_25 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_1 [9]),
        .I2(\data_out_s_reg[27]_2 [9]),
        .I3(data_en_o_reg_0),
        .I4(data_en_o_reg_2[0]),
        .I5(data_en_o_reg_2[1]),
        .O(\data_out_s[9]_i_25_n_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_67 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_68 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_5
   (reset_accum_in_s_reg,
    E,
    \data_out_s_reg[0]_0 ,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]\data_out_s_reg[0]_0 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s;
  wire [0:0]\data_out_s_reg[0]_0 ;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_242 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(\data_out_s_reg[0]_0 ),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_243 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_244 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_50
   (reset_accum_in_s_reg,
    E,
    data_en_o_reg_0,
    \data_out_s_reg[0]_0 ,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    sel0,
    data_en_o_reg_1,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output \data_out_s_reg[0]_0 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [2:0]sel0;
  input data_en_o_reg_1;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_o_reg_1;
  wire data_en_s;
  wire \data_out_s_reg[0]_0 ;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [2:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_62 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \data_out_s[27]_i_14 
       (.I0(data_en_o_reg_0),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .I4(data_en_o_reg_1),
        .O(\data_out_s_reg[0]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_63 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_64 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_51
   (reset_accum_in_s_reg,
    E,
    sel0,
    data_en_o_reg_0,
    \data_out_s_reg[0]_0 ,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_1,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output data_en_o_reg_0;
  output \data_out_s_reg[0]_0 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [3:0]data_en_o_reg_1;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_o_reg_0;
  wire [3:0]data_en_o_reg_1;
  wire data_en_s;
  wire \data_out_s_reg[0]_0 ;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_58 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    data_en_o_i_12
       (.I0(sel0),
        .I1(data_en_o_reg_1[1]),
        .I2(data_en_o_reg_1[2]),
        .I3(data_en_o_reg_1[3]),
        .O(data_en_o_reg_0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \data_out_s[27]_i_55 
       (.I0(sel0),
        .I1(data_en_o_reg_1[0]),
        .I2(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[0]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_59 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_60 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_52
   (reset_accum_in_s_reg,
    E,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[27]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[0]_1 ,
    Q,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_0,
    data_en_o_reg_1,
    \data_out_s_reg[27]_1 ,
    data_en_o_reg_2,
    data_en_o_reg_3,
    data_en_o_reg_4,
    \data_out_s_reg[26]_1 ,
    data_en_o_reg_5,
    data_en_o_reg_6,
    \data_out_s_reg[25]_1 ,
    data_en_o_reg_7,
    data_en_o_reg_8,
    \data_out_s_reg[24]_1 ,
    data_en_o_reg_9,
    data_en_o_reg_10,
    \data_out_s_reg[23]_1 ,
    data_en_o_reg_11,
    data_en_o_reg_12,
    \data_out_s_reg[22]_1 ,
    data_en_o_reg_13,
    data_en_o_reg_14,
    \data_out_s_reg[21]_1 ,
    data_en_o_reg_15,
    data_en_o_reg_16,
    \data_out_s_reg[20]_1 ,
    data_en_o_reg_17,
    data_en_o_reg_18,
    \data_out_s_reg[19]_1 ,
    data_en_o_reg_19,
    data_en_o_reg_20,
    \data_out_s_reg[18]_1 ,
    data_en_o_reg_21,
    data_en_o_reg_22,
    \data_out_s_reg[17]_1 ,
    data_en_o_reg_23,
    data_en_o_reg_24,
    \data_out_s_reg[16]_1 ,
    data_en_o_reg_25,
    data_en_o_reg_26,
    \data_out_s_reg[15]_1 ,
    data_en_o_reg_27,
    data_en_o_reg_28,
    \data_out_s_reg[14]_1 ,
    data_en_o_reg_29,
    data_en_o_reg_30,
    \data_out_s_reg[13]_1 ,
    data_en_o_reg_31,
    data_en_o_reg_32,
    \data_out_s_reg[12]_1 ,
    data_en_o_reg_33,
    data_en_o_reg_34,
    \data_out_s_reg[11]_1 ,
    data_en_o_reg_35,
    data_en_o_reg_36,
    \data_out_s_reg[10]_1 ,
    data_en_o_reg_37,
    data_en_o_reg_38,
    \data_out_s_reg[9]_1 ,
    data_en_o_reg_39,
    data_en_o_reg_40,
    \data_out_s_reg[8]_1 ,
    data_en_o_reg_41,
    data_en_o_reg_42,
    \data_out_s_reg[7]_1 ,
    data_en_o_reg_43,
    data_en_o_reg_44,
    \data_out_s_reg[6]_1 ,
    data_en_o_reg_45,
    data_en_o_reg_46,
    \data_out_s_reg[5]_1 ,
    data_en_o_reg_47,
    data_en_o_reg_48,
    \data_out_s_reg[4]_1 ,
    data_en_o_reg_49,
    data_en_o_reg_50,
    \data_out_s_reg[3]_1 ,
    data_en_o_reg_51,
    data_en_o_reg_52,
    \data_out_s_reg[2]_1 ,
    data_en_o_reg_53,
    data_en_o_reg_54,
    \data_out_s_reg[1]_1 ,
    data_en_o_reg_55,
    data_en_o_reg_56,
    \data_out_s_reg[0]_2 ,
    data_en_o_reg_57,
    \data_out_s_reg[27]_2 ,
    \data_out_s_reg[27]_3 ,
    sel0,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]\data_out_s_reg[0]_0 ;
  output \data_out_s_reg[27]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[0]_1 ;
  output [15:0]Q;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input data_en_o_reg_0;
  input data_en_o_reg_1;
  input \data_out_s_reg[27]_1 ;
  input data_en_o_reg_2;
  input data_en_o_reg_3;
  input data_en_o_reg_4;
  input \data_out_s_reg[26]_1 ;
  input data_en_o_reg_5;
  input data_en_o_reg_6;
  input \data_out_s_reg[25]_1 ;
  input data_en_o_reg_7;
  input data_en_o_reg_8;
  input \data_out_s_reg[24]_1 ;
  input data_en_o_reg_9;
  input data_en_o_reg_10;
  input \data_out_s_reg[23]_1 ;
  input data_en_o_reg_11;
  input data_en_o_reg_12;
  input \data_out_s_reg[22]_1 ;
  input data_en_o_reg_13;
  input data_en_o_reg_14;
  input \data_out_s_reg[21]_1 ;
  input data_en_o_reg_15;
  input data_en_o_reg_16;
  input \data_out_s_reg[20]_1 ;
  input data_en_o_reg_17;
  input data_en_o_reg_18;
  input \data_out_s_reg[19]_1 ;
  input data_en_o_reg_19;
  input data_en_o_reg_20;
  input \data_out_s_reg[18]_1 ;
  input data_en_o_reg_21;
  input data_en_o_reg_22;
  input \data_out_s_reg[17]_1 ;
  input data_en_o_reg_23;
  input data_en_o_reg_24;
  input \data_out_s_reg[16]_1 ;
  input data_en_o_reg_25;
  input data_en_o_reg_26;
  input \data_out_s_reg[15]_1 ;
  input data_en_o_reg_27;
  input data_en_o_reg_28;
  input \data_out_s_reg[14]_1 ;
  input data_en_o_reg_29;
  input data_en_o_reg_30;
  input \data_out_s_reg[13]_1 ;
  input data_en_o_reg_31;
  input data_en_o_reg_32;
  input \data_out_s_reg[12]_1 ;
  input data_en_o_reg_33;
  input data_en_o_reg_34;
  input \data_out_s_reg[11]_1 ;
  input data_en_o_reg_35;
  input data_en_o_reg_36;
  input \data_out_s_reg[10]_1 ;
  input data_en_o_reg_37;
  input data_en_o_reg_38;
  input \data_out_s_reg[9]_1 ;
  input data_en_o_reg_39;
  input data_en_o_reg_40;
  input \data_out_s_reg[8]_1 ;
  input data_en_o_reg_41;
  input data_en_o_reg_42;
  input \data_out_s_reg[7]_1 ;
  input data_en_o_reg_43;
  input data_en_o_reg_44;
  input \data_out_s_reg[6]_1 ;
  input data_en_o_reg_45;
  input data_en_o_reg_46;
  input \data_out_s_reg[5]_1 ;
  input data_en_o_reg_47;
  input data_en_o_reg_48;
  input \data_out_s_reg[4]_1 ;
  input data_en_o_reg_49;
  input data_en_o_reg_50;
  input \data_out_s_reg[3]_1 ;
  input data_en_o_reg_51;
  input data_en_o_reg_52;
  input \data_out_s_reg[2]_1 ;
  input data_en_o_reg_53;
  input data_en_o_reg_54;
  input \data_out_s_reg[1]_1 ;
  input data_en_o_reg_55;
  input data_en_o_reg_56;
  input \data_out_s_reg[0]_2 ;
  input data_en_o_reg_57;
  input [27:0]\data_out_s_reg[27]_2 ;
  input [27:0]\data_out_s_reg[27]_3 ;
  input [1:0]sel0;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_o_reg_0;
  wire data_en_o_reg_1;
  wire data_en_o_reg_10;
  wire data_en_o_reg_11;
  wire data_en_o_reg_12;
  wire data_en_o_reg_13;
  wire data_en_o_reg_14;
  wire data_en_o_reg_15;
  wire data_en_o_reg_16;
  wire data_en_o_reg_17;
  wire data_en_o_reg_18;
  wire data_en_o_reg_19;
  wire data_en_o_reg_2;
  wire data_en_o_reg_20;
  wire data_en_o_reg_21;
  wire data_en_o_reg_22;
  wire data_en_o_reg_23;
  wire data_en_o_reg_24;
  wire data_en_o_reg_25;
  wire data_en_o_reg_26;
  wire data_en_o_reg_27;
  wire data_en_o_reg_28;
  wire data_en_o_reg_29;
  wire data_en_o_reg_3;
  wire data_en_o_reg_30;
  wire data_en_o_reg_31;
  wire data_en_o_reg_32;
  wire data_en_o_reg_33;
  wire data_en_o_reg_34;
  wire data_en_o_reg_35;
  wire data_en_o_reg_36;
  wire data_en_o_reg_37;
  wire data_en_o_reg_38;
  wire data_en_o_reg_39;
  wire data_en_o_reg_4;
  wire data_en_o_reg_40;
  wire data_en_o_reg_41;
  wire data_en_o_reg_42;
  wire data_en_o_reg_43;
  wire data_en_o_reg_44;
  wire data_en_o_reg_45;
  wire data_en_o_reg_46;
  wire data_en_o_reg_47;
  wire data_en_o_reg_48;
  wire data_en_o_reg_49;
  wire data_en_o_reg_5;
  wire data_en_o_reg_50;
  wire data_en_o_reg_51;
  wire data_en_o_reg_52;
  wire data_en_o_reg_53;
  wire data_en_o_reg_54;
  wire data_en_o_reg_55;
  wire data_en_o_reg_56;
  wire data_en_o_reg_57;
  wire data_en_o_reg_6;
  wire data_en_o_reg_7;
  wire data_en_o_reg_8;
  wire data_en_o_reg_9;
  wire data_en_s;
  wire \data_out_s[0]_i_9_n_0 ;
  wire \data_out_s[10]_i_9_n_0 ;
  wire \data_out_s[11]_i_9_n_0 ;
  wire \data_out_s[12]_i_9_n_0 ;
  wire \data_out_s[13]_i_9_n_0 ;
  wire \data_out_s[14]_i_9_n_0 ;
  wire \data_out_s[15]_i_9_n_0 ;
  wire \data_out_s[16]_i_9_n_0 ;
  wire \data_out_s[17]_i_9_n_0 ;
  wire \data_out_s[18]_i_9_n_0 ;
  wire \data_out_s[19]_i_9_n_0 ;
  wire \data_out_s[1]_i_9_n_0 ;
  wire \data_out_s[20]_i_9_n_0 ;
  wire \data_out_s[21]_i_9_n_0 ;
  wire \data_out_s[22]_i_9_n_0 ;
  wire \data_out_s[23]_i_9_n_0 ;
  wire \data_out_s[24]_i_9_n_0 ;
  wire \data_out_s[25]_i_9_n_0 ;
  wire \data_out_s[26]_i_9_n_0 ;
  wire \data_out_s[27]_i_25_n_0 ;
  wire \data_out_s[2]_i_9_n_0 ;
  wire \data_out_s[3]_i_9_n_0 ;
  wire \data_out_s[4]_i_9_n_0 ;
  wire \data_out_s[5]_i_9_n_0 ;
  wire \data_out_s[6]_i_9_n_0 ;
  wire \data_out_s[7]_i_9_n_0 ;
  wire \data_out_s[8]_i_9_n_0 ;
  wire \data_out_s[9]_i_9_n_0 ;
  wire [0:0]\data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[0]_1 ;
  wire \data_out_s_reg[0]_2 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[10]_1 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[11]_1 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[12]_1 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[13]_1 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[14]_1 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[15]_1 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[16]_1 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[17]_1 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[18]_1 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[19]_1 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[1]_1 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[20]_1 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[21]_1 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[22]_1 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[23]_1 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[24]_1 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[25]_1 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[26]_1 ;
  wire \data_out_s_reg[27]_0 ;
  wire \data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire [27:0]\data_out_s_reg[27]_3 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[2]_1 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[3]_1 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[4]_1 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[5]_1 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[6]_1 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[7]_1 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[8]_1 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg[9]_1 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [1:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_54 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(\data_out_s_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[0]_i_3 
       (.I0(\data_out_s[0]_i_9_n_0 ),
        .I1(data_en_o_reg_56),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[0]_2 ),
        .I4(data_en_o_reg_57),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_9 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_2 [0]),
        .I2(\data_out_s_reg[27]_3 [0]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[10]_i_3 
       (.I0(\data_out_s[10]_i_9_n_0 ),
        .I1(data_en_o_reg_36),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[10]_1 ),
        .I4(data_en_o_reg_37),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_9 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_2 [10]),
        .I2(\data_out_s_reg[27]_3 [10]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[11]_i_3 
       (.I0(\data_out_s[11]_i_9_n_0 ),
        .I1(data_en_o_reg_34),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[11]_1 ),
        .I4(data_en_o_reg_35),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_9 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_2 [11]),
        .I2(\data_out_s_reg[27]_3 [11]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[12]_i_3 
       (.I0(\data_out_s[12]_i_9_n_0 ),
        .I1(data_en_o_reg_32),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[12]_1 ),
        .I4(data_en_o_reg_33),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_9 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_2 [12]),
        .I2(\data_out_s_reg[27]_3 [12]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[13]_i_3 
       (.I0(\data_out_s[13]_i_9_n_0 ),
        .I1(data_en_o_reg_30),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[13]_1 ),
        .I4(data_en_o_reg_31),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_9 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_2 [13]),
        .I2(\data_out_s_reg[27]_3 [13]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[14]_i_3 
       (.I0(\data_out_s[14]_i_9_n_0 ),
        .I1(data_en_o_reg_28),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[14]_1 ),
        .I4(data_en_o_reg_29),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_9 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_2 [14]),
        .I2(\data_out_s_reg[27]_3 [14]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[15]_i_3 
       (.I0(\data_out_s[15]_i_9_n_0 ),
        .I1(data_en_o_reg_26),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[15]_1 ),
        .I4(data_en_o_reg_27),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_9 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_2 [15]),
        .I2(\data_out_s_reg[27]_3 [15]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[16]_i_3 
       (.I0(\data_out_s[16]_i_9_n_0 ),
        .I1(data_en_o_reg_24),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[16]_1 ),
        .I4(data_en_o_reg_25),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_9 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_2 [16]),
        .I2(\data_out_s_reg[27]_3 [16]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[16]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[17]_i_3 
       (.I0(\data_out_s[17]_i_9_n_0 ),
        .I1(data_en_o_reg_22),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[17]_1 ),
        .I4(data_en_o_reg_23),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_9 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_2 [17]),
        .I2(\data_out_s_reg[27]_3 [17]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[18]_i_3 
       (.I0(\data_out_s[18]_i_9_n_0 ),
        .I1(data_en_o_reg_20),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[18]_1 ),
        .I4(data_en_o_reg_21),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_9 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_2 [18]),
        .I2(\data_out_s_reg[27]_3 [18]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[19]_i_3 
       (.I0(\data_out_s[19]_i_9_n_0 ),
        .I1(data_en_o_reg_18),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[19]_1 ),
        .I4(data_en_o_reg_19),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_9 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_2 [19]),
        .I2(\data_out_s_reg[27]_3 [19]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[1]_i_3 
       (.I0(\data_out_s[1]_i_9_n_0 ),
        .I1(data_en_o_reg_54),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[1]_1 ),
        .I4(data_en_o_reg_55),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_9 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_2 [1]),
        .I2(\data_out_s_reg[27]_3 [1]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[20]_i_3 
       (.I0(\data_out_s[20]_i_9_n_0 ),
        .I1(data_en_o_reg_16),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[20]_1 ),
        .I4(data_en_o_reg_17),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_9 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_2 [20]),
        .I2(\data_out_s_reg[27]_3 [20]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[21]_i_3 
       (.I0(\data_out_s[21]_i_9_n_0 ),
        .I1(data_en_o_reg_14),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[21]_1 ),
        .I4(data_en_o_reg_15),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_9 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_2 [21]),
        .I2(\data_out_s_reg[27]_3 [21]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[22]_i_3 
       (.I0(\data_out_s[22]_i_9_n_0 ),
        .I1(data_en_o_reg_12),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[22]_1 ),
        .I4(data_en_o_reg_13),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_9 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_2 [22]),
        .I2(\data_out_s_reg[27]_3 [22]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[23]_i_3 
       (.I0(\data_out_s[23]_i_9_n_0 ),
        .I1(data_en_o_reg_10),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[23]_1 ),
        .I4(data_en_o_reg_11),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_9 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_2 [23]),
        .I2(\data_out_s_reg[27]_3 [23]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[24]_i_3 
       (.I0(\data_out_s[24]_i_9_n_0 ),
        .I1(data_en_o_reg_8),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[24]_1 ),
        .I4(data_en_o_reg_9),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_9 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_2 [24]),
        .I2(\data_out_s_reg[27]_3 [24]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[25]_i_3 
       (.I0(\data_out_s[25]_i_9_n_0 ),
        .I1(data_en_o_reg_6),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[25]_1 ),
        .I4(data_en_o_reg_7),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_9 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_2 [25]),
        .I2(\data_out_s_reg[27]_3 [25]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[26]_i_3 
       (.I0(\data_out_s[26]_i_9_n_0 ),
        .I1(data_en_o_reg_4),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[26]_1 ),
        .I4(data_en_o_reg_5),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_9 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_2 [26]),
        .I2(\data_out_s_reg[27]_3 [26]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_25 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_2 [27]),
        .I2(\data_out_s_reg[27]_3 [27]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[27]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[27]_i_9 
       (.I0(\data_out_s[27]_i_25_n_0 ),
        .I1(data_en_o_reg_0),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[27]_1 ),
        .I4(data_en_o_reg_2),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[2]_i_3 
       (.I0(\data_out_s[2]_i_9_n_0 ),
        .I1(data_en_o_reg_52),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[2]_1 ),
        .I4(data_en_o_reg_53),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_9 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_2 [2]),
        .I2(\data_out_s_reg[27]_3 [2]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[3]_i_3 
       (.I0(\data_out_s[3]_i_9_n_0 ),
        .I1(data_en_o_reg_50),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[3]_1 ),
        .I4(data_en_o_reg_51),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_9 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_2 [3]),
        .I2(\data_out_s_reg[27]_3 [3]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[4]_i_3 
       (.I0(\data_out_s[4]_i_9_n_0 ),
        .I1(data_en_o_reg_48),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[4]_1 ),
        .I4(data_en_o_reg_49),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_9 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_2 [4]),
        .I2(\data_out_s_reg[27]_3 [4]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[5]_i_3 
       (.I0(\data_out_s[5]_i_9_n_0 ),
        .I1(data_en_o_reg_46),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[5]_1 ),
        .I4(data_en_o_reg_47),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_9 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_2 [5]),
        .I2(\data_out_s_reg[27]_3 [5]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[6]_i_3 
       (.I0(\data_out_s[6]_i_9_n_0 ),
        .I1(data_en_o_reg_44),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[6]_1 ),
        .I4(data_en_o_reg_45),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_9 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_2 [6]),
        .I2(\data_out_s_reg[27]_3 [6]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[7]_i_3 
       (.I0(\data_out_s[7]_i_9_n_0 ),
        .I1(data_en_o_reg_42),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[7]_1 ),
        .I4(data_en_o_reg_43),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_9 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_2 [7]),
        .I2(\data_out_s_reg[27]_3 [7]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[8]_i_3 
       (.I0(\data_out_s[8]_i_9_n_0 ),
        .I1(data_en_o_reg_40),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[8]_1 ),
        .I4(data_en_o_reg_41),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_9 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_2 [8]),
        .I2(\data_out_s_reg[27]_3 [8]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F000E0E0E0E)) 
    \data_out_s[9]_i_3 
       (.I0(\data_out_s[9]_i_9_n_0 ),
        .I1(data_en_o_reg_38),
        .I2(data_en_o_reg_1),
        .I3(\data_out_s_reg[9]_1 ),
        .I4(data_en_o_reg_39),
        .I5(data_en_o_reg_3),
        .O(\data_out_s_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_9 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_2 [9]),
        .I2(\data_out_s_reg[27]_3 [9]),
        .I3(\data_out_s_reg[0]_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\data_out_s[9]_i_9_n_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_55 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_56 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_53
   (reset_accum_in_s_reg,
    E,
    data_en_o_reg_0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_6
   (reset_accum_in_s_reg,
    E,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[0]_1 ,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    sel0,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]\data_out_s_reg[0]_0 ;
  output \data_out_s_reg[0]_1 ;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [1:0]sel0;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_s;
  wire [0:0]\data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[0]_1 ;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [1:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_238 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(\data_out_s_reg[0]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \data_out_s[27]_i_58 
       (.I0(\data_out_s_reg[0]_0 ),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .O(\data_out_s_reg[0]_1 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_239 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_240 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_7
   (reset_accum_in_s_reg,
    E,
    sel0,
    data_en_o_reg_0,
    \data_out_s_reg[0]_0 ,
    \data_out_s_reg[1]_0 ,
    \data_out_s_reg[2]_0 ,
    \data_out_s_reg[3]_0 ,
    \data_out_s_reg[4]_0 ,
    \data_out_s_reg[5]_0 ,
    \data_out_s_reg[6]_0 ,
    \data_out_s_reg[7]_0 ,
    \data_out_s_reg[8]_0 ,
    \data_out_s_reg[9]_0 ,
    \data_out_s_reg[10]_0 ,
    \data_out_s_reg[11]_0 ,
    \data_out_s_reg[12]_0 ,
    \data_out_s_reg[13]_0 ,
    \data_out_s_reg[14]_0 ,
    \data_out_s_reg[15]_0 ,
    \data_out_s_reg[16]_0 ,
    \data_out_s_reg[17]_0 ,
    \data_out_s_reg[18]_0 ,
    \data_out_s_reg[19]_0 ,
    \data_out_s_reg[20]_0 ,
    \data_out_s_reg[21]_0 ,
    \data_out_s_reg[22]_0 ,
    \data_out_s_reg[23]_0 ,
    \data_out_s_reg[24]_0 ,
    \data_out_s_reg[25]_0 ,
    \data_out_s_reg[26]_0 ,
    \data_out_s_reg[27]_0 ,
    Q,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_1,
    \data_out_s_reg[27]_1 ,
    \data_out_s_reg[27]_2 ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output data_en_o_reg_0;
  output \data_out_s_reg[0]_0 ;
  output \data_out_s_reg[1]_0 ;
  output \data_out_s_reg[2]_0 ;
  output \data_out_s_reg[3]_0 ;
  output \data_out_s_reg[4]_0 ;
  output \data_out_s_reg[5]_0 ;
  output \data_out_s_reg[6]_0 ;
  output \data_out_s_reg[7]_0 ;
  output \data_out_s_reg[8]_0 ;
  output \data_out_s_reg[9]_0 ;
  output \data_out_s_reg[10]_0 ;
  output \data_out_s_reg[11]_0 ;
  output \data_out_s_reg[12]_0 ;
  output \data_out_s_reg[13]_0 ;
  output \data_out_s_reg[14]_0 ;
  output \data_out_s_reg[15]_0 ;
  output \data_out_s_reg[16]_0 ;
  output \data_out_s_reg[17]_0 ;
  output \data_out_s_reg[18]_0 ;
  output \data_out_s_reg[19]_0 ;
  output \data_out_s_reg[20]_0 ;
  output \data_out_s_reg[21]_0 ;
  output \data_out_s_reg[22]_0 ;
  output \data_out_s_reg[23]_0 ;
  output \data_out_s_reg[24]_0 ;
  output \data_out_s_reg[25]_0 ;
  output \data_out_s_reg[26]_0 ;
  output \data_out_s_reg[27]_0 ;
  output [15:0]Q;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [2:0]data_en_o_reg_1;
  input [27:0]\data_out_s_reg[27]_1 ;
  input [27:0]\data_out_s_reg[27]_2 ;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire data_clk_i;
  wire data_en_o_reg_0;
  wire [2:0]data_en_o_reg_1;
  wire data_en_s;
  wire \data_out_s_reg[0]_0 ;
  wire \data_out_s_reg[10]_0 ;
  wire \data_out_s_reg[11]_0 ;
  wire \data_out_s_reg[12]_0 ;
  wire \data_out_s_reg[13]_0 ;
  wire \data_out_s_reg[14]_0 ;
  wire \data_out_s_reg[15]_0 ;
  wire \data_out_s_reg[16]_0 ;
  wire \data_out_s_reg[17]_0 ;
  wire \data_out_s_reg[18]_0 ;
  wire \data_out_s_reg[19]_0 ;
  wire \data_out_s_reg[1]_0 ;
  wire \data_out_s_reg[20]_0 ;
  wire \data_out_s_reg[21]_0 ;
  wire \data_out_s_reg[22]_0 ;
  wire \data_out_s_reg[23]_0 ;
  wire \data_out_s_reg[24]_0 ;
  wire \data_out_s_reg[25]_0 ;
  wire \data_out_s_reg[26]_0 ;
  wire \data_out_s_reg[27]_0 ;
  wire [27:0]\data_out_s_reg[27]_1 ;
  wire [27:0]\data_out_s_reg[27]_2 ;
  wire \data_out_s_reg[2]_0 ;
  wire \data_out_s_reg[3]_0 ;
  wire \data_out_s_reg[4]_0 ;
  wire \data_out_s_reg[5]_0 ;
  wire \data_out_s_reg[6]_0 ;
  wire \data_out_s_reg[7]_0 ;
  wire \data_out_s_reg[8]_0 ;
  wire \data_out_s_reg[9]_0 ;
  wire \data_out_s_reg_n_0_[0] ;
  wire \data_out_s_reg_n_0_[10] ;
  wire \data_out_s_reg_n_0_[11] ;
  wire \data_out_s_reg_n_0_[12] ;
  wire \data_out_s_reg_n_0_[13] ;
  wire \data_out_s_reg_n_0_[14] ;
  wire \data_out_s_reg_n_0_[15] ;
  wire \data_out_s_reg_n_0_[16] ;
  wire \data_out_s_reg_n_0_[17] ;
  wire \data_out_s_reg_n_0_[18] ;
  wire \data_out_s_reg_n_0_[19] ;
  wire \data_out_s_reg_n_0_[1] ;
  wire \data_out_s_reg_n_0_[20] ;
  wire \data_out_s_reg_n_0_[21] ;
  wire \data_out_s_reg_n_0_[22] ;
  wire \data_out_s_reg_n_0_[23] ;
  wire \data_out_s_reg_n_0_[24] ;
  wire \data_out_s_reg_n_0_[25] ;
  wire \data_out_s_reg_n_0_[26] ;
  wire \data_out_s_reg_n_0_[27] ;
  wire \data_out_s_reg_n_0_[2] ;
  wire \data_out_s_reg_n_0_[3] ;
  wire \data_out_s_reg_n_0_[4] ;
  wire \data_out_s_reg_n_0_[5] ;
  wire \data_out_s_reg_n_0_[6] ;
  wire \data_out_s_reg_n_0_[7] ;
  wire \data_out_s_reg_n_0_[8] ;
  wire \data_out_s_reg_n_0_[9] ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep__0;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_234 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  LUT4 #(
    .INIT(16'h0001)) 
    data_en_o_i_16
       (.I0(sel0),
        .I1(data_en_o_reg_1[2]),
        .I2(data_en_o_reg_1[1]),
        .I3(data_en_o_reg_1[0]),
        .O(data_en_o_reg_0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[0]_i_11 
       (.I0(\data_out_s_reg_n_0_[0] ),
        .I1(\data_out_s_reg[27]_1 [0]),
        .I2(\data_out_s_reg[27]_2 [0]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[10]_i_11 
       (.I0(\data_out_s_reg_n_0_[10] ),
        .I1(\data_out_s_reg[27]_1 [10]),
        .I2(\data_out_s_reg[27]_2 [10]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[11]_i_11 
       (.I0(\data_out_s_reg_n_0_[11] ),
        .I1(\data_out_s_reg[27]_1 [11]),
        .I2(\data_out_s_reg[27]_2 [11]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[12]_i_11 
       (.I0(\data_out_s_reg_n_0_[12] ),
        .I1(\data_out_s_reg[27]_1 [12]),
        .I2(\data_out_s_reg[27]_2 [12]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[13]_i_11 
       (.I0(\data_out_s_reg_n_0_[13] ),
        .I1(\data_out_s_reg[27]_1 [13]),
        .I2(\data_out_s_reg[27]_2 [13]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[14]_i_11 
       (.I0(\data_out_s_reg_n_0_[14] ),
        .I1(\data_out_s_reg[27]_1 [14]),
        .I2(\data_out_s_reg[27]_2 [14]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[15]_i_11 
       (.I0(\data_out_s_reg_n_0_[15] ),
        .I1(\data_out_s_reg[27]_1 [15]),
        .I2(\data_out_s_reg[27]_2 [15]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[16]_i_11 
       (.I0(\data_out_s_reg_n_0_[16] ),
        .I1(\data_out_s_reg[27]_1 [16]),
        .I2(\data_out_s_reg[27]_2 [16]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[17]_i_11 
       (.I0(\data_out_s_reg_n_0_[17] ),
        .I1(\data_out_s_reg[27]_1 [17]),
        .I2(\data_out_s_reg[27]_2 [17]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[18]_i_11 
       (.I0(\data_out_s_reg_n_0_[18] ),
        .I1(\data_out_s_reg[27]_1 [18]),
        .I2(\data_out_s_reg[27]_2 [18]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[19]_i_11 
       (.I0(\data_out_s_reg_n_0_[19] ),
        .I1(\data_out_s_reg[27]_1 [19]),
        .I2(\data_out_s_reg[27]_2 [19]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[1]_i_11 
       (.I0(\data_out_s_reg_n_0_[1] ),
        .I1(\data_out_s_reg[27]_1 [1]),
        .I2(\data_out_s_reg[27]_2 [1]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[20]_i_11 
       (.I0(\data_out_s_reg_n_0_[20] ),
        .I1(\data_out_s_reg[27]_1 [20]),
        .I2(\data_out_s_reg[27]_2 [20]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[21]_i_11 
       (.I0(\data_out_s_reg_n_0_[21] ),
        .I1(\data_out_s_reg[27]_1 [21]),
        .I2(\data_out_s_reg[27]_2 [21]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[22]_i_11 
       (.I0(\data_out_s_reg_n_0_[22] ),
        .I1(\data_out_s_reg[27]_1 [22]),
        .I2(\data_out_s_reg[27]_2 [22]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[23]_i_11 
       (.I0(\data_out_s_reg_n_0_[23] ),
        .I1(\data_out_s_reg[27]_1 [23]),
        .I2(\data_out_s_reg[27]_2 [23]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[24]_i_11 
       (.I0(\data_out_s_reg_n_0_[24] ),
        .I1(\data_out_s_reg[27]_1 [24]),
        .I2(\data_out_s_reg[27]_2 [24]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[25]_i_11 
       (.I0(\data_out_s_reg_n_0_[25] ),
        .I1(\data_out_s_reg[27]_1 [25]),
        .I2(\data_out_s_reg[27]_2 [25]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[26]_i_11 
       (.I0(\data_out_s_reg_n_0_[26] ),
        .I1(\data_out_s_reg[27]_1 [26]),
        .I2(\data_out_s_reg[27]_2 [26]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[27]_i_28 
       (.I0(\data_out_s_reg_n_0_[27] ),
        .I1(\data_out_s_reg[27]_1 [27]),
        .I2(\data_out_s_reg[27]_2 [27]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[2]_i_11 
       (.I0(\data_out_s_reg_n_0_[2] ),
        .I1(\data_out_s_reg[27]_1 [2]),
        .I2(\data_out_s_reg[27]_2 [2]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[3]_i_11 
       (.I0(\data_out_s_reg_n_0_[3] ),
        .I1(\data_out_s_reg[27]_1 [3]),
        .I2(\data_out_s_reg[27]_2 [3]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[4]_i_11 
       (.I0(\data_out_s_reg_n_0_[4] ),
        .I1(\data_out_s_reg[27]_1 [4]),
        .I2(\data_out_s_reg[27]_2 [4]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[5]_i_11 
       (.I0(\data_out_s_reg_n_0_[5] ),
        .I1(\data_out_s_reg[27]_1 [5]),
        .I2(\data_out_s_reg[27]_2 [5]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[6]_i_11 
       (.I0(\data_out_s_reg_n_0_[6] ),
        .I1(\data_out_s_reg[27]_1 [6]),
        .I2(\data_out_s_reg[27]_2 [6]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[7]_i_11 
       (.I0(\data_out_s_reg_n_0_[7] ),
        .I1(\data_out_s_reg[27]_1 [7]),
        .I2(\data_out_s_reg[27]_2 [7]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[8]_i_11 
       (.I0(\data_out_s_reg_n_0_[8] ),
        .I1(\data_out_s_reg[27]_1 [8]),
        .I2(\data_out_s_reg[27]_2 [8]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    \data_out_s[9]_i_11 
       (.I0(\data_out_s_reg_n_0_[9] ),
        .I1(\data_out_s_reg[27]_1 [9]),
        .I2(\data_out_s_reg[27]_2 [9]),
        .I3(sel0),
        .I4(data_en_o_reg_1[1]),
        .I5(data_en_o_reg_1[2]),
        .O(\data_out_s_reg[9]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_235 fir_proc_inst
       (.A(A),
        .E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s(data_en_s),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_236 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_8
   (reset_accum_in_s_reg,
    E,
    sel0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    \data3_s_reg[13]_rep__1 ,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]\data3_s_reg[13]_rep__1 ;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [13:0]\data3_s_reg[13]_rep__1 ;
  wire data_clk_i;
  wire data_en_s_reg_rep;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_230 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_231 fir_proc_inst
       (.E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .\data3_s_reg[13]_rep__1 (\data3_s_reg[13]_rep__1 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_232 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

(* ORIG_REF_NAME = "fir16OITM_global" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_9
   (reset_accum_in_s_reg,
    E,
    sel0,
    \data_out_s_reg[0]_0 ,
    data_en_o_reg_0,
    Q,
    \data_out_s_reg[27]_0 ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    \data3_s_reg[13]_rep__1 ,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    data_en_o_reg_1,
    D);
  output reset_accum_in_s_reg;
  output [0:0]E;
  output [0:0]sel0;
  output \data_out_s_reg[0]_0 ;
  output data_en_o_reg_0;
  output [15:0]Q;
  output [27:0]\data_out_s_reg[27]_0 ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]\data3_s_reg[13]_rep__1 ;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [2:0]data_en_o_reg_1;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [13:0]\data3_s_reg[13]_rep__1 ;
  wire data_clk_i;
  wire data_en_o_reg_0;
  wire [2:0]data_en_o_reg_1;
  wire data_en_s_reg_rep;
  wire \data_out_s_reg[0]_0 ;
  wire [27:0]\data_out_s_reg[27]_0 ;
  wire enable_s;
  wire fir_proc_inst_n_1;
  wire fir_proc_inst_n_10;
  wire fir_proc_inst_n_11;
  wire fir_proc_inst_n_12;
  wire fir_proc_inst_n_13;
  wire fir_proc_inst_n_14;
  wire fir_proc_inst_n_15;
  wire fir_proc_inst_n_16;
  wire fir_proc_inst_n_17;
  wire fir_proc_inst_n_18;
  wire fir_proc_inst_n_19;
  wire fir_proc_inst_n_2;
  wire fir_proc_inst_n_20;
  wire fir_proc_inst_n_21;
  wire fir_proc_inst_n_22;
  wire fir_proc_inst_n_23;
  wire fir_proc_inst_n_24;
  wire fir_proc_inst_n_25;
  wire fir_proc_inst_n_26;
  wire fir_proc_inst_n_27;
  wire fir_proc_inst_n_28;
  wire fir_proc_inst_n_29;
  wire fir_proc_inst_n_3;
  wire fir_proc_inst_n_4;
  wire fir_proc_inst_n_5;
  wire fir_proc_inst_n_6;
  wire fir_proc_inst_n_7;
  wire fir_proc_inst_n_8;
  wire fir_proc_inst_n_9;
  wire pcen_reg_rep;
  wire reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_226 coeff_reg_delay
       (.D(D),
        .Q(Q),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h01)) 
    data_en_o_i_15
       (.I0(sel0),
        .I1(data_en_o_reg_1[1]),
        .I2(data_en_o_reg_1[2]),
        .O(data_en_o_reg_0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(fir_proc_inst_n_1),
        .Q(sel0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_out_s[27]_i_36 
       (.I0(sel0),
        .I1(data_en_o_reg_1[2]),
        .I2(data_en_o_reg_1[0]),
        .I3(data_en_o_reg_1[1]),
        .O(\data_out_s_reg[0]_0 ));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_29),
        .Q(\data_out_s_reg[27]_0 [0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_19),
        .Q(\data_out_s_reg[27]_0 [10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_18),
        .Q(\data_out_s_reg[27]_0 [11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_17),
        .Q(\data_out_s_reg[27]_0 [12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_16),
        .Q(\data_out_s_reg[27]_0 [13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_15),
        .Q(\data_out_s_reg[27]_0 [14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_14),
        .Q(\data_out_s_reg[27]_0 [15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_13),
        .Q(\data_out_s_reg[27]_0 [16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_12),
        .Q(\data_out_s_reg[27]_0 [17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_11),
        .Q(\data_out_s_reg[27]_0 [18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_10),
        .Q(\data_out_s_reg[27]_0 [19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_28),
        .Q(\data_out_s_reg[27]_0 [1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_9),
        .Q(\data_out_s_reg[27]_0 [20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_8),
        .Q(\data_out_s_reg[27]_0 [21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_7),
        .Q(\data_out_s_reg[27]_0 [22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_6),
        .Q(\data_out_s_reg[27]_0 [23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_5),
        .Q(\data_out_s_reg[27]_0 [24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_4),
        .Q(\data_out_s_reg[27]_0 [25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_3),
        .Q(\data_out_s_reg[27]_0 [26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_2),
        .Q(\data_out_s_reg[27]_0 [27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_27),
        .Q(\data_out_s_reg[27]_0 [2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_26),
        .Q(\data_out_s_reg[27]_0 [3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_25),
        .Q(\data_out_s_reg[27]_0 [4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_24),
        .Q(\data_out_s_reg[27]_0 [5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_23),
        .Q(\data_out_s_reg[27]_0 [6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_22),
        .Q(\data_out_s_reg[27]_0 [7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_21),
        .Q(\data_out_s_reg[27]_0 [8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(fir_proc_inst_n_1),
        .D(fir_proc_inst_n_20),
        .Q(\data_out_s_reg[27]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_227 fir_proc_inst
       (.E(E),
        .Q(Q),
        .\bit_tab_s_reg[0] (reset_accum_in_s_reg),
        .\data3_s_reg[13]_rep__1 (\data3_s_reg[13]_rep__1 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(fir_proc_inst_n_1),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .\data_out_s_reg[27] ({fir_proc_inst_n_2,fir_proc_inst_n_3,fir_proc_inst_n_4,fir_proc_inst_n_5,fir_proc_inst_n_6,fir_proc_inst_n_7,fir_proc_inst_n_8,fir_proc_inst_n_9,fir_proc_inst_n_10,fir_proc_inst_n_11,fir_proc_inst_n_12,fir_proc_inst_n_13,fir_proc_inst_n_14,fir_proc_inst_n_15,fir_proc_inst_n_16,fir_proc_inst_n_17,fir_proc_inst_n_18,fir_proc_inst_n_19,fir_proc_inst_n_20,fir_proc_inst_n_21,fir_proc_inst_n_22,fir_proc_inst_n_23,fir_proc_inst_n_24,fir_proc_inst_n_25,fir_proc_inst_n_26,fir_proc_inst_n_27,fir_proc_inst_n_28,fir_proc_inst_n_29}),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_228 reset_delay
       (.\bit_tab_s_reg[0]_0 (\bit_tab_s_reg[0] ),
        .data_clk_i(data_clk_i),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(reset_accum_in_s_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_101
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_105
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_109
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_113
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_117
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_121
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_125
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_129
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_133
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_137
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_141
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_145
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_149
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_153
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_157
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_161
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    \data3_s_reg[13]_rep__2 ,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]\data3_s_reg[13]_rep__2 ;
  input [0:0]reset_accum_in_s_reg;

  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire [13:0]\data3_s_reg[13]_rep__2 ;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_165
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_169
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_173
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_177
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_181
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_185
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    \data3_s_reg[13]_rep__2 ,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]\data3_s_reg[13]_rep__2 ;
  input [0:0]reset_accum_in_s_reg;

  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire [13:0]\data3_s_reg[13]_rep__2 ;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_189
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_193
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    \data3_s_reg[13]_rep__2 ,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]\data3_s_reg[13]_rep__2 ;
  input [0:0]reset_accum_in_s_reg;

  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire [13:0]\data3_s_reg[13]_rep__2 ;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 [13],\data3_s_reg[13]_rep__2 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_197
   (D,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    Q,
    \data3_s_reg[13]_rep__1 ,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]\data3_s_reg[13]_rep__1 ;
  input [0:0]reset_accum_in_s_reg;

  wire [27:0]D;
  wire [15:0]Q;
  wire [13:0]\data3_s_reg[13]_rep__1 ;
  wire data_clk_i;
  wire data_en_s_reg_rep;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep),
        .CEA2(data_en_s_reg_rep),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep),
        .CEB2(data_en_s_reg_rep),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_201
   (D,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep),
        .CEA2(data_en_s_reg_rep),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep),
        .CEB2(data_en_s_reg_rep),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_205
   (D,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep),
        .CEA2(data_en_s_reg_rep),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep),
        .CEB2(data_en_s_reg_rep),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_209
   (D,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep),
        .CEA2(data_en_s_reg_rep),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep),
        .CEB2(data_en_s_reg_rep),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_213
   (D,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep),
        .CEA2(data_en_s_reg_rep),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep),
        .CEB2(data_en_s_reg_rep),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_217
   (D,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep),
        .CEA2(data_en_s_reg_rep),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep),
        .CEB2(data_en_s_reg_rep),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_221
   (D,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep),
        .CEA2(data_en_s_reg_rep),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep),
        .CEB2(data_en_s_reg_rep),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_225
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_229
   (D,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    Q,
    \data3_s_reg[13]_rep__1 ,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]\data3_s_reg[13]_rep__1 ;
  input [0:0]reset_accum_in_s_reg;

  wire [27:0]D;
  wire [15:0]Q;
  wire [13:0]\data3_s_reg[13]_rep__1 ;
  wire data_clk_i;
  wire data_en_s_reg_rep;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep),
        .CEA2(data_en_s_reg_rep),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep),
        .CEB2(data_en_s_reg_rep),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_233
   (D,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    Q,
    \data3_s_reg[13]_rep__1 ,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]\data3_s_reg[13]_rep__1 ;
  input [0:0]reset_accum_in_s_reg;

  wire [27:0]D;
  wire [15:0]Q;
  wire [13:0]\data3_s_reg[13]_rep__1 ;
  wire data_clk_i;
  wire data_en_s_reg_rep;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 [13],\data3_s_reg[13]_rep__1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep),
        .CEA2(data_en_s_reg_rep),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep),
        .CEB2(data_en_s_reg_rep),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_237
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_241
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_245
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_249
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_253
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_257
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_261
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_265
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_269
   (D,
    DSP48E1_inst_0,
    CEP,
    DSP48E1_inst_1,
    data_en_s,
    data_clk_i,
    Q,
    A,
    OPMODE,
    data_en_s_reg_rep);
  output [27:0]D;
  output DSP48E1_inst_0;
  output CEP;
  output DSP48E1_inst_1;
  input data_en_s;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]OPMODE;
  input data_en_s_reg_rep;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire DSP48E1_inst_0;
  wire DSP48E1_inst_1;
  wire [0:0]OPMODE;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire data_en_s_reg_rep;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(DSP48E1_inst_0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,OPMODE,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
  (* ORIG_CELL_NAME = "pcen_reg" *) 
  FDRE pcen_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(data_en_s_reg_rep),
        .Q(CEP),
        .R(1'b0));
  (* ORIG_CELL_NAME = "pcen_reg" *) 
  FDRE pcen_reg_rep
       (.C(data_clk_i),
        .CE(1'b1),
        .D(data_en_s_reg_rep),
        .Q(DSP48E1_inst_1),
        .R(1'b0));
  (* ORIG_CELL_NAME = "pcen_reg" *) 
  FDRE pcen_reg_rep__0
       (.C(data_clk_i),
        .CE(1'b1),
        .D(data_en_s),
        .Q(DSP48E1_inst_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_57
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_61
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_65
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_69
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_73
   (D,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep),
        .CEA2(data_en_s_reg_rep),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep),
        .CEB2(data_en_s_reg_rep),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_77
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_81
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_85
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_89
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_93
   (D,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s),
        .CEA2(data_en_s),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s),
        .CEB2(data_en_s),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(pcen_reg_rep__0),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fir16OITM_multiplier" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_97
   (D,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    Q,
    A,
    reset_accum_in_s_reg);
  output [27:0]D;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [15:0]Q;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg;

  wire [13:0]A;
  wire CEP;
  wire [27:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire data_en_s_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg;
  wire NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED;
  wire NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED;
  wire NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_DSP48E1_inst_ACOUT_UNCONNECTED;
  wire [17:0]NLW_DSP48E1_inst_BCOUT_UNCONNECTED;
  wire [3:0]NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_DSP48E1_inst_P_UNCONNECTED;
  wire [47:0]NLW_DSP48E1_inst_PCOUT_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    DSP48E1_inst
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_DSP48E1_inst_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_DSP48E1_inst_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(data_en_s_reg_rep__0),
        .CEA2(data_en_s_reg_rep__0),
        .CEAD(1'b0),
        .CEALUMODE(1'b1),
        .CEB1(data_en_s_reg_rep__0),
        .CEB2(data_en_s_reg_rep__0),
        .CEC(1'b0),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b0),
        .CEINMODE(1'b1),
        .CEM(1'b0),
        .CEP(CEP),
        .CLK(data_clk_i),
        .D({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,reset_accum_in_s_reg,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED),
        .P({NLW_DSP48E1_inst_P_UNCONNECTED[47:28],D}),
        .PATTERNBDETECT(NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_DSP48E1_inst_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_103
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_105 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_107
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_109 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_111
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_113 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_115
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_117 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_119
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_121 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_123
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_125 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_127
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_129 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_131
   (E,
    data_en_o_reg_0,
    Q,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    \data_tab_s_reg[0][15] );
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]Q;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]\data_tab_s_reg[0][15] ;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [27:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [15:0]\data_tab_s_reg[0][15] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_133 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_135
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_137 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_139
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_141 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_143
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_145 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_147
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_149 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_151
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_153 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_155
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_157 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_159
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    \data3_s_reg[13]_rep__2 ,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]\data3_s_reg[13]_rep__2 ;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire [13:0]\data3_s_reg[13]_rep__2 ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_161 multiplier_i
       (.CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .\data3_s_reg[13]_rep__2 (\data3_s_reg[13]_rep__2 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_163
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_165 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_167
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_169 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_171
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_173 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_175
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_177 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_179
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_181 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_183
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    \data3_s_reg[13]_rep__2 ,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]\data3_s_reg[13]_rep__2 ;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire [13:0]\data3_s_reg[13]_rep__2 ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_185 multiplier_i
       (.CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .\data3_s_reg[13]_rep__2 (\data3_s_reg[13]_rep__2 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_187
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_189 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_191
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    \data3_s_reg[13]_rep__2 ,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]\data3_s_reg[13]_rep__2 ;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire [13:0]\data3_s_reg[13]_rep__2 ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_193 multiplier_i
       (.CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .\data3_s_reg[13]_rep__2 (\data3_s_reg[13]_rep__2 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_195
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    \data3_s_reg[13]_rep__1 ,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]\data3_s_reg[13]_rep__1 ;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire [13:0]\data3_s_reg[13]_rep__1 ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_197 multiplier_i
       (.D(result),
        .Q(coeff_s),
        .\data3_s_reg[13]_rep__1 (\data3_s_reg[13]_rep__1 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_199
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_201 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_203
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_205 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_207
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_209 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_211
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_213 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_215
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_217 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_219
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_221 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_223
   (E,
    data_en_o_reg_0,
    Q,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    \data_tab_s_reg[0][15] );
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]Q;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]\data_tab_s_reg[0][15] ;

  wire [13:0]A;
  wire [0:0]E;
  wire [27:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [15:0]\data_tab_s_reg[0][15] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_225 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_227
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    \data3_s_reg[13]_rep__1 ,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]\data3_s_reg[13]_rep__1 ;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire [13:0]\data3_s_reg[13]_rep__1 ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_229 multiplier_i
       (.D(result),
        .Q(coeff_s),
        .\data3_s_reg[13]_rep__1 (\data3_s_reg[13]_rep__1 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_231
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep,
    pcen_reg_rep,
    data_clk_i,
    \data3_s_reg[13]_rep__1 ,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]\data3_s_reg[13]_rep__1 ;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire [13:0]\data3_s_reg[13]_rep__1 ;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_233 multiplier_i
       (.D(result),
        .Q(coeff_s),
        .\data3_s_reg[13]_rep__1 (\data3_s_reg[13]_rep__1 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep(data_en_s_reg_rep),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_235
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_237 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_239
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_241 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_243
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_245 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_247
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_249 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_251
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_253 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_255
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_257 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_259
   (E,
    data_en_o_reg_0,
    Q,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    \data_tab_s_reg[0][15] );
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]Q;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]\data_tab_s_reg[0][15] ;

  wire [13:0]A;
  wire [0:0]E;
  wire [27:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [15:0]\data_tab_s_reg[0][15] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_261 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_263
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_265 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_267
   (DSP48E1_inst,
    A,
    CEP,
    E,
    data_en_o_reg_0,
    DSP48E1_inst_0,
    Q,
    DSP48E1_inst_1,
    DSP48E1_inst_2,
    DSP48E1_inst_3,
    DSP48E1_inst_4,
    DSP48E1_inst_5,
    DSP48E1_inst_6,
    DSP48E1_inst_7,
    DSP48E1_inst_8,
    DSP48E1_inst_9,
    DSP48E1_inst_10,
    DSP48E1_inst_11,
    DSP48E1_inst_12,
    DSP48E1_inst_13,
    DSP48E1_inst_14,
    DSP48E1_inst_15,
    DSP48E1_inst_16,
    DSP48E1_inst_17,
    DSP48E1_inst_18,
    DSP48E1_inst_19,
    DSP48E1_inst_20,
    DSP48E1_inst_21,
    DSP48E1_inst_22,
    DSP48E1_inst_23,
    DSP48E1_inst_24,
    \data_out_s_reg[27] ,
    data_en_s,
    data_clk_i,
    OPMODE,
    data_en_s_reg_rep,
    bit_tab_s,
    \data_s_reg[13] ,
    \data_tab_s_reg[0][15] );
  output DSP48E1_inst;
  output [13:0]A;
  output CEP;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output DSP48E1_inst_0;
  output [0:0]Q;
  output [0:0]DSP48E1_inst_1;
  output [0:0]DSP48E1_inst_2;
  output [13:0]DSP48E1_inst_3;
  output [13:0]DSP48E1_inst_4;
  output [0:0]DSP48E1_inst_5;
  output [0:0]DSP48E1_inst_6;
  output [0:0]DSP48E1_inst_7;
  output [0:0]DSP48E1_inst_8;
  output [0:0]DSP48E1_inst_9;
  output [0:0]DSP48E1_inst_10;
  output [0:0]DSP48E1_inst_11;
  output [0:0]DSP48E1_inst_12;
  output [0:0]DSP48E1_inst_13;
  output [0:0]DSP48E1_inst_14;
  output [0:0]DSP48E1_inst_15;
  output [0:0]DSP48E1_inst_16;
  output [0:0]DSP48E1_inst_17;
  output [0:0]DSP48E1_inst_18;
  output [0:0]DSP48E1_inst_19;
  output [0:0]DSP48E1_inst_20;
  output [0:0]DSP48E1_inst_21;
  output [0:0]DSP48E1_inst_22;
  output [0:0]DSP48E1_inst_23;
  output [0:0]DSP48E1_inst_24;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input data_clk_i;
  input [0:0]OPMODE;
  input data_en_s_reg_rep;
  input bit_tab_s;
  input [13:0]\data_s_reg[13] ;
  input [15:0]\data_tab_s_reg[0][15] ;

  wire [13:0]A;
  wire CEP;
  wire DSP48E1_inst;
  wire DSP48E1_inst_0;
  wire [0:0]DSP48E1_inst_1;
  wire [0:0]DSP48E1_inst_10;
  wire [0:0]DSP48E1_inst_11;
  wire [0:0]DSP48E1_inst_12;
  wire [0:0]DSP48E1_inst_13;
  wire [0:0]DSP48E1_inst_14;
  wire [0:0]DSP48E1_inst_15;
  wire [0:0]DSP48E1_inst_16;
  wire [0:0]DSP48E1_inst_17;
  wire [0:0]DSP48E1_inst_18;
  wire [0:0]DSP48E1_inst_19;
  wire [0:0]DSP48E1_inst_2;
  wire [0:0]DSP48E1_inst_20;
  wire [0:0]DSP48E1_inst_21;
  wire [0:0]DSP48E1_inst_22;
  wire [0:0]DSP48E1_inst_23;
  wire [0:0]DSP48E1_inst_24;
  wire [13:0]DSP48E1_inst_3;
  wire [13:0]DSP48E1_inst_4;
  wire [0:0]DSP48E1_inst_5;
  wire [0:0]DSP48E1_inst_6;
  wire [0:0]DSP48E1_inst_7;
  wire [0:0]DSP48E1_inst_8;
  wire [0:0]DSP48E1_inst_9;
  wire [0:0]E;
  wire [0:0]OPMODE;
  wire [0:0]Q;
  wire bit_tab_s;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire data_en_s_reg_rep;
  wire [27:0]\data_out_s_reg[27] ;
  wire [13:0]\data_s_reg[13] ;
  wire [15:0]\data_tab_s_reg[0][15] ;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_tab_s_reg[0][15] [9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[0]" *) 
  FDRE \data3_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [0]),
        .Q(A[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[0]" *) 
  FDRE \data3_s_reg[0]_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [0]),
        .Q(DSP48E1_inst_3[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[0]" *) 
  FDRE \data3_s_reg[0]_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [0]),
        .Q(DSP48E1_inst_4[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[10]" *) 
  FDRE \data3_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [10]),
        .Q(A[10]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[10]" *) 
  FDRE \data3_s_reg[10]_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [10]),
        .Q(DSP48E1_inst_3[10]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[10]" *) 
  FDRE \data3_s_reg[10]_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [10]),
        .Q(DSP48E1_inst_4[10]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[11]" *) 
  FDRE \data3_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [11]),
        .Q(A[11]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[11]" *) 
  FDRE \data3_s_reg[11]_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [11]),
        .Q(DSP48E1_inst_3[11]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[11]" *) 
  FDRE \data3_s_reg[11]_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [11]),
        .Q(DSP48E1_inst_4[11]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[12]" *) 
  FDRE \data3_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [12]),
        .Q(A[12]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[12]" *) 
  FDRE \data3_s_reg[12]_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [12]),
        .Q(DSP48E1_inst_3[12]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[12]" *) 
  FDRE \data3_s_reg[12]_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [12]),
        .Q(DSP48E1_inst_4[12]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(Q),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_1),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_2),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep__1 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_3[13]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep__2 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_4[13]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep__3 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_5),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep__4 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_6),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep__5 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_7),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep__6 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(A[13]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep__7 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_24),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_8),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_9),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__1 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_10),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__10 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_19),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__11 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_20),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__12 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_21),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__13 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_22),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__14 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_23),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__2 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_11),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__3 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_12),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__4 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_13),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__5 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_14),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__6 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_15),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__7 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_16),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__8 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_17),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[13]" *) 
  FDRE \data3_s_reg[13]_rep_rep__9 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [13]),
        .Q(DSP48E1_inst_18),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[1]" *) 
  FDRE \data3_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [1]),
        .Q(A[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[1]" *) 
  FDRE \data3_s_reg[1]_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [1]),
        .Q(DSP48E1_inst_3[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[1]" *) 
  FDRE \data3_s_reg[1]_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [1]),
        .Q(DSP48E1_inst_4[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[2]" *) 
  FDRE \data3_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [2]),
        .Q(A[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[2]" *) 
  FDRE \data3_s_reg[2]_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [2]),
        .Q(DSP48E1_inst_3[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[2]" *) 
  FDRE \data3_s_reg[2]_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [2]),
        .Q(DSP48E1_inst_4[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[3]" *) 
  FDRE \data3_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [3]),
        .Q(A[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[3]" *) 
  FDRE \data3_s_reg[3]_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [3]),
        .Q(DSP48E1_inst_3[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[3]" *) 
  FDRE \data3_s_reg[3]_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [3]),
        .Q(DSP48E1_inst_4[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[4]" *) 
  FDRE \data3_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [4]),
        .Q(A[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[4]" *) 
  FDRE \data3_s_reg[4]_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [4]),
        .Q(DSP48E1_inst_3[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[4]" *) 
  FDRE \data3_s_reg[4]_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [4]),
        .Q(DSP48E1_inst_4[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[5]" *) 
  FDRE \data3_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [5]),
        .Q(A[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[5]" *) 
  FDRE \data3_s_reg[5]_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [5]),
        .Q(DSP48E1_inst_3[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[5]" *) 
  FDRE \data3_s_reg[5]_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [5]),
        .Q(DSP48E1_inst_4[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[6]" *) 
  FDRE \data3_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [6]),
        .Q(A[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[6]" *) 
  FDRE \data3_s_reg[6]_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [6]),
        .Q(DSP48E1_inst_3[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[6]" *) 
  FDRE \data3_s_reg[6]_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [6]),
        .Q(DSP48E1_inst_4[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[7]" *) 
  FDRE \data3_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [7]),
        .Q(A[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[7]" *) 
  FDRE \data3_s_reg[7]_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [7]),
        .Q(DSP48E1_inst_3[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[7]" *) 
  FDRE \data3_s_reg[7]_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [7]),
        .Q(DSP48E1_inst_4[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[8]" *) 
  FDRE \data3_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [8]),
        .Q(A[8]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[8]" *) 
  FDRE \data3_s_reg[8]_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [8]),
        .Q(DSP48E1_inst_3[8]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[8]" *) 
  FDRE \data3_s_reg[8]_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [8]),
        .Q(DSP48E1_inst_4[8]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[9]" *) 
  FDRE \data3_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [9]),
        .Q(A[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[9]" *) 
  FDRE \data3_s_reg[9]_rep 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [9]),
        .Q(DSP48E1_inst_3[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data3_s_reg[9]" *) 
  FDRE \data3_s_reg[9]_rep__0 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\data_s_reg[13] [9]),
        .Q(DSP48E1_inst_4[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_269 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .DSP48E1_inst_0(DSP48E1_inst),
        .DSP48E1_inst_1(DSP48E1_inst_0),
        .OPMODE(OPMODE),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .data_en_s_reg_rep(data_en_s_reg_rep));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(bit_tab_s),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_55
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_57 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_59
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_61 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_63
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_65 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_67
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_69 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_71
   (DSP48E1_inst,
    data_en_s,
    E,
    data_en_o_reg_0,
    DSP48E1_inst_0,
    Q,
    pcen_reg_rep,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    enable_s,
    \bit_tab_s_reg[0] ,
    D);
  output DSP48E1_inst;
  output data_en_s;
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output DSP48E1_inst_0;
  output [27:0]Q;
  input pcen_reg_rep;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input enable_s;
  input \bit_tab_s_reg[0] ;
  input [15:0]D;

  wire [13:0]A;
  wire [15:0]D;
  wire DSP48E1_inst;
  wire DSP48E1_inst_0;
  wire [0:0]E;
  wire [27:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire enable_s;
  wire pcen_reg_rep;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(D[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_en_s_reg" *) 
  FDRE data_en_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(enable_s),
        .Q(data_en_s),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_en_s_reg" *) 
  FDRE data_en_s_reg_rep
       (.C(data_clk_i),
        .CE(1'b1),
        .D(enable_s),
        .Q(DSP48E1_inst),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_en_s_reg" *) 
  FDRE data_en_s_reg_rep__0
       (.C(data_clk_i),
        .CE(1'b1),
        .D(enable_s),
        .Q(DSP48E1_inst_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_73 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep(DSP48E1_inst),
        .pcen_reg_rep(pcen_reg_rep),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_75
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_77 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_79
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_81 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_83
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_85 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_87
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_89 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_91
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s,
    pcen_reg_rep__0,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s;
  input pcen_reg_rep__0;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s;
  wire [27:0]\data_out_s_reg[27] ;
  wire pcen_reg_rep__0;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_93 multiplier_i
       (.A(A),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s(data_en_s),
        .pcen_reg_rep__0(pcen_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_95
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_97 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_99
   (E,
    data_en_o_reg_0,
    \data_out_s_reg[27] ,
    data_en_s_reg_rep__0,
    CEP,
    data_clk_i,
    A,
    reset_accum_in_s_reg_0,
    \bit_tab_s_reg[0] ,
    Q);
  output [0:0]E;
  output [0:0]data_en_o_reg_0;
  output [27:0]\data_out_s_reg[27] ;
  input data_en_s_reg_rep__0;
  input CEP;
  input data_clk_i;
  input [13:0]A;
  input [0:0]reset_accum_in_s_reg_0;
  input \bit_tab_s_reg[0] ;
  input [15:0]Q;

  wire [13:0]A;
  wire CEP;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_tab_s_reg[0] ;
  wire [15:0]coeff_s;
  wire data_clk_i;
  wire [0:0]data_en_o_reg_0;
  wire data_en_s_reg_rep__0;
  wire [27:0]\data_out_s_reg[27] ;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [27:0]result;

  FDRE \coeff_s_reg[0] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[0]),
        .Q(coeff_s[0]),
        .R(1'b0));
  FDRE \coeff_s_reg[10] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[10]),
        .Q(coeff_s[10]),
        .R(1'b0));
  FDRE \coeff_s_reg[11] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[11]),
        .Q(coeff_s[11]),
        .R(1'b0));
  FDRE \coeff_s_reg[12] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[12]),
        .Q(coeff_s[12]),
        .R(1'b0));
  FDRE \coeff_s_reg[13] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[13]),
        .Q(coeff_s[13]),
        .R(1'b0));
  FDRE \coeff_s_reg[14] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[14]),
        .Q(coeff_s[14]),
        .R(1'b0));
  FDRE \coeff_s_reg[15] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[15]),
        .Q(coeff_s[15]),
        .R(1'b0));
  FDRE \coeff_s_reg[1] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[1]),
        .Q(coeff_s[1]),
        .R(1'b0));
  FDRE \coeff_s_reg[2] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[2]),
        .Q(coeff_s[2]),
        .R(1'b0));
  FDRE \coeff_s_reg[3] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[3]),
        .Q(coeff_s[3]),
        .R(1'b0));
  FDRE \coeff_s_reg[4] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[4]),
        .Q(coeff_s[4]),
        .R(1'b0));
  FDRE \coeff_s_reg[5] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[5]),
        .Q(coeff_s[5]),
        .R(1'b0));
  FDRE \coeff_s_reg[6] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[6]),
        .Q(coeff_s[6]),
        .R(1'b0));
  FDRE \coeff_s_reg[7] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[7]),
        .Q(coeff_s[7]),
        .R(1'b0));
  FDRE \coeff_s_reg[8] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[8]),
        .Q(coeff_s[8]),
        .R(1'b0));
  FDRE \coeff_s_reg[9] 
       (.C(data_clk_i),
        .CE(1'b1),
        .D(Q[9]),
        .Q(coeff_s[9]),
        .R(1'b0));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(E),
        .Q(data_en_o_reg_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_101 multiplier_i
       (.A(A),
        .CEP(CEP),
        .D(result),
        .Q(coeff_s),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(data_en_s_reg_rep__0),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_0));
  FDRE reset_accum_in_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(\bit_tab_s_reg[0] ),
        .Q(E),
        .R(1'b0));
  FDRE \result_s_reg[0] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[0]),
        .Q(\data_out_s_reg[27] [0]),
        .R(1'b0));
  FDRE \result_s_reg[10] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[10]),
        .Q(\data_out_s_reg[27] [10]),
        .R(1'b0));
  FDRE \result_s_reg[11] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[11]),
        .Q(\data_out_s_reg[27] [11]),
        .R(1'b0));
  FDRE \result_s_reg[12] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[12]),
        .Q(\data_out_s_reg[27] [12]),
        .R(1'b0));
  FDRE \result_s_reg[13] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[13]),
        .Q(\data_out_s_reg[27] [13]),
        .R(1'b0));
  FDRE \result_s_reg[14] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[14]),
        .Q(\data_out_s_reg[27] [14]),
        .R(1'b0));
  FDRE \result_s_reg[15] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[15]),
        .Q(\data_out_s_reg[27] [15]),
        .R(1'b0));
  FDRE \result_s_reg[16] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[16]),
        .Q(\data_out_s_reg[27] [16]),
        .R(1'b0));
  FDRE \result_s_reg[17] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[17]),
        .Q(\data_out_s_reg[27] [17]),
        .R(1'b0));
  FDRE \result_s_reg[18] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[18]),
        .Q(\data_out_s_reg[27] [18]),
        .R(1'b0));
  FDRE \result_s_reg[19] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[19]),
        .Q(\data_out_s_reg[27] [19]),
        .R(1'b0));
  FDRE \result_s_reg[1] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[1]),
        .Q(\data_out_s_reg[27] [1]),
        .R(1'b0));
  FDRE \result_s_reg[20] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[20]),
        .Q(\data_out_s_reg[27] [20]),
        .R(1'b0));
  FDRE \result_s_reg[21] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[21]),
        .Q(\data_out_s_reg[27] [21]),
        .R(1'b0));
  FDRE \result_s_reg[22] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[22]),
        .Q(\data_out_s_reg[27] [22]),
        .R(1'b0));
  FDRE \result_s_reg[23] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[23]),
        .Q(\data_out_s_reg[27] [23]),
        .R(1'b0));
  FDRE \result_s_reg[24] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[24]),
        .Q(\data_out_s_reg[27] [24]),
        .R(1'b0));
  FDRE \result_s_reg[25] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[25]),
        .Q(\data_out_s_reg[27] [25]),
        .R(1'b0));
  FDRE \result_s_reg[26] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[26]),
        .Q(\data_out_s_reg[27] [26]),
        .R(1'b0));
  FDRE \result_s_reg[27] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[27]),
        .Q(\data_out_s_reg[27] [27]),
        .R(1'b0));
  FDRE \result_s_reg[2] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[2]),
        .Q(\data_out_s_reg[27] [2]),
        .R(1'b0));
  FDRE \result_s_reg[3] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[3]),
        .Q(\data_out_s_reg[27] [3]),
        .R(1'b0));
  FDRE \result_s_reg[4] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[4]),
        .Q(\data_out_s_reg[27] [4]),
        .R(1'b0));
  FDRE \result_s_reg[5] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[5]),
        .Q(\data_out_s_reg[27] [5]),
        .R(1'b0));
  FDRE \result_s_reg[6] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[6]),
        .Q(\data_out_s_reg[27] [6]),
        .R(1'b0));
  FDRE \result_s_reg[7] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[7]),
        .Q(\data_out_s_reg[27] [7]),
        .R(1'b0));
  FDRE \result_s_reg[8] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[8]),
        .Q(\data_out_s_reg[27] [8]),
        .R(1'b0));
  FDRE \result_s_reg[9] 
       (.C(data_clk_i),
        .CE(E),
        .D(result[9]),
        .Q(\data_out_s_reg[27] [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_ram
   (D,
    s00_axi_aclk,
    data_clk_i,
    data_rst_i,
    \coeff_addr_s_reg[8] ,
    cpt_val_o,
    \coeff_val_s_reg[15] ,
    coeff_en_i);
  output [15:0]D;
  input s00_axi_aclk;
  input data_clk_i;
  input data_rst_i;
  input [8:0]\coeff_addr_s_reg[8] ;
  input [5:0]cpt_val_o;
  input [15:0]\coeff_val_s_reg[15] ;
  input coeff_en_i;

  wire [15:0]D;
  wire [8:0]\coeff_addr_s_reg[8] ;
  wire coeff_en_i;
  wire [15:0]\coeff_val_s_reg[15] ;
  wire [5:0]cpt_val_o;
  wire data_clk_i;
  wire data_rst_i;
  wire s00_axi_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_unimacro_BRAM_TDP_MACRO BRAM_TDP_MACRO_inst
       (.D(D),
        .\coeff_addr_s_reg[8] (\coeff_addr_s_reg[8] ),
        .coeff_en_i(coeff_en_i),
        .\coeff_val_s_reg[15] (\coeff_val_s_reg[15] ),
        .cpt_val_o(cpt_val_o),
        .data_clk_i(data_clk_i),
        .data_rst_i(data_rst_i),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_102
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_106
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_110
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_114
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_118
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_122
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_126
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_130
   (\coeff_s_reg[15] ,
    enable_s,
    \data_tab_s_reg[0][15]_0 ,
    data_clk_i);
  output [15:0]\coeff_s_reg[15] ;
  input enable_s;
  input [15:0]\data_tab_s_reg[0][15]_0 ;
  input data_clk_i;

  wire [15:0]\coeff_s_reg[15] ;
  wire data_clk_i;
  wire [15:0]\data_tab_s_reg[0][15]_0 ;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [0]),
        .Q(\coeff_s_reg[15] [0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [10]),
        .Q(\coeff_s_reg[15] [10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [11]),
        .Q(\coeff_s_reg[15] [11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [12]),
        .Q(\coeff_s_reg[15] [12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [13]),
        .Q(\coeff_s_reg[15] [13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [14]),
        .Q(\coeff_s_reg[15] [14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [15]),
        .Q(\coeff_s_reg[15] [15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [1]),
        .Q(\coeff_s_reg[15] [1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [2]),
        .Q(\coeff_s_reg[15] [2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [3]),
        .Q(\coeff_s_reg[15] [3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [4]),
        .Q(\coeff_s_reg[15] [4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [5]),
        .Q(\coeff_s_reg[15] [5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [6]),
        .Q(\coeff_s_reg[15] [6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [7]),
        .Q(\coeff_s_reg[15] [7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [8]),
        .Q(\coeff_s_reg[15] [8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [9]),
        .Q(\coeff_s_reg[15] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_134
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_138
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_142
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_146
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_150
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_154
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_158
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_162
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_166
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_170
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_174
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_178
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_182
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_186
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_190
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_194
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_198
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_202
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_206
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_210
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_214
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_218
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_222
   (\coeff_s_reg[15] ,
    enable_s,
    D,
    data_clk_i);
  output [15:0]\coeff_s_reg[15] ;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]\coeff_s_reg[15] ;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(\coeff_s_reg[15] [0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(\coeff_s_reg[15] [10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(\coeff_s_reg[15] [11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(\coeff_s_reg[15] [12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(\coeff_s_reg[15] [13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(\coeff_s_reg[15] [14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(\coeff_s_reg[15] [15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(\coeff_s_reg[15] [1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(\coeff_s_reg[15] [2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(\coeff_s_reg[15] [3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(\coeff_s_reg[15] [4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(\coeff_s_reg[15] [5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(\coeff_s_reg[15] [6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(\coeff_s_reg[15] [7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(\coeff_s_reg[15] [8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(\coeff_s_reg[15] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_226
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_230
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_234
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_238
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_242
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_246
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_250
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_254
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_258
   (\coeff_s_reg[15] ,
    enable_s,
    D,
    data_clk_i);
  output [15:0]\coeff_s_reg[15] ;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]\coeff_s_reg[15] ;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(\coeff_s_reg[15] [0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(\coeff_s_reg[15] [10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(\coeff_s_reg[15] [11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(\coeff_s_reg[15] [12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(\coeff_s_reg[15] [13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(\coeff_s_reg[15] [14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(\coeff_s_reg[15] [15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(\coeff_s_reg[15] [1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(\coeff_s_reg[15] [2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(\coeff_s_reg[15] [3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(\coeff_s_reg[15] [4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(\coeff_s_reg[15] [5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(\coeff_s_reg[15] [6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(\coeff_s_reg[15] [7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(\coeff_s_reg[15] [8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(\coeff_s_reg[15] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_262
   (Q,
    enable_s,
    \data_tab_s_reg[0][15]_0 ,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]\data_tab_s_reg[0][15]_0 ;
  input data_clk_i;

  wire [15:0]Q;
  wire data_clk_i;
  wire [15:0]\data_tab_s_reg[0][15]_0 ;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(\data_tab_s_reg[0][15]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_266
   (\coeff_s_reg[15] ,
    enable_s,
    D,
    data_clk_i);
  output [15:0]\coeff_s_reg[15] ;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]\coeff_s_reg[15] ;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(\coeff_s_reg[15] [0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(\coeff_s_reg[15] [10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(\coeff_s_reg[15] [11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(\coeff_s_reg[15] [12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(\coeff_s_reg[15] [13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(\coeff_s_reg[15] [14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(\coeff_s_reg[15] [15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(\coeff_s_reg[15] [1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(\coeff_s_reg[15] [2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(\coeff_s_reg[15] [3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(\coeff_s_reg[15] [4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(\coeff_s_reg[15] [5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(\coeff_s_reg[15] [6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(\coeff_s_reg[15] [7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(\coeff_s_reg[15] [8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(\coeff_s_reg[15] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_54
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_58
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_62
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_66
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_70
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_74
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_78
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_82
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_86
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_90
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_94
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fir16OITM_reg_delay" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_98
   (Q,
    enable_s,
    D,
    data_clk_i);
  output [15:0]Q;
  input enable_s;
  input [15:0]D;
  input data_clk_i;

  wire [15:0]D;
  wire [15:0]Q;
  wire data_clk_i;
  wire enable_s;

  FDRE \data_tab_s_reg[0][0] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][10] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][11] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][12] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][13] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][14] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][15] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][1] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][2] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][3] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][4] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][5] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][6] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][7] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][8] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_tab_s_reg[0][9] 
       (.C(data_clk_i),
        .CE(enable_s),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16RealbitsOneInTwoMult_v1_0
   (s00_axi_wready,
    s00_axi_awready,
    s00_axi_arready,
    data_o,
    data_en_o,
    s00_axi_rvalid,
    s00_axi_rdata,
    s00_axi_bvalid,
    data_clk_i,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_arvalid,
    data_rst_i,
    data_en_i,
    s00_axi_aclk,
    data_i,
    s00_axi_reset,
    s00_axi_wdata,
    s00_axi_awaddr,
    s00_axi_araddr,
    s00_axi_bready,
    s00_axi_rready);
  output s00_axi_wready;
  output s00_axi_awready;
  output s00_axi_arready;
  output [27:0]data_o;
  output data_en_o;
  output s00_axi_rvalid;
  output [1:0]s00_axi_rdata;
  output s00_axi_bvalid;
  input data_clk_i;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_arvalid;
  input data_rst_i;
  input data_en_i;
  input s00_axi_aclk;
  input [13:0]data_i;
  input s00_axi_reset;
  input [15:0]s00_axi_wdata;
  input [1:0]s00_axi_awaddr;
  input [1:0]s00_axi_araddr;
  input s00_axi_bready;
  input s00_axi_rready;

  wire [1:0]addr_s;
  wire [8:0]coeff_addr_s;
  wire [8:0]coeff_addr_uns_s_reg__0;
  wire coeff_en_s;
  wire [15:0]coeff_val_s;
  wire data_clk_i;
  wire data_en_i;
  wire data_en_o;
  wire [13:0]data_i;
  wire [27:0]data_o;
  wire data_rst_i;
  wire [5:5]\generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[0].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[10].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[11].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[12].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[13].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[13].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[14].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[14].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[15].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[15].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[16].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[16].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[17].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[18].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[18].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[19].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[19].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[1].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[20].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[20].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[21].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[21].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[22].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[22].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[23].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[23].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[24].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[24].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[25].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[25].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[26].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[26].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[27].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[28].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[28].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[29].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[29].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[2].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[30].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[30].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[31].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[31].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[32].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[32].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[33].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[33].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[34].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[34].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[35].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[35].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[36].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[36].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[37].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[37].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[38].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[38].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[39].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[39].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[3].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[40].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[40].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[41].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[41].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[42].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[42].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[43].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[43].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[44].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[44].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[45].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[45].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[46].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[46].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[47].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[47].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[48].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[48].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[49].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[49].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[4].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[50].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[50].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[51].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[51].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[52].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[52].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[53].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[53].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[54].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[54].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[5].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[6].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[7].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[8].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire [5:5]\generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ;
  wire \generate_fir[9].fir_glob_inst/fir_proc_inst/reset_accum_in_s ;
  wire handle_comm_n_10;
  wire handle_comm_n_11;
  wire handle_comm_n_12;
  wire handle_comm_n_15;
  wire handle_comm_n_16;
  wire handle_comm_n_17;
  wire handle_comm_n_18;
  wire handle_comm_n_4;
  wire handle_comm_n_5;
  wire handle_comm_n_6;
  wire handle_comm_n_7;
  wire handle_comm_n_8;
  wire handle_comm_n_9;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [1:0]s00_axi_rdata;
  wire s00_axi_reset;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [15:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire s00_axi_wvalid;

  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1
       (.I0(\generate_fir[0].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__0
       (.I0(\generate_fir[1].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__1
       (.I0(\generate_fir[2].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__10
       (.I0(\generate_fir[11].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__11
       (.I0(\generate_fir[12].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__12
       (.I0(\generate_fir[13].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[13].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__13
       (.I0(\generate_fir[14].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[14].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__14
       (.I0(\generate_fir[15].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[15].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__15
       (.I0(\generate_fir[16].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[16].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__16
       (.I0(\generate_fir[17].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__17
       (.I0(\generate_fir[18].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[18].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__18
       (.I0(\generate_fir[19].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[19].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__19
       (.I0(\generate_fir[20].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[20].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__2
       (.I0(\generate_fir[3].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__20
       (.I0(\generate_fir[21].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[21].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__21
       (.I0(\generate_fir[22].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[22].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__22
       (.I0(\generate_fir[23].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[23].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__23
       (.I0(\generate_fir[24].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[24].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__24
       (.I0(\generate_fir[25].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[25].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__25
       (.I0(\generate_fir[26].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[26].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__26
       (.I0(\generate_fir[27].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__27
       (.I0(\generate_fir[28].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[28].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__28
       (.I0(\generate_fir[29].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[29].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__29
       (.I0(\generate_fir[30].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[30].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__3
       (.I0(\generate_fir[4].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__30
       (.I0(\generate_fir[31].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[31].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__31
       (.I0(\generate_fir[32].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[32].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__32
       (.I0(\generate_fir[33].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[33].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__33
       (.I0(\generate_fir[34].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[34].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__34
       (.I0(\generate_fir[35].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[35].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__35
       (.I0(\generate_fir[36].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[36].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__36
       (.I0(\generate_fir[37].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[37].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__37
       (.I0(\generate_fir[38].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[38].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__38
       (.I0(\generate_fir[39].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[39].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__39
       (.I0(\generate_fir[40].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[40].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__4
       (.I0(\generate_fir[5].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__40
       (.I0(\generate_fir[41].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[41].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__41
       (.I0(\generate_fir[42].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[42].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__42
       (.I0(\generate_fir[43].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[43].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__43
       (.I0(\generate_fir[44].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[44].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__44
       (.I0(\generate_fir[45].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[45].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__45
       (.I0(\generate_fir[46].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[46].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__46
       (.I0(\generate_fir[47].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[47].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__47
       (.I0(\generate_fir[48].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[48].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__48
       (.I0(\generate_fir[49].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[49].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__49
       (.I0(\generate_fir[50].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[50].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__5
       (.I0(\generate_fir[6].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__50
       (.I0(\generate_fir[51].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[51].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__51
       (.I0(\generate_fir[52].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[52].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__52
       (.I0(\generate_fir[53].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[53].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__53
       (.I0(\generate_fir[54].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[54].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__6
       (.I0(\generate_fir[7].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__7
       (.I0(\generate_fir[8].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__8
       (.I0(\generate_fir[9].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  LUT1 #(
    .INIT(2'h1)) 
    DSP48E1_inst_i_1__9
       (.I0(\generate_fir[10].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .O(\generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_v1_0_S00_AXI fir16bitsOneInTwoMult_v1_0_S00_AXI_inst
       (.D({handle_comm_n_4,handle_comm_n_5,handle_comm_n_6,handle_comm_n_7,handle_comm_n_8,handle_comm_n_9,handle_comm_n_10,handle_comm_n_11,handle_comm_n_12}),
        .E(handle_comm_n_15),
        .Q(coeff_addr_uns_s_reg__0),
        .addr_s(addr_s),
        .\axi_araddr_reg[3] (handle_comm_n_18),
        .axi_arready_reg(handle_comm_n_17),
        .axi_wready_reg(handle_comm_n_16),
        .coeff_en_i(coeff_en_s),
        .\ramb_bl.ramb18_dp_bl.ram18_bl (coeff_val_s),
        .\ramb_bl.ramb18_dp_bl.ram18_bl_0 (coeff_addr_s),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_reset(s00_axi_reset),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_ng_top fir_top_inst
       (.E(\generate_fir[0].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .OPMODE(\generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .\coeff_addr_s_reg[8] (coeff_addr_s),
        .coeff_en_i(coeff_en_s),
        .\coeff_val_s_reg[15] (coeff_val_s),
        .data_clk_i(data_clk_i),
        .data_en_i(data_en_i),
        .data_en_o(data_en_o),
        .data_i(data_i),
        .data_o(data_o),
        .data_rst_i(data_rst_i),
        .reset_accum_in_s_reg(\generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_0(\generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_1(\generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_10(\generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_11(\generate_fir[13].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_12(\generate_fir[14].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_13(\generate_fir[15].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_14(\generate_fir[16].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_15(\generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_16(\generate_fir[18].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_17(\generate_fir[19].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_18(\generate_fir[20].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_19(\generate_fir[21].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_2(\generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_20(\generate_fir[22].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_21(\generate_fir[23].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_22(\generate_fir[24].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_23(\generate_fir[25].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_24(\generate_fir[26].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_25(\generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_26(\generate_fir[28].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_27(\generate_fir[29].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_28(\generate_fir[30].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_29(\generate_fir[31].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_3(\generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_30(\generate_fir[32].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_31(\generate_fir[33].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_32(\generate_fir[34].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_33(\generate_fir[35].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_34(\generate_fir[36].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_35(\generate_fir[37].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_36(\generate_fir[38].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_37(\generate_fir[39].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_38(\generate_fir[40].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_39(\generate_fir[41].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_4(\generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_40(\generate_fir[42].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_41(\generate_fir[43].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_42(\generate_fir[44].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_43(\generate_fir[45].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_44(\generate_fir[46].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_45(\generate_fir[47].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_46(\generate_fir[48].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_47(\generate_fir[49].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_48(\generate_fir[50].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_49(\generate_fir[51].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_5(\generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_50(\generate_fir[52].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_51(\generate_fir[53].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_52(\generate_fir[54].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_6(\generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_7(\generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_8(\generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .reset_accum_in_s_reg_9(\generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE ),
        .\result_s_reg[0] (\generate_fir[1].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_0 (\generate_fir[2].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_1 (\generate_fir[3].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_10 (\generate_fir[12].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_11 (\generate_fir[13].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_12 (\generate_fir[14].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_13 (\generate_fir[15].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_14 (\generate_fir[16].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_15 (\generate_fir[17].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_16 (\generate_fir[18].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_17 (\generate_fir[19].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_18 (\generate_fir[20].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_19 (\generate_fir[21].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_2 (\generate_fir[4].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_20 (\generate_fir[22].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_21 (\generate_fir[23].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_22 (\generate_fir[24].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_23 (\generate_fir[25].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_24 (\generate_fir[26].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_25 (\generate_fir[27].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_26 (\generate_fir[28].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_27 (\generate_fir[29].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_28 (\generate_fir[30].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_29 (\generate_fir[31].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_3 (\generate_fir[5].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_30 (\generate_fir[32].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_31 (\generate_fir[33].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_32 (\generate_fir[34].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_33 (\generate_fir[35].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_34 (\generate_fir[36].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_35 (\generate_fir[37].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_36 (\generate_fir[38].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_37 (\generate_fir[39].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_38 (\generate_fir[40].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_39 (\generate_fir[41].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_4 (\generate_fir[6].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_40 (\generate_fir[42].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_41 (\generate_fir[43].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_42 (\generate_fir[44].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_43 (\generate_fir[45].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_44 (\generate_fir[46].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_45 (\generate_fir[47].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_46 (\generate_fir[48].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_47 (\generate_fir[49].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_48 (\generate_fir[50].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_49 (\generate_fir[51].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_5 (\generate_fir[7].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_50 (\generate_fir[52].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_51 (\generate_fir[53].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_52 (\generate_fir[54].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_6 (\generate_fir[8].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_7 (\generate_fir[9].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_8 (\generate_fir[10].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .\result_s_reg[0]_9 (\generate_fir[11].fir_glob_inst/fir_proc_inst/reset_accum_in_s ),
        .s00_axi_aclk(s00_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_v1_0_handCom handle_comm
       (.D({handle_comm_n_4,handle_comm_n_5,handle_comm_n_6,handle_comm_n_7,handle_comm_n_8,handle_comm_n_9,handle_comm_n_10,handle_comm_n_11,handle_comm_n_12}),
        .E(handle_comm_n_15),
        .Q(coeff_addr_uns_s_reg__0),
        .addr_s(addr_s),
        .\coeff_addr_s_reg[8] (handle_comm_n_16),
        .coeff_en_s_reg(handle_comm_n_18),
        .read_ack_o_reg(handle_comm_n_17),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_arready(s00_axi_arready),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awready(s00_axi_awready),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_reset(s00_axi_reset),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_ng_top
   (E,
    \result_s_reg[0] ,
    \result_s_reg[0]_0 ,
    \result_s_reg[0]_1 ,
    \result_s_reg[0]_2 ,
    \result_s_reg[0]_3 ,
    \result_s_reg[0]_4 ,
    \result_s_reg[0]_5 ,
    \result_s_reg[0]_6 ,
    \result_s_reg[0]_7 ,
    \result_s_reg[0]_8 ,
    \result_s_reg[0]_9 ,
    \result_s_reg[0]_10 ,
    \result_s_reg[0]_11 ,
    \result_s_reg[0]_12 ,
    \result_s_reg[0]_13 ,
    \result_s_reg[0]_14 ,
    \result_s_reg[0]_15 ,
    \result_s_reg[0]_16 ,
    \result_s_reg[0]_17 ,
    \result_s_reg[0]_18 ,
    \result_s_reg[0]_19 ,
    \result_s_reg[0]_20 ,
    \result_s_reg[0]_21 ,
    \result_s_reg[0]_22 ,
    \result_s_reg[0]_23 ,
    \result_s_reg[0]_24 ,
    \result_s_reg[0]_25 ,
    \result_s_reg[0]_26 ,
    \result_s_reg[0]_27 ,
    \result_s_reg[0]_28 ,
    \result_s_reg[0]_29 ,
    \result_s_reg[0]_30 ,
    \result_s_reg[0]_31 ,
    \result_s_reg[0]_32 ,
    \result_s_reg[0]_33 ,
    \result_s_reg[0]_34 ,
    \result_s_reg[0]_35 ,
    \result_s_reg[0]_36 ,
    \result_s_reg[0]_37 ,
    \result_s_reg[0]_38 ,
    \result_s_reg[0]_39 ,
    \result_s_reg[0]_40 ,
    \result_s_reg[0]_41 ,
    \result_s_reg[0]_42 ,
    \result_s_reg[0]_43 ,
    \result_s_reg[0]_44 ,
    \result_s_reg[0]_45 ,
    \result_s_reg[0]_46 ,
    \result_s_reg[0]_47 ,
    \result_s_reg[0]_48 ,
    \result_s_reg[0]_49 ,
    \result_s_reg[0]_50 ,
    \result_s_reg[0]_51 ,
    \result_s_reg[0]_52 ,
    data_en_o,
    data_o,
    data_clk_i,
    s00_axi_aclk,
    data_rst_i,
    \coeff_addr_s_reg[8] ,
    \coeff_val_s_reg[15] ,
    coeff_en_i,
    OPMODE,
    reset_accum_in_s_reg,
    reset_accum_in_s_reg_0,
    reset_accum_in_s_reg_1,
    reset_accum_in_s_reg_2,
    reset_accum_in_s_reg_3,
    reset_accum_in_s_reg_4,
    reset_accum_in_s_reg_5,
    reset_accum_in_s_reg_6,
    reset_accum_in_s_reg_7,
    reset_accum_in_s_reg_8,
    reset_accum_in_s_reg_9,
    reset_accum_in_s_reg_10,
    reset_accum_in_s_reg_11,
    reset_accum_in_s_reg_12,
    reset_accum_in_s_reg_13,
    reset_accum_in_s_reg_14,
    reset_accum_in_s_reg_15,
    reset_accum_in_s_reg_16,
    reset_accum_in_s_reg_17,
    reset_accum_in_s_reg_18,
    reset_accum_in_s_reg_19,
    reset_accum_in_s_reg_20,
    reset_accum_in_s_reg_21,
    reset_accum_in_s_reg_22,
    reset_accum_in_s_reg_23,
    reset_accum_in_s_reg_24,
    reset_accum_in_s_reg_25,
    reset_accum_in_s_reg_26,
    reset_accum_in_s_reg_27,
    reset_accum_in_s_reg_28,
    reset_accum_in_s_reg_29,
    reset_accum_in_s_reg_30,
    reset_accum_in_s_reg_31,
    reset_accum_in_s_reg_32,
    reset_accum_in_s_reg_33,
    reset_accum_in_s_reg_34,
    reset_accum_in_s_reg_35,
    reset_accum_in_s_reg_36,
    reset_accum_in_s_reg_37,
    reset_accum_in_s_reg_38,
    reset_accum_in_s_reg_39,
    reset_accum_in_s_reg_40,
    reset_accum_in_s_reg_41,
    reset_accum_in_s_reg_42,
    reset_accum_in_s_reg_43,
    reset_accum_in_s_reg_44,
    reset_accum_in_s_reg_45,
    reset_accum_in_s_reg_46,
    reset_accum_in_s_reg_47,
    reset_accum_in_s_reg_48,
    reset_accum_in_s_reg_49,
    reset_accum_in_s_reg_50,
    reset_accum_in_s_reg_51,
    reset_accum_in_s_reg_52,
    data_en_i,
    data_i);
  output [0:0]E;
  output [0:0]\result_s_reg[0] ;
  output [0:0]\result_s_reg[0]_0 ;
  output [0:0]\result_s_reg[0]_1 ;
  output [0:0]\result_s_reg[0]_2 ;
  output [0:0]\result_s_reg[0]_3 ;
  output [0:0]\result_s_reg[0]_4 ;
  output [0:0]\result_s_reg[0]_5 ;
  output [0:0]\result_s_reg[0]_6 ;
  output [0:0]\result_s_reg[0]_7 ;
  output [0:0]\result_s_reg[0]_8 ;
  output [0:0]\result_s_reg[0]_9 ;
  output [0:0]\result_s_reg[0]_10 ;
  output [0:0]\result_s_reg[0]_11 ;
  output [0:0]\result_s_reg[0]_12 ;
  output [0:0]\result_s_reg[0]_13 ;
  output [0:0]\result_s_reg[0]_14 ;
  output [0:0]\result_s_reg[0]_15 ;
  output [0:0]\result_s_reg[0]_16 ;
  output [0:0]\result_s_reg[0]_17 ;
  output [0:0]\result_s_reg[0]_18 ;
  output [0:0]\result_s_reg[0]_19 ;
  output [0:0]\result_s_reg[0]_20 ;
  output [0:0]\result_s_reg[0]_21 ;
  output [0:0]\result_s_reg[0]_22 ;
  output [0:0]\result_s_reg[0]_23 ;
  output [0:0]\result_s_reg[0]_24 ;
  output [0:0]\result_s_reg[0]_25 ;
  output [0:0]\result_s_reg[0]_26 ;
  output [0:0]\result_s_reg[0]_27 ;
  output [0:0]\result_s_reg[0]_28 ;
  output [0:0]\result_s_reg[0]_29 ;
  output [0:0]\result_s_reg[0]_30 ;
  output [0:0]\result_s_reg[0]_31 ;
  output [0:0]\result_s_reg[0]_32 ;
  output [0:0]\result_s_reg[0]_33 ;
  output [0:0]\result_s_reg[0]_34 ;
  output [0:0]\result_s_reg[0]_35 ;
  output [0:0]\result_s_reg[0]_36 ;
  output [0:0]\result_s_reg[0]_37 ;
  output [0:0]\result_s_reg[0]_38 ;
  output [0:0]\result_s_reg[0]_39 ;
  output [0:0]\result_s_reg[0]_40 ;
  output [0:0]\result_s_reg[0]_41 ;
  output [0:0]\result_s_reg[0]_42 ;
  output [0:0]\result_s_reg[0]_43 ;
  output [0:0]\result_s_reg[0]_44 ;
  output [0:0]\result_s_reg[0]_45 ;
  output [0:0]\result_s_reg[0]_46 ;
  output [0:0]\result_s_reg[0]_47 ;
  output [0:0]\result_s_reg[0]_48 ;
  output [0:0]\result_s_reg[0]_49 ;
  output [0:0]\result_s_reg[0]_50 ;
  output [0:0]\result_s_reg[0]_51 ;
  output [0:0]\result_s_reg[0]_52 ;
  output data_en_o;
  output [27:0]data_o;
  input data_clk_i;
  input s00_axi_aclk;
  input data_rst_i;
  input [8:0]\coeff_addr_s_reg[8] ;
  input [15:0]\coeff_val_s_reg[15] ;
  input coeff_en_i;
  input [0:0]OPMODE;
  input [0:0]reset_accum_in_s_reg;
  input [0:0]reset_accum_in_s_reg_0;
  input [0:0]reset_accum_in_s_reg_1;
  input [0:0]reset_accum_in_s_reg_2;
  input [0:0]reset_accum_in_s_reg_3;
  input [0:0]reset_accum_in_s_reg_4;
  input [0:0]reset_accum_in_s_reg_5;
  input [0:0]reset_accum_in_s_reg_6;
  input [0:0]reset_accum_in_s_reg_7;
  input [0:0]reset_accum_in_s_reg_8;
  input [0:0]reset_accum_in_s_reg_9;
  input [0:0]reset_accum_in_s_reg_10;
  input [0:0]reset_accum_in_s_reg_11;
  input [0:0]reset_accum_in_s_reg_12;
  input [0:0]reset_accum_in_s_reg_13;
  input [0:0]reset_accum_in_s_reg_14;
  input [0:0]reset_accum_in_s_reg_15;
  input [0:0]reset_accum_in_s_reg_16;
  input [0:0]reset_accum_in_s_reg_17;
  input [0:0]reset_accum_in_s_reg_18;
  input [0:0]reset_accum_in_s_reg_19;
  input [0:0]reset_accum_in_s_reg_20;
  input [0:0]reset_accum_in_s_reg_21;
  input [0:0]reset_accum_in_s_reg_22;
  input [0:0]reset_accum_in_s_reg_23;
  input [0:0]reset_accum_in_s_reg_24;
  input [0:0]reset_accum_in_s_reg_25;
  input [0:0]reset_accum_in_s_reg_26;
  input [0:0]reset_accum_in_s_reg_27;
  input [0:0]reset_accum_in_s_reg_28;
  input [0:0]reset_accum_in_s_reg_29;
  input [0:0]reset_accum_in_s_reg_30;
  input [0:0]reset_accum_in_s_reg_31;
  input [0:0]reset_accum_in_s_reg_32;
  input [0:0]reset_accum_in_s_reg_33;
  input [0:0]reset_accum_in_s_reg_34;
  input [0:0]reset_accum_in_s_reg_35;
  input [0:0]reset_accum_in_s_reg_36;
  input [0:0]reset_accum_in_s_reg_37;
  input [0:0]reset_accum_in_s_reg_38;
  input [0:0]reset_accum_in_s_reg_39;
  input [0:0]reset_accum_in_s_reg_40;
  input [0:0]reset_accum_in_s_reg_41;
  input [0:0]reset_accum_in_s_reg_42;
  input [0:0]reset_accum_in_s_reg_43;
  input [0:0]reset_accum_in_s_reg_44;
  input [0:0]reset_accum_in_s_reg_45;
  input [0:0]reset_accum_in_s_reg_46;
  input [0:0]reset_accum_in_s_reg_47;
  input [0:0]reset_accum_in_s_reg_48;
  input [0:0]reset_accum_in_s_reg_49;
  input [0:0]reset_accum_in_s_reg_50;
  input [0:0]reset_accum_in_s_reg_51;
  input [0:0]reset_accum_in_s_reg_52;
  input data_en_i;
  input [13:0]data_i;

  wire [0:0]E;
  wire [0:0]OPMODE;
  wire bit_tab_s;
  wire [8:0]\coeff_addr_s_reg[8] ;
  wire coeff_en_i;
  wire [15:0]\coeff_val_s_reg[15] ;
  wire [5:0]counter_ram_s;
  wire cpt_overflow_next;
  wire data_clk_i;
  wire data_en_i;
  wire data_en_next;
  wire data_en_o;
  wire [13:0]data_i;
  wire [27:0]data_o;
  wire data_out_s;
  wire data_rst_i;
  wire [13:0]data_s;
  wire [15:0]\data_tab_s_reg[0]_0 ;
  wire enable_s;
  wire [13:0]\fir_proc_inst/data3_s ;
  wire \fir_proc_inst/data_en_s ;
  wire \fir_proc_inst/multiplier_i/CEP ;
  wire \generate_fir[0].fir_glob_inst_n_0 ;
  wire \generate_fir[0].fir_glob_inst_n_1 ;
  wire \generate_fir[0].fir_glob_inst_n_100 ;
  wire \generate_fir[0].fir_glob_inst_n_101 ;
  wire \generate_fir[0].fir_glob_inst_n_102 ;
  wire \generate_fir[0].fir_glob_inst_n_103 ;
  wire \generate_fir[0].fir_glob_inst_n_104 ;
  wire \generate_fir[0].fir_glob_inst_n_105 ;
  wire \generate_fir[0].fir_glob_inst_n_106 ;
  wire \generate_fir[0].fir_glob_inst_n_107 ;
  wire \generate_fir[0].fir_glob_inst_n_108 ;
  wire \generate_fir[0].fir_glob_inst_n_109 ;
  wire \generate_fir[0].fir_glob_inst_n_110 ;
  wire \generate_fir[0].fir_glob_inst_n_111 ;
  wire \generate_fir[0].fir_glob_inst_n_112 ;
  wire \generate_fir[0].fir_glob_inst_n_113 ;
  wire \generate_fir[0].fir_glob_inst_n_114 ;
  wire \generate_fir[0].fir_glob_inst_n_115 ;
  wire \generate_fir[0].fir_glob_inst_n_19 ;
  wire \generate_fir[0].fir_glob_inst_n_20 ;
  wire \generate_fir[0].fir_glob_inst_n_22 ;
  wire \generate_fir[0].fir_glob_inst_n_23 ;
  wire \generate_fir[0].fir_glob_inst_n_24 ;
  wire \generate_fir[0].fir_glob_inst_n_25 ;
  wire \generate_fir[0].fir_glob_inst_n_26 ;
  wire \generate_fir[0].fir_glob_inst_n_27 ;
  wire \generate_fir[0].fir_glob_inst_n_28 ;
  wire \generate_fir[0].fir_glob_inst_n_29 ;
  wire \generate_fir[0].fir_glob_inst_n_30 ;
  wire \generate_fir[0].fir_glob_inst_n_31 ;
  wire \generate_fir[0].fir_glob_inst_n_32 ;
  wire \generate_fir[0].fir_glob_inst_n_33 ;
  wire \generate_fir[0].fir_glob_inst_n_34 ;
  wire \generate_fir[0].fir_glob_inst_n_35 ;
  wire \generate_fir[0].fir_glob_inst_n_36 ;
  wire \generate_fir[0].fir_glob_inst_n_37 ;
  wire \generate_fir[0].fir_glob_inst_n_38 ;
  wire \generate_fir[0].fir_glob_inst_n_39 ;
  wire \generate_fir[0].fir_glob_inst_n_40 ;
  wire \generate_fir[0].fir_glob_inst_n_41 ;
  wire \generate_fir[0].fir_glob_inst_n_42 ;
  wire \generate_fir[0].fir_glob_inst_n_43 ;
  wire \generate_fir[0].fir_glob_inst_n_44 ;
  wire \generate_fir[0].fir_glob_inst_n_45 ;
  wire \generate_fir[0].fir_glob_inst_n_46 ;
  wire \generate_fir[0].fir_glob_inst_n_47 ;
  wire \generate_fir[0].fir_glob_inst_n_48 ;
  wire \generate_fir[0].fir_glob_inst_n_49 ;
  wire \generate_fir[0].fir_glob_inst_n_50 ;
  wire \generate_fir[0].fir_glob_inst_n_51 ;
  wire \generate_fir[0].fir_glob_inst_n_52 ;
  wire \generate_fir[0].fir_glob_inst_n_53 ;
  wire \generate_fir[0].fir_glob_inst_n_54 ;
  wire \generate_fir[0].fir_glob_inst_n_55 ;
  wire \generate_fir[0].fir_glob_inst_n_56 ;
  wire \generate_fir[0].fir_glob_inst_n_57 ;
  wire \generate_fir[0].fir_glob_inst_n_58 ;
  wire \generate_fir[0].fir_glob_inst_n_59 ;
  wire \generate_fir[0].fir_glob_inst_n_60 ;
  wire \generate_fir[0].fir_glob_inst_n_61 ;
  wire \generate_fir[0].fir_glob_inst_n_62 ;
  wire \generate_fir[0].fir_glob_inst_n_63 ;
  wire \generate_fir[0].fir_glob_inst_n_64 ;
  wire \generate_fir[0].fir_glob_inst_n_65 ;
  wire \generate_fir[0].fir_glob_inst_n_66 ;
  wire \generate_fir[0].fir_glob_inst_n_67 ;
  wire \generate_fir[0].fir_glob_inst_n_68 ;
  wire \generate_fir[0].fir_glob_inst_n_69 ;
  wire \generate_fir[0].fir_glob_inst_n_70 ;
  wire \generate_fir[0].fir_glob_inst_n_71 ;
  wire \generate_fir[0].fir_glob_inst_n_88 ;
  wire \generate_fir[0].fir_glob_inst_n_89 ;
  wire \generate_fir[0].fir_glob_inst_n_90 ;
  wire \generate_fir[0].fir_glob_inst_n_91 ;
  wire \generate_fir[0].fir_glob_inst_n_92 ;
  wire \generate_fir[0].fir_glob_inst_n_93 ;
  wire \generate_fir[0].fir_glob_inst_n_94 ;
  wire \generate_fir[0].fir_glob_inst_n_95 ;
  wire \generate_fir[0].fir_glob_inst_n_96 ;
  wire \generate_fir[0].fir_glob_inst_n_97 ;
  wire \generate_fir[0].fir_glob_inst_n_98 ;
  wire \generate_fir[0].fir_glob_inst_n_99 ;
  wire \generate_fir[10].fir_glob_inst_n_0 ;
  wire \generate_fir[10].fir_glob_inst_n_10 ;
  wire \generate_fir[10].fir_glob_inst_n_11 ;
  wire \generate_fir[10].fir_glob_inst_n_12 ;
  wire \generate_fir[10].fir_glob_inst_n_13 ;
  wire \generate_fir[10].fir_glob_inst_n_14 ;
  wire \generate_fir[10].fir_glob_inst_n_15 ;
  wire \generate_fir[10].fir_glob_inst_n_16 ;
  wire \generate_fir[10].fir_glob_inst_n_17 ;
  wire \generate_fir[10].fir_glob_inst_n_18 ;
  wire \generate_fir[10].fir_glob_inst_n_19 ;
  wire \generate_fir[10].fir_glob_inst_n_20 ;
  wire \generate_fir[10].fir_glob_inst_n_21 ;
  wire \generate_fir[10].fir_glob_inst_n_22 ;
  wire \generate_fir[10].fir_glob_inst_n_23 ;
  wire \generate_fir[10].fir_glob_inst_n_24 ;
  wire \generate_fir[10].fir_glob_inst_n_25 ;
  wire \generate_fir[10].fir_glob_inst_n_26 ;
  wire \generate_fir[10].fir_glob_inst_n_27 ;
  wire \generate_fir[10].fir_glob_inst_n_28 ;
  wire \generate_fir[10].fir_glob_inst_n_29 ;
  wire \generate_fir[10].fir_glob_inst_n_3 ;
  wire \generate_fir[10].fir_glob_inst_n_30 ;
  wire \generate_fir[10].fir_glob_inst_n_31 ;
  wire \generate_fir[10].fir_glob_inst_n_32 ;
  wire \generate_fir[10].fir_glob_inst_n_33 ;
  wire \generate_fir[10].fir_glob_inst_n_34 ;
  wire \generate_fir[10].fir_glob_inst_n_35 ;
  wire \generate_fir[10].fir_glob_inst_n_36 ;
  wire \generate_fir[10].fir_glob_inst_n_37 ;
  wire \generate_fir[10].fir_glob_inst_n_38 ;
  wire \generate_fir[10].fir_glob_inst_n_39 ;
  wire \generate_fir[10].fir_glob_inst_n_4 ;
  wire \generate_fir[10].fir_glob_inst_n_40 ;
  wire \generate_fir[10].fir_glob_inst_n_41 ;
  wire \generate_fir[10].fir_glob_inst_n_42 ;
  wire \generate_fir[10].fir_glob_inst_n_43 ;
  wire \generate_fir[10].fir_glob_inst_n_44 ;
  wire \generate_fir[10].fir_glob_inst_n_45 ;
  wire \generate_fir[10].fir_glob_inst_n_46 ;
  wire \generate_fir[10].fir_glob_inst_n_5 ;
  wire \generate_fir[10].fir_glob_inst_n_6 ;
  wire \generate_fir[10].fir_glob_inst_n_7 ;
  wire \generate_fir[10].fir_glob_inst_n_8 ;
  wire \generate_fir[10].fir_glob_inst_n_9 ;
  wire \generate_fir[11].fir_glob_inst_n_0 ;
  wire \generate_fir[11].fir_glob_inst_n_10 ;
  wire \generate_fir[11].fir_glob_inst_n_11 ;
  wire \generate_fir[11].fir_glob_inst_n_12 ;
  wire \generate_fir[11].fir_glob_inst_n_13 ;
  wire \generate_fir[11].fir_glob_inst_n_14 ;
  wire \generate_fir[11].fir_glob_inst_n_15 ;
  wire \generate_fir[11].fir_glob_inst_n_16 ;
  wire \generate_fir[11].fir_glob_inst_n_17 ;
  wire \generate_fir[11].fir_glob_inst_n_18 ;
  wire \generate_fir[11].fir_glob_inst_n_19 ;
  wire \generate_fir[11].fir_glob_inst_n_20 ;
  wire \generate_fir[11].fir_glob_inst_n_21 ;
  wire \generate_fir[11].fir_glob_inst_n_22 ;
  wire \generate_fir[11].fir_glob_inst_n_23 ;
  wire \generate_fir[11].fir_glob_inst_n_24 ;
  wire \generate_fir[11].fir_glob_inst_n_25 ;
  wire \generate_fir[11].fir_glob_inst_n_26 ;
  wire \generate_fir[11].fir_glob_inst_n_27 ;
  wire \generate_fir[11].fir_glob_inst_n_28 ;
  wire \generate_fir[11].fir_glob_inst_n_29 ;
  wire \generate_fir[11].fir_glob_inst_n_3 ;
  wire \generate_fir[11].fir_glob_inst_n_30 ;
  wire \generate_fir[11].fir_glob_inst_n_31 ;
  wire \generate_fir[11].fir_glob_inst_n_32 ;
  wire \generate_fir[11].fir_glob_inst_n_33 ;
  wire \generate_fir[11].fir_glob_inst_n_34 ;
  wire \generate_fir[11].fir_glob_inst_n_35 ;
  wire \generate_fir[11].fir_glob_inst_n_36 ;
  wire \generate_fir[11].fir_glob_inst_n_37 ;
  wire \generate_fir[11].fir_glob_inst_n_38 ;
  wire \generate_fir[11].fir_glob_inst_n_39 ;
  wire \generate_fir[11].fir_glob_inst_n_4 ;
  wire \generate_fir[11].fir_glob_inst_n_40 ;
  wire \generate_fir[11].fir_glob_inst_n_41 ;
  wire \generate_fir[11].fir_glob_inst_n_42 ;
  wire \generate_fir[11].fir_glob_inst_n_43 ;
  wire \generate_fir[11].fir_glob_inst_n_44 ;
  wire \generate_fir[11].fir_glob_inst_n_45 ;
  wire \generate_fir[11].fir_glob_inst_n_46 ;
  wire \generate_fir[11].fir_glob_inst_n_47 ;
  wire \generate_fir[11].fir_glob_inst_n_48 ;
  wire \generate_fir[11].fir_glob_inst_n_5 ;
  wire \generate_fir[11].fir_glob_inst_n_6 ;
  wire \generate_fir[11].fir_glob_inst_n_7 ;
  wire \generate_fir[11].fir_glob_inst_n_8 ;
  wire \generate_fir[11].fir_glob_inst_n_9 ;
  wire \generate_fir[12].fir_glob_inst_n_0 ;
  wire \generate_fir[12].fir_glob_inst_n_10 ;
  wire \generate_fir[12].fir_glob_inst_n_11 ;
  wire \generate_fir[12].fir_glob_inst_n_12 ;
  wire \generate_fir[12].fir_glob_inst_n_13 ;
  wire \generate_fir[12].fir_glob_inst_n_14 ;
  wire \generate_fir[12].fir_glob_inst_n_15 ;
  wire \generate_fir[12].fir_glob_inst_n_16 ;
  wire \generate_fir[12].fir_glob_inst_n_17 ;
  wire \generate_fir[12].fir_glob_inst_n_18 ;
  wire \generate_fir[12].fir_glob_inst_n_19 ;
  wire \generate_fir[12].fir_glob_inst_n_20 ;
  wire \generate_fir[12].fir_glob_inst_n_21 ;
  wire \generate_fir[12].fir_glob_inst_n_22 ;
  wire \generate_fir[12].fir_glob_inst_n_23 ;
  wire \generate_fir[12].fir_glob_inst_n_24 ;
  wire \generate_fir[12].fir_glob_inst_n_25 ;
  wire \generate_fir[12].fir_glob_inst_n_26 ;
  wire \generate_fir[12].fir_glob_inst_n_27 ;
  wire \generate_fir[12].fir_glob_inst_n_28 ;
  wire \generate_fir[12].fir_glob_inst_n_29 ;
  wire \generate_fir[12].fir_glob_inst_n_3 ;
  wire \generate_fir[12].fir_glob_inst_n_30 ;
  wire \generate_fir[12].fir_glob_inst_n_31 ;
  wire \generate_fir[12].fir_glob_inst_n_32 ;
  wire \generate_fir[12].fir_glob_inst_n_33 ;
  wire \generate_fir[12].fir_glob_inst_n_34 ;
  wire \generate_fir[12].fir_glob_inst_n_35 ;
  wire \generate_fir[12].fir_glob_inst_n_36 ;
  wire \generate_fir[12].fir_glob_inst_n_37 ;
  wire \generate_fir[12].fir_glob_inst_n_38 ;
  wire \generate_fir[12].fir_glob_inst_n_39 ;
  wire \generate_fir[12].fir_glob_inst_n_4 ;
  wire \generate_fir[12].fir_glob_inst_n_40 ;
  wire \generate_fir[12].fir_glob_inst_n_41 ;
  wire \generate_fir[12].fir_glob_inst_n_42 ;
  wire \generate_fir[12].fir_glob_inst_n_43 ;
  wire \generate_fir[12].fir_glob_inst_n_44 ;
  wire \generate_fir[12].fir_glob_inst_n_45 ;
  wire \generate_fir[12].fir_glob_inst_n_46 ;
  wire \generate_fir[12].fir_glob_inst_n_5 ;
  wire \generate_fir[12].fir_glob_inst_n_6 ;
  wire \generate_fir[12].fir_glob_inst_n_7 ;
  wire \generate_fir[12].fir_glob_inst_n_8 ;
  wire \generate_fir[12].fir_glob_inst_n_9 ;
  wire \generate_fir[13].fir_glob_inst_n_0 ;
  wire \generate_fir[13].fir_glob_inst_n_10 ;
  wire \generate_fir[13].fir_glob_inst_n_11 ;
  wire \generate_fir[13].fir_glob_inst_n_12 ;
  wire \generate_fir[13].fir_glob_inst_n_13 ;
  wire \generate_fir[13].fir_glob_inst_n_14 ;
  wire \generate_fir[13].fir_glob_inst_n_15 ;
  wire \generate_fir[13].fir_glob_inst_n_16 ;
  wire \generate_fir[13].fir_glob_inst_n_17 ;
  wire \generate_fir[13].fir_glob_inst_n_18 ;
  wire \generate_fir[13].fir_glob_inst_n_19 ;
  wire \generate_fir[13].fir_glob_inst_n_20 ;
  wire \generate_fir[13].fir_glob_inst_n_21 ;
  wire \generate_fir[13].fir_glob_inst_n_22 ;
  wire \generate_fir[13].fir_glob_inst_n_23 ;
  wire \generate_fir[13].fir_glob_inst_n_24 ;
  wire \generate_fir[13].fir_glob_inst_n_25 ;
  wire \generate_fir[13].fir_glob_inst_n_26 ;
  wire \generate_fir[13].fir_glob_inst_n_27 ;
  wire \generate_fir[13].fir_glob_inst_n_28 ;
  wire \generate_fir[13].fir_glob_inst_n_29 ;
  wire \generate_fir[13].fir_glob_inst_n_3 ;
  wire \generate_fir[13].fir_glob_inst_n_30 ;
  wire \generate_fir[13].fir_glob_inst_n_31 ;
  wire \generate_fir[13].fir_glob_inst_n_32 ;
  wire \generate_fir[13].fir_glob_inst_n_33 ;
  wire \generate_fir[13].fir_glob_inst_n_34 ;
  wire \generate_fir[13].fir_glob_inst_n_35 ;
  wire \generate_fir[13].fir_glob_inst_n_36 ;
  wire \generate_fir[13].fir_glob_inst_n_37 ;
  wire \generate_fir[13].fir_glob_inst_n_38 ;
  wire \generate_fir[13].fir_glob_inst_n_39 ;
  wire \generate_fir[13].fir_glob_inst_n_4 ;
  wire \generate_fir[13].fir_glob_inst_n_40 ;
  wire \generate_fir[13].fir_glob_inst_n_41 ;
  wire \generate_fir[13].fir_glob_inst_n_42 ;
  wire \generate_fir[13].fir_glob_inst_n_43 ;
  wire \generate_fir[13].fir_glob_inst_n_44 ;
  wire \generate_fir[13].fir_glob_inst_n_45 ;
  wire \generate_fir[13].fir_glob_inst_n_46 ;
  wire \generate_fir[13].fir_glob_inst_n_47 ;
  wire \generate_fir[13].fir_glob_inst_n_5 ;
  wire \generate_fir[13].fir_glob_inst_n_6 ;
  wire \generate_fir[13].fir_glob_inst_n_7 ;
  wire \generate_fir[13].fir_glob_inst_n_8 ;
  wire \generate_fir[13].fir_glob_inst_n_9 ;
  wire \generate_fir[14].fir_glob_inst_n_0 ;
  wire \generate_fir[14].fir_glob_inst_n_10 ;
  wire \generate_fir[14].fir_glob_inst_n_11 ;
  wire \generate_fir[14].fir_glob_inst_n_12 ;
  wire \generate_fir[14].fir_glob_inst_n_13 ;
  wire \generate_fir[14].fir_glob_inst_n_14 ;
  wire \generate_fir[14].fir_glob_inst_n_15 ;
  wire \generate_fir[14].fir_glob_inst_n_16 ;
  wire \generate_fir[14].fir_glob_inst_n_17 ;
  wire \generate_fir[14].fir_glob_inst_n_18 ;
  wire \generate_fir[14].fir_glob_inst_n_19 ;
  wire \generate_fir[14].fir_glob_inst_n_20 ;
  wire \generate_fir[14].fir_glob_inst_n_21 ;
  wire \generate_fir[14].fir_glob_inst_n_22 ;
  wire \generate_fir[14].fir_glob_inst_n_23 ;
  wire \generate_fir[14].fir_glob_inst_n_24 ;
  wire \generate_fir[14].fir_glob_inst_n_25 ;
  wire \generate_fir[14].fir_glob_inst_n_26 ;
  wire \generate_fir[14].fir_glob_inst_n_27 ;
  wire \generate_fir[14].fir_glob_inst_n_28 ;
  wire \generate_fir[14].fir_glob_inst_n_29 ;
  wire \generate_fir[14].fir_glob_inst_n_3 ;
  wire \generate_fir[14].fir_glob_inst_n_30 ;
  wire \generate_fir[14].fir_glob_inst_n_31 ;
  wire \generate_fir[14].fir_glob_inst_n_32 ;
  wire \generate_fir[14].fir_glob_inst_n_33 ;
  wire \generate_fir[14].fir_glob_inst_n_34 ;
  wire \generate_fir[14].fir_glob_inst_n_35 ;
  wire \generate_fir[14].fir_glob_inst_n_36 ;
  wire \generate_fir[14].fir_glob_inst_n_37 ;
  wire \generate_fir[14].fir_glob_inst_n_38 ;
  wire \generate_fir[14].fir_glob_inst_n_39 ;
  wire \generate_fir[14].fir_glob_inst_n_4 ;
  wire \generate_fir[14].fir_glob_inst_n_40 ;
  wire \generate_fir[14].fir_glob_inst_n_41 ;
  wire \generate_fir[14].fir_glob_inst_n_42 ;
  wire \generate_fir[14].fir_glob_inst_n_43 ;
  wire \generate_fir[14].fir_glob_inst_n_44 ;
  wire \generate_fir[14].fir_glob_inst_n_45 ;
  wire \generate_fir[14].fir_glob_inst_n_46 ;
  wire \generate_fir[14].fir_glob_inst_n_5 ;
  wire \generate_fir[14].fir_glob_inst_n_6 ;
  wire \generate_fir[14].fir_glob_inst_n_7 ;
  wire \generate_fir[14].fir_glob_inst_n_8 ;
  wire \generate_fir[14].fir_glob_inst_n_9 ;
  wire \generate_fir[15].fir_glob_inst_n_0 ;
  wire \generate_fir[15].fir_glob_inst_n_10 ;
  wire \generate_fir[15].fir_glob_inst_n_11 ;
  wire \generate_fir[15].fir_glob_inst_n_12 ;
  wire \generate_fir[15].fir_glob_inst_n_13 ;
  wire \generate_fir[15].fir_glob_inst_n_14 ;
  wire \generate_fir[15].fir_glob_inst_n_15 ;
  wire \generate_fir[15].fir_glob_inst_n_16 ;
  wire \generate_fir[15].fir_glob_inst_n_17 ;
  wire \generate_fir[15].fir_glob_inst_n_18 ;
  wire \generate_fir[15].fir_glob_inst_n_19 ;
  wire \generate_fir[15].fir_glob_inst_n_20 ;
  wire \generate_fir[15].fir_glob_inst_n_21 ;
  wire \generate_fir[15].fir_glob_inst_n_22 ;
  wire \generate_fir[15].fir_glob_inst_n_23 ;
  wire \generate_fir[15].fir_glob_inst_n_24 ;
  wire \generate_fir[15].fir_glob_inst_n_25 ;
  wire \generate_fir[15].fir_glob_inst_n_26 ;
  wire \generate_fir[15].fir_glob_inst_n_27 ;
  wire \generate_fir[15].fir_glob_inst_n_28 ;
  wire \generate_fir[15].fir_glob_inst_n_29 ;
  wire \generate_fir[15].fir_glob_inst_n_3 ;
  wire \generate_fir[15].fir_glob_inst_n_30 ;
  wire \generate_fir[15].fir_glob_inst_n_31 ;
  wire \generate_fir[15].fir_glob_inst_n_32 ;
  wire \generate_fir[15].fir_glob_inst_n_33 ;
  wire \generate_fir[15].fir_glob_inst_n_34 ;
  wire \generate_fir[15].fir_glob_inst_n_35 ;
  wire \generate_fir[15].fir_glob_inst_n_36 ;
  wire \generate_fir[15].fir_glob_inst_n_37 ;
  wire \generate_fir[15].fir_glob_inst_n_38 ;
  wire \generate_fir[15].fir_glob_inst_n_39 ;
  wire \generate_fir[15].fir_glob_inst_n_4 ;
  wire \generate_fir[15].fir_glob_inst_n_40 ;
  wire \generate_fir[15].fir_glob_inst_n_41 ;
  wire \generate_fir[15].fir_glob_inst_n_42 ;
  wire \generate_fir[15].fir_glob_inst_n_43 ;
  wire \generate_fir[15].fir_glob_inst_n_44 ;
  wire \generate_fir[15].fir_glob_inst_n_45 ;
  wire \generate_fir[15].fir_glob_inst_n_46 ;
  wire \generate_fir[15].fir_glob_inst_n_5 ;
  wire \generate_fir[15].fir_glob_inst_n_6 ;
  wire \generate_fir[15].fir_glob_inst_n_7 ;
  wire \generate_fir[15].fir_glob_inst_n_8 ;
  wire \generate_fir[15].fir_glob_inst_n_9 ;
  wire \generate_fir[16].fir_glob_inst_n_0 ;
  wire \generate_fir[16].fir_glob_inst_n_10 ;
  wire \generate_fir[16].fir_glob_inst_n_11 ;
  wire \generate_fir[16].fir_glob_inst_n_12 ;
  wire \generate_fir[16].fir_glob_inst_n_13 ;
  wire \generate_fir[16].fir_glob_inst_n_14 ;
  wire \generate_fir[16].fir_glob_inst_n_15 ;
  wire \generate_fir[16].fir_glob_inst_n_16 ;
  wire \generate_fir[16].fir_glob_inst_n_17 ;
  wire \generate_fir[16].fir_glob_inst_n_18 ;
  wire \generate_fir[16].fir_glob_inst_n_19 ;
  wire \generate_fir[16].fir_glob_inst_n_20 ;
  wire \generate_fir[16].fir_glob_inst_n_21 ;
  wire \generate_fir[16].fir_glob_inst_n_22 ;
  wire \generate_fir[16].fir_glob_inst_n_23 ;
  wire \generate_fir[16].fir_glob_inst_n_24 ;
  wire \generate_fir[16].fir_glob_inst_n_25 ;
  wire \generate_fir[16].fir_glob_inst_n_26 ;
  wire \generate_fir[16].fir_glob_inst_n_27 ;
  wire \generate_fir[16].fir_glob_inst_n_28 ;
  wire \generate_fir[16].fir_glob_inst_n_29 ;
  wire \generate_fir[16].fir_glob_inst_n_3 ;
  wire \generate_fir[16].fir_glob_inst_n_30 ;
  wire \generate_fir[16].fir_glob_inst_n_31 ;
  wire \generate_fir[16].fir_glob_inst_n_32 ;
  wire \generate_fir[16].fir_glob_inst_n_33 ;
  wire \generate_fir[16].fir_glob_inst_n_34 ;
  wire \generate_fir[16].fir_glob_inst_n_35 ;
  wire \generate_fir[16].fir_glob_inst_n_36 ;
  wire \generate_fir[16].fir_glob_inst_n_37 ;
  wire \generate_fir[16].fir_glob_inst_n_38 ;
  wire \generate_fir[16].fir_glob_inst_n_39 ;
  wire \generate_fir[16].fir_glob_inst_n_4 ;
  wire \generate_fir[16].fir_glob_inst_n_40 ;
  wire \generate_fir[16].fir_glob_inst_n_41 ;
  wire \generate_fir[16].fir_glob_inst_n_42 ;
  wire \generate_fir[16].fir_glob_inst_n_43 ;
  wire \generate_fir[16].fir_glob_inst_n_44 ;
  wire \generate_fir[16].fir_glob_inst_n_45 ;
  wire \generate_fir[16].fir_glob_inst_n_46 ;
  wire \generate_fir[16].fir_glob_inst_n_47 ;
  wire \generate_fir[16].fir_glob_inst_n_5 ;
  wire \generate_fir[16].fir_glob_inst_n_6 ;
  wire \generate_fir[16].fir_glob_inst_n_7 ;
  wire \generate_fir[16].fir_glob_inst_n_8 ;
  wire \generate_fir[16].fir_glob_inst_n_9 ;
  wire \generate_fir[17].fir_glob_inst_n_0 ;
  wire \generate_fir[17].fir_glob_inst_n_10 ;
  wire \generate_fir[17].fir_glob_inst_n_11 ;
  wire \generate_fir[17].fir_glob_inst_n_12 ;
  wire \generate_fir[17].fir_glob_inst_n_13 ;
  wire \generate_fir[17].fir_glob_inst_n_14 ;
  wire \generate_fir[17].fir_glob_inst_n_15 ;
  wire \generate_fir[17].fir_glob_inst_n_16 ;
  wire \generate_fir[17].fir_glob_inst_n_17 ;
  wire \generate_fir[17].fir_glob_inst_n_18 ;
  wire \generate_fir[17].fir_glob_inst_n_19 ;
  wire \generate_fir[17].fir_glob_inst_n_20 ;
  wire \generate_fir[17].fir_glob_inst_n_21 ;
  wire \generate_fir[17].fir_glob_inst_n_22 ;
  wire \generate_fir[17].fir_glob_inst_n_23 ;
  wire \generate_fir[17].fir_glob_inst_n_24 ;
  wire \generate_fir[17].fir_glob_inst_n_25 ;
  wire \generate_fir[17].fir_glob_inst_n_26 ;
  wire \generate_fir[17].fir_glob_inst_n_27 ;
  wire \generate_fir[17].fir_glob_inst_n_28 ;
  wire \generate_fir[17].fir_glob_inst_n_29 ;
  wire \generate_fir[17].fir_glob_inst_n_3 ;
  wire \generate_fir[17].fir_glob_inst_n_30 ;
  wire \generate_fir[17].fir_glob_inst_n_31 ;
  wire \generate_fir[17].fir_glob_inst_n_32 ;
  wire \generate_fir[17].fir_glob_inst_n_33 ;
  wire \generate_fir[17].fir_glob_inst_n_34 ;
  wire \generate_fir[17].fir_glob_inst_n_35 ;
  wire \generate_fir[17].fir_glob_inst_n_36 ;
  wire \generate_fir[17].fir_glob_inst_n_37 ;
  wire \generate_fir[17].fir_glob_inst_n_38 ;
  wire \generate_fir[17].fir_glob_inst_n_39 ;
  wire \generate_fir[17].fir_glob_inst_n_4 ;
  wire \generate_fir[17].fir_glob_inst_n_40 ;
  wire \generate_fir[17].fir_glob_inst_n_41 ;
  wire \generate_fir[17].fir_glob_inst_n_42 ;
  wire \generate_fir[17].fir_glob_inst_n_43 ;
  wire \generate_fir[17].fir_glob_inst_n_44 ;
  wire \generate_fir[17].fir_glob_inst_n_45 ;
  wire \generate_fir[17].fir_glob_inst_n_46 ;
  wire \generate_fir[17].fir_glob_inst_n_47 ;
  wire \generate_fir[17].fir_glob_inst_n_5 ;
  wire \generate_fir[17].fir_glob_inst_n_6 ;
  wire \generate_fir[17].fir_glob_inst_n_7 ;
  wire \generate_fir[17].fir_glob_inst_n_8 ;
  wire \generate_fir[17].fir_glob_inst_n_9 ;
  wire \generate_fir[18].fir_glob_inst_n_0 ;
  wire \generate_fir[18].fir_glob_inst_n_10 ;
  wire \generate_fir[18].fir_glob_inst_n_11 ;
  wire \generate_fir[18].fir_glob_inst_n_12 ;
  wire \generate_fir[18].fir_glob_inst_n_13 ;
  wire \generate_fir[18].fir_glob_inst_n_14 ;
  wire \generate_fir[18].fir_glob_inst_n_15 ;
  wire \generate_fir[18].fir_glob_inst_n_16 ;
  wire \generate_fir[18].fir_glob_inst_n_17 ;
  wire \generate_fir[18].fir_glob_inst_n_18 ;
  wire \generate_fir[18].fir_glob_inst_n_19 ;
  wire \generate_fir[18].fir_glob_inst_n_20 ;
  wire \generate_fir[18].fir_glob_inst_n_21 ;
  wire \generate_fir[18].fir_glob_inst_n_22 ;
  wire \generate_fir[18].fir_glob_inst_n_23 ;
  wire \generate_fir[18].fir_glob_inst_n_24 ;
  wire \generate_fir[18].fir_glob_inst_n_25 ;
  wire \generate_fir[18].fir_glob_inst_n_26 ;
  wire \generate_fir[18].fir_glob_inst_n_27 ;
  wire \generate_fir[18].fir_glob_inst_n_28 ;
  wire \generate_fir[18].fir_glob_inst_n_29 ;
  wire \generate_fir[18].fir_glob_inst_n_3 ;
  wire \generate_fir[18].fir_glob_inst_n_30 ;
  wire \generate_fir[18].fir_glob_inst_n_31 ;
  wire \generate_fir[18].fir_glob_inst_n_32 ;
  wire \generate_fir[18].fir_glob_inst_n_33 ;
  wire \generate_fir[18].fir_glob_inst_n_34 ;
  wire \generate_fir[18].fir_glob_inst_n_35 ;
  wire \generate_fir[18].fir_glob_inst_n_36 ;
  wire \generate_fir[18].fir_glob_inst_n_37 ;
  wire \generate_fir[18].fir_glob_inst_n_38 ;
  wire \generate_fir[18].fir_glob_inst_n_39 ;
  wire \generate_fir[18].fir_glob_inst_n_4 ;
  wire \generate_fir[18].fir_glob_inst_n_40 ;
  wire \generate_fir[18].fir_glob_inst_n_41 ;
  wire \generate_fir[18].fir_glob_inst_n_42 ;
  wire \generate_fir[18].fir_glob_inst_n_43 ;
  wire \generate_fir[18].fir_glob_inst_n_44 ;
  wire \generate_fir[18].fir_glob_inst_n_45 ;
  wire \generate_fir[18].fir_glob_inst_n_46 ;
  wire \generate_fir[18].fir_glob_inst_n_5 ;
  wire \generate_fir[18].fir_glob_inst_n_6 ;
  wire \generate_fir[18].fir_glob_inst_n_7 ;
  wire \generate_fir[18].fir_glob_inst_n_8 ;
  wire \generate_fir[18].fir_glob_inst_n_9 ;
  wire \generate_fir[19].fir_glob_inst_n_0 ;
  wire \generate_fir[19].fir_glob_inst_n_10 ;
  wire \generate_fir[19].fir_glob_inst_n_11 ;
  wire \generate_fir[19].fir_glob_inst_n_12 ;
  wire \generate_fir[19].fir_glob_inst_n_13 ;
  wire \generate_fir[19].fir_glob_inst_n_14 ;
  wire \generate_fir[19].fir_glob_inst_n_15 ;
  wire \generate_fir[19].fir_glob_inst_n_16 ;
  wire \generate_fir[19].fir_glob_inst_n_17 ;
  wire \generate_fir[19].fir_glob_inst_n_18 ;
  wire \generate_fir[19].fir_glob_inst_n_19 ;
  wire \generate_fir[19].fir_glob_inst_n_20 ;
  wire \generate_fir[19].fir_glob_inst_n_21 ;
  wire \generate_fir[19].fir_glob_inst_n_22 ;
  wire \generate_fir[19].fir_glob_inst_n_23 ;
  wire \generate_fir[19].fir_glob_inst_n_24 ;
  wire \generate_fir[19].fir_glob_inst_n_25 ;
  wire \generate_fir[19].fir_glob_inst_n_26 ;
  wire \generate_fir[19].fir_glob_inst_n_27 ;
  wire \generate_fir[19].fir_glob_inst_n_28 ;
  wire \generate_fir[19].fir_glob_inst_n_29 ;
  wire \generate_fir[19].fir_glob_inst_n_3 ;
  wire \generate_fir[19].fir_glob_inst_n_30 ;
  wire \generate_fir[19].fir_glob_inst_n_31 ;
  wire \generate_fir[19].fir_glob_inst_n_32 ;
  wire \generate_fir[19].fir_glob_inst_n_33 ;
  wire \generate_fir[19].fir_glob_inst_n_34 ;
  wire \generate_fir[19].fir_glob_inst_n_35 ;
  wire \generate_fir[19].fir_glob_inst_n_36 ;
  wire \generate_fir[19].fir_glob_inst_n_37 ;
  wire \generate_fir[19].fir_glob_inst_n_38 ;
  wire \generate_fir[19].fir_glob_inst_n_39 ;
  wire \generate_fir[19].fir_glob_inst_n_4 ;
  wire \generate_fir[19].fir_glob_inst_n_40 ;
  wire \generate_fir[19].fir_glob_inst_n_41 ;
  wire \generate_fir[19].fir_glob_inst_n_42 ;
  wire \generate_fir[19].fir_glob_inst_n_43 ;
  wire \generate_fir[19].fir_glob_inst_n_44 ;
  wire \generate_fir[19].fir_glob_inst_n_45 ;
  wire \generate_fir[19].fir_glob_inst_n_46 ;
  wire \generate_fir[19].fir_glob_inst_n_47 ;
  wire \generate_fir[19].fir_glob_inst_n_48 ;
  wire \generate_fir[19].fir_glob_inst_n_5 ;
  wire \generate_fir[19].fir_glob_inst_n_6 ;
  wire \generate_fir[19].fir_glob_inst_n_7 ;
  wire \generate_fir[19].fir_glob_inst_n_8 ;
  wire \generate_fir[19].fir_glob_inst_n_9 ;
  wire \generate_fir[1].fir_glob_inst_n_0 ;
  wire \generate_fir[1].fir_glob_inst_n_10 ;
  wire \generate_fir[1].fir_glob_inst_n_11 ;
  wire \generate_fir[1].fir_glob_inst_n_12 ;
  wire \generate_fir[1].fir_glob_inst_n_13 ;
  wire \generate_fir[1].fir_glob_inst_n_14 ;
  wire \generate_fir[1].fir_glob_inst_n_15 ;
  wire \generate_fir[1].fir_glob_inst_n_16 ;
  wire \generate_fir[1].fir_glob_inst_n_17 ;
  wire \generate_fir[1].fir_glob_inst_n_18 ;
  wire \generate_fir[1].fir_glob_inst_n_19 ;
  wire \generate_fir[1].fir_glob_inst_n_20 ;
  wire \generate_fir[1].fir_glob_inst_n_21 ;
  wire \generate_fir[1].fir_glob_inst_n_22 ;
  wire \generate_fir[1].fir_glob_inst_n_23 ;
  wire \generate_fir[1].fir_glob_inst_n_24 ;
  wire \generate_fir[1].fir_glob_inst_n_25 ;
  wire \generate_fir[1].fir_glob_inst_n_26 ;
  wire \generate_fir[1].fir_glob_inst_n_27 ;
  wire \generate_fir[1].fir_glob_inst_n_28 ;
  wire \generate_fir[1].fir_glob_inst_n_29 ;
  wire \generate_fir[1].fir_glob_inst_n_3 ;
  wire \generate_fir[1].fir_glob_inst_n_30 ;
  wire \generate_fir[1].fir_glob_inst_n_31 ;
  wire \generate_fir[1].fir_glob_inst_n_32 ;
  wire \generate_fir[1].fir_glob_inst_n_33 ;
  wire \generate_fir[1].fir_glob_inst_n_34 ;
  wire \generate_fir[1].fir_glob_inst_n_35 ;
  wire \generate_fir[1].fir_glob_inst_n_36 ;
  wire \generate_fir[1].fir_glob_inst_n_37 ;
  wire \generate_fir[1].fir_glob_inst_n_38 ;
  wire \generate_fir[1].fir_glob_inst_n_39 ;
  wire \generate_fir[1].fir_glob_inst_n_4 ;
  wire \generate_fir[1].fir_glob_inst_n_40 ;
  wire \generate_fir[1].fir_glob_inst_n_41 ;
  wire \generate_fir[1].fir_glob_inst_n_42 ;
  wire \generate_fir[1].fir_glob_inst_n_43 ;
  wire \generate_fir[1].fir_glob_inst_n_44 ;
  wire \generate_fir[1].fir_glob_inst_n_45 ;
  wire \generate_fir[1].fir_glob_inst_n_46 ;
  wire \generate_fir[1].fir_glob_inst_n_47 ;
  wire \generate_fir[1].fir_glob_inst_n_5 ;
  wire \generate_fir[1].fir_glob_inst_n_6 ;
  wire \generate_fir[1].fir_glob_inst_n_7 ;
  wire \generate_fir[1].fir_glob_inst_n_8 ;
  wire \generate_fir[1].fir_glob_inst_n_9 ;
  wire \generate_fir[20].fir_glob_inst_n_0 ;
  wire \generate_fir[20].fir_glob_inst_n_10 ;
  wire \generate_fir[20].fir_glob_inst_n_11 ;
  wire \generate_fir[20].fir_glob_inst_n_12 ;
  wire \generate_fir[20].fir_glob_inst_n_13 ;
  wire \generate_fir[20].fir_glob_inst_n_14 ;
  wire \generate_fir[20].fir_glob_inst_n_15 ;
  wire \generate_fir[20].fir_glob_inst_n_16 ;
  wire \generate_fir[20].fir_glob_inst_n_17 ;
  wire \generate_fir[20].fir_glob_inst_n_18 ;
  wire \generate_fir[20].fir_glob_inst_n_19 ;
  wire \generate_fir[20].fir_glob_inst_n_20 ;
  wire \generate_fir[20].fir_glob_inst_n_21 ;
  wire \generate_fir[20].fir_glob_inst_n_22 ;
  wire \generate_fir[20].fir_glob_inst_n_23 ;
  wire \generate_fir[20].fir_glob_inst_n_24 ;
  wire \generate_fir[20].fir_glob_inst_n_25 ;
  wire \generate_fir[20].fir_glob_inst_n_26 ;
  wire \generate_fir[20].fir_glob_inst_n_27 ;
  wire \generate_fir[20].fir_glob_inst_n_28 ;
  wire \generate_fir[20].fir_glob_inst_n_29 ;
  wire \generate_fir[20].fir_glob_inst_n_3 ;
  wire \generate_fir[20].fir_glob_inst_n_30 ;
  wire \generate_fir[20].fir_glob_inst_n_31 ;
  wire \generate_fir[20].fir_glob_inst_n_32 ;
  wire \generate_fir[20].fir_glob_inst_n_33 ;
  wire \generate_fir[20].fir_glob_inst_n_34 ;
  wire \generate_fir[20].fir_glob_inst_n_35 ;
  wire \generate_fir[20].fir_glob_inst_n_36 ;
  wire \generate_fir[20].fir_glob_inst_n_37 ;
  wire \generate_fir[20].fir_glob_inst_n_38 ;
  wire \generate_fir[20].fir_glob_inst_n_39 ;
  wire \generate_fir[20].fir_glob_inst_n_4 ;
  wire \generate_fir[20].fir_glob_inst_n_40 ;
  wire \generate_fir[20].fir_glob_inst_n_41 ;
  wire \generate_fir[20].fir_glob_inst_n_42 ;
  wire \generate_fir[20].fir_glob_inst_n_43 ;
  wire \generate_fir[20].fir_glob_inst_n_44 ;
  wire \generate_fir[20].fir_glob_inst_n_45 ;
  wire \generate_fir[20].fir_glob_inst_n_46 ;
  wire \generate_fir[20].fir_glob_inst_n_5 ;
  wire \generate_fir[20].fir_glob_inst_n_6 ;
  wire \generate_fir[20].fir_glob_inst_n_7 ;
  wire \generate_fir[20].fir_glob_inst_n_8 ;
  wire \generate_fir[20].fir_glob_inst_n_9 ;
  wire \generate_fir[21].fir_glob_inst_n_0 ;
  wire \generate_fir[21].fir_glob_inst_n_10 ;
  wire \generate_fir[21].fir_glob_inst_n_11 ;
  wire \generate_fir[21].fir_glob_inst_n_12 ;
  wire \generate_fir[21].fir_glob_inst_n_13 ;
  wire \generate_fir[21].fir_glob_inst_n_14 ;
  wire \generate_fir[21].fir_glob_inst_n_15 ;
  wire \generate_fir[21].fir_glob_inst_n_16 ;
  wire \generate_fir[21].fir_glob_inst_n_17 ;
  wire \generate_fir[21].fir_glob_inst_n_18 ;
  wire \generate_fir[21].fir_glob_inst_n_19 ;
  wire \generate_fir[21].fir_glob_inst_n_20 ;
  wire \generate_fir[21].fir_glob_inst_n_21 ;
  wire \generate_fir[21].fir_glob_inst_n_22 ;
  wire \generate_fir[21].fir_glob_inst_n_23 ;
  wire \generate_fir[21].fir_glob_inst_n_24 ;
  wire \generate_fir[21].fir_glob_inst_n_25 ;
  wire \generate_fir[21].fir_glob_inst_n_26 ;
  wire \generate_fir[21].fir_glob_inst_n_27 ;
  wire \generate_fir[21].fir_glob_inst_n_28 ;
  wire \generate_fir[21].fir_glob_inst_n_29 ;
  wire \generate_fir[21].fir_glob_inst_n_3 ;
  wire \generate_fir[21].fir_glob_inst_n_30 ;
  wire \generate_fir[21].fir_glob_inst_n_31 ;
  wire \generate_fir[21].fir_glob_inst_n_32 ;
  wire \generate_fir[21].fir_glob_inst_n_33 ;
  wire \generate_fir[21].fir_glob_inst_n_34 ;
  wire \generate_fir[21].fir_glob_inst_n_35 ;
  wire \generate_fir[21].fir_glob_inst_n_36 ;
  wire \generate_fir[21].fir_glob_inst_n_37 ;
  wire \generate_fir[21].fir_glob_inst_n_38 ;
  wire \generate_fir[21].fir_glob_inst_n_39 ;
  wire \generate_fir[21].fir_glob_inst_n_4 ;
  wire \generate_fir[21].fir_glob_inst_n_40 ;
  wire \generate_fir[21].fir_glob_inst_n_41 ;
  wire \generate_fir[21].fir_glob_inst_n_42 ;
  wire \generate_fir[21].fir_glob_inst_n_43 ;
  wire \generate_fir[21].fir_glob_inst_n_44 ;
  wire \generate_fir[21].fir_glob_inst_n_45 ;
  wire \generate_fir[21].fir_glob_inst_n_46 ;
  wire \generate_fir[21].fir_glob_inst_n_47 ;
  wire \generate_fir[21].fir_glob_inst_n_5 ;
  wire \generate_fir[21].fir_glob_inst_n_6 ;
  wire \generate_fir[21].fir_glob_inst_n_7 ;
  wire \generate_fir[21].fir_glob_inst_n_8 ;
  wire \generate_fir[21].fir_glob_inst_n_9 ;
  wire \generate_fir[22].fir_glob_inst_n_0 ;
  wire \generate_fir[22].fir_glob_inst_n_10 ;
  wire \generate_fir[22].fir_glob_inst_n_11 ;
  wire \generate_fir[22].fir_glob_inst_n_12 ;
  wire \generate_fir[22].fir_glob_inst_n_13 ;
  wire \generate_fir[22].fir_glob_inst_n_14 ;
  wire \generate_fir[22].fir_glob_inst_n_15 ;
  wire \generate_fir[22].fir_glob_inst_n_16 ;
  wire \generate_fir[22].fir_glob_inst_n_17 ;
  wire \generate_fir[22].fir_glob_inst_n_18 ;
  wire \generate_fir[22].fir_glob_inst_n_19 ;
  wire \generate_fir[22].fir_glob_inst_n_20 ;
  wire \generate_fir[22].fir_glob_inst_n_21 ;
  wire \generate_fir[22].fir_glob_inst_n_22 ;
  wire \generate_fir[22].fir_glob_inst_n_23 ;
  wire \generate_fir[22].fir_glob_inst_n_24 ;
  wire \generate_fir[22].fir_glob_inst_n_25 ;
  wire \generate_fir[22].fir_glob_inst_n_26 ;
  wire \generate_fir[22].fir_glob_inst_n_27 ;
  wire \generate_fir[22].fir_glob_inst_n_28 ;
  wire \generate_fir[22].fir_glob_inst_n_29 ;
  wire \generate_fir[22].fir_glob_inst_n_3 ;
  wire \generate_fir[22].fir_glob_inst_n_30 ;
  wire \generate_fir[22].fir_glob_inst_n_31 ;
  wire \generate_fir[22].fir_glob_inst_n_32 ;
  wire \generate_fir[22].fir_glob_inst_n_33 ;
  wire \generate_fir[22].fir_glob_inst_n_34 ;
  wire \generate_fir[22].fir_glob_inst_n_35 ;
  wire \generate_fir[22].fir_glob_inst_n_36 ;
  wire \generate_fir[22].fir_glob_inst_n_37 ;
  wire \generate_fir[22].fir_glob_inst_n_38 ;
  wire \generate_fir[22].fir_glob_inst_n_39 ;
  wire \generate_fir[22].fir_glob_inst_n_4 ;
  wire \generate_fir[22].fir_glob_inst_n_40 ;
  wire \generate_fir[22].fir_glob_inst_n_41 ;
  wire \generate_fir[22].fir_glob_inst_n_42 ;
  wire \generate_fir[22].fir_glob_inst_n_43 ;
  wire \generate_fir[22].fir_glob_inst_n_44 ;
  wire \generate_fir[22].fir_glob_inst_n_45 ;
  wire \generate_fir[22].fir_glob_inst_n_46 ;
  wire \generate_fir[22].fir_glob_inst_n_47 ;
  wire \generate_fir[22].fir_glob_inst_n_48 ;
  wire \generate_fir[22].fir_glob_inst_n_49 ;
  wire \generate_fir[22].fir_glob_inst_n_5 ;
  wire \generate_fir[22].fir_glob_inst_n_50 ;
  wire \generate_fir[22].fir_glob_inst_n_51 ;
  wire \generate_fir[22].fir_glob_inst_n_52 ;
  wire \generate_fir[22].fir_glob_inst_n_53 ;
  wire \generate_fir[22].fir_glob_inst_n_54 ;
  wire \generate_fir[22].fir_glob_inst_n_55 ;
  wire \generate_fir[22].fir_glob_inst_n_56 ;
  wire \generate_fir[22].fir_glob_inst_n_57 ;
  wire \generate_fir[22].fir_glob_inst_n_58 ;
  wire \generate_fir[22].fir_glob_inst_n_59 ;
  wire \generate_fir[22].fir_glob_inst_n_6 ;
  wire \generate_fir[22].fir_glob_inst_n_60 ;
  wire \generate_fir[22].fir_glob_inst_n_61 ;
  wire \generate_fir[22].fir_glob_inst_n_62 ;
  wire \generate_fir[22].fir_glob_inst_n_63 ;
  wire \generate_fir[22].fir_glob_inst_n_64 ;
  wire \generate_fir[22].fir_glob_inst_n_65 ;
  wire \generate_fir[22].fir_glob_inst_n_66 ;
  wire \generate_fir[22].fir_glob_inst_n_67 ;
  wire \generate_fir[22].fir_glob_inst_n_68 ;
  wire \generate_fir[22].fir_glob_inst_n_69 ;
  wire \generate_fir[22].fir_glob_inst_n_7 ;
  wire \generate_fir[22].fir_glob_inst_n_70 ;
  wire \generate_fir[22].fir_glob_inst_n_71 ;
  wire \generate_fir[22].fir_glob_inst_n_72 ;
  wire \generate_fir[22].fir_glob_inst_n_73 ;
  wire \generate_fir[22].fir_glob_inst_n_74 ;
  wire \generate_fir[22].fir_glob_inst_n_75 ;
  wire \generate_fir[22].fir_glob_inst_n_76 ;
  wire \generate_fir[22].fir_glob_inst_n_8 ;
  wire \generate_fir[22].fir_glob_inst_n_9 ;
  wire \generate_fir[23].fir_glob_inst_n_0 ;
  wire \generate_fir[23].fir_glob_inst_n_10 ;
  wire \generate_fir[23].fir_glob_inst_n_11 ;
  wire \generate_fir[23].fir_glob_inst_n_12 ;
  wire \generate_fir[23].fir_glob_inst_n_13 ;
  wire \generate_fir[23].fir_glob_inst_n_14 ;
  wire \generate_fir[23].fir_glob_inst_n_15 ;
  wire \generate_fir[23].fir_glob_inst_n_16 ;
  wire \generate_fir[23].fir_glob_inst_n_17 ;
  wire \generate_fir[23].fir_glob_inst_n_18 ;
  wire \generate_fir[23].fir_glob_inst_n_19 ;
  wire \generate_fir[23].fir_glob_inst_n_20 ;
  wire \generate_fir[23].fir_glob_inst_n_21 ;
  wire \generate_fir[23].fir_glob_inst_n_22 ;
  wire \generate_fir[23].fir_glob_inst_n_23 ;
  wire \generate_fir[23].fir_glob_inst_n_24 ;
  wire \generate_fir[23].fir_glob_inst_n_25 ;
  wire \generate_fir[23].fir_glob_inst_n_26 ;
  wire \generate_fir[23].fir_glob_inst_n_27 ;
  wire \generate_fir[23].fir_glob_inst_n_28 ;
  wire \generate_fir[23].fir_glob_inst_n_29 ;
  wire \generate_fir[23].fir_glob_inst_n_3 ;
  wire \generate_fir[23].fir_glob_inst_n_30 ;
  wire \generate_fir[23].fir_glob_inst_n_31 ;
  wire \generate_fir[23].fir_glob_inst_n_32 ;
  wire \generate_fir[23].fir_glob_inst_n_33 ;
  wire \generate_fir[23].fir_glob_inst_n_34 ;
  wire \generate_fir[23].fir_glob_inst_n_35 ;
  wire \generate_fir[23].fir_glob_inst_n_36 ;
  wire \generate_fir[23].fir_glob_inst_n_37 ;
  wire \generate_fir[23].fir_glob_inst_n_38 ;
  wire \generate_fir[23].fir_glob_inst_n_39 ;
  wire \generate_fir[23].fir_glob_inst_n_4 ;
  wire \generate_fir[23].fir_glob_inst_n_40 ;
  wire \generate_fir[23].fir_glob_inst_n_41 ;
  wire \generate_fir[23].fir_glob_inst_n_42 ;
  wire \generate_fir[23].fir_glob_inst_n_43 ;
  wire \generate_fir[23].fir_glob_inst_n_44 ;
  wire \generate_fir[23].fir_glob_inst_n_45 ;
  wire \generate_fir[23].fir_glob_inst_n_46 ;
  wire \generate_fir[23].fir_glob_inst_n_5 ;
  wire \generate_fir[23].fir_glob_inst_n_6 ;
  wire \generate_fir[23].fir_glob_inst_n_7 ;
  wire \generate_fir[23].fir_glob_inst_n_8 ;
  wire \generate_fir[23].fir_glob_inst_n_9 ;
  wire \generate_fir[24].fir_glob_inst_n_0 ;
  wire \generate_fir[24].fir_glob_inst_n_10 ;
  wire \generate_fir[24].fir_glob_inst_n_11 ;
  wire \generate_fir[24].fir_glob_inst_n_12 ;
  wire \generate_fir[24].fir_glob_inst_n_13 ;
  wire \generate_fir[24].fir_glob_inst_n_14 ;
  wire \generate_fir[24].fir_glob_inst_n_15 ;
  wire \generate_fir[24].fir_glob_inst_n_16 ;
  wire \generate_fir[24].fir_glob_inst_n_17 ;
  wire \generate_fir[24].fir_glob_inst_n_18 ;
  wire \generate_fir[24].fir_glob_inst_n_19 ;
  wire \generate_fir[24].fir_glob_inst_n_20 ;
  wire \generate_fir[24].fir_glob_inst_n_21 ;
  wire \generate_fir[24].fir_glob_inst_n_22 ;
  wire \generate_fir[24].fir_glob_inst_n_23 ;
  wire \generate_fir[24].fir_glob_inst_n_24 ;
  wire \generate_fir[24].fir_glob_inst_n_25 ;
  wire \generate_fir[24].fir_glob_inst_n_26 ;
  wire \generate_fir[24].fir_glob_inst_n_27 ;
  wire \generate_fir[24].fir_glob_inst_n_28 ;
  wire \generate_fir[24].fir_glob_inst_n_29 ;
  wire \generate_fir[24].fir_glob_inst_n_3 ;
  wire \generate_fir[24].fir_glob_inst_n_30 ;
  wire \generate_fir[24].fir_glob_inst_n_31 ;
  wire \generate_fir[24].fir_glob_inst_n_32 ;
  wire \generate_fir[24].fir_glob_inst_n_33 ;
  wire \generate_fir[24].fir_glob_inst_n_34 ;
  wire \generate_fir[24].fir_glob_inst_n_35 ;
  wire \generate_fir[24].fir_glob_inst_n_36 ;
  wire \generate_fir[24].fir_glob_inst_n_37 ;
  wire \generate_fir[24].fir_glob_inst_n_38 ;
  wire \generate_fir[24].fir_glob_inst_n_39 ;
  wire \generate_fir[24].fir_glob_inst_n_4 ;
  wire \generate_fir[24].fir_glob_inst_n_40 ;
  wire \generate_fir[24].fir_glob_inst_n_41 ;
  wire \generate_fir[24].fir_glob_inst_n_42 ;
  wire \generate_fir[24].fir_glob_inst_n_43 ;
  wire \generate_fir[24].fir_glob_inst_n_44 ;
  wire \generate_fir[24].fir_glob_inst_n_45 ;
  wire \generate_fir[24].fir_glob_inst_n_46 ;
  wire \generate_fir[24].fir_glob_inst_n_5 ;
  wire \generate_fir[24].fir_glob_inst_n_6 ;
  wire \generate_fir[24].fir_glob_inst_n_7 ;
  wire \generate_fir[24].fir_glob_inst_n_8 ;
  wire \generate_fir[24].fir_glob_inst_n_9 ;
  wire \generate_fir[25].fir_glob_inst_n_0 ;
  wire \generate_fir[25].fir_glob_inst_n_10 ;
  wire \generate_fir[25].fir_glob_inst_n_11 ;
  wire \generate_fir[25].fir_glob_inst_n_12 ;
  wire \generate_fir[25].fir_glob_inst_n_13 ;
  wire \generate_fir[25].fir_glob_inst_n_14 ;
  wire \generate_fir[25].fir_glob_inst_n_15 ;
  wire \generate_fir[25].fir_glob_inst_n_16 ;
  wire \generate_fir[25].fir_glob_inst_n_17 ;
  wire \generate_fir[25].fir_glob_inst_n_18 ;
  wire \generate_fir[25].fir_glob_inst_n_19 ;
  wire \generate_fir[25].fir_glob_inst_n_20 ;
  wire \generate_fir[25].fir_glob_inst_n_21 ;
  wire \generate_fir[25].fir_glob_inst_n_22 ;
  wire \generate_fir[25].fir_glob_inst_n_23 ;
  wire \generate_fir[25].fir_glob_inst_n_24 ;
  wire \generate_fir[25].fir_glob_inst_n_25 ;
  wire \generate_fir[25].fir_glob_inst_n_26 ;
  wire \generate_fir[25].fir_glob_inst_n_27 ;
  wire \generate_fir[25].fir_glob_inst_n_28 ;
  wire \generate_fir[25].fir_glob_inst_n_29 ;
  wire \generate_fir[25].fir_glob_inst_n_3 ;
  wire \generate_fir[25].fir_glob_inst_n_30 ;
  wire \generate_fir[25].fir_glob_inst_n_31 ;
  wire \generate_fir[25].fir_glob_inst_n_32 ;
  wire \generate_fir[25].fir_glob_inst_n_33 ;
  wire \generate_fir[25].fir_glob_inst_n_34 ;
  wire \generate_fir[25].fir_glob_inst_n_35 ;
  wire \generate_fir[25].fir_glob_inst_n_36 ;
  wire \generate_fir[25].fir_glob_inst_n_37 ;
  wire \generate_fir[25].fir_glob_inst_n_38 ;
  wire \generate_fir[25].fir_glob_inst_n_39 ;
  wire \generate_fir[25].fir_glob_inst_n_4 ;
  wire \generate_fir[25].fir_glob_inst_n_40 ;
  wire \generate_fir[25].fir_glob_inst_n_41 ;
  wire \generate_fir[25].fir_glob_inst_n_42 ;
  wire \generate_fir[25].fir_glob_inst_n_43 ;
  wire \generate_fir[25].fir_glob_inst_n_44 ;
  wire \generate_fir[25].fir_glob_inst_n_45 ;
  wire \generate_fir[25].fir_glob_inst_n_46 ;
  wire \generate_fir[25].fir_glob_inst_n_47 ;
  wire \generate_fir[25].fir_glob_inst_n_5 ;
  wire \generate_fir[25].fir_glob_inst_n_6 ;
  wire \generate_fir[25].fir_glob_inst_n_7 ;
  wire \generate_fir[25].fir_glob_inst_n_8 ;
  wire \generate_fir[25].fir_glob_inst_n_9 ;
  wire \generate_fir[26].fir_glob_inst_n_0 ;
  wire \generate_fir[26].fir_glob_inst_n_10 ;
  wire \generate_fir[26].fir_glob_inst_n_11 ;
  wire \generate_fir[26].fir_glob_inst_n_12 ;
  wire \generate_fir[26].fir_glob_inst_n_13 ;
  wire \generate_fir[26].fir_glob_inst_n_14 ;
  wire \generate_fir[26].fir_glob_inst_n_15 ;
  wire \generate_fir[26].fir_glob_inst_n_16 ;
  wire \generate_fir[26].fir_glob_inst_n_17 ;
  wire \generate_fir[26].fir_glob_inst_n_18 ;
  wire \generate_fir[26].fir_glob_inst_n_19 ;
  wire \generate_fir[26].fir_glob_inst_n_20 ;
  wire \generate_fir[26].fir_glob_inst_n_21 ;
  wire \generate_fir[26].fir_glob_inst_n_22 ;
  wire \generate_fir[26].fir_glob_inst_n_23 ;
  wire \generate_fir[26].fir_glob_inst_n_24 ;
  wire \generate_fir[26].fir_glob_inst_n_25 ;
  wire \generate_fir[26].fir_glob_inst_n_26 ;
  wire \generate_fir[26].fir_glob_inst_n_27 ;
  wire \generate_fir[26].fir_glob_inst_n_28 ;
  wire \generate_fir[26].fir_glob_inst_n_29 ;
  wire \generate_fir[26].fir_glob_inst_n_3 ;
  wire \generate_fir[26].fir_glob_inst_n_30 ;
  wire \generate_fir[26].fir_glob_inst_n_31 ;
  wire \generate_fir[26].fir_glob_inst_n_32 ;
  wire \generate_fir[26].fir_glob_inst_n_33 ;
  wire \generate_fir[26].fir_glob_inst_n_34 ;
  wire \generate_fir[26].fir_glob_inst_n_35 ;
  wire \generate_fir[26].fir_glob_inst_n_36 ;
  wire \generate_fir[26].fir_glob_inst_n_37 ;
  wire \generate_fir[26].fir_glob_inst_n_38 ;
  wire \generate_fir[26].fir_glob_inst_n_39 ;
  wire \generate_fir[26].fir_glob_inst_n_4 ;
  wire \generate_fir[26].fir_glob_inst_n_40 ;
  wire \generate_fir[26].fir_glob_inst_n_41 ;
  wire \generate_fir[26].fir_glob_inst_n_42 ;
  wire \generate_fir[26].fir_glob_inst_n_43 ;
  wire \generate_fir[26].fir_glob_inst_n_44 ;
  wire \generate_fir[26].fir_glob_inst_n_45 ;
  wire \generate_fir[26].fir_glob_inst_n_46 ;
  wire \generate_fir[26].fir_glob_inst_n_5 ;
  wire \generate_fir[26].fir_glob_inst_n_6 ;
  wire \generate_fir[26].fir_glob_inst_n_7 ;
  wire \generate_fir[26].fir_glob_inst_n_8 ;
  wire \generate_fir[26].fir_glob_inst_n_9 ;
  wire \generate_fir[27].fir_glob_inst_n_0 ;
  wire \generate_fir[27].fir_glob_inst_n_10 ;
  wire \generate_fir[27].fir_glob_inst_n_11 ;
  wire \generate_fir[27].fir_glob_inst_n_12 ;
  wire \generate_fir[27].fir_glob_inst_n_13 ;
  wire \generate_fir[27].fir_glob_inst_n_14 ;
  wire \generate_fir[27].fir_glob_inst_n_15 ;
  wire \generate_fir[27].fir_glob_inst_n_16 ;
  wire \generate_fir[27].fir_glob_inst_n_17 ;
  wire \generate_fir[27].fir_glob_inst_n_18 ;
  wire \generate_fir[27].fir_glob_inst_n_19 ;
  wire \generate_fir[27].fir_glob_inst_n_20 ;
  wire \generate_fir[27].fir_glob_inst_n_21 ;
  wire \generate_fir[27].fir_glob_inst_n_22 ;
  wire \generate_fir[27].fir_glob_inst_n_23 ;
  wire \generate_fir[27].fir_glob_inst_n_24 ;
  wire \generate_fir[27].fir_glob_inst_n_25 ;
  wire \generate_fir[27].fir_glob_inst_n_26 ;
  wire \generate_fir[27].fir_glob_inst_n_27 ;
  wire \generate_fir[27].fir_glob_inst_n_28 ;
  wire \generate_fir[27].fir_glob_inst_n_29 ;
  wire \generate_fir[27].fir_glob_inst_n_3 ;
  wire \generate_fir[27].fir_glob_inst_n_30 ;
  wire \generate_fir[27].fir_glob_inst_n_31 ;
  wire \generate_fir[27].fir_glob_inst_n_32 ;
  wire \generate_fir[27].fir_glob_inst_n_33 ;
  wire \generate_fir[27].fir_glob_inst_n_34 ;
  wire \generate_fir[27].fir_glob_inst_n_35 ;
  wire \generate_fir[27].fir_glob_inst_n_36 ;
  wire \generate_fir[27].fir_glob_inst_n_37 ;
  wire \generate_fir[27].fir_glob_inst_n_38 ;
  wire \generate_fir[27].fir_glob_inst_n_39 ;
  wire \generate_fir[27].fir_glob_inst_n_4 ;
  wire \generate_fir[27].fir_glob_inst_n_40 ;
  wire \generate_fir[27].fir_glob_inst_n_41 ;
  wire \generate_fir[27].fir_glob_inst_n_42 ;
  wire \generate_fir[27].fir_glob_inst_n_43 ;
  wire \generate_fir[27].fir_glob_inst_n_44 ;
  wire \generate_fir[27].fir_glob_inst_n_45 ;
  wire \generate_fir[27].fir_glob_inst_n_46 ;
  wire \generate_fir[27].fir_glob_inst_n_47 ;
  wire \generate_fir[27].fir_glob_inst_n_5 ;
  wire \generate_fir[27].fir_glob_inst_n_6 ;
  wire \generate_fir[27].fir_glob_inst_n_7 ;
  wire \generate_fir[27].fir_glob_inst_n_8 ;
  wire \generate_fir[27].fir_glob_inst_n_9 ;
  wire \generate_fir[28].fir_glob_inst_n_0 ;
  wire \generate_fir[28].fir_glob_inst_n_10 ;
  wire \generate_fir[28].fir_glob_inst_n_11 ;
  wire \generate_fir[28].fir_glob_inst_n_12 ;
  wire \generate_fir[28].fir_glob_inst_n_13 ;
  wire \generate_fir[28].fir_glob_inst_n_14 ;
  wire \generate_fir[28].fir_glob_inst_n_15 ;
  wire \generate_fir[28].fir_glob_inst_n_16 ;
  wire \generate_fir[28].fir_glob_inst_n_17 ;
  wire \generate_fir[28].fir_glob_inst_n_18 ;
  wire \generate_fir[28].fir_glob_inst_n_19 ;
  wire \generate_fir[28].fir_glob_inst_n_20 ;
  wire \generate_fir[28].fir_glob_inst_n_21 ;
  wire \generate_fir[28].fir_glob_inst_n_22 ;
  wire \generate_fir[28].fir_glob_inst_n_23 ;
  wire \generate_fir[28].fir_glob_inst_n_24 ;
  wire \generate_fir[28].fir_glob_inst_n_25 ;
  wire \generate_fir[28].fir_glob_inst_n_26 ;
  wire \generate_fir[28].fir_glob_inst_n_27 ;
  wire \generate_fir[28].fir_glob_inst_n_28 ;
  wire \generate_fir[28].fir_glob_inst_n_29 ;
  wire \generate_fir[28].fir_glob_inst_n_3 ;
  wire \generate_fir[28].fir_glob_inst_n_30 ;
  wire \generate_fir[28].fir_glob_inst_n_31 ;
  wire \generate_fir[28].fir_glob_inst_n_32 ;
  wire \generate_fir[28].fir_glob_inst_n_33 ;
  wire \generate_fir[28].fir_glob_inst_n_34 ;
  wire \generate_fir[28].fir_glob_inst_n_35 ;
  wire \generate_fir[28].fir_glob_inst_n_36 ;
  wire \generate_fir[28].fir_glob_inst_n_37 ;
  wire \generate_fir[28].fir_glob_inst_n_38 ;
  wire \generate_fir[28].fir_glob_inst_n_39 ;
  wire \generate_fir[28].fir_glob_inst_n_4 ;
  wire \generate_fir[28].fir_glob_inst_n_40 ;
  wire \generate_fir[28].fir_glob_inst_n_41 ;
  wire \generate_fir[28].fir_glob_inst_n_42 ;
  wire \generate_fir[28].fir_glob_inst_n_43 ;
  wire \generate_fir[28].fir_glob_inst_n_44 ;
  wire \generate_fir[28].fir_glob_inst_n_45 ;
  wire \generate_fir[28].fir_glob_inst_n_46 ;
  wire \generate_fir[28].fir_glob_inst_n_47 ;
  wire \generate_fir[28].fir_glob_inst_n_5 ;
  wire \generate_fir[28].fir_glob_inst_n_6 ;
  wire \generate_fir[28].fir_glob_inst_n_7 ;
  wire \generate_fir[28].fir_glob_inst_n_8 ;
  wire \generate_fir[28].fir_glob_inst_n_9 ;
  wire \generate_fir[29].fir_glob_inst_n_0 ;
  wire \generate_fir[29].fir_glob_inst_n_10 ;
  wire \generate_fir[29].fir_glob_inst_n_11 ;
  wire \generate_fir[29].fir_glob_inst_n_12 ;
  wire \generate_fir[29].fir_glob_inst_n_13 ;
  wire \generate_fir[29].fir_glob_inst_n_14 ;
  wire \generate_fir[29].fir_glob_inst_n_15 ;
  wire \generate_fir[29].fir_glob_inst_n_16 ;
  wire \generate_fir[29].fir_glob_inst_n_17 ;
  wire \generate_fir[29].fir_glob_inst_n_18 ;
  wire \generate_fir[29].fir_glob_inst_n_19 ;
  wire \generate_fir[29].fir_glob_inst_n_20 ;
  wire \generate_fir[29].fir_glob_inst_n_21 ;
  wire \generate_fir[29].fir_glob_inst_n_22 ;
  wire \generate_fir[29].fir_glob_inst_n_23 ;
  wire \generate_fir[29].fir_glob_inst_n_24 ;
  wire \generate_fir[29].fir_glob_inst_n_25 ;
  wire \generate_fir[29].fir_glob_inst_n_26 ;
  wire \generate_fir[29].fir_glob_inst_n_27 ;
  wire \generate_fir[29].fir_glob_inst_n_28 ;
  wire \generate_fir[29].fir_glob_inst_n_29 ;
  wire \generate_fir[29].fir_glob_inst_n_3 ;
  wire \generate_fir[29].fir_glob_inst_n_30 ;
  wire \generate_fir[29].fir_glob_inst_n_31 ;
  wire \generate_fir[29].fir_glob_inst_n_32 ;
  wire \generate_fir[29].fir_glob_inst_n_33 ;
  wire \generate_fir[29].fir_glob_inst_n_34 ;
  wire \generate_fir[29].fir_glob_inst_n_35 ;
  wire \generate_fir[29].fir_glob_inst_n_36 ;
  wire \generate_fir[29].fir_glob_inst_n_37 ;
  wire \generate_fir[29].fir_glob_inst_n_38 ;
  wire \generate_fir[29].fir_glob_inst_n_39 ;
  wire \generate_fir[29].fir_glob_inst_n_4 ;
  wire \generate_fir[29].fir_glob_inst_n_40 ;
  wire \generate_fir[29].fir_glob_inst_n_41 ;
  wire \generate_fir[29].fir_glob_inst_n_42 ;
  wire \generate_fir[29].fir_glob_inst_n_43 ;
  wire \generate_fir[29].fir_glob_inst_n_44 ;
  wire \generate_fir[29].fir_glob_inst_n_45 ;
  wire \generate_fir[29].fir_glob_inst_n_46 ;
  wire \generate_fir[29].fir_glob_inst_n_5 ;
  wire \generate_fir[29].fir_glob_inst_n_6 ;
  wire \generate_fir[29].fir_glob_inst_n_7 ;
  wire \generate_fir[29].fir_glob_inst_n_8 ;
  wire \generate_fir[29].fir_glob_inst_n_9 ;
  wire \generate_fir[2].fir_glob_inst_n_0 ;
  wire \generate_fir[2].fir_glob_inst_n_10 ;
  wire \generate_fir[2].fir_glob_inst_n_11 ;
  wire \generate_fir[2].fir_glob_inst_n_12 ;
  wire \generate_fir[2].fir_glob_inst_n_13 ;
  wire \generate_fir[2].fir_glob_inst_n_14 ;
  wire \generate_fir[2].fir_glob_inst_n_15 ;
  wire \generate_fir[2].fir_glob_inst_n_16 ;
  wire \generate_fir[2].fir_glob_inst_n_17 ;
  wire \generate_fir[2].fir_glob_inst_n_18 ;
  wire \generate_fir[2].fir_glob_inst_n_19 ;
  wire \generate_fir[2].fir_glob_inst_n_20 ;
  wire \generate_fir[2].fir_glob_inst_n_21 ;
  wire \generate_fir[2].fir_glob_inst_n_22 ;
  wire \generate_fir[2].fir_glob_inst_n_23 ;
  wire \generate_fir[2].fir_glob_inst_n_24 ;
  wire \generate_fir[2].fir_glob_inst_n_25 ;
  wire \generate_fir[2].fir_glob_inst_n_26 ;
  wire \generate_fir[2].fir_glob_inst_n_27 ;
  wire \generate_fir[2].fir_glob_inst_n_28 ;
  wire \generate_fir[2].fir_glob_inst_n_29 ;
  wire \generate_fir[2].fir_glob_inst_n_3 ;
  wire \generate_fir[2].fir_glob_inst_n_30 ;
  wire \generate_fir[2].fir_glob_inst_n_31 ;
  wire \generate_fir[2].fir_glob_inst_n_32 ;
  wire \generate_fir[2].fir_glob_inst_n_33 ;
  wire \generate_fir[2].fir_glob_inst_n_34 ;
  wire \generate_fir[2].fir_glob_inst_n_35 ;
  wire \generate_fir[2].fir_glob_inst_n_36 ;
  wire \generate_fir[2].fir_glob_inst_n_37 ;
  wire \generate_fir[2].fir_glob_inst_n_38 ;
  wire \generate_fir[2].fir_glob_inst_n_39 ;
  wire \generate_fir[2].fir_glob_inst_n_4 ;
  wire \generate_fir[2].fir_glob_inst_n_40 ;
  wire \generate_fir[2].fir_glob_inst_n_41 ;
  wire \generate_fir[2].fir_glob_inst_n_42 ;
  wire \generate_fir[2].fir_glob_inst_n_43 ;
  wire \generate_fir[2].fir_glob_inst_n_44 ;
  wire \generate_fir[2].fir_glob_inst_n_45 ;
  wire \generate_fir[2].fir_glob_inst_n_46 ;
  wire \generate_fir[2].fir_glob_inst_n_5 ;
  wire \generate_fir[2].fir_glob_inst_n_6 ;
  wire \generate_fir[2].fir_glob_inst_n_7 ;
  wire \generate_fir[2].fir_glob_inst_n_8 ;
  wire \generate_fir[2].fir_glob_inst_n_9 ;
  wire \generate_fir[30].fir_glob_inst_n_0 ;
  wire \generate_fir[30].fir_glob_inst_n_10 ;
  wire \generate_fir[30].fir_glob_inst_n_11 ;
  wire \generate_fir[30].fir_glob_inst_n_12 ;
  wire \generate_fir[30].fir_glob_inst_n_13 ;
  wire \generate_fir[30].fir_glob_inst_n_14 ;
  wire \generate_fir[30].fir_glob_inst_n_15 ;
  wire \generate_fir[30].fir_glob_inst_n_16 ;
  wire \generate_fir[30].fir_glob_inst_n_17 ;
  wire \generate_fir[30].fir_glob_inst_n_18 ;
  wire \generate_fir[30].fir_glob_inst_n_19 ;
  wire \generate_fir[30].fir_glob_inst_n_20 ;
  wire \generate_fir[30].fir_glob_inst_n_21 ;
  wire \generate_fir[30].fir_glob_inst_n_22 ;
  wire \generate_fir[30].fir_glob_inst_n_23 ;
  wire \generate_fir[30].fir_glob_inst_n_24 ;
  wire \generate_fir[30].fir_glob_inst_n_25 ;
  wire \generate_fir[30].fir_glob_inst_n_26 ;
  wire \generate_fir[30].fir_glob_inst_n_27 ;
  wire \generate_fir[30].fir_glob_inst_n_28 ;
  wire \generate_fir[30].fir_glob_inst_n_29 ;
  wire \generate_fir[30].fir_glob_inst_n_3 ;
  wire \generate_fir[30].fir_glob_inst_n_30 ;
  wire \generate_fir[30].fir_glob_inst_n_31 ;
  wire \generate_fir[30].fir_glob_inst_n_32 ;
  wire \generate_fir[30].fir_glob_inst_n_33 ;
  wire \generate_fir[30].fir_glob_inst_n_34 ;
  wire \generate_fir[30].fir_glob_inst_n_35 ;
  wire \generate_fir[30].fir_glob_inst_n_36 ;
  wire \generate_fir[30].fir_glob_inst_n_37 ;
  wire \generate_fir[30].fir_glob_inst_n_38 ;
  wire \generate_fir[30].fir_glob_inst_n_39 ;
  wire \generate_fir[30].fir_glob_inst_n_4 ;
  wire \generate_fir[30].fir_glob_inst_n_40 ;
  wire \generate_fir[30].fir_glob_inst_n_41 ;
  wire \generate_fir[30].fir_glob_inst_n_42 ;
  wire \generate_fir[30].fir_glob_inst_n_43 ;
  wire \generate_fir[30].fir_glob_inst_n_44 ;
  wire \generate_fir[30].fir_glob_inst_n_45 ;
  wire \generate_fir[30].fir_glob_inst_n_46 ;
  wire \generate_fir[30].fir_glob_inst_n_47 ;
  wire \generate_fir[30].fir_glob_inst_n_5 ;
  wire \generate_fir[30].fir_glob_inst_n_6 ;
  wire \generate_fir[30].fir_glob_inst_n_7 ;
  wire \generate_fir[30].fir_glob_inst_n_8 ;
  wire \generate_fir[30].fir_glob_inst_n_9 ;
  wire \generate_fir[31].fir_glob_inst_n_0 ;
  wire \generate_fir[31].fir_glob_inst_n_10 ;
  wire \generate_fir[31].fir_glob_inst_n_11 ;
  wire \generate_fir[31].fir_glob_inst_n_12 ;
  wire \generate_fir[31].fir_glob_inst_n_13 ;
  wire \generate_fir[31].fir_glob_inst_n_14 ;
  wire \generate_fir[31].fir_glob_inst_n_15 ;
  wire \generate_fir[31].fir_glob_inst_n_16 ;
  wire \generate_fir[31].fir_glob_inst_n_17 ;
  wire \generate_fir[31].fir_glob_inst_n_18 ;
  wire \generate_fir[31].fir_glob_inst_n_19 ;
  wire \generate_fir[31].fir_glob_inst_n_20 ;
  wire \generate_fir[31].fir_glob_inst_n_21 ;
  wire \generate_fir[31].fir_glob_inst_n_22 ;
  wire \generate_fir[31].fir_glob_inst_n_23 ;
  wire \generate_fir[31].fir_glob_inst_n_24 ;
  wire \generate_fir[31].fir_glob_inst_n_25 ;
  wire \generate_fir[31].fir_glob_inst_n_26 ;
  wire \generate_fir[31].fir_glob_inst_n_27 ;
  wire \generate_fir[31].fir_glob_inst_n_28 ;
  wire \generate_fir[31].fir_glob_inst_n_29 ;
  wire \generate_fir[31].fir_glob_inst_n_3 ;
  wire \generate_fir[31].fir_glob_inst_n_30 ;
  wire \generate_fir[31].fir_glob_inst_n_31 ;
  wire \generate_fir[31].fir_glob_inst_n_32 ;
  wire \generate_fir[31].fir_glob_inst_n_33 ;
  wire \generate_fir[31].fir_glob_inst_n_34 ;
  wire \generate_fir[31].fir_glob_inst_n_35 ;
  wire \generate_fir[31].fir_glob_inst_n_36 ;
  wire \generate_fir[31].fir_glob_inst_n_37 ;
  wire \generate_fir[31].fir_glob_inst_n_38 ;
  wire \generate_fir[31].fir_glob_inst_n_39 ;
  wire \generate_fir[31].fir_glob_inst_n_4 ;
  wire \generate_fir[31].fir_glob_inst_n_40 ;
  wire \generate_fir[31].fir_glob_inst_n_41 ;
  wire \generate_fir[31].fir_glob_inst_n_42 ;
  wire \generate_fir[31].fir_glob_inst_n_43 ;
  wire \generate_fir[31].fir_glob_inst_n_44 ;
  wire \generate_fir[31].fir_glob_inst_n_45 ;
  wire \generate_fir[31].fir_glob_inst_n_46 ;
  wire \generate_fir[31].fir_glob_inst_n_5 ;
  wire \generate_fir[31].fir_glob_inst_n_6 ;
  wire \generate_fir[31].fir_glob_inst_n_7 ;
  wire \generate_fir[31].fir_glob_inst_n_8 ;
  wire \generate_fir[31].fir_glob_inst_n_9 ;
  wire \generate_fir[32].fir_glob_inst_n_0 ;
  wire \generate_fir[32].fir_glob_inst_n_10 ;
  wire \generate_fir[32].fir_glob_inst_n_11 ;
  wire \generate_fir[32].fir_glob_inst_n_12 ;
  wire \generate_fir[32].fir_glob_inst_n_13 ;
  wire \generate_fir[32].fir_glob_inst_n_14 ;
  wire \generate_fir[32].fir_glob_inst_n_15 ;
  wire \generate_fir[32].fir_glob_inst_n_16 ;
  wire \generate_fir[32].fir_glob_inst_n_17 ;
  wire \generate_fir[32].fir_glob_inst_n_18 ;
  wire \generate_fir[32].fir_glob_inst_n_19 ;
  wire \generate_fir[32].fir_glob_inst_n_20 ;
  wire \generate_fir[32].fir_glob_inst_n_21 ;
  wire \generate_fir[32].fir_glob_inst_n_22 ;
  wire \generate_fir[32].fir_glob_inst_n_23 ;
  wire \generate_fir[32].fir_glob_inst_n_24 ;
  wire \generate_fir[32].fir_glob_inst_n_25 ;
  wire \generate_fir[32].fir_glob_inst_n_26 ;
  wire \generate_fir[32].fir_glob_inst_n_27 ;
  wire \generate_fir[32].fir_glob_inst_n_28 ;
  wire \generate_fir[32].fir_glob_inst_n_29 ;
  wire \generate_fir[32].fir_glob_inst_n_3 ;
  wire \generate_fir[32].fir_glob_inst_n_30 ;
  wire \generate_fir[32].fir_glob_inst_n_31 ;
  wire \generate_fir[32].fir_glob_inst_n_32 ;
  wire \generate_fir[32].fir_glob_inst_n_33 ;
  wire \generate_fir[32].fir_glob_inst_n_34 ;
  wire \generate_fir[32].fir_glob_inst_n_35 ;
  wire \generate_fir[32].fir_glob_inst_n_36 ;
  wire \generate_fir[32].fir_glob_inst_n_37 ;
  wire \generate_fir[32].fir_glob_inst_n_38 ;
  wire \generate_fir[32].fir_glob_inst_n_39 ;
  wire \generate_fir[32].fir_glob_inst_n_4 ;
  wire \generate_fir[32].fir_glob_inst_n_40 ;
  wire \generate_fir[32].fir_glob_inst_n_41 ;
  wire \generate_fir[32].fir_glob_inst_n_42 ;
  wire \generate_fir[32].fir_glob_inst_n_43 ;
  wire \generate_fir[32].fir_glob_inst_n_44 ;
  wire \generate_fir[32].fir_glob_inst_n_45 ;
  wire \generate_fir[32].fir_glob_inst_n_46 ;
  wire \generate_fir[32].fir_glob_inst_n_47 ;
  wire \generate_fir[32].fir_glob_inst_n_5 ;
  wire \generate_fir[32].fir_glob_inst_n_6 ;
  wire \generate_fir[32].fir_glob_inst_n_7 ;
  wire \generate_fir[32].fir_glob_inst_n_8 ;
  wire \generate_fir[32].fir_glob_inst_n_9 ;
  wire \generate_fir[33].fir_glob_inst_n_0 ;
  wire \generate_fir[33].fir_glob_inst_n_10 ;
  wire \generate_fir[33].fir_glob_inst_n_11 ;
  wire \generate_fir[33].fir_glob_inst_n_12 ;
  wire \generate_fir[33].fir_glob_inst_n_13 ;
  wire \generate_fir[33].fir_glob_inst_n_14 ;
  wire \generate_fir[33].fir_glob_inst_n_15 ;
  wire \generate_fir[33].fir_glob_inst_n_16 ;
  wire \generate_fir[33].fir_glob_inst_n_17 ;
  wire \generate_fir[33].fir_glob_inst_n_18 ;
  wire \generate_fir[33].fir_glob_inst_n_19 ;
  wire \generate_fir[33].fir_glob_inst_n_20 ;
  wire \generate_fir[33].fir_glob_inst_n_21 ;
  wire \generate_fir[33].fir_glob_inst_n_22 ;
  wire \generate_fir[33].fir_glob_inst_n_23 ;
  wire \generate_fir[33].fir_glob_inst_n_24 ;
  wire \generate_fir[33].fir_glob_inst_n_25 ;
  wire \generate_fir[33].fir_glob_inst_n_26 ;
  wire \generate_fir[33].fir_glob_inst_n_27 ;
  wire \generate_fir[33].fir_glob_inst_n_28 ;
  wire \generate_fir[33].fir_glob_inst_n_29 ;
  wire \generate_fir[33].fir_glob_inst_n_3 ;
  wire \generate_fir[33].fir_glob_inst_n_30 ;
  wire \generate_fir[33].fir_glob_inst_n_31 ;
  wire \generate_fir[33].fir_glob_inst_n_32 ;
  wire \generate_fir[33].fir_glob_inst_n_33 ;
  wire \generate_fir[33].fir_glob_inst_n_34 ;
  wire \generate_fir[33].fir_glob_inst_n_35 ;
  wire \generate_fir[33].fir_glob_inst_n_36 ;
  wire \generate_fir[33].fir_glob_inst_n_37 ;
  wire \generate_fir[33].fir_glob_inst_n_38 ;
  wire \generate_fir[33].fir_glob_inst_n_39 ;
  wire \generate_fir[33].fir_glob_inst_n_4 ;
  wire \generate_fir[33].fir_glob_inst_n_40 ;
  wire \generate_fir[33].fir_glob_inst_n_41 ;
  wire \generate_fir[33].fir_glob_inst_n_42 ;
  wire \generate_fir[33].fir_glob_inst_n_43 ;
  wire \generate_fir[33].fir_glob_inst_n_44 ;
  wire \generate_fir[33].fir_glob_inst_n_45 ;
  wire \generate_fir[33].fir_glob_inst_n_46 ;
  wire \generate_fir[33].fir_glob_inst_n_5 ;
  wire \generate_fir[33].fir_glob_inst_n_6 ;
  wire \generate_fir[33].fir_glob_inst_n_7 ;
  wire \generate_fir[33].fir_glob_inst_n_8 ;
  wire \generate_fir[33].fir_glob_inst_n_9 ;
  wire \generate_fir[34].fir_glob_inst_n_0 ;
  wire \generate_fir[34].fir_glob_inst_n_10 ;
  wire \generate_fir[34].fir_glob_inst_n_11 ;
  wire \generate_fir[34].fir_glob_inst_n_12 ;
  wire \generate_fir[34].fir_glob_inst_n_13 ;
  wire \generate_fir[34].fir_glob_inst_n_14 ;
  wire \generate_fir[34].fir_glob_inst_n_15 ;
  wire \generate_fir[34].fir_glob_inst_n_16 ;
  wire \generate_fir[34].fir_glob_inst_n_17 ;
  wire \generate_fir[34].fir_glob_inst_n_18 ;
  wire \generate_fir[34].fir_glob_inst_n_19 ;
  wire \generate_fir[34].fir_glob_inst_n_20 ;
  wire \generate_fir[34].fir_glob_inst_n_21 ;
  wire \generate_fir[34].fir_glob_inst_n_22 ;
  wire \generate_fir[34].fir_glob_inst_n_23 ;
  wire \generate_fir[34].fir_glob_inst_n_24 ;
  wire \generate_fir[34].fir_glob_inst_n_25 ;
  wire \generate_fir[34].fir_glob_inst_n_26 ;
  wire \generate_fir[34].fir_glob_inst_n_27 ;
  wire \generate_fir[34].fir_glob_inst_n_28 ;
  wire \generate_fir[34].fir_glob_inst_n_29 ;
  wire \generate_fir[34].fir_glob_inst_n_30 ;
  wire \generate_fir[34].fir_glob_inst_n_31 ;
  wire \generate_fir[34].fir_glob_inst_n_32 ;
  wire \generate_fir[34].fir_glob_inst_n_33 ;
  wire \generate_fir[34].fir_glob_inst_n_34 ;
  wire \generate_fir[34].fir_glob_inst_n_35 ;
  wire \generate_fir[34].fir_glob_inst_n_36 ;
  wire \generate_fir[34].fir_glob_inst_n_37 ;
  wire \generate_fir[34].fir_glob_inst_n_38 ;
  wire \generate_fir[34].fir_glob_inst_n_39 ;
  wire \generate_fir[34].fir_glob_inst_n_40 ;
  wire \generate_fir[34].fir_glob_inst_n_41 ;
  wire \generate_fir[34].fir_glob_inst_n_42 ;
  wire \generate_fir[34].fir_glob_inst_n_43 ;
  wire \generate_fir[34].fir_glob_inst_n_44 ;
  wire \generate_fir[34].fir_glob_inst_n_45 ;
  wire \generate_fir[34].fir_glob_inst_n_46 ;
  wire \generate_fir[34].fir_glob_inst_n_47 ;
  wire \generate_fir[34].fir_glob_inst_n_48 ;
  wire \generate_fir[34].fir_glob_inst_n_49 ;
  wire \generate_fir[34].fir_glob_inst_n_5 ;
  wire \generate_fir[34].fir_glob_inst_n_6 ;
  wire \generate_fir[34].fir_glob_inst_n_7 ;
  wire \generate_fir[34].fir_glob_inst_n_8 ;
  wire \generate_fir[34].fir_glob_inst_n_9 ;
  wire \generate_fir[35].fir_glob_inst_n_0 ;
  wire \generate_fir[35].fir_glob_inst_n_10 ;
  wire \generate_fir[35].fir_glob_inst_n_11 ;
  wire \generate_fir[35].fir_glob_inst_n_12 ;
  wire \generate_fir[35].fir_glob_inst_n_13 ;
  wire \generate_fir[35].fir_glob_inst_n_14 ;
  wire \generate_fir[35].fir_glob_inst_n_15 ;
  wire \generate_fir[35].fir_glob_inst_n_16 ;
  wire \generate_fir[35].fir_glob_inst_n_17 ;
  wire \generate_fir[35].fir_glob_inst_n_18 ;
  wire \generate_fir[35].fir_glob_inst_n_19 ;
  wire \generate_fir[35].fir_glob_inst_n_20 ;
  wire \generate_fir[35].fir_glob_inst_n_21 ;
  wire \generate_fir[35].fir_glob_inst_n_22 ;
  wire \generate_fir[35].fir_glob_inst_n_23 ;
  wire \generate_fir[35].fir_glob_inst_n_24 ;
  wire \generate_fir[35].fir_glob_inst_n_25 ;
  wire \generate_fir[35].fir_glob_inst_n_26 ;
  wire \generate_fir[35].fir_glob_inst_n_27 ;
  wire \generate_fir[35].fir_glob_inst_n_28 ;
  wire \generate_fir[35].fir_glob_inst_n_29 ;
  wire \generate_fir[35].fir_glob_inst_n_3 ;
  wire \generate_fir[35].fir_glob_inst_n_30 ;
  wire \generate_fir[35].fir_glob_inst_n_31 ;
  wire \generate_fir[35].fir_glob_inst_n_32 ;
  wire \generate_fir[35].fir_glob_inst_n_33 ;
  wire \generate_fir[35].fir_glob_inst_n_34 ;
  wire \generate_fir[35].fir_glob_inst_n_35 ;
  wire \generate_fir[35].fir_glob_inst_n_36 ;
  wire \generate_fir[35].fir_glob_inst_n_37 ;
  wire \generate_fir[35].fir_glob_inst_n_38 ;
  wire \generate_fir[35].fir_glob_inst_n_39 ;
  wire \generate_fir[35].fir_glob_inst_n_4 ;
  wire \generate_fir[35].fir_glob_inst_n_40 ;
  wire \generate_fir[35].fir_glob_inst_n_41 ;
  wire \generate_fir[35].fir_glob_inst_n_42 ;
  wire \generate_fir[35].fir_glob_inst_n_43 ;
  wire \generate_fir[35].fir_glob_inst_n_44 ;
  wire \generate_fir[35].fir_glob_inst_n_45 ;
  wire \generate_fir[35].fir_glob_inst_n_46 ;
  wire \generate_fir[35].fir_glob_inst_n_47 ;
  wire \generate_fir[35].fir_glob_inst_n_5 ;
  wire \generate_fir[35].fir_glob_inst_n_6 ;
  wire \generate_fir[35].fir_glob_inst_n_7 ;
  wire \generate_fir[35].fir_glob_inst_n_8 ;
  wire \generate_fir[35].fir_glob_inst_n_9 ;
  wire \generate_fir[36].fir_glob_inst_n_0 ;
  wire \generate_fir[36].fir_glob_inst_n_10 ;
  wire \generate_fir[36].fir_glob_inst_n_11 ;
  wire \generate_fir[36].fir_glob_inst_n_12 ;
  wire \generate_fir[36].fir_glob_inst_n_13 ;
  wire \generate_fir[36].fir_glob_inst_n_14 ;
  wire \generate_fir[36].fir_glob_inst_n_15 ;
  wire \generate_fir[36].fir_glob_inst_n_16 ;
  wire \generate_fir[36].fir_glob_inst_n_17 ;
  wire \generate_fir[36].fir_glob_inst_n_18 ;
  wire \generate_fir[36].fir_glob_inst_n_19 ;
  wire \generate_fir[36].fir_glob_inst_n_20 ;
  wire \generate_fir[36].fir_glob_inst_n_21 ;
  wire \generate_fir[36].fir_glob_inst_n_22 ;
  wire \generate_fir[36].fir_glob_inst_n_23 ;
  wire \generate_fir[36].fir_glob_inst_n_24 ;
  wire \generate_fir[36].fir_glob_inst_n_25 ;
  wire \generate_fir[36].fir_glob_inst_n_26 ;
  wire \generate_fir[36].fir_glob_inst_n_27 ;
  wire \generate_fir[36].fir_glob_inst_n_28 ;
  wire \generate_fir[36].fir_glob_inst_n_29 ;
  wire \generate_fir[36].fir_glob_inst_n_3 ;
  wire \generate_fir[36].fir_glob_inst_n_30 ;
  wire \generate_fir[36].fir_glob_inst_n_31 ;
  wire \generate_fir[36].fir_glob_inst_n_32 ;
  wire \generate_fir[36].fir_glob_inst_n_33 ;
  wire \generate_fir[36].fir_glob_inst_n_34 ;
  wire \generate_fir[36].fir_glob_inst_n_35 ;
  wire \generate_fir[36].fir_glob_inst_n_36 ;
  wire \generate_fir[36].fir_glob_inst_n_37 ;
  wire \generate_fir[36].fir_glob_inst_n_38 ;
  wire \generate_fir[36].fir_glob_inst_n_39 ;
  wire \generate_fir[36].fir_glob_inst_n_4 ;
  wire \generate_fir[36].fir_glob_inst_n_40 ;
  wire \generate_fir[36].fir_glob_inst_n_41 ;
  wire \generate_fir[36].fir_glob_inst_n_42 ;
  wire \generate_fir[36].fir_glob_inst_n_43 ;
  wire \generate_fir[36].fir_glob_inst_n_44 ;
  wire \generate_fir[36].fir_glob_inst_n_45 ;
  wire \generate_fir[36].fir_glob_inst_n_46 ;
  wire \generate_fir[36].fir_glob_inst_n_5 ;
  wire \generate_fir[36].fir_glob_inst_n_6 ;
  wire \generate_fir[36].fir_glob_inst_n_7 ;
  wire \generate_fir[36].fir_glob_inst_n_8 ;
  wire \generate_fir[36].fir_glob_inst_n_9 ;
  wire \generate_fir[37].fir_glob_inst_n_0 ;
  wire \generate_fir[37].fir_glob_inst_n_10 ;
  wire \generate_fir[37].fir_glob_inst_n_11 ;
  wire \generate_fir[37].fir_glob_inst_n_12 ;
  wire \generate_fir[37].fir_glob_inst_n_13 ;
  wire \generate_fir[37].fir_glob_inst_n_14 ;
  wire \generate_fir[37].fir_glob_inst_n_15 ;
  wire \generate_fir[37].fir_glob_inst_n_16 ;
  wire \generate_fir[37].fir_glob_inst_n_17 ;
  wire \generate_fir[37].fir_glob_inst_n_18 ;
  wire \generate_fir[37].fir_glob_inst_n_19 ;
  wire \generate_fir[37].fir_glob_inst_n_20 ;
  wire \generate_fir[37].fir_glob_inst_n_21 ;
  wire \generate_fir[37].fir_glob_inst_n_22 ;
  wire \generate_fir[37].fir_glob_inst_n_23 ;
  wire \generate_fir[37].fir_glob_inst_n_24 ;
  wire \generate_fir[37].fir_glob_inst_n_25 ;
  wire \generate_fir[37].fir_glob_inst_n_26 ;
  wire \generate_fir[37].fir_glob_inst_n_27 ;
  wire \generate_fir[37].fir_glob_inst_n_28 ;
  wire \generate_fir[37].fir_glob_inst_n_29 ;
  wire \generate_fir[37].fir_glob_inst_n_3 ;
  wire \generate_fir[37].fir_glob_inst_n_30 ;
  wire \generate_fir[37].fir_glob_inst_n_31 ;
  wire \generate_fir[37].fir_glob_inst_n_32 ;
  wire \generate_fir[37].fir_glob_inst_n_33 ;
  wire \generate_fir[37].fir_glob_inst_n_34 ;
  wire \generate_fir[37].fir_glob_inst_n_35 ;
  wire \generate_fir[37].fir_glob_inst_n_36 ;
  wire \generate_fir[37].fir_glob_inst_n_37 ;
  wire \generate_fir[37].fir_glob_inst_n_38 ;
  wire \generate_fir[37].fir_glob_inst_n_39 ;
  wire \generate_fir[37].fir_glob_inst_n_4 ;
  wire \generate_fir[37].fir_glob_inst_n_40 ;
  wire \generate_fir[37].fir_glob_inst_n_41 ;
  wire \generate_fir[37].fir_glob_inst_n_42 ;
  wire \generate_fir[37].fir_glob_inst_n_43 ;
  wire \generate_fir[37].fir_glob_inst_n_44 ;
  wire \generate_fir[37].fir_glob_inst_n_45 ;
  wire \generate_fir[37].fir_glob_inst_n_46 ;
  wire \generate_fir[37].fir_glob_inst_n_5 ;
  wire \generate_fir[37].fir_glob_inst_n_6 ;
  wire \generate_fir[37].fir_glob_inst_n_7 ;
  wire \generate_fir[37].fir_glob_inst_n_8 ;
  wire \generate_fir[37].fir_glob_inst_n_9 ;
  wire \generate_fir[38].fir_glob_inst_n_0 ;
  wire \generate_fir[38].fir_glob_inst_n_10 ;
  wire \generate_fir[38].fir_glob_inst_n_11 ;
  wire \generate_fir[38].fir_glob_inst_n_12 ;
  wire \generate_fir[38].fir_glob_inst_n_13 ;
  wire \generate_fir[38].fir_glob_inst_n_14 ;
  wire \generate_fir[38].fir_glob_inst_n_15 ;
  wire \generate_fir[38].fir_glob_inst_n_16 ;
  wire \generate_fir[38].fir_glob_inst_n_17 ;
  wire \generate_fir[38].fir_glob_inst_n_18 ;
  wire \generate_fir[38].fir_glob_inst_n_19 ;
  wire \generate_fir[38].fir_glob_inst_n_20 ;
  wire \generate_fir[38].fir_glob_inst_n_21 ;
  wire \generate_fir[38].fir_glob_inst_n_22 ;
  wire \generate_fir[38].fir_glob_inst_n_23 ;
  wire \generate_fir[38].fir_glob_inst_n_24 ;
  wire \generate_fir[38].fir_glob_inst_n_25 ;
  wire \generate_fir[38].fir_glob_inst_n_26 ;
  wire \generate_fir[38].fir_glob_inst_n_27 ;
  wire \generate_fir[38].fir_glob_inst_n_28 ;
  wire \generate_fir[38].fir_glob_inst_n_29 ;
  wire \generate_fir[38].fir_glob_inst_n_3 ;
  wire \generate_fir[38].fir_glob_inst_n_30 ;
  wire \generate_fir[38].fir_glob_inst_n_31 ;
  wire \generate_fir[38].fir_glob_inst_n_32 ;
  wire \generate_fir[38].fir_glob_inst_n_33 ;
  wire \generate_fir[38].fir_glob_inst_n_34 ;
  wire \generate_fir[38].fir_glob_inst_n_35 ;
  wire \generate_fir[38].fir_glob_inst_n_36 ;
  wire \generate_fir[38].fir_glob_inst_n_37 ;
  wire \generate_fir[38].fir_glob_inst_n_38 ;
  wire \generate_fir[38].fir_glob_inst_n_39 ;
  wire \generate_fir[38].fir_glob_inst_n_4 ;
  wire \generate_fir[38].fir_glob_inst_n_40 ;
  wire \generate_fir[38].fir_glob_inst_n_41 ;
  wire \generate_fir[38].fir_glob_inst_n_42 ;
  wire \generate_fir[38].fir_glob_inst_n_43 ;
  wire \generate_fir[38].fir_glob_inst_n_44 ;
  wire \generate_fir[38].fir_glob_inst_n_45 ;
  wire \generate_fir[38].fir_glob_inst_n_46 ;
  wire \generate_fir[38].fir_glob_inst_n_47 ;
  wire \generate_fir[38].fir_glob_inst_n_48 ;
  wire \generate_fir[38].fir_glob_inst_n_5 ;
  wire \generate_fir[38].fir_glob_inst_n_6 ;
  wire \generate_fir[38].fir_glob_inst_n_7 ;
  wire \generate_fir[38].fir_glob_inst_n_8 ;
  wire \generate_fir[38].fir_glob_inst_n_9 ;
  wire \generate_fir[39].fir_glob_inst_n_0 ;
  wire \generate_fir[39].fir_glob_inst_n_10 ;
  wire \generate_fir[39].fir_glob_inst_n_11 ;
  wire \generate_fir[39].fir_glob_inst_n_12 ;
  wire \generate_fir[39].fir_glob_inst_n_13 ;
  wire \generate_fir[39].fir_glob_inst_n_14 ;
  wire \generate_fir[39].fir_glob_inst_n_15 ;
  wire \generate_fir[39].fir_glob_inst_n_16 ;
  wire \generate_fir[39].fir_glob_inst_n_17 ;
  wire \generate_fir[39].fir_glob_inst_n_18 ;
  wire \generate_fir[39].fir_glob_inst_n_19 ;
  wire \generate_fir[39].fir_glob_inst_n_20 ;
  wire \generate_fir[39].fir_glob_inst_n_21 ;
  wire \generate_fir[39].fir_glob_inst_n_22 ;
  wire \generate_fir[39].fir_glob_inst_n_23 ;
  wire \generate_fir[39].fir_glob_inst_n_24 ;
  wire \generate_fir[39].fir_glob_inst_n_25 ;
  wire \generate_fir[39].fir_glob_inst_n_26 ;
  wire \generate_fir[39].fir_glob_inst_n_27 ;
  wire \generate_fir[39].fir_glob_inst_n_28 ;
  wire \generate_fir[39].fir_glob_inst_n_29 ;
  wire \generate_fir[39].fir_glob_inst_n_3 ;
  wire \generate_fir[39].fir_glob_inst_n_30 ;
  wire \generate_fir[39].fir_glob_inst_n_31 ;
  wire \generate_fir[39].fir_glob_inst_n_32 ;
  wire \generate_fir[39].fir_glob_inst_n_33 ;
  wire \generate_fir[39].fir_glob_inst_n_34 ;
  wire \generate_fir[39].fir_glob_inst_n_35 ;
  wire \generate_fir[39].fir_glob_inst_n_36 ;
  wire \generate_fir[39].fir_glob_inst_n_37 ;
  wire \generate_fir[39].fir_glob_inst_n_38 ;
  wire \generate_fir[39].fir_glob_inst_n_39 ;
  wire \generate_fir[39].fir_glob_inst_n_4 ;
  wire \generate_fir[39].fir_glob_inst_n_40 ;
  wire \generate_fir[39].fir_glob_inst_n_41 ;
  wire \generate_fir[39].fir_glob_inst_n_42 ;
  wire \generate_fir[39].fir_glob_inst_n_43 ;
  wire \generate_fir[39].fir_glob_inst_n_44 ;
  wire \generate_fir[39].fir_glob_inst_n_45 ;
  wire \generate_fir[39].fir_glob_inst_n_46 ;
  wire \generate_fir[39].fir_glob_inst_n_5 ;
  wire \generate_fir[39].fir_glob_inst_n_6 ;
  wire \generate_fir[39].fir_glob_inst_n_7 ;
  wire \generate_fir[39].fir_glob_inst_n_8 ;
  wire \generate_fir[39].fir_glob_inst_n_9 ;
  wire \generate_fir[3].fir_glob_inst_n_0 ;
  wire \generate_fir[3].fir_glob_inst_n_10 ;
  wire \generate_fir[3].fir_glob_inst_n_11 ;
  wire \generate_fir[3].fir_glob_inst_n_12 ;
  wire \generate_fir[3].fir_glob_inst_n_13 ;
  wire \generate_fir[3].fir_glob_inst_n_14 ;
  wire \generate_fir[3].fir_glob_inst_n_15 ;
  wire \generate_fir[3].fir_glob_inst_n_16 ;
  wire \generate_fir[3].fir_glob_inst_n_17 ;
  wire \generate_fir[3].fir_glob_inst_n_18 ;
  wire \generate_fir[3].fir_glob_inst_n_19 ;
  wire \generate_fir[3].fir_glob_inst_n_20 ;
  wire \generate_fir[3].fir_glob_inst_n_21 ;
  wire \generate_fir[3].fir_glob_inst_n_22 ;
  wire \generate_fir[3].fir_glob_inst_n_23 ;
  wire \generate_fir[3].fir_glob_inst_n_24 ;
  wire \generate_fir[3].fir_glob_inst_n_25 ;
  wire \generate_fir[3].fir_glob_inst_n_26 ;
  wire \generate_fir[3].fir_glob_inst_n_27 ;
  wire \generate_fir[3].fir_glob_inst_n_28 ;
  wire \generate_fir[3].fir_glob_inst_n_29 ;
  wire \generate_fir[3].fir_glob_inst_n_3 ;
  wire \generate_fir[3].fir_glob_inst_n_30 ;
  wire \generate_fir[3].fir_glob_inst_n_31 ;
  wire \generate_fir[3].fir_glob_inst_n_32 ;
  wire \generate_fir[3].fir_glob_inst_n_33 ;
  wire \generate_fir[3].fir_glob_inst_n_34 ;
  wire \generate_fir[3].fir_glob_inst_n_35 ;
  wire \generate_fir[3].fir_glob_inst_n_36 ;
  wire \generate_fir[3].fir_glob_inst_n_37 ;
  wire \generate_fir[3].fir_glob_inst_n_38 ;
  wire \generate_fir[3].fir_glob_inst_n_39 ;
  wire \generate_fir[3].fir_glob_inst_n_4 ;
  wire \generate_fir[3].fir_glob_inst_n_40 ;
  wire \generate_fir[3].fir_glob_inst_n_41 ;
  wire \generate_fir[3].fir_glob_inst_n_42 ;
  wire \generate_fir[3].fir_glob_inst_n_43 ;
  wire \generate_fir[3].fir_glob_inst_n_44 ;
  wire \generate_fir[3].fir_glob_inst_n_45 ;
  wire \generate_fir[3].fir_glob_inst_n_46 ;
  wire \generate_fir[3].fir_glob_inst_n_47 ;
  wire \generate_fir[3].fir_glob_inst_n_5 ;
  wire \generate_fir[3].fir_glob_inst_n_6 ;
  wire \generate_fir[3].fir_glob_inst_n_7 ;
  wire \generate_fir[3].fir_glob_inst_n_8 ;
  wire \generate_fir[3].fir_glob_inst_n_9 ;
  wire \generate_fir[40].fir_glob_inst_n_0 ;
  wire \generate_fir[40].fir_glob_inst_n_10 ;
  wire \generate_fir[40].fir_glob_inst_n_11 ;
  wire \generate_fir[40].fir_glob_inst_n_12 ;
  wire \generate_fir[40].fir_glob_inst_n_13 ;
  wire \generate_fir[40].fir_glob_inst_n_14 ;
  wire \generate_fir[40].fir_glob_inst_n_15 ;
  wire \generate_fir[40].fir_glob_inst_n_16 ;
  wire \generate_fir[40].fir_glob_inst_n_17 ;
  wire \generate_fir[40].fir_glob_inst_n_18 ;
  wire \generate_fir[40].fir_glob_inst_n_19 ;
  wire \generate_fir[40].fir_glob_inst_n_20 ;
  wire \generate_fir[40].fir_glob_inst_n_21 ;
  wire \generate_fir[40].fir_glob_inst_n_22 ;
  wire \generate_fir[40].fir_glob_inst_n_23 ;
  wire \generate_fir[40].fir_glob_inst_n_24 ;
  wire \generate_fir[40].fir_glob_inst_n_25 ;
  wire \generate_fir[40].fir_glob_inst_n_26 ;
  wire \generate_fir[40].fir_glob_inst_n_27 ;
  wire \generate_fir[40].fir_glob_inst_n_28 ;
  wire \generate_fir[40].fir_glob_inst_n_29 ;
  wire \generate_fir[40].fir_glob_inst_n_3 ;
  wire \generate_fir[40].fir_glob_inst_n_30 ;
  wire \generate_fir[40].fir_glob_inst_n_31 ;
  wire \generate_fir[40].fir_glob_inst_n_32 ;
  wire \generate_fir[40].fir_glob_inst_n_33 ;
  wire \generate_fir[40].fir_glob_inst_n_34 ;
  wire \generate_fir[40].fir_glob_inst_n_35 ;
  wire \generate_fir[40].fir_glob_inst_n_36 ;
  wire \generate_fir[40].fir_glob_inst_n_37 ;
  wire \generate_fir[40].fir_glob_inst_n_38 ;
  wire \generate_fir[40].fir_glob_inst_n_39 ;
  wire \generate_fir[40].fir_glob_inst_n_4 ;
  wire \generate_fir[40].fir_glob_inst_n_40 ;
  wire \generate_fir[40].fir_glob_inst_n_41 ;
  wire \generate_fir[40].fir_glob_inst_n_42 ;
  wire \generate_fir[40].fir_glob_inst_n_43 ;
  wire \generate_fir[40].fir_glob_inst_n_44 ;
  wire \generate_fir[40].fir_glob_inst_n_45 ;
  wire \generate_fir[40].fir_glob_inst_n_46 ;
  wire \generate_fir[40].fir_glob_inst_n_47 ;
  wire \generate_fir[40].fir_glob_inst_n_48 ;
  wire \generate_fir[40].fir_glob_inst_n_49 ;
  wire \generate_fir[40].fir_glob_inst_n_5 ;
  wire \generate_fir[40].fir_glob_inst_n_50 ;
  wire \generate_fir[40].fir_glob_inst_n_51 ;
  wire \generate_fir[40].fir_glob_inst_n_52 ;
  wire \generate_fir[40].fir_glob_inst_n_53 ;
  wire \generate_fir[40].fir_glob_inst_n_54 ;
  wire \generate_fir[40].fir_glob_inst_n_55 ;
  wire \generate_fir[40].fir_glob_inst_n_56 ;
  wire \generate_fir[40].fir_glob_inst_n_57 ;
  wire \generate_fir[40].fir_glob_inst_n_58 ;
  wire \generate_fir[40].fir_glob_inst_n_59 ;
  wire \generate_fir[40].fir_glob_inst_n_6 ;
  wire \generate_fir[40].fir_glob_inst_n_60 ;
  wire \generate_fir[40].fir_glob_inst_n_61 ;
  wire \generate_fir[40].fir_glob_inst_n_62 ;
  wire \generate_fir[40].fir_glob_inst_n_63 ;
  wire \generate_fir[40].fir_glob_inst_n_64 ;
  wire \generate_fir[40].fir_glob_inst_n_65 ;
  wire \generate_fir[40].fir_glob_inst_n_66 ;
  wire \generate_fir[40].fir_glob_inst_n_67 ;
  wire \generate_fir[40].fir_glob_inst_n_68 ;
  wire \generate_fir[40].fir_glob_inst_n_69 ;
  wire \generate_fir[40].fir_glob_inst_n_7 ;
  wire \generate_fir[40].fir_glob_inst_n_70 ;
  wire \generate_fir[40].fir_glob_inst_n_71 ;
  wire \generate_fir[40].fir_glob_inst_n_72 ;
  wire \generate_fir[40].fir_glob_inst_n_73 ;
  wire \generate_fir[40].fir_glob_inst_n_74 ;
  wire \generate_fir[40].fir_glob_inst_n_8 ;
  wire \generate_fir[40].fir_glob_inst_n_9 ;
  wire \generate_fir[41].fir_glob_inst_n_0 ;
  wire \generate_fir[41].fir_glob_inst_n_10 ;
  wire \generate_fir[41].fir_glob_inst_n_11 ;
  wire \generate_fir[41].fir_glob_inst_n_12 ;
  wire \generate_fir[41].fir_glob_inst_n_13 ;
  wire \generate_fir[41].fir_glob_inst_n_14 ;
  wire \generate_fir[41].fir_glob_inst_n_15 ;
  wire \generate_fir[41].fir_glob_inst_n_16 ;
  wire \generate_fir[41].fir_glob_inst_n_17 ;
  wire \generate_fir[41].fir_glob_inst_n_18 ;
  wire \generate_fir[41].fir_glob_inst_n_19 ;
  wire \generate_fir[41].fir_glob_inst_n_20 ;
  wire \generate_fir[41].fir_glob_inst_n_21 ;
  wire \generate_fir[41].fir_glob_inst_n_22 ;
  wire \generate_fir[41].fir_glob_inst_n_23 ;
  wire \generate_fir[41].fir_glob_inst_n_24 ;
  wire \generate_fir[41].fir_glob_inst_n_25 ;
  wire \generate_fir[41].fir_glob_inst_n_26 ;
  wire \generate_fir[41].fir_glob_inst_n_27 ;
  wire \generate_fir[41].fir_glob_inst_n_28 ;
  wire \generate_fir[41].fir_glob_inst_n_29 ;
  wire \generate_fir[41].fir_glob_inst_n_3 ;
  wire \generate_fir[41].fir_glob_inst_n_30 ;
  wire \generate_fir[41].fir_glob_inst_n_31 ;
  wire \generate_fir[41].fir_glob_inst_n_32 ;
  wire \generate_fir[41].fir_glob_inst_n_33 ;
  wire \generate_fir[41].fir_glob_inst_n_34 ;
  wire \generate_fir[41].fir_glob_inst_n_35 ;
  wire \generate_fir[41].fir_glob_inst_n_36 ;
  wire \generate_fir[41].fir_glob_inst_n_37 ;
  wire \generate_fir[41].fir_glob_inst_n_38 ;
  wire \generate_fir[41].fir_glob_inst_n_39 ;
  wire \generate_fir[41].fir_glob_inst_n_4 ;
  wire \generate_fir[41].fir_glob_inst_n_40 ;
  wire \generate_fir[41].fir_glob_inst_n_41 ;
  wire \generate_fir[41].fir_glob_inst_n_42 ;
  wire \generate_fir[41].fir_glob_inst_n_43 ;
  wire \generate_fir[41].fir_glob_inst_n_44 ;
  wire \generate_fir[41].fir_glob_inst_n_45 ;
  wire \generate_fir[41].fir_glob_inst_n_46 ;
  wire \generate_fir[41].fir_glob_inst_n_47 ;
  wire \generate_fir[41].fir_glob_inst_n_5 ;
  wire \generate_fir[41].fir_glob_inst_n_6 ;
  wire \generate_fir[41].fir_glob_inst_n_7 ;
  wire \generate_fir[41].fir_glob_inst_n_8 ;
  wire \generate_fir[41].fir_glob_inst_n_9 ;
  wire \generate_fir[42].fir_glob_inst_n_0 ;
  wire \generate_fir[42].fir_glob_inst_n_10 ;
  wire \generate_fir[42].fir_glob_inst_n_11 ;
  wire \generate_fir[42].fir_glob_inst_n_12 ;
  wire \generate_fir[42].fir_glob_inst_n_13 ;
  wire \generate_fir[42].fir_glob_inst_n_14 ;
  wire \generate_fir[42].fir_glob_inst_n_15 ;
  wire \generate_fir[42].fir_glob_inst_n_16 ;
  wire \generate_fir[42].fir_glob_inst_n_17 ;
  wire \generate_fir[42].fir_glob_inst_n_18 ;
  wire \generate_fir[42].fir_glob_inst_n_19 ;
  wire \generate_fir[42].fir_glob_inst_n_20 ;
  wire \generate_fir[42].fir_glob_inst_n_21 ;
  wire \generate_fir[42].fir_glob_inst_n_22 ;
  wire \generate_fir[42].fir_glob_inst_n_23 ;
  wire \generate_fir[42].fir_glob_inst_n_24 ;
  wire \generate_fir[42].fir_glob_inst_n_25 ;
  wire \generate_fir[42].fir_glob_inst_n_26 ;
  wire \generate_fir[42].fir_glob_inst_n_27 ;
  wire \generate_fir[42].fir_glob_inst_n_28 ;
  wire \generate_fir[42].fir_glob_inst_n_29 ;
  wire \generate_fir[42].fir_glob_inst_n_3 ;
  wire \generate_fir[42].fir_glob_inst_n_30 ;
  wire \generate_fir[42].fir_glob_inst_n_31 ;
  wire \generate_fir[42].fir_glob_inst_n_32 ;
  wire \generate_fir[42].fir_glob_inst_n_33 ;
  wire \generate_fir[42].fir_glob_inst_n_34 ;
  wire \generate_fir[42].fir_glob_inst_n_35 ;
  wire \generate_fir[42].fir_glob_inst_n_36 ;
  wire \generate_fir[42].fir_glob_inst_n_37 ;
  wire \generate_fir[42].fir_glob_inst_n_38 ;
  wire \generate_fir[42].fir_glob_inst_n_39 ;
  wire \generate_fir[42].fir_glob_inst_n_4 ;
  wire \generate_fir[42].fir_glob_inst_n_40 ;
  wire \generate_fir[42].fir_glob_inst_n_41 ;
  wire \generate_fir[42].fir_glob_inst_n_42 ;
  wire \generate_fir[42].fir_glob_inst_n_43 ;
  wire \generate_fir[42].fir_glob_inst_n_44 ;
  wire \generate_fir[42].fir_glob_inst_n_45 ;
  wire \generate_fir[42].fir_glob_inst_n_46 ;
  wire \generate_fir[42].fir_glob_inst_n_47 ;
  wire \generate_fir[42].fir_glob_inst_n_5 ;
  wire \generate_fir[42].fir_glob_inst_n_6 ;
  wire \generate_fir[42].fir_glob_inst_n_7 ;
  wire \generate_fir[42].fir_glob_inst_n_8 ;
  wire \generate_fir[42].fir_glob_inst_n_9 ;
  wire \generate_fir[43].fir_glob_inst_n_0 ;
  wire \generate_fir[43].fir_glob_inst_n_10 ;
  wire \generate_fir[43].fir_glob_inst_n_11 ;
  wire \generate_fir[43].fir_glob_inst_n_12 ;
  wire \generate_fir[43].fir_glob_inst_n_13 ;
  wire \generate_fir[43].fir_glob_inst_n_14 ;
  wire \generate_fir[43].fir_glob_inst_n_15 ;
  wire \generate_fir[43].fir_glob_inst_n_16 ;
  wire \generate_fir[43].fir_glob_inst_n_17 ;
  wire \generate_fir[43].fir_glob_inst_n_18 ;
  wire \generate_fir[43].fir_glob_inst_n_19 ;
  wire \generate_fir[43].fir_glob_inst_n_20 ;
  wire \generate_fir[43].fir_glob_inst_n_21 ;
  wire \generate_fir[43].fir_glob_inst_n_22 ;
  wire \generate_fir[43].fir_glob_inst_n_23 ;
  wire \generate_fir[43].fir_glob_inst_n_24 ;
  wire \generate_fir[43].fir_glob_inst_n_25 ;
  wire \generate_fir[43].fir_glob_inst_n_26 ;
  wire \generate_fir[43].fir_glob_inst_n_27 ;
  wire \generate_fir[43].fir_glob_inst_n_28 ;
  wire \generate_fir[43].fir_glob_inst_n_29 ;
  wire \generate_fir[43].fir_glob_inst_n_3 ;
  wire \generate_fir[43].fir_glob_inst_n_30 ;
  wire \generate_fir[43].fir_glob_inst_n_31 ;
  wire \generate_fir[43].fir_glob_inst_n_32 ;
  wire \generate_fir[43].fir_glob_inst_n_33 ;
  wire \generate_fir[43].fir_glob_inst_n_34 ;
  wire \generate_fir[43].fir_glob_inst_n_35 ;
  wire \generate_fir[43].fir_glob_inst_n_36 ;
  wire \generate_fir[43].fir_glob_inst_n_37 ;
  wire \generate_fir[43].fir_glob_inst_n_38 ;
  wire \generate_fir[43].fir_glob_inst_n_39 ;
  wire \generate_fir[43].fir_glob_inst_n_4 ;
  wire \generate_fir[43].fir_glob_inst_n_40 ;
  wire \generate_fir[43].fir_glob_inst_n_41 ;
  wire \generate_fir[43].fir_glob_inst_n_42 ;
  wire \generate_fir[43].fir_glob_inst_n_43 ;
  wire \generate_fir[43].fir_glob_inst_n_44 ;
  wire \generate_fir[43].fir_glob_inst_n_45 ;
  wire \generate_fir[43].fir_glob_inst_n_46 ;
  wire \generate_fir[43].fir_glob_inst_n_47 ;
  wire \generate_fir[43].fir_glob_inst_n_48 ;
  wire \generate_fir[43].fir_glob_inst_n_5 ;
  wire \generate_fir[43].fir_glob_inst_n_6 ;
  wire \generate_fir[43].fir_glob_inst_n_7 ;
  wire \generate_fir[43].fir_glob_inst_n_8 ;
  wire \generate_fir[43].fir_glob_inst_n_9 ;
  wire \generate_fir[44].fir_glob_inst_n_0 ;
  wire \generate_fir[44].fir_glob_inst_n_10 ;
  wire \generate_fir[44].fir_glob_inst_n_11 ;
  wire \generate_fir[44].fir_glob_inst_n_12 ;
  wire \generate_fir[44].fir_glob_inst_n_13 ;
  wire \generate_fir[44].fir_glob_inst_n_14 ;
  wire \generate_fir[44].fir_glob_inst_n_15 ;
  wire \generate_fir[44].fir_glob_inst_n_16 ;
  wire \generate_fir[44].fir_glob_inst_n_17 ;
  wire \generate_fir[44].fir_glob_inst_n_18 ;
  wire \generate_fir[44].fir_glob_inst_n_19 ;
  wire \generate_fir[44].fir_glob_inst_n_20 ;
  wire \generate_fir[44].fir_glob_inst_n_21 ;
  wire \generate_fir[44].fir_glob_inst_n_22 ;
  wire \generate_fir[44].fir_glob_inst_n_23 ;
  wire \generate_fir[44].fir_glob_inst_n_24 ;
  wire \generate_fir[44].fir_glob_inst_n_25 ;
  wire \generate_fir[44].fir_glob_inst_n_26 ;
  wire \generate_fir[44].fir_glob_inst_n_27 ;
  wire \generate_fir[44].fir_glob_inst_n_28 ;
  wire \generate_fir[44].fir_glob_inst_n_29 ;
  wire \generate_fir[44].fir_glob_inst_n_3 ;
  wire \generate_fir[44].fir_glob_inst_n_30 ;
  wire \generate_fir[44].fir_glob_inst_n_31 ;
  wire \generate_fir[44].fir_glob_inst_n_32 ;
  wire \generate_fir[44].fir_glob_inst_n_33 ;
  wire \generate_fir[44].fir_glob_inst_n_34 ;
  wire \generate_fir[44].fir_glob_inst_n_35 ;
  wire \generate_fir[44].fir_glob_inst_n_36 ;
  wire \generate_fir[44].fir_glob_inst_n_37 ;
  wire \generate_fir[44].fir_glob_inst_n_38 ;
  wire \generate_fir[44].fir_glob_inst_n_39 ;
  wire \generate_fir[44].fir_glob_inst_n_4 ;
  wire \generate_fir[44].fir_glob_inst_n_40 ;
  wire \generate_fir[44].fir_glob_inst_n_41 ;
  wire \generate_fir[44].fir_glob_inst_n_42 ;
  wire \generate_fir[44].fir_glob_inst_n_43 ;
  wire \generate_fir[44].fir_glob_inst_n_44 ;
  wire \generate_fir[44].fir_glob_inst_n_45 ;
  wire \generate_fir[44].fir_glob_inst_n_46 ;
  wire \generate_fir[44].fir_glob_inst_n_5 ;
  wire \generate_fir[44].fir_glob_inst_n_6 ;
  wire \generate_fir[44].fir_glob_inst_n_7 ;
  wire \generate_fir[44].fir_glob_inst_n_8 ;
  wire \generate_fir[44].fir_glob_inst_n_9 ;
  wire \generate_fir[45].fir_glob_inst_n_0 ;
  wire \generate_fir[45].fir_glob_inst_n_10 ;
  wire \generate_fir[45].fir_glob_inst_n_11 ;
  wire \generate_fir[45].fir_glob_inst_n_12 ;
  wire \generate_fir[45].fir_glob_inst_n_13 ;
  wire \generate_fir[45].fir_glob_inst_n_14 ;
  wire \generate_fir[45].fir_glob_inst_n_15 ;
  wire \generate_fir[45].fir_glob_inst_n_16 ;
  wire \generate_fir[45].fir_glob_inst_n_17 ;
  wire \generate_fir[45].fir_glob_inst_n_18 ;
  wire \generate_fir[45].fir_glob_inst_n_19 ;
  wire \generate_fir[45].fir_glob_inst_n_20 ;
  wire \generate_fir[45].fir_glob_inst_n_21 ;
  wire \generate_fir[45].fir_glob_inst_n_22 ;
  wire \generate_fir[45].fir_glob_inst_n_23 ;
  wire \generate_fir[45].fir_glob_inst_n_24 ;
  wire \generate_fir[45].fir_glob_inst_n_25 ;
  wire \generate_fir[45].fir_glob_inst_n_26 ;
  wire \generate_fir[45].fir_glob_inst_n_27 ;
  wire \generate_fir[45].fir_glob_inst_n_28 ;
  wire \generate_fir[45].fir_glob_inst_n_29 ;
  wire \generate_fir[45].fir_glob_inst_n_3 ;
  wire \generate_fir[45].fir_glob_inst_n_30 ;
  wire \generate_fir[45].fir_glob_inst_n_31 ;
  wire \generate_fir[45].fir_glob_inst_n_32 ;
  wire \generate_fir[45].fir_glob_inst_n_33 ;
  wire \generate_fir[45].fir_glob_inst_n_34 ;
  wire \generate_fir[45].fir_glob_inst_n_35 ;
  wire \generate_fir[45].fir_glob_inst_n_36 ;
  wire \generate_fir[45].fir_glob_inst_n_37 ;
  wire \generate_fir[45].fir_glob_inst_n_38 ;
  wire \generate_fir[45].fir_glob_inst_n_39 ;
  wire \generate_fir[45].fir_glob_inst_n_4 ;
  wire \generate_fir[45].fir_glob_inst_n_40 ;
  wire \generate_fir[45].fir_glob_inst_n_41 ;
  wire \generate_fir[45].fir_glob_inst_n_42 ;
  wire \generate_fir[45].fir_glob_inst_n_43 ;
  wire \generate_fir[45].fir_glob_inst_n_44 ;
  wire \generate_fir[45].fir_glob_inst_n_45 ;
  wire \generate_fir[45].fir_glob_inst_n_46 ;
  wire \generate_fir[45].fir_glob_inst_n_5 ;
  wire \generate_fir[45].fir_glob_inst_n_6 ;
  wire \generate_fir[45].fir_glob_inst_n_7 ;
  wire \generate_fir[45].fir_glob_inst_n_8 ;
  wire \generate_fir[45].fir_glob_inst_n_9 ;
  wire \generate_fir[46].fir_glob_inst_n_0 ;
  wire \generate_fir[46].fir_glob_inst_n_10 ;
  wire \generate_fir[46].fir_glob_inst_n_11 ;
  wire \generate_fir[46].fir_glob_inst_n_12 ;
  wire \generate_fir[46].fir_glob_inst_n_13 ;
  wire \generate_fir[46].fir_glob_inst_n_14 ;
  wire \generate_fir[46].fir_glob_inst_n_15 ;
  wire \generate_fir[46].fir_glob_inst_n_16 ;
  wire \generate_fir[46].fir_glob_inst_n_17 ;
  wire \generate_fir[46].fir_glob_inst_n_18 ;
  wire \generate_fir[46].fir_glob_inst_n_19 ;
  wire \generate_fir[46].fir_glob_inst_n_20 ;
  wire \generate_fir[46].fir_glob_inst_n_21 ;
  wire \generate_fir[46].fir_glob_inst_n_22 ;
  wire \generate_fir[46].fir_glob_inst_n_23 ;
  wire \generate_fir[46].fir_glob_inst_n_24 ;
  wire \generate_fir[46].fir_glob_inst_n_25 ;
  wire \generate_fir[46].fir_glob_inst_n_26 ;
  wire \generate_fir[46].fir_glob_inst_n_27 ;
  wire \generate_fir[46].fir_glob_inst_n_28 ;
  wire \generate_fir[46].fir_glob_inst_n_29 ;
  wire \generate_fir[46].fir_glob_inst_n_3 ;
  wire \generate_fir[46].fir_glob_inst_n_30 ;
  wire \generate_fir[46].fir_glob_inst_n_31 ;
  wire \generate_fir[46].fir_glob_inst_n_32 ;
  wire \generate_fir[46].fir_glob_inst_n_33 ;
  wire \generate_fir[46].fir_glob_inst_n_34 ;
  wire \generate_fir[46].fir_glob_inst_n_35 ;
  wire \generate_fir[46].fir_glob_inst_n_36 ;
  wire \generate_fir[46].fir_glob_inst_n_37 ;
  wire \generate_fir[46].fir_glob_inst_n_38 ;
  wire \generate_fir[46].fir_glob_inst_n_39 ;
  wire \generate_fir[46].fir_glob_inst_n_4 ;
  wire \generate_fir[46].fir_glob_inst_n_40 ;
  wire \generate_fir[46].fir_glob_inst_n_41 ;
  wire \generate_fir[46].fir_glob_inst_n_42 ;
  wire \generate_fir[46].fir_glob_inst_n_43 ;
  wire \generate_fir[46].fir_glob_inst_n_44 ;
  wire \generate_fir[46].fir_glob_inst_n_45 ;
  wire \generate_fir[46].fir_glob_inst_n_46 ;
  wire \generate_fir[46].fir_glob_inst_n_5 ;
  wire \generate_fir[46].fir_glob_inst_n_6 ;
  wire \generate_fir[46].fir_glob_inst_n_7 ;
  wire \generate_fir[46].fir_glob_inst_n_8 ;
  wire \generate_fir[46].fir_glob_inst_n_9 ;
  wire \generate_fir[47].fir_glob_inst_n_0 ;
  wire \generate_fir[47].fir_glob_inst_n_10 ;
  wire \generate_fir[47].fir_glob_inst_n_11 ;
  wire \generate_fir[47].fir_glob_inst_n_12 ;
  wire \generate_fir[47].fir_glob_inst_n_13 ;
  wire \generate_fir[47].fir_glob_inst_n_14 ;
  wire \generate_fir[47].fir_glob_inst_n_15 ;
  wire \generate_fir[47].fir_glob_inst_n_16 ;
  wire \generate_fir[47].fir_glob_inst_n_17 ;
  wire \generate_fir[47].fir_glob_inst_n_18 ;
  wire \generate_fir[47].fir_glob_inst_n_19 ;
  wire \generate_fir[47].fir_glob_inst_n_20 ;
  wire \generate_fir[47].fir_glob_inst_n_21 ;
  wire \generate_fir[47].fir_glob_inst_n_22 ;
  wire \generate_fir[47].fir_glob_inst_n_23 ;
  wire \generate_fir[47].fir_glob_inst_n_24 ;
  wire \generate_fir[47].fir_glob_inst_n_25 ;
  wire \generate_fir[47].fir_glob_inst_n_26 ;
  wire \generate_fir[47].fir_glob_inst_n_27 ;
  wire \generate_fir[47].fir_glob_inst_n_28 ;
  wire \generate_fir[47].fir_glob_inst_n_29 ;
  wire \generate_fir[47].fir_glob_inst_n_3 ;
  wire \generate_fir[47].fir_glob_inst_n_30 ;
  wire \generate_fir[47].fir_glob_inst_n_31 ;
  wire \generate_fir[47].fir_glob_inst_n_32 ;
  wire \generate_fir[47].fir_glob_inst_n_33 ;
  wire \generate_fir[47].fir_glob_inst_n_34 ;
  wire \generate_fir[47].fir_glob_inst_n_35 ;
  wire \generate_fir[47].fir_glob_inst_n_36 ;
  wire \generate_fir[47].fir_glob_inst_n_37 ;
  wire \generate_fir[47].fir_glob_inst_n_38 ;
  wire \generate_fir[47].fir_glob_inst_n_39 ;
  wire \generate_fir[47].fir_glob_inst_n_4 ;
  wire \generate_fir[47].fir_glob_inst_n_40 ;
  wire \generate_fir[47].fir_glob_inst_n_41 ;
  wire \generate_fir[47].fir_glob_inst_n_42 ;
  wire \generate_fir[47].fir_glob_inst_n_43 ;
  wire \generate_fir[47].fir_glob_inst_n_44 ;
  wire \generate_fir[47].fir_glob_inst_n_45 ;
  wire \generate_fir[47].fir_glob_inst_n_46 ;
  wire \generate_fir[47].fir_glob_inst_n_5 ;
  wire \generate_fir[47].fir_glob_inst_n_6 ;
  wire \generate_fir[47].fir_glob_inst_n_7 ;
  wire \generate_fir[47].fir_glob_inst_n_8 ;
  wire \generate_fir[47].fir_glob_inst_n_9 ;
  wire \generate_fir[48].fir_glob_inst_n_0 ;
  wire \generate_fir[48].fir_glob_inst_n_10 ;
  wire \generate_fir[48].fir_glob_inst_n_11 ;
  wire \generate_fir[48].fir_glob_inst_n_12 ;
  wire \generate_fir[48].fir_glob_inst_n_13 ;
  wire \generate_fir[48].fir_glob_inst_n_14 ;
  wire \generate_fir[48].fir_glob_inst_n_15 ;
  wire \generate_fir[48].fir_glob_inst_n_16 ;
  wire \generate_fir[48].fir_glob_inst_n_17 ;
  wire \generate_fir[48].fir_glob_inst_n_18 ;
  wire \generate_fir[48].fir_glob_inst_n_19 ;
  wire \generate_fir[48].fir_glob_inst_n_20 ;
  wire \generate_fir[48].fir_glob_inst_n_21 ;
  wire \generate_fir[48].fir_glob_inst_n_22 ;
  wire \generate_fir[48].fir_glob_inst_n_23 ;
  wire \generate_fir[48].fir_glob_inst_n_24 ;
  wire \generate_fir[48].fir_glob_inst_n_25 ;
  wire \generate_fir[48].fir_glob_inst_n_26 ;
  wire \generate_fir[48].fir_glob_inst_n_27 ;
  wire \generate_fir[48].fir_glob_inst_n_28 ;
  wire \generate_fir[48].fir_glob_inst_n_29 ;
  wire \generate_fir[48].fir_glob_inst_n_3 ;
  wire \generate_fir[48].fir_glob_inst_n_30 ;
  wire \generate_fir[48].fir_glob_inst_n_31 ;
  wire \generate_fir[48].fir_glob_inst_n_32 ;
  wire \generate_fir[48].fir_glob_inst_n_33 ;
  wire \generate_fir[48].fir_glob_inst_n_34 ;
  wire \generate_fir[48].fir_glob_inst_n_35 ;
  wire \generate_fir[48].fir_glob_inst_n_36 ;
  wire \generate_fir[48].fir_glob_inst_n_37 ;
  wire \generate_fir[48].fir_glob_inst_n_38 ;
  wire \generate_fir[48].fir_glob_inst_n_39 ;
  wire \generate_fir[48].fir_glob_inst_n_4 ;
  wire \generate_fir[48].fir_glob_inst_n_40 ;
  wire \generate_fir[48].fir_glob_inst_n_41 ;
  wire \generate_fir[48].fir_glob_inst_n_42 ;
  wire \generate_fir[48].fir_glob_inst_n_43 ;
  wire \generate_fir[48].fir_glob_inst_n_44 ;
  wire \generate_fir[48].fir_glob_inst_n_45 ;
  wire \generate_fir[48].fir_glob_inst_n_46 ;
  wire \generate_fir[48].fir_glob_inst_n_5 ;
  wire \generate_fir[48].fir_glob_inst_n_6 ;
  wire \generate_fir[48].fir_glob_inst_n_7 ;
  wire \generate_fir[48].fir_glob_inst_n_8 ;
  wire \generate_fir[48].fir_glob_inst_n_9 ;
  wire \generate_fir[49].fir_glob_inst_n_0 ;
  wire \generate_fir[49].fir_glob_inst_n_10 ;
  wire \generate_fir[49].fir_glob_inst_n_11 ;
  wire \generate_fir[49].fir_glob_inst_n_12 ;
  wire \generate_fir[49].fir_glob_inst_n_13 ;
  wire \generate_fir[49].fir_glob_inst_n_14 ;
  wire \generate_fir[49].fir_glob_inst_n_15 ;
  wire \generate_fir[49].fir_glob_inst_n_16 ;
  wire \generate_fir[49].fir_glob_inst_n_17 ;
  wire \generate_fir[49].fir_glob_inst_n_18 ;
  wire \generate_fir[49].fir_glob_inst_n_19 ;
  wire \generate_fir[49].fir_glob_inst_n_20 ;
  wire \generate_fir[49].fir_glob_inst_n_21 ;
  wire \generate_fir[49].fir_glob_inst_n_22 ;
  wire \generate_fir[49].fir_glob_inst_n_23 ;
  wire \generate_fir[49].fir_glob_inst_n_24 ;
  wire \generate_fir[49].fir_glob_inst_n_25 ;
  wire \generate_fir[49].fir_glob_inst_n_26 ;
  wire \generate_fir[49].fir_glob_inst_n_27 ;
  wire \generate_fir[49].fir_glob_inst_n_28 ;
  wire \generate_fir[49].fir_glob_inst_n_29 ;
  wire \generate_fir[49].fir_glob_inst_n_3 ;
  wire \generate_fir[49].fir_glob_inst_n_30 ;
  wire \generate_fir[49].fir_glob_inst_n_31 ;
  wire \generate_fir[49].fir_glob_inst_n_32 ;
  wire \generate_fir[49].fir_glob_inst_n_33 ;
  wire \generate_fir[49].fir_glob_inst_n_34 ;
  wire \generate_fir[49].fir_glob_inst_n_35 ;
  wire \generate_fir[49].fir_glob_inst_n_36 ;
  wire \generate_fir[49].fir_glob_inst_n_37 ;
  wire \generate_fir[49].fir_glob_inst_n_38 ;
  wire \generate_fir[49].fir_glob_inst_n_39 ;
  wire \generate_fir[49].fir_glob_inst_n_4 ;
  wire \generate_fir[49].fir_glob_inst_n_40 ;
  wire \generate_fir[49].fir_glob_inst_n_41 ;
  wire \generate_fir[49].fir_glob_inst_n_42 ;
  wire \generate_fir[49].fir_glob_inst_n_43 ;
  wire \generate_fir[49].fir_glob_inst_n_44 ;
  wire \generate_fir[49].fir_glob_inst_n_45 ;
  wire \generate_fir[49].fir_glob_inst_n_46 ;
  wire \generate_fir[49].fir_glob_inst_n_47 ;
  wire \generate_fir[49].fir_glob_inst_n_48 ;
  wire \generate_fir[49].fir_glob_inst_n_5 ;
  wire \generate_fir[49].fir_glob_inst_n_6 ;
  wire \generate_fir[49].fir_glob_inst_n_7 ;
  wire \generate_fir[49].fir_glob_inst_n_8 ;
  wire \generate_fir[49].fir_glob_inst_n_9 ;
  wire \generate_fir[4].fir_glob_inst_n_0 ;
  wire \generate_fir[4].fir_glob_inst_n_10 ;
  wire \generate_fir[4].fir_glob_inst_n_11 ;
  wire \generate_fir[4].fir_glob_inst_n_12 ;
  wire \generate_fir[4].fir_glob_inst_n_13 ;
  wire \generate_fir[4].fir_glob_inst_n_14 ;
  wire \generate_fir[4].fir_glob_inst_n_15 ;
  wire \generate_fir[4].fir_glob_inst_n_16 ;
  wire \generate_fir[4].fir_glob_inst_n_17 ;
  wire \generate_fir[4].fir_glob_inst_n_18 ;
  wire \generate_fir[4].fir_glob_inst_n_19 ;
  wire \generate_fir[4].fir_glob_inst_n_20 ;
  wire \generate_fir[4].fir_glob_inst_n_21 ;
  wire \generate_fir[4].fir_glob_inst_n_22 ;
  wire \generate_fir[4].fir_glob_inst_n_23 ;
  wire \generate_fir[4].fir_glob_inst_n_24 ;
  wire \generate_fir[4].fir_glob_inst_n_25 ;
  wire \generate_fir[4].fir_glob_inst_n_26 ;
  wire \generate_fir[4].fir_glob_inst_n_27 ;
  wire \generate_fir[4].fir_glob_inst_n_28 ;
  wire \generate_fir[4].fir_glob_inst_n_29 ;
  wire \generate_fir[4].fir_glob_inst_n_3 ;
  wire \generate_fir[4].fir_glob_inst_n_30 ;
  wire \generate_fir[4].fir_glob_inst_n_31 ;
  wire \generate_fir[4].fir_glob_inst_n_32 ;
  wire \generate_fir[4].fir_glob_inst_n_33 ;
  wire \generate_fir[4].fir_glob_inst_n_34 ;
  wire \generate_fir[4].fir_glob_inst_n_35 ;
  wire \generate_fir[4].fir_glob_inst_n_36 ;
  wire \generate_fir[4].fir_glob_inst_n_37 ;
  wire \generate_fir[4].fir_glob_inst_n_38 ;
  wire \generate_fir[4].fir_glob_inst_n_39 ;
  wire \generate_fir[4].fir_glob_inst_n_4 ;
  wire \generate_fir[4].fir_glob_inst_n_40 ;
  wire \generate_fir[4].fir_glob_inst_n_41 ;
  wire \generate_fir[4].fir_glob_inst_n_42 ;
  wire \generate_fir[4].fir_glob_inst_n_43 ;
  wire \generate_fir[4].fir_glob_inst_n_44 ;
  wire \generate_fir[4].fir_glob_inst_n_45 ;
  wire \generate_fir[4].fir_glob_inst_n_46 ;
  wire \generate_fir[4].fir_glob_inst_n_5 ;
  wire \generate_fir[4].fir_glob_inst_n_6 ;
  wire \generate_fir[4].fir_glob_inst_n_7 ;
  wire \generate_fir[4].fir_glob_inst_n_8 ;
  wire \generate_fir[4].fir_glob_inst_n_9 ;
  wire \generate_fir[50].fir_glob_inst_n_0 ;
  wire \generate_fir[50].fir_glob_inst_n_10 ;
  wire \generate_fir[50].fir_glob_inst_n_11 ;
  wire \generate_fir[50].fir_glob_inst_n_12 ;
  wire \generate_fir[50].fir_glob_inst_n_13 ;
  wire \generate_fir[50].fir_glob_inst_n_14 ;
  wire \generate_fir[50].fir_glob_inst_n_15 ;
  wire \generate_fir[50].fir_glob_inst_n_16 ;
  wire \generate_fir[50].fir_glob_inst_n_17 ;
  wire \generate_fir[50].fir_glob_inst_n_18 ;
  wire \generate_fir[50].fir_glob_inst_n_19 ;
  wire \generate_fir[50].fir_glob_inst_n_20 ;
  wire \generate_fir[50].fir_glob_inst_n_21 ;
  wire \generate_fir[50].fir_glob_inst_n_22 ;
  wire \generate_fir[50].fir_glob_inst_n_23 ;
  wire \generate_fir[50].fir_glob_inst_n_24 ;
  wire \generate_fir[50].fir_glob_inst_n_25 ;
  wire \generate_fir[50].fir_glob_inst_n_26 ;
  wire \generate_fir[50].fir_glob_inst_n_27 ;
  wire \generate_fir[50].fir_glob_inst_n_28 ;
  wire \generate_fir[50].fir_glob_inst_n_29 ;
  wire \generate_fir[50].fir_glob_inst_n_3 ;
  wire \generate_fir[50].fir_glob_inst_n_30 ;
  wire \generate_fir[50].fir_glob_inst_n_31 ;
  wire \generate_fir[50].fir_glob_inst_n_32 ;
  wire \generate_fir[50].fir_glob_inst_n_33 ;
  wire \generate_fir[50].fir_glob_inst_n_34 ;
  wire \generate_fir[50].fir_glob_inst_n_35 ;
  wire \generate_fir[50].fir_glob_inst_n_36 ;
  wire \generate_fir[50].fir_glob_inst_n_37 ;
  wire \generate_fir[50].fir_glob_inst_n_38 ;
  wire \generate_fir[50].fir_glob_inst_n_39 ;
  wire \generate_fir[50].fir_glob_inst_n_4 ;
  wire \generate_fir[50].fir_glob_inst_n_40 ;
  wire \generate_fir[50].fir_glob_inst_n_41 ;
  wire \generate_fir[50].fir_glob_inst_n_42 ;
  wire \generate_fir[50].fir_glob_inst_n_43 ;
  wire \generate_fir[50].fir_glob_inst_n_44 ;
  wire \generate_fir[50].fir_glob_inst_n_45 ;
  wire \generate_fir[50].fir_glob_inst_n_46 ;
  wire \generate_fir[50].fir_glob_inst_n_47 ;
  wire \generate_fir[50].fir_glob_inst_n_5 ;
  wire \generate_fir[50].fir_glob_inst_n_6 ;
  wire \generate_fir[50].fir_glob_inst_n_7 ;
  wire \generate_fir[50].fir_glob_inst_n_8 ;
  wire \generate_fir[50].fir_glob_inst_n_9 ;
  wire \generate_fir[51].fir_glob_inst_n_0 ;
  wire \generate_fir[51].fir_glob_inst_n_10 ;
  wire \generate_fir[51].fir_glob_inst_n_11 ;
  wire \generate_fir[51].fir_glob_inst_n_12 ;
  wire \generate_fir[51].fir_glob_inst_n_13 ;
  wire \generate_fir[51].fir_glob_inst_n_14 ;
  wire \generate_fir[51].fir_glob_inst_n_15 ;
  wire \generate_fir[51].fir_glob_inst_n_16 ;
  wire \generate_fir[51].fir_glob_inst_n_17 ;
  wire \generate_fir[51].fir_glob_inst_n_18 ;
  wire \generate_fir[51].fir_glob_inst_n_19 ;
  wire \generate_fir[51].fir_glob_inst_n_20 ;
  wire \generate_fir[51].fir_glob_inst_n_21 ;
  wire \generate_fir[51].fir_glob_inst_n_22 ;
  wire \generate_fir[51].fir_glob_inst_n_23 ;
  wire \generate_fir[51].fir_glob_inst_n_24 ;
  wire \generate_fir[51].fir_glob_inst_n_25 ;
  wire \generate_fir[51].fir_glob_inst_n_26 ;
  wire \generate_fir[51].fir_glob_inst_n_27 ;
  wire \generate_fir[51].fir_glob_inst_n_28 ;
  wire \generate_fir[51].fir_glob_inst_n_29 ;
  wire \generate_fir[51].fir_glob_inst_n_3 ;
  wire \generate_fir[51].fir_glob_inst_n_30 ;
  wire \generate_fir[51].fir_glob_inst_n_31 ;
  wire \generate_fir[51].fir_glob_inst_n_32 ;
  wire \generate_fir[51].fir_glob_inst_n_33 ;
  wire \generate_fir[51].fir_glob_inst_n_34 ;
  wire \generate_fir[51].fir_glob_inst_n_35 ;
  wire \generate_fir[51].fir_glob_inst_n_36 ;
  wire \generate_fir[51].fir_glob_inst_n_37 ;
  wire \generate_fir[51].fir_glob_inst_n_38 ;
  wire \generate_fir[51].fir_glob_inst_n_39 ;
  wire \generate_fir[51].fir_glob_inst_n_4 ;
  wire \generate_fir[51].fir_glob_inst_n_40 ;
  wire \generate_fir[51].fir_glob_inst_n_41 ;
  wire \generate_fir[51].fir_glob_inst_n_42 ;
  wire \generate_fir[51].fir_glob_inst_n_43 ;
  wire \generate_fir[51].fir_glob_inst_n_44 ;
  wire \generate_fir[51].fir_glob_inst_n_45 ;
  wire \generate_fir[51].fir_glob_inst_n_46 ;
  wire \generate_fir[51].fir_glob_inst_n_5 ;
  wire \generate_fir[51].fir_glob_inst_n_6 ;
  wire \generate_fir[51].fir_glob_inst_n_7 ;
  wire \generate_fir[51].fir_glob_inst_n_8 ;
  wire \generate_fir[51].fir_glob_inst_n_9 ;
  wire \generate_fir[52].fir_glob_inst_n_0 ;
  wire \generate_fir[52].fir_glob_inst_n_10 ;
  wire \generate_fir[52].fir_glob_inst_n_11 ;
  wire \generate_fir[52].fir_glob_inst_n_12 ;
  wire \generate_fir[52].fir_glob_inst_n_13 ;
  wire \generate_fir[52].fir_glob_inst_n_14 ;
  wire \generate_fir[52].fir_glob_inst_n_15 ;
  wire \generate_fir[52].fir_glob_inst_n_16 ;
  wire \generate_fir[52].fir_glob_inst_n_17 ;
  wire \generate_fir[52].fir_glob_inst_n_18 ;
  wire \generate_fir[52].fir_glob_inst_n_19 ;
  wire \generate_fir[52].fir_glob_inst_n_20 ;
  wire \generate_fir[52].fir_glob_inst_n_21 ;
  wire \generate_fir[52].fir_glob_inst_n_22 ;
  wire \generate_fir[52].fir_glob_inst_n_23 ;
  wire \generate_fir[52].fir_glob_inst_n_24 ;
  wire \generate_fir[52].fir_glob_inst_n_25 ;
  wire \generate_fir[52].fir_glob_inst_n_26 ;
  wire \generate_fir[52].fir_glob_inst_n_27 ;
  wire \generate_fir[52].fir_glob_inst_n_28 ;
  wire \generate_fir[52].fir_glob_inst_n_29 ;
  wire \generate_fir[52].fir_glob_inst_n_3 ;
  wire \generate_fir[52].fir_glob_inst_n_30 ;
  wire \generate_fir[52].fir_glob_inst_n_31 ;
  wire \generate_fir[52].fir_glob_inst_n_32 ;
  wire \generate_fir[52].fir_glob_inst_n_33 ;
  wire \generate_fir[52].fir_glob_inst_n_34 ;
  wire \generate_fir[52].fir_glob_inst_n_35 ;
  wire \generate_fir[52].fir_glob_inst_n_36 ;
  wire \generate_fir[52].fir_glob_inst_n_37 ;
  wire \generate_fir[52].fir_glob_inst_n_38 ;
  wire \generate_fir[52].fir_glob_inst_n_39 ;
  wire \generate_fir[52].fir_glob_inst_n_4 ;
  wire \generate_fir[52].fir_glob_inst_n_40 ;
  wire \generate_fir[52].fir_glob_inst_n_41 ;
  wire \generate_fir[52].fir_glob_inst_n_42 ;
  wire \generate_fir[52].fir_glob_inst_n_43 ;
  wire \generate_fir[52].fir_glob_inst_n_44 ;
  wire \generate_fir[52].fir_glob_inst_n_45 ;
  wire \generate_fir[52].fir_glob_inst_n_46 ;
  wire \generate_fir[52].fir_glob_inst_n_47 ;
  wire \generate_fir[52].fir_glob_inst_n_5 ;
  wire \generate_fir[52].fir_glob_inst_n_6 ;
  wire \generate_fir[52].fir_glob_inst_n_7 ;
  wire \generate_fir[52].fir_glob_inst_n_8 ;
  wire \generate_fir[52].fir_glob_inst_n_9 ;
  wire \generate_fir[53].fir_glob_inst_n_0 ;
  wire \generate_fir[53].fir_glob_inst_n_10 ;
  wire \generate_fir[53].fir_glob_inst_n_11 ;
  wire \generate_fir[53].fir_glob_inst_n_12 ;
  wire \generate_fir[53].fir_glob_inst_n_13 ;
  wire \generate_fir[53].fir_glob_inst_n_14 ;
  wire \generate_fir[53].fir_glob_inst_n_15 ;
  wire \generate_fir[53].fir_glob_inst_n_16 ;
  wire \generate_fir[53].fir_glob_inst_n_17 ;
  wire \generate_fir[53].fir_glob_inst_n_18 ;
  wire \generate_fir[53].fir_glob_inst_n_19 ;
  wire \generate_fir[53].fir_glob_inst_n_20 ;
  wire \generate_fir[53].fir_glob_inst_n_21 ;
  wire \generate_fir[53].fir_glob_inst_n_22 ;
  wire \generate_fir[53].fir_glob_inst_n_23 ;
  wire \generate_fir[53].fir_glob_inst_n_24 ;
  wire \generate_fir[53].fir_glob_inst_n_25 ;
  wire \generate_fir[53].fir_glob_inst_n_26 ;
  wire \generate_fir[53].fir_glob_inst_n_27 ;
  wire \generate_fir[53].fir_glob_inst_n_28 ;
  wire \generate_fir[53].fir_glob_inst_n_29 ;
  wire \generate_fir[53].fir_glob_inst_n_3 ;
  wire \generate_fir[53].fir_glob_inst_n_30 ;
  wire \generate_fir[53].fir_glob_inst_n_31 ;
  wire \generate_fir[53].fir_glob_inst_n_32 ;
  wire \generate_fir[53].fir_glob_inst_n_33 ;
  wire \generate_fir[53].fir_glob_inst_n_34 ;
  wire \generate_fir[53].fir_glob_inst_n_35 ;
  wire \generate_fir[53].fir_glob_inst_n_36 ;
  wire \generate_fir[53].fir_glob_inst_n_37 ;
  wire \generate_fir[53].fir_glob_inst_n_38 ;
  wire \generate_fir[53].fir_glob_inst_n_39 ;
  wire \generate_fir[53].fir_glob_inst_n_4 ;
  wire \generate_fir[53].fir_glob_inst_n_40 ;
  wire \generate_fir[53].fir_glob_inst_n_41 ;
  wire \generate_fir[53].fir_glob_inst_n_42 ;
  wire \generate_fir[53].fir_glob_inst_n_43 ;
  wire \generate_fir[53].fir_glob_inst_n_44 ;
  wire \generate_fir[53].fir_glob_inst_n_45 ;
  wire \generate_fir[53].fir_glob_inst_n_46 ;
  wire \generate_fir[53].fir_glob_inst_n_47 ;
  wire \generate_fir[53].fir_glob_inst_n_5 ;
  wire \generate_fir[53].fir_glob_inst_n_6 ;
  wire \generate_fir[53].fir_glob_inst_n_7 ;
  wire \generate_fir[53].fir_glob_inst_n_8 ;
  wire \generate_fir[53].fir_glob_inst_n_9 ;
  wire \generate_fir[54].fir_glob_inst_n_0 ;
  wire \generate_fir[54].fir_glob_inst_n_10 ;
  wire \generate_fir[54].fir_glob_inst_n_11 ;
  wire \generate_fir[54].fir_glob_inst_n_12 ;
  wire \generate_fir[54].fir_glob_inst_n_13 ;
  wire \generate_fir[54].fir_glob_inst_n_14 ;
  wire \generate_fir[54].fir_glob_inst_n_15 ;
  wire \generate_fir[54].fir_glob_inst_n_16 ;
  wire \generate_fir[54].fir_glob_inst_n_17 ;
  wire \generate_fir[54].fir_glob_inst_n_18 ;
  wire \generate_fir[54].fir_glob_inst_n_19 ;
  wire \generate_fir[54].fir_glob_inst_n_20 ;
  wire \generate_fir[54].fir_glob_inst_n_21 ;
  wire \generate_fir[54].fir_glob_inst_n_22 ;
  wire \generate_fir[54].fir_glob_inst_n_23 ;
  wire \generate_fir[54].fir_glob_inst_n_24 ;
  wire \generate_fir[54].fir_glob_inst_n_25 ;
  wire \generate_fir[54].fir_glob_inst_n_26 ;
  wire \generate_fir[54].fir_glob_inst_n_27 ;
  wire \generate_fir[54].fir_glob_inst_n_28 ;
  wire \generate_fir[54].fir_glob_inst_n_29 ;
  wire \generate_fir[54].fir_glob_inst_n_30 ;
  wire \generate_fir[54].fir_glob_inst_n_31 ;
  wire \generate_fir[54].fir_glob_inst_n_32 ;
  wire \generate_fir[54].fir_glob_inst_n_4 ;
  wire \generate_fir[54].fir_glob_inst_n_5 ;
  wire \generate_fir[54].fir_glob_inst_n_6 ;
  wire \generate_fir[54].fir_glob_inst_n_7 ;
  wire \generate_fir[54].fir_glob_inst_n_8 ;
  wire \generate_fir[54].fir_glob_inst_n_9 ;
  wire \generate_fir[5].fir_glob_inst_n_0 ;
  wire \generate_fir[5].fir_glob_inst_n_10 ;
  wire \generate_fir[5].fir_glob_inst_n_11 ;
  wire \generate_fir[5].fir_glob_inst_n_12 ;
  wire \generate_fir[5].fir_glob_inst_n_13 ;
  wire \generate_fir[5].fir_glob_inst_n_14 ;
  wire \generate_fir[5].fir_glob_inst_n_15 ;
  wire \generate_fir[5].fir_glob_inst_n_16 ;
  wire \generate_fir[5].fir_glob_inst_n_17 ;
  wire \generate_fir[5].fir_glob_inst_n_18 ;
  wire \generate_fir[5].fir_glob_inst_n_19 ;
  wire \generate_fir[5].fir_glob_inst_n_20 ;
  wire \generate_fir[5].fir_glob_inst_n_21 ;
  wire \generate_fir[5].fir_glob_inst_n_22 ;
  wire \generate_fir[5].fir_glob_inst_n_23 ;
  wire \generate_fir[5].fir_glob_inst_n_24 ;
  wire \generate_fir[5].fir_glob_inst_n_25 ;
  wire \generate_fir[5].fir_glob_inst_n_26 ;
  wire \generate_fir[5].fir_glob_inst_n_27 ;
  wire \generate_fir[5].fir_glob_inst_n_28 ;
  wire \generate_fir[5].fir_glob_inst_n_29 ;
  wire \generate_fir[5].fir_glob_inst_n_3 ;
  wire \generate_fir[5].fir_glob_inst_n_30 ;
  wire \generate_fir[5].fir_glob_inst_n_31 ;
  wire \generate_fir[5].fir_glob_inst_n_32 ;
  wire \generate_fir[5].fir_glob_inst_n_33 ;
  wire \generate_fir[5].fir_glob_inst_n_34 ;
  wire \generate_fir[5].fir_glob_inst_n_35 ;
  wire \generate_fir[5].fir_glob_inst_n_36 ;
  wire \generate_fir[5].fir_glob_inst_n_37 ;
  wire \generate_fir[5].fir_glob_inst_n_38 ;
  wire \generate_fir[5].fir_glob_inst_n_39 ;
  wire \generate_fir[5].fir_glob_inst_n_4 ;
  wire \generate_fir[5].fir_glob_inst_n_40 ;
  wire \generate_fir[5].fir_glob_inst_n_41 ;
  wire \generate_fir[5].fir_glob_inst_n_42 ;
  wire \generate_fir[5].fir_glob_inst_n_43 ;
  wire \generate_fir[5].fir_glob_inst_n_44 ;
  wire \generate_fir[5].fir_glob_inst_n_45 ;
  wire \generate_fir[5].fir_glob_inst_n_46 ;
  wire \generate_fir[5].fir_glob_inst_n_5 ;
  wire \generate_fir[5].fir_glob_inst_n_6 ;
  wire \generate_fir[5].fir_glob_inst_n_7 ;
  wire \generate_fir[5].fir_glob_inst_n_8 ;
  wire \generate_fir[5].fir_glob_inst_n_9 ;
  wire \generate_fir[6].fir_glob_inst_n_0 ;
  wire \generate_fir[6].fir_glob_inst_n_10 ;
  wire \generate_fir[6].fir_glob_inst_n_11 ;
  wire \generate_fir[6].fir_glob_inst_n_12 ;
  wire \generate_fir[6].fir_glob_inst_n_13 ;
  wire \generate_fir[6].fir_glob_inst_n_14 ;
  wire \generate_fir[6].fir_glob_inst_n_15 ;
  wire \generate_fir[6].fir_glob_inst_n_16 ;
  wire \generate_fir[6].fir_glob_inst_n_17 ;
  wire \generate_fir[6].fir_glob_inst_n_18 ;
  wire \generate_fir[6].fir_glob_inst_n_19 ;
  wire \generate_fir[6].fir_glob_inst_n_20 ;
  wire \generate_fir[6].fir_glob_inst_n_21 ;
  wire \generate_fir[6].fir_glob_inst_n_22 ;
  wire \generate_fir[6].fir_glob_inst_n_23 ;
  wire \generate_fir[6].fir_glob_inst_n_24 ;
  wire \generate_fir[6].fir_glob_inst_n_25 ;
  wire \generate_fir[6].fir_glob_inst_n_26 ;
  wire \generate_fir[6].fir_glob_inst_n_27 ;
  wire \generate_fir[6].fir_glob_inst_n_28 ;
  wire \generate_fir[6].fir_glob_inst_n_29 ;
  wire \generate_fir[6].fir_glob_inst_n_3 ;
  wire \generate_fir[6].fir_glob_inst_n_30 ;
  wire \generate_fir[6].fir_glob_inst_n_31 ;
  wire \generate_fir[6].fir_glob_inst_n_32 ;
  wire \generate_fir[6].fir_glob_inst_n_33 ;
  wire \generate_fir[6].fir_glob_inst_n_34 ;
  wire \generate_fir[6].fir_glob_inst_n_35 ;
  wire \generate_fir[6].fir_glob_inst_n_36 ;
  wire \generate_fir[6].fir_glob_inst_n_37 ;
  wire \generate_fir[6].fir_glob_inst_n_38 ;
  wire \generate_fir[6].fir_glob_inst_n_39 ;
  wire \generate_fir[6].fir_glob_inst_n_4 ;
  wire \generate_fir[6].fir_glob_inst_n_40 ;
  wire \generate_fir[6].fir_glob_inst_n_41 ;
  wire \generate_fir[6].fir_glob_inst_n_42 ;
  wire \generate_fir[6].fir_glob_inst_n_43 ;
  wire \generate_fir[6].fir_glob_inst_n_44 ;
  wire \generate_fir[6].fir_glob_inst_n_45 ;
  wire \generate_fir[6].fir_glob_inst_n_46 ;
  wire \generate_fir[6].fir_glob_inst_n_47 ;
  wire \generate_fir[6].fir_glob_inst_n_5 ;
  wire \generate_fir[6].fir_glob_inst_n_6 ;
  wire \generate_fir[6].fir_glob_inst_n_7 ;
  wire \generate_fir[6].fir_glob_inst_n_8 ;
  wire \generate_fir[6].fir_glob_inst_n_9 ;
  wire \generate_fir[7].fir_glob_inst_n_0 ;
  wire \generate_fir[7].fir_glob_inst_n_10 ;
  wire \generate_fir[7].fir_glob_inst_n_11 ;
  wire \generate_fir[7].fir_glob_inst_n_12 ;
  wire \generate_fir[7].fir_glob_inst_n_13 ;
  wire \generate_fir[7].fir_glob_inst_n_14 ;
  wire \generate_fir[7].fir_glob_inst_n_15 ;
  wire \generate_fir[7].fir_glob_inst_n_16 ;
  wire \generate_fir[7].fir_glob_inst_n_17 ;
  wire \generate_fir[7].fir_glob_inst_n_18 ;
  wire \generate_fir[7].fir_glob_inst_n_19 ;
  wire \generate_fir[7].fir_glob_inst_n_20 ;
  wire \generate_fir[7].fir_glob_inst_n_21 ;
  wire \generate_fir[7].fir_glob_inst_n_22 ;
  wire \generate_fir[7].fir_glob_inst_n_23 ;
  wire \generate_fir[7].fir_glob_inst_n_24 ;
  wire \generate_fir[7].fir_glob_inst_n_25 ;
  wire \generate_fir[7].fir_glob_inst_n_26 ;
  wire \generate_fir[7].fir_glob_inst_n_27 ;
  wire \generate_fir[7].fir_glob_inst_n_28 ;
  wire \generate_fir[7].fir_glob_inst_n_29 ;
  wire \generate_fir[7].fir_glob_inst_n_3 ;
  wire \generate_fir[7].fir_glob_inst_n_30 ;
  wire \generate_fir[7].fir_glob_inst_n_31 ;
  wire \generate_fir[7].fir_glob_inst_n_32 ;
  wire \generate_fir[7].fir_glob_inst_n_33 ;
  wire \generate_fir[7].fir_glob_inst_n_34 ;
  wire \generate_fir[7].fir_glob_inst_n_35 ;
  wire \generate_fir[7].fir_glob_inst_n_36 ;
  wire \generate_fir[7].fir_glob_inst_n_37 ;
  wire \generate_fir[7].fir_glob_inst_n_38 ;
  wire \generate_fir[7].fir_glob_inst_n_39 ;
  wire \generate_fir[7].fir_glob_inst_n_4 ;
  wire \generate_fir[7].fir_glob_inst_n_40 ;
  wire \generate_fir[7].fir_glob_inst_n_41 ;
  wire \generate_fir[7].fir_glob_inst_n_42 ;
  wire \generate_fir[7].fir_glob_inst_n_43 ;
  wire \generate_fir[7].fir_glob_inst_n_44 ;
  wire \generate_fir[7].fir_glob_inst_n_45 ;
  wire \generate_fir[7].fir_glob_inst_n_46 ;
  wire \generate_fir[7].fir_glob_inst_n_47 ;
  wire \generate_fir[7].fir_glob_inst_n_48 ;
  wire \generate_fir[7].fir_glob_inst_n_5 ;
  wire \generate_fir[7].fir_glob_inst_n_6 ;
  wire \generate_fir[7].fir_glob_inst_n_7 ;
  wire \generate_fir[7].fir_glob_inst_n_8 ;
  wire \generate_fir[7].fir_glob_inst_n_9 ;
  wire \generate_fir[8].fir_glob_inst_n_0 ;
  wire \generate_fir[8].fir_glob_inst_n_10 ;
  wire \generate_fir[8].fir_glob_inst_n_11 ;
  wire \generate_fir[8].fir_glob_inst_n_12 ;
  wire \generate_fir[8].fir_glob_inst_n_13 ;
  wire \generate_fir[8].fir_glob_inst_n_14 ;
  wire \generate_fir[8].fir_glob_inst_n_15 ;
  wire \generate_fir[8].fir_glob_inst_n_16 ;
  wire \generate_fir[8].fir_glob_inst_n_17 ;
  wire \generate_fir[8].fir_glob_inst_n_18 ;
  wire \generate_fir[8].fir_glob_inst_n_19 ;
  wire \generate_fir[8].fir_glob_inst_n_20 ;
  wire \generate_fir[8].fir_glob_inst_n_21 ;
  wire \generate_fir[8].fir_glob_inst_n_22 ;
  wire \generate_fir[8].fir_glob_inst_n_23 ;
  wire \generate_fir[8].fir_glob_inst_n_24 ;
  wire \generate_fir[8].fir_glob_inst_n_25 ;
  wire \generate_fir[8].fir_glob_inst_n_26 ;
  wire \generate_fir[8].fir_glob_inst_n_27 ;
  wire \generate_fir[8].fir_glob_inst_n_28 ;
  wire \generate_fir[8].fir_glob_inst_n_29 ;
  wire \generate_fir[8].fir_glob_inst_n_3 ;
  wire \generate_fir[8].fir_glob_inst_n_30 ;
  wire \generate_fir[8].fir_glob_inst_n_31 ;
  wire \generate_fir[8].fir_glob_inst_n_32 ;
  wire \generate_fir[8].fir_glob_inst_n_33 ;
  wire \generate_fir[8].fir_glob_inst_n_34 ;
  wire \generate_fir[8].fir_glob_inst_n_35 ;
  wire \generate_fir[8].fir_glob_inst_n_36 ;
  wire \generate_fir[8].fir_glob_inst_n_37 ;
  wire \generate_fir[8].fir_glob_inst_n_38 ;
  wire \generate_fir[8].fir_glob_inst_n_39 ;
  wire \generate_fir[8].fir_glob_inst_n_4 ;
  wire \generate_fir[8].fir_glob_inst_n_40 ;
  wire \generate_fir[8].fir_glob_inst_n_41 ;
  wire \generate_fir[8].fir_glob_inst_n_42 ;
  wire \generate_fir[8].fir_glob_inst_n_43 ;
  wire \generate_fir[8].fir_glob_inst_n_44 ;
  wire \generate_fir[8].fir_glob_inst_n_45 ;
  wire \generate_fir[8].fir_glob_inst_n_46 ;
  wire \generate_fir[8].fir_glob_inst_n_5 ;
  wire \generate_fir[8].fir_glob_inst_n_6 ;
  wire \generate_fir[8].fir_glob_inst_n_7 ;
  wire \generate_fir[8].fir_glob_inst_n_8 ;
  wire \generate_fir[8].fir_glob_inst_n_9 ;
  wire \generate_fir[9].fir_glob_inst_n_0 ;
  wire \generate_fir[9].fir_glob_inst_n_10 ;
  wire \generate_fir[9].fir_glob_inst_n_11 ;
  wire \generate_fir[9].fir_glob_inst_n_12 ;
  wire \generate_fir[9].fir_glob_inst_n_13 ;
  wire \generate_fir[9].fir_glob_inst_n_14 ;
  wire \generate_fir[9].fir_glob_inst_n_15 ;
  wire \generate_fir[9].fir_glob_inst_n_16 ;
  wire \generate_fir[9].fir_glob_inst_n_17 ;
  wire \generate_fir[9].fir_glob_inst_n_18 ;
  wire \generate_fir[9].fir_glob_inst_n_19 ;
  wire \generate_fir[9].fir_glob_inst_n_20 ;
  wire \generate_fir[9].fir_glob_inst_n_21 ;
  wire \generate_fir[9].fir_glob_inst_n_22 ;
  wire \generate_fir[9].fir_glob_inst_n_23 ;
  wire \generate_fir[9].fir_glob_inst_n_24 ;
  wire \generate_fir[9].fir_glob_inst_n_25 ;
  wire \generate_fir[9].fir_glob_inst_n_26 ;
  wire \generate_fir[9].fir_glob_inst_n_27 ;
  wire \generate_fir[9].fir_glob_inst_n_28 ;
  wire \generate_fir[9].fir_glob_inst_n_29 ;
  wire \generate_fir[9].fir_glob_inst_n_3 ;
  wire \generate_fir[9].fir_glob_inst_n_30 ;
  wire \generate_fir[9].fir_glob_inst_n_31 ;
  wire \generate_fir[9].fir_glob_inst_n_32 ;
  wire \generate_fir[9].fir_glob_inst_n_33 ;
  wire \generate_fir[9].fir_glob_inst_n_34 ;
  wire \generate_fir[9].fir_glob_inst_n_35 ;
  wire \generate_fir[9].fir_glob_inst_n_36 ;
  wire \generate_fir[9].fir_glob_inst_n_37 ;
  wire \generate_fir[9].fir_glob_inst_n_38 ;
  wire \generate_fir[9].fir_glob_inst_n_39 ;
  wire \generate_fir[9].fir_glob_inst_n_4 ;
  wire \generate_fir[9].fir_glob_inst_n_40 ;
  wire \generate_fir[9].fir_glob_inst_n_41 ;
  wire \generate_fir[9].fir_glob_inst_n_42 ;
  wire \generate_fir[9].fir_glob_inst_n_43 ;
  wire \generate_fir[9].fir_glob_inst_n_44 ;
  wire \generate_fir[9].fir_glob_inst_n_45 ;
  wire \generate_fir[9].fir_glob_inst_n_46 ;
  wire \generate_fir[9].fir_glob_inst_n_5 ;
  wire \generate_fir[9].fir_glob_inst_n_6 ;
  wire \generate_fir[9].fir_glob_inst_n_7 ;
  wire \generate_fir[9].fir_glob_inst_n_8 ;
  wire \generate_fir[9].fir_glob_inst_n_9 ;
  wire [15:0]ram_val_s;
  wire [0:0]reset_accum_in_s_reg;
  wire [0:0]reset_accum_in_s_reg_0;
  wire [0:0]reset_accum_in_s_reg_1;
  wire [0:0]reset_accum_in_s_reg_10;
  wire [0:0]reset_accum_in_s_reg_11;
  wire [0:0]reset_accum_in_s_reg_12;
  wire [0:0]reset_accum_in_s_reg_13;
  wire [0:0]reset_accum_in_s_reg_14;
  wire [0:0]reset_accum_in_s_reg_15;
  wire [0:0]reset_accum_in_s_reg_16;
  wire [0:0]reset_accum_in_s_reg_17;
  wire [0:0]reset_accum_in_s_reg_18;
  wire [0:0]reset_accum_in_s_reg_19;
  wire [0:0]reset_accum_in_s_reg_2;
  wire [0:0]reset_accum_in_s_reg_20;
  wire [0:0]reset_accum_in_s_reg_21;
  wire [0:0]reset_accum_in_s_reg_22;
  wire [0:0]reset_accum_in_s_reg_23;
  wire [0:0]reset_accum_in_s_reg_24;
  wire [0:0]reset_accum_in_s_reg_25;
  wire [0:0]reset_accum_in_s_reg_26;
  wire [0:0]reset_accum_in_s_reg_27;
  wire [0:0]reset_accum_in_s_reg_28;
  wire [0:0]reset_accum_in_s_reg_29;
  wire [0:0]reset_accum_in_s_reg_3;
  wire [0:0]reset_accum_in_s_reg_30;
  wire [0:0]reset_accum_in_s_reg_31;
  wire [0:0]reset_accum_in_s_reg_32;
  wire [0:0]reset_accum_in_s_reg_33;
  wire [0:0]reset_accum_in_s_reg_34;
  wire [0:0]reset_accum_in_s_reg_35;
  wire [0:0]reset_accum_in_s_reg_36;
  wire [0:0]reset_accum_in_s_reg_37;
  wire [0:0]reset_accum_in_s_reg_38;
  wire [0:0]reset_accum_in_s_reg_39;
  wire [0:0]reset_accum_in_s_reg_4;
  wire [0:0]reset_accum_in_s_reg_40;
  wire [0:0]reset_accum_in_s_reg_41;
  wire [0:0]reset_accum_in_s_reg_42;
  wire [0:0]reset_accum_in_s_reg_43;
  wire [0:0]reset_accum_in_s_reg_44;
  wire [0:0]reset_accum_in_s_reg_45;
  wire [0:0]reset_accum_in_s_reg_46;
  wire [0:0]reset_accum_in_s_reg_47;
  wire [0:0]reset_accum_in_s_reg_48;
  wire [0:0]reset_accum_in_s_reg_49;
  wire [0:0]reset_accum_in_s_reg_5;
  wire [0:0]reset_accum_in_s_reg_50;
  wire [0:0]reset_accum_in_s_reg_51;
  wire [0:0]reset_accum_in_s_reg_52;
  wire [0:0]reset_accum_in_s_reg_6;
  wire [0:0]reset_accum_in_s_reg_7;
  wire [0:0]reset_accum_in_s_reg_8;
  wire [0:0]reset_accum_in_s_reg_9;
  wire reset_store3_s;
  wire [0:0]result_en_s;
  wire [0:0]\result_s_reg[0] ;
  wire [0:0]\result_s_reg[0]_0 ;
  wire [0:0]\result_s_reg[0]_1 ;
  wire [0:0]\result_s_reg[0]_10 ;
  wire [0:0]\result_s_reg[0]_11 ;
  wire [0:0]\result_s_reg[0]_12 ;
  wire [0:0]\result_s_reg[0]_13 ;
  wire [0:0]\result_s_reg[0]_14 ;
  wire [0:0]\result_s_reg[0]_15 ;
  wire [0:0]\result_s_reg[0]_16 ;
  wire [0:0]\result_s_reg[0]_17 ;
  wire [0:0]\result_s_reg[0]_18 ;
  wire [0:0]\result_s_reg[0]_19 ;
  wire [0:0]\result_s_reg[0]_2 ;
  wire [0:0]\result_s_reg[0]_20 ;
  wire [0:0]\result_s_reg[0]_21 ;
  wire [0:0]\result_s_reg[0]_22 ;
  wire [0:0]\result_s_reg[0]_23 ;
  wire [0:0]\result_s_reg[0]_24 ;
  wire [0:0]\result_s_reg[0]_25 ;
  wire [0:0]\result_s_reg[0]_26 ;
  wire [0:0]\result_s_reg[0]_27 ;
  wire [0:0]\result_s_reg[0]_28 ;
  wire [0:0]\result_s_reg[0]_29 ;
  wire [0:0]\result_s_reg[0]_3 ;
  wire [0:0]\result_s_reg[0]_30 ;
  wire [0:0]\result_s_reg[0]_31 ;
  wire [0:0]\result_s_reg[0]_32 ;
  wire [0:0]\result_s_reg[0]_33 ;
  wire [0:0]\result_s_reg[0]_34 ;
  wire [0:0]\result_s_reg[0]_35 ;
  wire [0:0]\result_s_reg[0]_36 ;
  wire [0:0]\result_s_reg[0]_37 ;
  wire [0:0]\result_s_reg[0]_38 ;
  wire [0:0]\result_s_reg[0]_39 ;
  wire [0:0]\result_s_reg[0]_4 ;
  wire [0:0]\result_s_reg[0]_40 ;
  wire [0:0]\result_s_reg[0]_41 ;
  wire [0:0]\result_s_reg[0]_42 ;
  wire [0:0]\result_s_reg[0]_43 ;
  wire [0:0]\result_s_reg[0]_44 ;
  wire [0:0]\result_s_reg[0]_45 ;
  wire [0:0]\result_s_reg[0]_46 ;
  wire [0:0]\result_s_reg[0]_47 ;
  wire [0:0]\result_s_reg[0]_48 ;
  wire [0:0]\result_s_reg[0]_49 ;
  wire [0:0]\result_s_reg[0]_5 ;
  wire [0:0]\result_s_reg[0]_50 ;
  wire [0:0]\result_s_reg[0]_51 ;
  wire [0:0]\result_s_reg[0]_52 ;
  wire [0:0]\result_s_reg[0]_6 ;
  wire [0:0]\result_s_reg[0]_7 ;
  wire [0:0]\result_s_reg[0]_8 ;
  wire [0:0]\result_s_reg[0]_9 ;
  wire s00_axi_aclk;
  wire [53:0]sel0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_cpt cpt_ram
       (.cpt_overflow_next(cpt_overflow_next),
        .cpt_val_o(counter_ram_s),
        .data_clk_i(data_clk_i),
        .data_en_i(data_en_i),
        .data_rst_i(data_rst_i));
  FDRE data_en_o_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(data_en_next),
        .Q(data_en_o),
        .R(1'b0));
  FDRE \data_out_s_reg[0] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_30 ),
        .Q(data_o[0]),
        .R(1'b0));
  FDRE \data_out_s_reg[10] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_20 ),
        .Q(data_o[10]),
        .R(1'b0));
  FDRE \data_out_s_reg[11] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_19 ),
        .Q(data_o[11]),
        .R(1'b0));
  FDRE \data_out_s_reg[12] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_18 ),
        .Q(data_o[12]),
        .R(1'b0));
  FDRE \data_out_s_reg[13] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_17 ),
        .Q(data_o[13]),
        .R(1'b0));
  FDRE \data_out_s_reg[14] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_16 ),
        .Q(data_o[14]),
        .R(1'b0));
  FDRE \data_out_s_reg[15] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_15 ),
        .Q(data_o[15]),
        .R(1'b0));
  FDRE \data_out_s_reg[16] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_14 ),
        .Q(data_o[16]),
        .R(1'b0));
  FDRE \data_out_s_reg[17] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_13 ),
        .Q(data_o[17]),
        .R(1'b0));
  FDRE \data_out_s_reg[18] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_12 ),
        .Q(data_o[18]),
        .R(1'b0));
  FDRE \data_out_s_reg[19] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_11 ),
        .Q(data_o[19]),
        .R(1'b0));
  FDRE \data_out_s_reg[1] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_29 ),
        .Q(data_o[1]),
        .R(1'b0));
  FDRE \data_out_s_reg[20] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_10 ),
        .Q(data_o[20]),
        .R(1'b0));
  FDRE \data_out_s_reg[21] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_9 ),
        .Q(data_o[21]),
        .R(1'b0));
  FDRE \data_out_s_reg[22] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_8 ),
        .Q(data_o[22]),
        .R(1'b0));
  FDRE \data_out_s_reg[23] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_7 ),
        .Q(data_o[23]),
        .R(1'b0));
  FDRE \data_out_s_reg[24] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_6 ),
        .Q(data_o[24]),
        .R(1'b0));
  FDRE \data_out_s_reg[25] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_5 ),
        .Q(data_o[25]),
        .R(1'b0));
  FDRE \data_out_s_reg[26] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_4 ),
        .Q(data_o[26]),
        .R(1'b0));
  FDRE \data_out_s_reg[27] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_3 ),
        .Q(data_o[27]),
        .R(1'b0));
  FDRE \data_out_s_reg[2] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_28 ),
        .Q(data_o[2]),
        .R(1'b0));
  FDRE \data_out_s_reg[3] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_27 ),
        .Q(data_o[3]),
        .R(1'b0));
  FDRE \data_out_s_reg[4] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_26 ),
        .Q(data_o[4]),
        .R(1'b0));
  FDRE \data_out_s_reg[5] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_25 ),
        .Q(data_o[5]),
        .R(1'b0));
  FDRE \data_out_s_reg[6] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_24 ),
        .Q(data_o[6]),
        .R(1'b0));
  FDRE \data_out_s_reg[7] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_23 ),
        .Q(data_o[7]),
        .R(1'b0));
  FDRE \data_out_s_reg[8] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_22 ),
        .Q(data_o[8]),
        .R(1'b0));
  FDRE \data_out_s_reg[9] 
       (.C(data_clk_i),
        .CE(data_out_s),
        .D(\generate_fir[40].fir_glob_inst_n_21 ),
        .Q(data_o[9]),
        .R(1'b0));
  FDRE \data_s_reg[0] 
       (.C(data_clk_i),
        .CE(data_en_i),
        .D(data_i[0]),
        .Q(data_s[0]),
        .R(1'b0));
  FDRE \data_s_reg[10] 
       (.C(data_clk_i),
        .CE(data_en_i),
        .D(data_i[10]),
        .Q(data_s[10]),
        .R(1'b0));
  FDRE \data_s_reg[11] 
       (.C(data_clk_i),
        .CE(data_en_i),
        .D(data_i[11]),
        .Q(data_s[11]),
        .R(1'b0));
  FDRE \data_s_reg[12] 
       (.C(data_clk_i),
        .CE(data_en_i),
        .D(data_i[12]),
        .Q(data_s[12]),
        .R(1'b0));
  FDRE \data_s_reg[13] 
       (.C(data_clk_i),
        .CE(data_en_i),
        .D(data_i[13]),
        .Q(data_s[13]),
        .R(1'b0));
  FDRE \data_s_reg[1] 
       (.C(data_clk_i),
        .CE(data_en_i),
        .D(data_i[1]),
        .Q(data_s[1]),
        .R(1'b0));
  FDRE \data_s_reg[2] 
       (.C(data_clk_i),
        .CE(data_en_i),
        .D(data_i[2]),
        .Q(data_s[2]),
        .R(1'b0));
  FDRE \data_s_reg[3] 
       (.C(data_clk_i),
        .CE(data_en_i),
        .D(data_i[3]),
        .Q(data_s[3]),
        .R(1'b0));
  FDRE \data_s_reg[4] 
       (.C(data_clk_i),
        .CE(data_en_i),
        .D(data_i[4]),
        .Q(data_s[4]),
        .R(1'b0));
  FDRE \data_s_reg[5] 
       (.C(data_clk_i),
        .CE(data_en_i),
        .D(data_i[5]),
        .Q(data_s[5]),
        .R(1'b0));
  FDRE \data_s_reg[6] 
       (.C(data_clk_i),
        .CE(data_en_i),
        .D(data_i[6]),
        .Q(data_s[6]),
        .R(1'b0));
  FDRE \data_s_reg[7] 
       (.C(data_clk_i),
        .CE(data_en_i),
        .D(data_i[7]),
        .Q(data_s[7]),
        .R(1'b0));
  FDRE \data_s_reg[8] 
       (.C(data_clk_i),
        .CE(data_en_i),
        .D(data_i[8]),
        .Q(data_s[8]),
        .R(1'b0));
  FDRE \data_s_reg[9] 
       (.C(data_clk_i),
        .CE(data_en_i),
        .D(data_i[9]),
        .Q(data_s[9]),
        .R(1'b0));
  FDRE enable_s_reg
       (.C(data_clk_i),
        .CE(1'b1),
        .D(data_en_i),
        .Q(enable_s),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global \generate_fir[0].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_1 ,\fir_proc_inst/data3_s [12:0]}),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D(ram_val_s),
        .DSP48E1_inst(\generate_fir[0].fir_glob_inst_n_0 ),
        .DSP48E1_inst_0(\generate_fir[0].fir_glob_inst_n_19 ),
        .DSP48E1_inst_1(\generate_fir[0].fir_glob_inst_n_22 ),
        .DSP48E1_inst_10(\generate_fir[0].fir_glob_inst_n_57 ),
        .DSP48E1_inst_11(\generate_fir[0].fir_glob_inst_n_58 ),
        .DSP48E1_inst_12(\generate_fir[0].fir_glob_inst_n_59 ),
        .DSP48E1_inst_13(\generate_fir[0].fir_glob_inst_n_60 ),
        .DSP48E1_inst_14(\generate_fir[0].fir_glob_inst_n_61 ),
        .DSP48E1_inst_15(\generate_fir[0].fir_glob_inst_n_62 ),
        .DSP48E1_inst_16(\generate_fir[0].fir_glob_inst_n_63 ),
        .DSP48E1_inst_17(\generate_fir[0].fir_glob_inst_n_64 ),
        .DSP48E1_inst_18(\generate_fir[0].fir_glob_inst_n_65 ),
        .DSP48E1_inst_19(\generate_fir[0].fir_glob_inst_n_66 ),
        .DSP48E1_inst_2(\generate_fir[0].fir_glob_inst_n_23 ),
        .DSP48E1_inst_20(\generate_fir[0].fir_glob_inst_n_67 ),
        .DSP48E1_inst_21(\generate_fir[0].fir_glob_inst_n_68 ),
        .DSP48E1_inst_22(\generate_fir[0].fir_glob_inst_n_69 ),
        .DSP48E1_inst_23(\generate_fir[0].fir_glob_inst_n_70 ),
        .DSP48E1_inst_24(\generate_fir[0].fir_glob_inst_n_71 ),
        .DSP48E1_inst_3({\generate_fir[0].fir_glob_inst_n_24 ,\generate_fir[0].fir_glob_inst_n_25 ,\generate_fir[0].fir_glob_inst_n_26 ,\generate_fir[0].fir_glob_inst_n_27 ,\generate_fir[0].fir_glob_inst_n_28 ,\generate_fir[0].fir_glob_inst_n_29 ,\generate_fir[0].fir_glob_inst_n_30 ,\generate_fir[0].fir_glob_inst_n_31 ,\generate_fir[0].fir_glob_inst_n_32 ,\generate_fir[0].fir_glob_inst_n_33 ,\generate_fir[0].fir_glob_inst_n_34 ,\generate_fir[0].fir_glob_inst_n_35 ,\generate_fir[0].fir_glob_inst_n_36 ,\generate_fir[0].fir_glob_inst_n_37 }),
        .DSP48E1_inst_4({\generate_fir[0].fir_glob_inst_n_38 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .DSP48E1_inst_5(\generate_fir[0].fir_glob_inst_n_52 ),
        .DSP48E1_inst_6(\generate_fir[0].fir_glob_inst_n_53 ),
        .DSP48E1_inst_7(\generate_fir[0].fir_glob_inst_n_54 ),
        .DSP48E1_inst_8(\generate_fir[0].fir_glob_inst_n_55 ),
        .DSP48E1_inst_9(\generate_fir[0].fir_glob_inst_n_56 ),
        .E(E),
        .OPMODE(OPMODE),
        .Q(\fir_proc_inst/data3_s [13]),
        .bit_tab_s(bit_tab_s),
        .\coeff_s_reg[15] (\data_tab_s_reg[0]_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[50].fir_glob_inst_n_3 ),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .data_en_s_reg_rep(\generate_fir[54].fir_glob_inst_n_0 ),
        .\data_out_s_reg[0]_0 (\generate_fir[0].fir_glob_inst_n_20 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[0].fir_glob_inst_n_88 ,\generate_fir[0].fir_glob_inst_n_89 ,\generate_fir[0].fir_glob_inst_n_90 ,\generate_fir[0].fir_glob_inst_n_91 ,\generate_fir[0].fir_glob_inst_n_92 ,\generate_fir[0].fir_glob_inst_n_93 ,\generate_fir[0].fir_glob_inst_n_94 ,\generate_fir[0].fir_glob_inst_n_95 ,\generate_fir[0].fir_glob_inst_n_96 ,\generate_fir[0].fir_glob_inst_n_97 ,\generate_fir[0].fir_glob_inst_n_98 ,\generate_fir[0].fir_glob_inst_n_99 ,\generate_fir[0].fir_glob_inst_n_100 ,\generate_fir[0].fir_glob_inst_n_101 ,\generate_fir[0].fir_glob_inst_n_102 ,\generate_fir[0].fir_glob_inst_n_103 ,\generate_fir[0].fir_glob_inst_n_104 ,\generate_fir[0].fir_glob_inst_n_105 ,\generate_fir[0].fir_glob_inst_n_106 ,\generate_fir[0].fir_glob_inst_n_107 ,\generate_fir[0].fir_glob_inst_n_108 ,\generate_fir[0].fir_glob_inst_n_109 ,\generate_fir[0].fir_glob_inst_n_110 ,\generate_fir[0].fir_glob_inst_n_111 ,\generate_fir[0].fir_glob_inst_n_112 ,\generate_fir[0].fir_glob_inst_n_113 ,\generate_fir[0].fir_glob_inst_n_114 ,\generate_fir[0].fir_glob_inst_n_115 }),
        .\data_s_reg[13] (data_s),
        .enable_s(enable_s),
        .reset_store3_s(reset_store3_s),
        .result_en_s(result_en_s),
        .sel0(sel0[53:50]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_0 \generate_fir[10].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_67 ,\fir_proc_inst/data3_s [12:0]}),
        .E(\result_s_reg[0]_8 ),
        .Q({\generate_fir[10].fir_glob_inst_n_3 ,\generate_fir[10].fir_glob_inst_n_4 ,\generate_fir[10].fir_glob_inst_n_5 ,\generate_fir[10].fir_glob_inst_n_6 ,\generate_fir[10].fir_glob_inst_n_7 ,\generate_fir[10].fir_glob_inst_n_8 ,\generate_fir[10].fir_glob_inst_n_9 ,\generate_fir[10].fir_glob_inst_n_10 ,\generate_fir[10].fir_glob_inst_n_11 ,\generate_fir[10].fir_glob_inst_n_12 ,\generate_fir[10].fir_glob_inst_n_13 ,\generate_fir[10].fir_glob_inst_n_14 ,\generate_fir[10].fir_glob_inst_n_15 ,\generate_fir[10].fir_glob_inst_n_16 ,\generate_fir[10].fir_glob_inst_n_17 ,\generate_fir[10].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[9].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[27]_0 ({\generate_fir[10].fir_glob_inst_n_19 ,\generate_fir[10].fir_glob_inst_n_20 ,\generate_fir[10].fir_glob_inst_n_21 ,\generate_fir[10].fir_glob_inst_n_22 ,\generate_fir[10].fir_glob_inst_n_23 ,\generate_fir[10].fir_glob_inst_n_24 ,\generate_fir[10].fir_glob_inst_n_25 ,\generate_fir[10].fir_glob_inst_n_26 ,\generate_fir[10].fir_glob_inst_n_27 ,\generate_fir[10].fir_glob_inst_n_28 ,\generate_fir[10].fir_glob_inst_n_29 ,\generate_fir[10].fir_glob_inst_n_30 ,\generate_fir[10].fir_glob_inst_n_31 ,\generate_fir[10].fir_glob_inst_n_32 ,\generate_fir[10].fir_glob_inst_n_33 ,\generate_fir[10].fir_glob_inst_n_34 ,\generate_fir[10].fir_glob_inst_n_35 ,\generate_fir[10].fir_glob_inst_n_36 ,\generate_fir[10].fir_glob_inst_n_37 ,\generate_fir[10].fir_glob_inst_n_38 ,\generate_fir[10].fir_glob_inst_n_39 ,\generate_fir[10].fir_glob_inst_n_40 ,\generate_fir[10].fir_glob_inst_n_41 ,\generate_fir[10].fir_glob_inst_n_42 ,\generate_fir[10].fir_glob_inst_n_43 ,\generate_fir[10].fir_glob_inst_n_44 ,\generate_fir[10].fir_glob_inst_n_45 ,\generate_fir[10].fir_glob_inst_n_46 }),
        .\data_tab_s_reg[0][15] ({\generate_fir[9].fir_glob_inst_n_3 ,\generate_fir[9].fir_glob_inst_n_4 ,\generate_fir[9].fir_glob_inst_n_5 ,\generate_fir[9].fir_glob_inst_n_6 ,\generate_fir[9].fir_glob_inst_n_7 ,\generate_fir[9].fir_glob_inst_n_8 ,\generate_fir[9].fir_glob_inst_n_9 ,\generate_fir[9].fir_glob_inst_n_10 ,\generate_fir[9].fir_glob_inst_n_11 ,\generate_fir[9].fir_glob_inst_n_12 ,\generate_fir[9].fir_glob_inst_n_13 ,\generate_fir[9].fir_glob_inst_n_14 ,\generate_fir[9].fir_glob_inst_n_15 ,\generate_fir[9].fir_glob_inst_n_16 ,\generate_fir[9].fir_glob_inst_n_17 ,\generate_fir[9].fir_glob_inst_n_18 }),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[10].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_8),
        .sel0(sel0[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_1 \generate_fir[11].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_22 ,\fir_proc_inst/data3_s [12:0]}),
        .D({\generate_fir[10].fir_glob_inst_n_3 ,\generate_fir[10].fir_glob_inst_n_4 ,\generate_fir[10].fir_glob_inst_n_5 ,\generate_fir[10].fir_glob_inst_n_6 ,\generate_fir[10].fir_glob_inst_n_7 ,\generate_fir[10].fir_glob_inst_n_8 ,\generate_fir[10].fir_glob_inst_n_9 ,\generate_fir[10].fir_glob_inst_n_10 ,\generate_fir[10].fir_glob_inst_n_11 ,\generate_fir[10].fir_glob_inst_n_12 ,\generate_fir[10].fir_glob_inst_n_13 ,\generate_fir[10].fir_glob_inst_n_14 ,\generate_fir[10].fir_glob_inst_n_15 ,\generate_fir[10].fir_glob_inst_n_16 ,\generate_fir[10].fir_glob_inst_n_17 ,\generate_fir[10].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_9 ),
        .Q({\generate_fir[9].fir_glob_inst_n_19 ,\generate_fir[9].fir_glob_inst_n_20 ,\generate_fir[9].fir_glob_inst_n_21 ,\generate_fir[9].fir_glob_inst_n_22 ,\generate_fir[9].fir_glob_inst_n_23 ,\generate_fir[9].fir_glob_inst_n_24 ,\generate_fir[9].fir_glob_inst_n_25 ,\generate_fir[9].fir_glob_inst_n_26 ,\generate_fir[9].fir_glob_inst_n_27 ,\generate_fir[9].fir_glob_inst_n_28 ,\generate_fir[9].fir_glob_inst_n_29 ,\generate_fir[9].fir_glob_inst_n_30 ,\generate_fir[9].fir_glob_inst_n_31 ,\generate_fir[9].fir_glob_inst_n_32 ,\generate_fir[9].fir_glob_inst_n_33 ,\generate_fir[9].fir_glob_inst_n_34 ,\generate_fir[9].fir_glob_inst_n_35 ,\generate_fir[9].fir_glob_inst_n_36 ,\generate_fir[9].fir_glob_inst_n_37 ,\generate_fir[9].fir_glob_inst_n_38 ,\generate_fir[9].fir_glob_inst_n_39 ,\generate_fir[9].fir_glob_inst_n_40 ,\generate_fir[9].fir_glob_inst_n_41 ,\generate_fir[9].fir_glob_inst_n_42 ,\generate_fir[9].fir_glob_inst_n_43 ,\generate_fir[9].fir_glob_inst_n_44 ,\generate_fir[9].fir_glob_inst_n_45 ,\generate_fir[9].fir_glob_inst_n_46 }),
        .\bit_tab_s_reg[0] (\generate_fir[10].fir_glob_inst_n_0 ),
        .\coeff_s_reg[15] ({\generate_fir[11].fir_glob_inst_n_33 ,\generate_fir[11].fir_glob_inst_n_34 ,\generate_fir[11].fir_glob_inst_n_35 ,\generate_fir[11].fir_glob_inst_n_36 ,\generate_fir[11].fir_glob_inst_n_37 ,\generate_fir[11].fir_glob_inst_n_38 ,\generate_fir[11].fir_glob_inst_n_39 ,\generate_fir[11].fir_glob_inst_n_40 ,\generate_fir[11].fir_glob_inst_n_41 ,\generate_fir[11].fir_glob_inst_n_42 ,\generate_fir[11].fir_glob_inst_n_43 ,\generate_fir[11].fir_glob_inst_n_44 ,\generate_fir[11].fir_glob_inst_n_45 ,\generate_fir[11].fir_glob_inst_n_46 ,\generate_fir[11].fir_glob_inst_n_47 ,\generate_fir[11].fir_glob_inst_n_48 }),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[11].fir_glob_inst_n_3 ),
        .data_en_o_reg_1({sel0[15:11],sel0[9:8]}),
        .data_en_o_reg_2(\generate_fir[6].fir_glob_inst_n_3 ),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[0]_0 (\generate_fir[11].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_1 (\generate_fir[11].fir_glob_inst_n_5 ),
        .\data_out_s_reg[10]_0 (\generate_fir[11].fir_glob_inst_n_15 ),
        .\data_out_s_reg[11]_0 (\generate_fir[11].fir_glob_inst_n_16 ),
        .\data_out_s_reg[12]_0 (\generate_fir[11].fir_glob_inst_n_17 ),
        .\data_out_s_reg[13]_0 (\generate_fir[11].fir_glob_inst_n_18 ),
        .\data_out_s_reg[14]_0 (\generate_fir[11].fir_glob_inst_n_19 ),
        .\data_out_s_reg[15]_0 (\generate_fir[11].fir_glob_inst_n_20 ),
        .\data_out_s_reg[16]_0 (\generate_fir[11].fir_glob_inst_n_21 ),
        .\data_out_s_reg[17]_0 (\generate_fir[11].fir_glob_inst_n_22 ),
        .\data_out_s_reg[18]_0 (\generate_fir[11].fir_glob_inst_n_23 ),
        .\data_out_s_reg[19]_0 (\generate_fir[11].fir_glob_inst_n_24 ),
        .\data_out_s_reg[1]_0 (\generate_fir[11].fir_glob_inst_n_6 ),
        .\data_out_s_reg[20]_0 (\generate_fir[11].fir_glob_inst_n_25 ),
        .\data_out_s_reg[21]_0 (\generate_fir[11].fir_glob_inst_n_26 ),
        .\data_out_s_reg[22]_0 (\generate_fir[11].fir_glob_inst_n_27 ),
        .\data_out_s_reg[23]_0 (\generate_fir[11].fir_glob_inst_n_28 ),
        .\data_out_s_reg[24]_0 (\generate_fir[11].fir_glob_inst_n_29 ),
        .\data_out_s_reg[25]_0 (\generate_fir[11].fir_glob_inst_n_30 ),
        .\data_out_s_reg[26]_0 (\generate_fir[11].fir_glob_inst_n_31 ),
        .\data_out_s_reg[27]_0 (\generate_fir[11].fir_glob_inst_n_32 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[10].fir_glob_inst_n_19 ,\generate_fir[10].fir_glob_inst_n_20 ,\generate_fir[10].fir_glob_inst_n_21 ,\generate_fir[10].fir_glob_inst_n_22 ,\generate_fir[10].fir_glob_inst_n_23 ,\generate_fir[10].fir_glob_inst_n_24 ,\generate_fir[10].fir_glob_inst_n_25 ,\generate_fir[10].fir_glob_inst_n_26 ,\generate_fir[10].fir_glob_inst_n_27 ,\generate_fir[10].fir_glob_inst_n_28 ,\generate_fir[10].fir_glob_inst_n_29 ,\generate_fir[10].fir_glob_inst_n_30 ,\generate_fir[10].fir_glob_inst_n_31 ,\generate_fir[10].fir_glob_inst_n_32 ,\generate_fir[10].fir_glob_inst_n_33 ,\generate_fir[10].fir_glob_inst_n_34 ,\generate_fir[10].fir_glob_inst_n_35 ,\generate_fir[10].fir_glob_inst_n_36 ,\generate_fir[10].fir_glob_inst_n_37 ,\generate_fir[10].fir_glob_inst_n_38 ,\generate_fir[10].fir_glob_inst_n_39 ,\generate_fir[10].fir_glob_inst_n_40 ,\generate_fir[10].fir_glob_inst_n_41 ,\generate_fir[10].fir_glob_inst_n_42 ,\generate_fir[10].fir_glob_inst_n_43 ,\generate_fir[10].fir_glob_inst_n_44 ,\generate_fir[10].fir_glob_inst_n_45 ,\generate_fir[10].fir_glob_inst_n_46 }),
        .\data_out_s_reg[2]_0 (\generate_fir[11].fir_glob_inst_n_7 ),
        .\data_out_s_reg[3]_0 (\generate_fir[11].fir_glob_inst_n_8 ),
        .\data_out_s_reg[4]_0 (\generate_fir[11].fir_glob_inst_n_9 ),
        .\data_out_s_reg[5]_0 (\generate_fir[11].fir_glob_inst_n_10 ),
        .\data_out_s_reg[6]_0 (\generate_fir[11].fir_glob_inst_n_11 ),
        .\data_out_s_reg[7]_0 (\generate_fir[11].fir_glob_inst_n_12 ),
        .\data_out_s_reg[8]_0 (\generate_fir[11].fir_glob_inst_n_13 ),
        .\data_out_s_reg[9]_0 (\generate_fir[11].fir_glob_inst_n_14 ),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[11].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_9),
        .sel0(sel0[10]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_2 \generate_fir[12].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_68 ,\fir_proc_inst/data3_s [12:0]}),
        .D({\generate_fir[11].fir_glob_inst_n_33 ,\generate_fir[11].fir_glob_inst_n_34 ,\generate_fir[11].fir_glob_inst_n_35 ,\generate_fir[11].fir_glob_inst_n_36 ,\generate_fir[11].fir_glob_inst_n_37 ,\generate_fir[11].fir_glob_inst_n_38 ,\generate_fir[11].fir_glob_inst_n_39 ,\generate_fir[11].fir_glob_inst_n_40 ,\generate_fir[11].fir_glob_inst_n_41 ,\generate_fir[11].fir_glob_inst_n_42 ,\generate_fir[11].fir_glob_inst_n_43 ,\generate_fir[11].fir_glob_inst_n_44 ,\generate_fir[11].fir_glob_inst_n_45 ,\generate_fir[11].fir_glob_inst_n_46 ,\generate_fir[11].fir_glob_inst_n_47 ,\generate_fir[11].fir_glob_inst_n_48 }),
        .E(\result_s_reg[0]_10 ),
        .Q({\generate_fir[12].fir_glob_inst_n_3 ,\generate_fir[12].fir_glob_inst_n_4 ,\generate_fir[12].fir_glob_inst_n_5 ,\generate_fir[12].fir_glob_inst_n_6 ,\generate_fir[12].fir_glob_inst_n_7 ,\generate_fir[12].fir_glob_inst_n_8 ,\generate_fir[12].fir_glob_inst_n_9 ,\generate_fir[12].fir_glob_inst_n_10 ,\generate_fir[12].fir_glob_inst_n_11 ,\generate_fir[12].fir_glob_inst_n_12 ,\generate_fir[12].fir_glob_inst_n_13 ,\generate_fir[12].fir_glob_inst_n_14 ,\generate_fir[12].fir_glob_inst_n_15 ,\generate_fir[12].fir_glob_inst_n_16 ,\generate_fir[12].fir_glob_inst_n_17 ,\generate_fir[12].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[11].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[0]_0 (sel0[11]),
        .\data_out_s_reg[27]_0 ({\generate_fir[12].fir_glob_inst_n_19 ,\generate_fir[12].fir_glob_inst_n_20 ,\generate_fir[12].fir_glob_inst_n_21 ,\generate_fir[12].fir_glob_inst_n_22 ,\generate_fir[12].fir_glob_inst_n_23 ,\generate_fir[12].fir_glob_inst_n_24 ,\generate_fir[12].fir_glob_inst_n_25 ,\generate_fir[12].fir_glob_inst_n_26 ,\generate_fir[12].fir_glob_inst_n_27 ,\generate_fir[12].fir_glob_inst_n_28 ,\generate_fir[12].fir_glob_inst_n_29 ,\generate_fir[12].fir_glob_inst_n_30 ,\generate_fir[12].fir_glob_inst_n_31 ,\generate_fir[12].fir_glob_inst_n_32 ,\generate_fir[12].fir_glob_inst_n_33 ,\generate_fir[12].fir_glob_inst_n_34 ,\generate_fir[12].fir_glob_inst_n_35 ,\generate_fir[12].fir_glob_inst_n_36 ,\generate_fir[12].fir_glob_inst_n_37 ,\generate_fir[12].fir_glob_inst_n_38 ,\generate_fir[12].fir_glob_inst_n_39 ,\generate_fir[12].fir_glob_inst_n_40 ,\generate_fir[12].fir_glob_inst_n_41 ,\generate_fir[12].fir_glob_inst_n_42 ,\generate_fir[12].fir_glob_inst_n_43 ,\generate_fir[12].fir_glob_inst_n_44 ,\generate_fir[12].fir_glob_inst_n_45 ,\generate_fir[12].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[12].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_3 \generate_fir[13].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_67 ,\fir_proc_inst/data3_s [12:0]}),
        .D({\generate_fir[12].fir_glob_inst_n_3 ,\generate_fir[12].fir_glob_inst_n_4 ,\generate_fir[12].fir_glob_inst_n_5 ,\generate_fir[12].fir_glob_inst_n_6 ,\generate_fir[12].fir_glob_inst_n_7 ,\generate_fir[12].fir_glob_inst_n_8 ,\generate_fir[12].fir_glob_inst_n_9 ,\generate_fir[12].fir_glob_inst_n_10 ,\generate_fir[12].fir_glob_inst_n_11 ,\generate_fir[12].fir_glob_inst_n_12 ,\generate_fir[12].fir_glob_inst_n_13 ,\generate_fir[12].fir_glob_inst_n_14 ,\generate_fir[12].fir_glob_inst_n_15 ,\generate_fir[12].fir_glob_inst_n_16 ,\generate_fir[12].fir_glob_inst_n_17 ,\generate_fir[12].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_11 ),
        .Q({\generate_fir[13].fir_glob_inst_n_4 ,\generate_fir[13].fir_glob_inst_n_5 ,\generate_fir[13].fir_glob_inst_n_6 ,\generate_fir[13].fir_glob_inst_n_7 ,\generate_fir[13].fir_glob_inst_n_8 ,\generate_fir[13].fir_glob_inst_n_9 ,\generate_fir[13].fir_glob_inst_n_10 ,\generate_fir[13].fir_glob_inst_n_11 ,\generate_fir[13].fir_glob_inst_n_12 ,\generate_fir[13].fir_glob_inst_n_13 ,\generate_fir[13].fir_glob_inst_n_14 ,\generate_fir[13].fir_glob_inst_n_15 ,\generate_fir[13].fir_glob_inst_n_16 ,\generate_fir[13].fir_glob_inst_n_17 ,\generate_fir[13].fir_glob_inst_n_18 ,\generate_fir[13].fir_glob_inst_n_19 }),
        .\bit_tab_s_reg[0] (\generate_fir[12].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[16].fir_glob_inst_n_3 ),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[0]_0 (sel0[12]),
        .\data_out_s_reg[27]_0 (\generate_fir[13].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[13].fir_glob_inst_n_20 ,\generate_fir[13].fir_glob_inst_n_21 ,\generate_fir[13].fir_glob_inst_n_22 ,\generate_fir[13].fir_glob_inst_n_23 ,\generate_fir[13].fir_glob_inst_n_24 ,\generate_fir[13].fir_glob_inst_n_25 ,\generate_fir[13].fir_glob_inst_n_26 ,\generate_fir[13].fir_glob_inst_n_27 ,\generate_fir[13].fir_glob_inst_n_28 ,\generate_fir[13].fir_glob_inst_n_29 ,\generate_fir[13].fir_glob_inst_n_30 ,\generate_fir[13].fir_glob_inst_n_31 ,\generate_fir[13].fir_glob_inst_n_32 ,\generate_fir[13].fir_glob_inst_n_33 ,\generate_fir[13].fir_glob_inst_n_34 ,\generate_fir[13].fir_glob_inst_n_35 ,\generate_fir[13].fir_glob_inst_n_36 ,\generate_fir[13].fir_glob_inst_n_37 ,\generate_fir[13].fir_glob_inst_n_38 ,\generate_fir[13].fir_glob_inst_n_39 ,\generate_fir[13].fir_glob_inst_n_40 ,\generate_fir[13].fir_glob_inst_n_41 ,\generate_fir[13].fir_glob_inst_n_42 ,\generate_fir[13].fir_glob_inst_n_43 ,\generate_fir[13].fir_glob_inst_n_44 ,\generate_fir[13].fir_glob_inst_n_45 ,\generate_fir[13].fir_glob_inst_n_46 ,\generate_fir[13].fir_glob_inst_n_47 }),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[13].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_11),
        .sel0({sel0[13],sel0[11:8]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_4 \generate_fir[14].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_68 ,\fir_proc_inst/data3_s [12:0]}),
        .D({\generate_fir[13].fir_glob_inst_n_4 ,\generate_fir[13].fir_glob_inst_n_5 ,\generate_fir[13].fir_glob_inst_n_6 ,\generate_fir[13].fir_glob_inst_n_7 ,\generate_fir[13].fir_glob_inst_n_8 ,\generate_fir[13].fir_glob_inst_n_9 ,\generate_fir[13].fir_glob_inst_n_10 ,\generate_fir[13].fir_glob_inst_n_11 ,\generate_fir[13].fir_glob_inst_n_12 ,\generate_fir[13].fir_glob_inst_n_13 ,\generate_fir[13].fir_glob_inst_n_14 ,\generate_fir[13].fir_glob_inst_n_15 ,\generate_fir[13].fir_glob_inst_n_16 ,\generate_fir[13].fir_glob_inst_n_17 ,\generate_fir[13].fir_glob_inst_n_18 ,\generate_fir[13].fir_glob_inst_n_19 }),
        .E(\result_s_reg[0]_12 ),
        .Q({\generate_fir[14].fir_glob_inst_n_31 ,\generate_fir[14].fir_glob_inst_n_32 ,\generate_fir[14].fir_glob_inst_n_33 ,\generate_fir[14].fir_glob_inst_n_34 ,\generate_fir[14].fir_glob_inst_n_35 ,\generate_fir[14].fir_glob_inst_n_36 ,\generate_fir[14].fir_glob_inst_n_37 ,\generate_fir[14].fir_glob_inst_n_38 ,\generate_fir[14].fir_glob_inst_n_39 ,\generate_fir[14].fir_glob_inst_n_40 ,\generate_fir[14].fir_glob_inst_n_41 ,\generate_fir[14].fir_glob_inst_n_42 ,\generate_fir[14].fir_glob_inst_n_43 ,\generate_fir[14].fir_glob_inst_n_44 ,\generate_fir[14].fir_glob_inst_n_45 ,\generate_fir[14].fir_glob_inst_n_46 }),
        .\bit_tab_s_reg[0] (\generate_fir[13].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[12:11]),
        .data_en_o_reg_1(\generate_fir[16].fir_glob_inst_n_3 ),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[0]_0 (\generate_fir[14].fir_glob_inst_n_3 ),
        .\data_out_s_reg[0]_1 (\generate_fir[11].fir_glob_inst_n_5 ),
        .\data_out_s_reg[10]_0 (\generate_fir[14].fir_glob_inst_n_13 ),
        .\data_out_s_reg[10]_1 (\generate_fir[11].fir_glob_inst_n_15 ),
        .\data_out_s_reg[11]_0 (\generate_fir[14].fir_glob_inst_n_14 ),
        .\data_out_s_reg[11]_1 (\generate_fir[11].fir_glob_inst_n_16 ),
        .\data_out_s_reg[12]_0 (\generate_fir[14].fir_glob_inst_n_15 ),
        .\data_out_s_reg[12]_1 (\generate_fir[11].fir_glob_inst_n_17 ),
        .\data_out_s_reg[13]_0 (\generate_fir[14].fir_glob_inst_n_16 ),
        .\data_out_s_reg[13]_1 (\generate_fir[11].fir_glob_inst_n_18 ),
        .\data_out_s_reg[14]_0 (\generate_fir[14].fir_glob_inst_n_17 ),
        .\data_out_s_reg[14]_1 (\generate_fir[11].fir_glob_inst_n_19 ),
        .\data_out_s_reg[15]_0 (\generate_fir[14].fir_glob_inst_n_18 ),
        .\data_out_s_reg[15]_1 (\generate_fir[11].fir_glob_inst_n_20 ),
        .\data_out_s_reg[16]_0 (\generate_fir[14].fir_glob_inst_n_19 ),
        .\data_out_s_reg[16]_1 (\generate_fir[11].fir_glob_inst_n_21 ),
        .\data_out_s_reg[17]_0 (\generate_fir[14].fir_glob_inst_n_20 ),
        .\data_out_s_reg[17]_1 (\generate_fir[11].fir_glob_inst_n_22 ),
        .\data_out_s_reg[18]_0 (\generate_fir[14].fir_glob_inst_n_21 ),
        .\data_out_s_reg[18]_1 (\generate_fir[11].fir_glob_inst_n_23 ),
        .\data_out_s_reg[19]_0 (\generate_fir[14].fir_glob_inst_n_22 ),
        .\data_out_s_reg[19]_1 (\generate_fir[11].fir_glob_inst_n_24 ),
        .\data_out_s_reg[1]_0 (\generate_fir[14].fir_glob_inst_n_4 ),
        .\data_out_s_reg[1]_1 (\generate_fir[11].fir_glob_inst_n_6 ),
        .\data_out_s_reg[20]_0 (\generate_fir[14].fir_glob_inst_n_23 ),
        .\data_out_s_reg[20]_1 (\generate_fir[11].fir_glob_inst_n_25 ),
        .\data_out_s_reg[21]_0 (\generate_fir[14].fir_glob_inst_n_24 ),
        .\data_out_s_reg[21]_1 (\generate_fir[11].fir_glob_inst_n_26 ),
        .\data_out_s_reg[22]_0 (\generate_fir[14].fir_glob_inst_n_25 ),
        .\data_out_s_reg[22]_1 (\generate_fir[11].fir_glob_inst_n_27 ),
        .\data_out_s_reg[23]_0 (\generate_fir[14].fir_glob_inst_n_26 ),
        .\data_out_s_reg[23]_1 (\generate_fir[11].fir_glob_inst_n_28 ),
        .\data_out_s_reg[24]_0 (\generate_fir[14].fir_glob_inst_n_27 ),
        .\data_out_s_reg[24]_1 (\generate_fir[11].fir_glob_inst_n_29 ),
        .\data_out_s_reg[25]_0 (\generate_fir[14].fir_glob_inst_n_28 ),
        .\data_out_s_reg[25]_1 (\generate_fir[11].fir_glob_inst_n_30 ),
        .\data_out_s_reg[26]_0 (\generate_fir[14].fir_glob_inst_n_29 ),
        .\data_out_s_reg[26]_1 (\generate_fir[11].fir_glob_inst_n_31 ),
        .\data_out_s_reg[27]_0 (\generate_fir[14].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_1 (\generate_fir[11].fir_glob_inst_n_32 ),
        .\data_out_s_reg[27]_2 ({\generate_fir[12].fir_glob_inst_n_19 ,\generate_fir[12].fir_glob_inst_n_20 ,\generate_fir[12].fir_glob_inst_n_21 ,\generate_fir[12].fir_glob_inst_n_22 ,\generate_fir[12].fir_glob_inst_n_23 ,\generate_fir[12].fir_glob_inst_n_24 ,\generate_fir[12].fir_glob_inst_n_25 ,\generate_fir[12].fir_glob_inst_n_26 ,\generate_fir[12].fir_glob_inst_n_27 ,\generate_fir[12].fir_glob_inst_n_28 ,\generate_fir[12].fir_glob_inst_n_29 ,\generate_fir[12].fir_glob_inst_n_30 ,\generate_fir[12].fir_glob_inst_n_31 ,\generate_fir[12].fir_glob_inst_n_32 ,\generate_fir[12].fir_glob_inst_n_33 ,\generate_fir[12].fir_glob_inst_n_34 ,\generate_fir[12].fir_glob_inst_n_35 ,\generate_fir[12].fir_glob_inst_n_36 ,\generate_fir[12].fir_glob_inst_n_37 ,\generate_fir[12].fir_glob_inst_n_38 ,\generate_fir[12].fir_glob_inst_n_39 ,\generate_fir[12].fir_glob_inst_n_40 ,\generate_fir[12].fir_glob_inst_n_41 ,\generate_fir[12].fir_glob_inst_n_42 ,\generate_fir[12].fir_glob_inst_n_43 ,\generate_fir[12].fir_glob_inst_n_44 ,\generate_fir[12].fir_glob_inst_n_45 ,\generate_fir[12].fir_glob_inst_n_46 }),
        .\data_out_s_reg[27]_3 ({\generate_fir[13].fir_glob_inst_n_20 ,\generate_fir[13].fir_glob_inst_n_21 ,\generate_fir[13].fir_glob_inst_n_22 ,\generate_fir[13].fir_glob_inst_n_23 ,\generate_fir[13].fir_glob_inst_n_24 ,\generate_fir[13].fir_glob_inst_n_25 ,\generate_fir[13].fir_glob_inst_n_26 ,\generate_fir[13].fir_glob_inst_n_27 ,\generate_fir[13].fir_glob_inst_n_28 ,\generate_fir[13].fir_glob_inst_n_29 ,\generate_fir[13].fir_glob_inst_n_30 ,\generate_fir[13].fir_glob_inst_n_31 ,\generate_fir[13].fir_glob_inst_n_32 ,\generate_fir[13].fir_glob_inst_n_33 ,\generate_fir[13].fir_glob_inst_n_34 ,\generate_fir[13].fir_glob_inst_n_35 ,\generate_fir[13].fir_glob_inst_n_36 ,\generate_fir[13].fir_glob_inst_n_37 ,\generate_fir[13].fir_glob_inst_n_38 ,\generate_fir[13].fir_glob_inst_n_39 ,\generate_fir[13].fir_glob_inst_n_40 ,\generate_fir[13].fir_glob_inst_n_41 ,\generate_fir[13].fir_glob_inst_n_42 ,\generate_fir[13].fir_glob_inst_n_43 ,\generate_fir[13].fir_glob_inst_n_44 ,\generate_fir[13].fir_glob_inst_n_45 ,\generate_fir[13].fir_glob_inst_n_46 ,\generate_fir[13].fir_glob_inst_n_47 }),
        .\data_out_s_reg[2]_0 (\generate_fir[14].fir_glob_inst_n_5 ),
        .\data_out_s_reg[2]_1 (\generate_fir[11].fir_glob_inst_n_7 ),
        .\data_out_s_reg[3]_0 (\generate_fir[14].fir_glob_inst_n_6 ),
        .\data_out_s_reg[3]_1 (\generate_fir[11].fir_glob_inst_n_8 ),
        .\data_out_s_reg[4]_0 (\generate_fir[14].fir_glob_inst_n_7 ),
        .\data_out_s_reg[4]_1 (\generate_fir[11].fir_glob_inst_n_9 ),
        .\data_out_s_reg[5]_0 (\generate_fir[14].fir_glob_inst_n_8 ),
        .\data_out_s_reg[5]_1 (\generate_fir[11].fir_glob_inst_n_10 ),
        .\data_out_s_reg[6]_0 (\generate_fir[14].fir_glob_inst_n_9 ),
        .\data_out_s_reg[6]_1 (\generate_fir[11].fir_glob_inst_n_11 ),
        .\data_out_s_reg[7]_0 (\generate_fir[14].fir_glob_inst_n_10 ),
        .\data_out_s_reg[7]_1 (\generate_fir[11].fir_glob_inst_n_12 ),
        .\data_out_s_reg[8]_0 (\generate_fir[14].fir_glob_inst_n_11 ),
        .\data_out_s_reg[8]_1 (\generate_fir[11].fir_glob_inst_n_13 ),
        .\data_out_s_reg[9]_0 (\generate_fir[14].fir_glob_inst_n_12 ),
        .\data_out_s_reg[9]_1 (\generate_fir[11].fir_glob_inst_n_14 ),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[14].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_12),
        .sel0(sel0[13]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_5 \generate_fir[15].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_70 ,\fir_proc_inst/data3_s [12:0]}),
        .D({\generate_fir[14].fir_glob_inst_n_31 ,\generate_fir[14].fir_glob_inst_n_32 ,\generate_fir[14].fir_glob_inst_n_33 ,\generate_fir[14].fir_glob_inst_n_34 ,\generate_fir[14].fir_glob_inst_n_35 ,\generate_fir[14].fir_glob_inst_n_36 ,\generate_fir[14].fir_glob_inst_n_37 ,\generate_fir[14].fir_glob_inst_n_38 ,\generate_fir[14].fir_glob_inst_n_39 ,\generate_fir[14].fir_glob_inst_n_40 ,\generate_fir[14].fir_glob_inst_n_41 ,\generate_fir[14].fir_glob_inst_n_42 ,\generate_fir[14].fir_glob_inst_n_43 ,\generate_fir[14].fir_glob_inst_n_44 ,\generate_fir[14].fir_glob_inst_n_45 ,\generate_fir[14].fir_glob_inst_n_46 }),
        .E(\result_s_reg[0]_13 ),
        .Q({\generate_fir[15].fir_glob_inst_n_3 ,\generate_fir[15].fir_glob_inst_n_4 ,\generate_fir[15].fir_glob_inst_n_5 ,\generate_fir[15].fir_glob_inst_n_6 ,\generate_fir[15].fir_glob_inst_n_7 ,\generate_fir[15].fir_glob_inst_n_8 ,\generate_fir[15].fir_glob_inst_n_9 ,\generate_fir[15].fir_glob_inst_n_10 ,\generate_fir[15].fir_glob_inst_n_11 ,\generate_fir[15].fir_glob_inst_n_12 ,\generate_fir[15].fir_glob_inst_n_13 ,\generate_fir[15].fir_glob_inst_n_14 ,\generate_fir[15].fir_glob_inst_n_15 ,\generate_fir[15].fir_glob_inst_n_16 ,\generate_fir[15].fir_glob_inst_n_17 ,\generate_fir[15].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[14].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[0]_0 (sel0[14]),
        .\data_out_s_reg[27]_0 ({\generate_fir[15].fir_glob_inst_n_19 ,\generate_fir[15].fir_glob_inst_n_20 ,\generate_fir[15].fir_glob_inst_n_21 ,\generate_fir[15].fir_glob_inst_n_22 ,\generate_fir[15].fir_glob_inst_n_23 ,\generate_fir[15].fir_glob_inst_n_24 ,\generate_fir[15].fir_glob_inst_n_25 ,\generate_fir[15].fir_glob_inst_n_26 ,\generate_fir[15].fir_glob_inst_n_27 ,\generate_fir[15].fir_glob_inst_n_28 ,\generate_fir[15].fir_glob_inst_n_29 ,\generate_fir[15].fir_glob_inst_n_30 ,\generate_fir[15].fir_glob_inst_n_31 ,\generate_fir[15].fir_glob_inst_n_32 ,\generate_fir[15].fir_glob_inst_n_33 ,\generate_fir[15].fir_glob_inst_n_34 ,\generate_fir[15].fir_glob_inst_n_35 ,\generate_fir[15].fir_glob_inst_n_36 ,\generate_fir[15].fir_glob_inst_n_37 ,\generate_fir[15].fir_glob_inst_n_38 ,\generate_fir[15].fir_glob_inst_n_39 ,\generate_fir[15].fir_glob_inst_n_40 ,\generate_fir[15].fir_glob_inst_n_41 ,\generate_fir[15].fir_glob_inst_n_42 ,\generate_fir[15].fir_glob_inst_n_43 ,\generate_fir[15].fir_glob_inst_n_44 ,\generate_fir[15].fir_glob_inst_n_45 ,\generate_fir[15].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[15].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_6 \generate_fir[16].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_70 ,\fir_proc_inst/data3_s [12:0]}),
        .D({\generate_fir[15].fir_glob_inst_n_3 ,\generate_fir[15].fir_glob_inst_n_4 ,\generate_fir[15].fir_glob_inst_n_5 ,\generate_fir[15].fir_glob_inst_n_6 ,\generate_fir[15].fir_glob_inst_n_7 ,\generate_fir[15].fir_glob_inst_n_8 ,\generate_fir[15].fir_glob_inst_n_9 ,\generate_fir[15].fir_glob_inst_n_10 ,\generate_fir[15].fir_glob_inst_n_11 ,\generate_fir[15].fir_glob_inst_n_12 ,\generate_fir[15].fir_glob_inst_n_13 ,\generate_fir[15].fir_glob_inst_n_14 ,\generate_fir[15].fir_glob_inst_n_15 ,\generate_fir[15].fir_glob_inst_n_16 ,\generate_fir[15].fir_glob_inst_n_17 ,\generate_fir[15].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_14 ),
        .Q({\generate_fir[16].fir_glob_inst_n_4 ,\generate_fir[16].fir_glob_inst_n_5 ,\generate_fir[16].fir_glob_inst_n_6 ,\generate_fir[16].fir_glob_inst_n_7 ,\generate_fir[16].fir_glob_inst_n_8 ,\generate_fir[16].fir_glob_inst_n_9 ,\generate_fir[16].fir_glob_inst_n_10 ,\generate_fir[16].fir_glob_inst_n_11 ,\generate_fir[16].fir_glob_inst_n_12 ,\generate_fir[16].fir_glob_inst_n_13 ,\generate_fir[16].fir_glob_inst_n_14 ,\generate_fir[16].fir_glob_inst_n_15 ,\generate_fir[16].fir_glob_inst_n_16 ,\generate_fir[16].fir_glob_inst_n_17 ,\generate_fir[16].fir_glob_inst_n_18 ,\generate_fir[16].fir_glob_inst_n_19 }),
        .\bit_tab_s_reg[0] (\generate_fir[15].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[0]_0 (sel0[15]),
        .\data_out_s_reg[0]_1 (\generate_fir[16].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[16].fir_glob_inst_n_20 ,\generate_fir[16].fir_glob_inst_n_21 ,\generate_fir[16].fir_glob_inst_n_22 ,\generate_fir[16].fir_glob_inst_n_23 ,\generate_fir[16].fir_glob_inst_n_24 ,\generate_fir[16].fir_glob_inst_n_25 ,\generate_fir[16].fir_glob_inst_n_26 ,\generate_fir[16].fir_glob_inst_n_27 ,\generate_fir[16].fir_glob_inst_n_28 ,\generate_fir[16].fir_glob_inst_n_29 ,\generate_fir[16].fir_glob_inst_n_30 ,\generate_fir[16].fir_glob_inst_n_31 ,\generate_fir[16].fir_glob_inst_n_32 ,\generate_fir[16].fir_glob_inst_n_33 ,\generate_fir[16].fir_glob_inst_n_34 ,\generate_fir[16].fir_glob_inst_n_35 ,\generate_fir[16].fir_glob_inst_n_36 ,\generate_fir[16].fir_glob_inst_n_37 ,\generate_fir[16].fir_glob_inst_n_38 ,\generate_fir[16].fir_glob_inst_n_39 ,\generate_fir[16].fir_glob_inst_n_40 ,\generate_fir[16].fir_glob_inst_n_41 ,\generate_fir[16].fir_glob_inst_n_42 ,\generate_fir[16].fir_glob_inst_n_43 ,\generate_fir[16].fir_glob_inst_n_44 ,\generate_fir[16].fir_glob_inst_n_45 ,\generate_fir[16].fir_glob_inst_n_46 ,\generate_fir[16].fir_glob_inst_n_47 }),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[16].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_14),
        .sel0({sel0[16],sel0[14]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_7 \generate_fir[17].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_69 ,\fir_proc_inst/data3_s [12:0]}),
        .D({\generate_fir[16].fir_glob_inst_n_4 ,\generate_fir[16].fir_glob_inst_n_5 ,\generate_fir[16].fir_glob_inst_n_6 ,\generate_fir[16].fir_glob_inst_n_7 ,\generate_fir[16].fir_glob_inst_n_8 ,\generate_fir[16].fir_glob_inst_n_9 ,\generate_fir[16].fir_glob_inst_n_10 ,\generate_fir[16].fir_glob_inst_n_11 ,\generate_fir[16].fir_glob_inst_n_12 ,\generate_fir[16].fir_glob_inst_n_13 ,\generate_fir[16].fir_glob_inst_n_14 ,\generate_fir[16].fir_glob_inst_n_15 ,\generate_fir[16].fir_glob_inst_n_16 ,\generate_fir[16].fir_glob_inst_n_17 ,\generate_fir[16].fir_glob_inst_n_18 ,\generate_fir[16].fir_glob_inst_n_19 }),
        .E(\result_s_reg[0]_15 ),
        .Q({\generate_fir[17].fir_glob_inst_n_32 ,\generate_fir[17].fir_glob_inst_n_33 ,\generate_fir[17].fir_glob_inst_n_34 ,\generate_fir[17].fir_glob_inst_n_35 ,\generate_fir[17].fir_glob_inst_n_36 ,\generate_fir[17].fir_glob_inst_n_37 ,\generate_fir[17].fir_glob_inst_n_38 ,\generate_fir[17].fir_glob_inst_n_39 ,\generate_fir[17].fir_glob_inst_n_40 ,\generate_fir[17].fir_glob_inst_n_41 ,\generate_fir[17].fir_glob_inst_n_42 ,\generate_fir[17].fir_glob_inst_n_43 ,\generate_fir[17].fir_glob_inst_n_44 ,\generate_fir[17].fir_glob_inst_n_45 ,\generate_fir[17].fir_glob_inst_n_46 ,\generate_fir[17].fir_glob_inst_n_47 }),
        .\bit_tab_s_reg[0] (\generate_fir[16].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[17].fir_glob_inst_n_3 ),
        .data_en_o_reg_1(sel0[15:13]),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[0]_0 (\generate_fir[17].fir_glob_inst_n_4 ),
        .\data_out_s_reg[10]_0 (\generate_fir[17].fir_glob_inst_n_14 ),
        .\data_out_s_reg[11]_0 (\generate_fir[17].fir_glob_inst_n_15 ),
        .\data_out_s_reg[12]_0 (\generate_fir[17].fir_glob_inst_n_16 ),
        .\data_out_s_reg[13]_0 (\generate_fir[17].fir_glob_inst_n_17 ),
        .\data_out_s_reg[14]_0 (\generate_fir[17].fir_glob_inst_n_18 ),
        .\data_out_s_reg[15]_0 (\generate_fir[17].fir_glob_inst_n_19 ),
        .\data_out_s_reg[16]_0 (\generate_fir[17].fir_glob_inst_n_20 ),
        .\data_out_s_reg[17]_0 (\generate_fir[17].fir_glob_inst_n_21 ),
        .\data_out_s_reg[18]_0 (\generate_fir[17].fir_glob_inst_n_22 ),
        .\data_out_s_reg[19]_0 (\generate_fir[17].fir_glob_inst_n_23 ),
        .\data_out_s_reg[1]_0 (\generate_fir[17].fir_glob_inst_n_5 ),
        .\data_out_s_reg[20]_0 (\generate_fir[17].fir_glob_inst_n_24 ),
        .\data_out_s_reg[21]_0 (\generate_fir[17].fir_glob_inst_n_25 ),
        .\data_out_s_reg[22]_0 (\generate_fir[17].fir_glob_inst_n_26 ),
        .\data_out_s_reg[23]_0 (\generate_fir[17].fir_glob_inst_n_27 ),
        .\data_out_s_reg[24]_0 (\generate_fir[17].fir_glob_inst_n_28 ),
        .\data_out_s_reg[25]_0 (\generate_fir[17].fir_glob_inst_n_29 ),
        .\data_out_s_reg[26]_0 (\generate_fir[17].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_0 (\generate_fir[17].fir_glob_inst_n_31 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[15].fir_glob_inst_n_19 ,\generate_fir[15].fir_glob_inst_n_20 ,\generate_fir[15].fir_glob_inst_n_21 ,\generate_fir[15].fir_glob_inst_n_22 ,\generate_fir[15].fir_glob_inst_n_23 ,\generate_fir[15].fir_glob_inst_n_24 ,\generate_fir[15].fir_glob_inst_n_25 ,\generate_fir[15].fir_glob_inst_n_26 ,\generate_fir[15].fir_glob_inst_n_27 ,\generate_fir[15].fir_glob_inst_n_28 ,\generate_fir[15].fir_glob_inst_n_29 ,\generate_fir[15].fir_glob_inst_n_30 ,\generate_fir[15].fir_glob_inst_n_31 ,\generate_fir[15].fir_glob_inst_n_32 ,\generate_fir[15].fir_glob_inst_n_33 ,\generate_fir[15].fir_glob_inst_n_34 ,\generate_fir[15].fir_glob_inst_n_35 ,\generate_fir[15].fir_glob_inst_n_36 ,\generate_fir[15].fir_glob_inst_n_37 ,\generate_fir[15].fir_glob_inst_n_38 ,\generate_fir[15].fir_glob_inst_n_39 ,\generate_fir[15].fir_glob_inst_n_40 ,\generate_fir[15].fir_glob_inst_n_41 ,\generate_fir[15].fir_glob_inst_n_42 ,\generate_fir[15].fir_glob_inst_n_43 ,\generate_fir[15].fir_glob_inst_n_44 ,\generate_fir[15].fir_glob_inst_n_45 ,\generate_fir[15].fir_glob_inst_n_46 }),
        .\data_out_s_reg[27]_2 ({\generate_fir[16].fir_glob_inst_n_20 ,\generate_fir[16].fir_glob_inst_n_21 ,\generate_fir[16].fir_glob_inst_n_22 ,\generate_fir[16].fir_glob_inst_n_23 ,\generate_fir[16].fir_glob_inst_n_24 ,\generate_fir[16].fir_glob_inst_n_25 ,\generate_fir[16].fir_glob_inst_n_26 ,\generate_fir[16].fir_glob_inst_n_27 ,\generate_fir[16].fir_glob_inst_n_28 ,\generate_fir[16].fir_glob_inst_n_29 ,\generate_fir[16].fir_glob_inst_n_30 ,\generate_fir[16].fir_glob_inst_n_31 ,\generate_fir[16].fir_glob_inst_n_32 ,\generate_fir[16].fir_glob_inst_n_33 ,\generate_fir[16].fir_glob_inst_n_34 ,\generate_fir[16].fir_glob_inst_n_35 ,\generate_fir[16].fir_glob_inst_n_36 ,\generate_fir[16].fir_glob_inst_n_37 ,\generate_fir[16].fir_glob_inst_n_38 ,\generate_fir[16].fir_glob_inst_n_39 ,\generate_fir[16].fir_glob_inst_n_40 ,\generate_fir[16].fir_glob_inst_n_41 ,\generate_fir[16].fir_glob_inst_n_42 ,\generate_fir[16].fir_glob_inst_n_43 ,\generate_fir[16].fir_glob_inst_n_44 ,\generate_fir[16].fir_glob_inst_n_45 ,\generate_fir[16].fir_glob_inst_n_46 ,\generate_fir[16].fir_glob_inst_n_47 }),
        .\data_out_s_reg[2]_0 (\generate_fir[17].fir_glob_inst_n_6 ),
        .\data_out_s_reg[3]_0 (\generate_fir[17].fir_glob_inst_n_7 ),
        .\data_out_s_reg[4]_0 (\generate_fir[17].fir_glob_inst_n_8 ),
        .\data_out_s_reg[5]_0 (\generate_fir[17].fir_glob_inst_n_9 ),
        .\data_out_s_reg[6]_0 (\generate_fir[17].fir_glob_inst_n_10 ),
        .\data_out_s_reg[7]_0 (\generate_fir[17].fir_glob_inst_n_11 ),
        .\data_out_s_reg[8]_0 (\generate_fir[17].fir_glob_inst_n_12 ),
        .\data_out_s_reg[9]_0 (\generate_fir[17].fir_glob_inst_n_13 ),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[17].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_15),
        .sel0(sel0[16]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_8 \generate_fir[18].fir_glob_inst 
       (.D({\generate_fir[17].fir_glob_inst_n_32 ,\generate_fir[17].fir_glob_inst_n_33 ,\generate_fir[17].fir_glob_inst_n_34 ,\generate_fir[17].fir_glob_inst_n_35 ,\generate_fir[17].fir_glob_inst_n_36 ,\generate_fir[17].fir_glob_inst_n_37 ,\generate_fir[17].fir_glob_inst_n_38 ,\generate_fir[17].fir_glob_inst_n_39 ,\generate_fir[17].fir_glob_inst_n_40 ,\generate_fir[17].fir_glob_inst_n_41 ,\generate_fir[17].fir_glob_inst_n_42 ,\generate_fir[17].fir_glob_inst_n_43 ,\generate_fir[17].fir_glob_inst_n_44 ,\generate_fir[17].fir_glob_inst_n_45 ,\generate_fir[17].fir_glob_inst_n_46 ,\generate_fir[17].fir_glob_inst_n_47 }),
        .E(\result_s_reg[0]_16 ),
        .Q({\generate_fir[18].fir_glob_inst_n_3 ,\generate_fir[18].fir_glob_inst_n_4 ,\generate_fir[18].fir_glob_inst_n_5 ,\generate_fir[18].fir_glob_inst_n_6 ,\generate_fir[18].fir_glob_inst_n_7 ,\generate_fir[18].fir_glob_inst_n_8 ,\generate_fir[18].fir_glob_inst_n_9 ,\generate_fir[18].fir_glob_inst_n_10 ,\generate_fir[18].fir_glob_inst_n_11 ,\generate_fir[18].fir_glob_inst_n_12 ,\generate_fir[18].fir_glob_inst_n_13 ,\generate_fir[18].fir_glob_inst_n_14 ,\generate_fir[18].fir_glob_inst_n_15 ,\generate_fir[18].fir_glob_inst_n_16 ,\generate_fir[18].fir_glob_inst_n_17 ,\generate_fir[18].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[17].fir_glob_inst_n_0 ),
        .\data3_s_reg[13]_rep__1 ({\generate_fir[0].fir_glob_inst_n_24 ,\generate_fir[0].fir_glob_inst_n_25 ,\generate_fir[0].fir_glob_inst_n_26 ,\generate_fir[0].fir_glob_inst_n_27 ,\generate_fir[0].fir_glob_inst_n_28 ,\generate_fir[0].fir_glob_inst_n_29 ,\generate_fir[0].fir_glob_inst_n_30 ,\generate_fir[0].fir_glob_inst_n_31 ,\generate_fir[0].fir_glob_inst_n_32 ,\generate_fir[0].fir_glob_inst_n_33 ,\generate_fir[0].fir_glob_inst_n_34 ,\generate_fir[0].fir_glob_inst_n_35 ,\generate_fir[0].fir_glob_inst_n_36 ,\generate_fir[0].fir_glob_inst_n_37 }),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep(\generate_fir[54].fir_glob_inst_n_0 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[18].fir_glob_inst_n_19 ,\generate_fir[18].fir_glob_inst_n_20 ,\generate_fir[18].fir_glob_inst_n_21 ,\generate_fir[18].fir_glob_inst_n_22 ,\generate_fir[18].fir_glob_inst_n_23 ,\generate_fir[18].fir_glob_inst_n_24 ,\generate_fir[18].fir_glob_inst_n_25 ,\generate_fir[18].fir_glob_inst_n_26 ,\generate_fir[18].fir_glob_inst_n_27 ,\generate_fir[18].fir_glob_inst_n_28 ,\generate_fir[18].fir_glob_inst_n_29 ,\generate_fir[18].fir_glob_inst_n_30 ,\generate_fir[18].fir_glob_inst_n_31 ,\generate_fir[18].fir_glob_inst_n_32 ,\generate_fir[18].fir_glob_inst_n_33 ,\generate_fir[18].fir_glob_inst_n_34 ,\generate_fir[18].fir_glob_inst_n_35 ,\generate_fir[18].fir_glob_inst_n_36 ,\generate_fir[18].fir_glob_inst_n_37 ,\generate_fir[18].fir_glob_inst_n_38 ,\generate_fir[18].fir_glob_inst_n_39 ,\generate_fir[18].fir_glob_inst_n_40 ,\generate_fir[18].fir_glob_inst_n_41 ,\generate_fir[18].fir_glob_inst_n_42 ,\generate_fir[18].fir_glob_inst_n_43 ,\generate_fir[18].fir_glob_inst_n_44 ,\generate_fir[18].fir_glob_inst_n_45 ,\generate_fir[18].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .pcen_reg_rep(\generate_fir[0].fir_glob_inst_n_19 ),
        .reset_accum_in_s_reg(\generate_fir[18].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_16),
        .sel0(sel0[17]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_9 \generate_fir[19].fir_glob_inst 
       (.D({\generate_fir[18].fir_glob_inst_n_3 ,\generate_fir[18].fir_glob_inst_n_4 ,\generate_fir[18].fir_glob_inst_n_5 ,\generate_fir[18].fir_glob_inst_n_6 ,\generate_fir[18].fir_glob_inst_n_7 ,\generate_fir[18].fir_glob_inst_n_8 ,\generate_fir[18].fir_glob_inst_n_9 ,\generate_fir[18].fir_glob_inst_n_10 ,\generate_fir[18].fir_glob_inst_n_11 ,\generate_fir[18].fir_glob_inst_n_12 ,\generate_fir[18].fir_glob_inst_n_13 ,\generate_fir[18].fir_glob_inst_n_14 ,\generate_fir[18].fir_glob_inst_n_15 ,\generate_fir[18].fir_glob_inst_n_16 ,\generate_fir[18].fir_glob_inst_n_17 ,\generate_fir[18].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_17 ),
        .Q({\generate_fir[19].fir_glob_inst_n_5 ,\generate_fir[19].fir_glob_inst_n_6 ,\generate_fir[19].fir_glob_inst_n_7 ,\generate_fir[19].fir_glob_inst_n_8 ,\generate_fir[19].fir_glob_inst_n_9 ,\generate_fir[19].fir_glob_inst_n_10 ,\generate_fir[19].fir_glob_inst_n_11 ,\generate_fir[19].fir_glob_inst_n_12 ,\generate_fir[19].fir_glob_inst_n_13 ,\generate_fir[19].fir_glob_inst_n_14 ,\generate_fir[19].fir_glob_inst_n_15 ,\generate_fir[19].fir_glob_inst_n_16 ,\generate_fir[19].fir_glob_inst_n_17 ,\generate_fir[19].fir_glob_inst_n_18 ,\generate_fir[19].fir_glob_inst_n_19 ,\generate_fir[19].fir_glob_inst_n_20 }),
        .\bit_tab_s_reg[0] (\generate_fir[18].fir_glob_inst_n_0 ),
        .\data3_s_reg[13]_rep__1 ({\generate_fir[0].fir_glob_inst_n_24 ,\generate_fir[0].fir_glob_inst_n_25 ,\generate_fir[0].fir_glob_inst_n_26 ,\generate_fir[0].fir_glob_inst_n_27 ,\generate_fir[0].fir_glob_inst_n_28 ,\generate_fir[0].fir_glob_inst_n_29 ,\generate_fir[0].fir_glob_inst_n_30 ,\generate_fir[0].fir_glob_inst_n_31 ,\generate_fir[0].fir_glob_inst_n_32 ,\generate_fir[0].fir_glob_inst_n_33 ,\generate_fir[0].fir_glob_inst_n_34 ,\generate_fir[0].fir_glob_inst_n_35 ,\generate_fir[0].fir_glob_inst_n_36 ,\generate_fir[0].fir_glob_inst_n_37 }),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[19].fir_glob_inst_n_4 ),
        .data_en_o_reg_1({sel0[19],sel0[17:16]}),
        .data_en_s_reg_rep(\generate_fir[54].fir_glob_inst_n_0 ),
        .\data_out_s_reg[0]_0 (\generate_fir[19].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[19].fir_glob_inst_n_21 ,\generate_fir[19].fir_glob_inst_n_22 ,\generate_fir[19].fir_glob_inst_n_23 ,\generate_fir[19].fir_glob_inst_n_24 ,\generate_fir[19].fir_glob_inst_n_25 ,\generate_fir[19].fir_glob_inst_n_26 ,\generate_fir[19].fir_glob_inst_n_27 ,\generate_fir[19].fir_glob_inst_n_28 ,\generate_fir[19].fir_glob_inst_n_29 ,\generate_fir[19].fir_glob_inst_n_30 ,\generate_fir[19].fir_glob_inst_n_31 ,\generate_fir[19].fir_glob_inst_n_32 ,\generate_fir[19].fir_glob_inst_n_33 ,\generate_fir[19].fir_glob_inst_n_34 ,\generate_fir[19].fir_glob_inst_n_35 ,\generate_fir[19].fir_glob_inst_n_36 ,\generate_fir[19].fir_glob_inst_n_37 ,\generate_fir[19].fir_glob_inst_n_38 ,\generate_fir[19].fir_glob_inst_n_39 ,\generate_fir[19].fir_glob_inst_n_40 ,\generate_fir[19].fir_glob_inst_n_41 ,\generate_fir[19].fir_glob_inst_n_42 ,\generate_fir[19].fir_glob_inst_n_43 ,\generate_fir[19].fir_glob_inst_n_44 ,\generate_fir[19].fir_glob_inst_n_45 ,\generate_fir[19].fir_glob_inst_n_46 ,\generate_fir[19].fir_glob_inst_n_47 ,\generate_fir[19].fir_glob_inst_n_48 }),
        .enable_s(enable_s),
        .pcen_reg_rep(\generate_fir[0].fir_glob_inst_n_19 ),
        .reset_accum_in_s_reg(\generate_fir[19].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_17),
        .sel0(sel0[18]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_10 \generate_fir[1].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_1 ,\fir_proc_inst/data3_s [12:0]}),
        .D(\data_tab_s_reg[0]_0 ),
        .E(\result_s_reg[0] ),
        .Q({\generate_fir[2].fir_glob_inst_n_19 ,\generate_fir[2].fir_glob_inst_n_20 ,\generate_fir[2].fir_glob_inst_n_21 ,\generate_fir[2].fir_glob_inst_n_22 ,\generate_fir[2].fir_glob_inst_n_23 ,\generate_fir[2].fir_glob_inst_n_24 ,\generate_fir[2].fir_glob_inst_n_25 ,\generate_fir[2].fir_glob_inst_n_26 ,\generate_fir[2].fir_glob_inst_n_27 ,\generate_fir[2].fir_glob_inst_n_28 ,\generate_fir[2].fir_glob_inst_n_29 ,\generate_fir[2].fir_glob_inst_n_30 ,\generate_fir[2].fir_glob_inst_n_31 ,\generate_fir[2].fir_glob_inst_n_32 ,\generate_fir[2].fir_glob_inst_n_33 ,\generate_fir[2].fir_glob_inst_n_34 ,\generate_fir[2].fir_glob_inst_n_35 ,\generate_fir[2].fir_glob_inst_n_36 ,\generate_fir[2].fir_glob_inst_n_37 ,\generate_fir[2].fir_glob_inst_n_38 ,\generate_fir[2].fir_glob_inst_n_39 ,\generate_fir[2].fir_glob_inst_n_40 ,\generate_fir[2].fir_glob_inst_n_41 ,\generate_fir[2].fir_glob_inst_n_42 ,\generate_fir[2].fir_glob_inst_n_43 ,\generate_fir[2].fir_glob_inst_n_44 ,\generate_fir[2].fir_glob_inst_n_45 ,\generate_fir[2].fir_glob_inst_n_46 }),
        .bit_tab_s(bit_tab_s),
        .\coeff_s_reg[15] ({\generate_fir[1].fir_glob_inst_n_32 ,\generate_fir[1].fir_glob_inst_n_33 ,\generate_fir[1].fir_glob_inst_n_34 ,\generate_fir[1].fir_glob_inst_n_35 ,\generate_fir[1].fir_glob_inst_n_36 ,\generate_fir[1].fir_glob_inst_n_37 ,\generate_fir[1].fir_glob_inst_n_38 ,\generate_fir[1].fir_glob_inst_n_39 ,\generate_fir[1].fir_glob_inst_n_40 ,\generate_fir[1].fir_glob_inst_n_41 ,\generate_fir[1].fir_glob_inst_n_42 ,\generate_fir[1].fir_glob_inst_n_43 ,\generate_fir[1].fir_glob_inst_n_44 ,\generate_fir[1].fir_glob_inst_n_45 ,\generate_fir[1].fir_glob_inst_n_46 ,\generate_fir[1].fir_glob_inst_n_47 }),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[1].fir_glob_inst_n_3 ),
        .data_en_o_reg_1(sel0[5:1]),
        .data_en_o_reg_2(\generate_fir[7].fir_glob_inst_n_3 ),
        .data_en_o_reg_3(\generate_fir[11].fir_glob_inst_n_3 ),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[0]_0 (\generate_fir[1].fir_glob_inst_n_4 ),
        .\data_out_s_reg[10]_0 (\generate_fir[1].fir_glob_inst_n_14 ),
        .\data_out_s_reg[11]_0 (\generate_fir[1].fir_glob_inst_n_15 ),
        .\data_out_s_reg[12]_0 (\generate_fir[1].fir_glob_inst_n_16 ),
        .\data_out_s_reg[13]_0 (\generate_fir[1].fir_glob_inst_n_17 ),
        .\data_out_s_reg[14]_0 (\generate_fir[1].fir_glob_inst_n_18 ),
        .\data_out_s_reg[15]_0 (\generate_fir[1].fir_glob_inst_n_19 ),
        .\data_out_s_reg[16]_0 (\generate_fir[1].fir_glob_inst_n_20 ),
        .\data_out_s_reg[17]_0 (\generate_fir[1].fir_glob_inst_n_21 ),
        .\data_out_s_reg[18]_0 (\generate_fir[1].fir_glob_inst_n_22 ),
        .\data_out_s_reg[19]_0 (\generate_fir[1].fir_glob_inst_n_23 ),
        .\data_out_s_reg[1]_0 (\generate_fir[1].fir_glob_inst_n_5 ),
        .\data_out_s_reg[20]_0 (\generate_fir[1].fir_glob_inst_n_24 ),
        .\data_out_s_reg[21]_0 (\generate_fir[1].fir_glob_inst_n_25 ),
        .\data_out_s_reg[22]_0 (\generate_fir[1].fir_glob_inst_n_26 ),
        .\data_out_s_reg[23]_0 (\generate_fir[1].fir_glob_inst_n_27 ),
        .\data_out_s_reg[24]_0 (\generate_fir[1].fir_glob_inst_n_28 ),
        .\data_out_s_reg[25]_0 (\generate_fir[1].fir_glob_inst_n_29 ),
        .\data_out_s_reg[26]_0 (\generate_fir[1].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_0 (\generate_fir[1].fir_glob_inst_n_31 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[0].fir_glob_inst_n_88 ,\generate_fir[0].fir_glob_inst_n_89 ,\generate_fir[0].fir_glob_inst_n_90 ,\generate_fir[0].fir_glob_inst_n_91 ,\generate_fir[0].fir_glob_inst_n_92 ,\generate_fir[0].fir_glob_inst_n_93 ,\generate_fir[0].fir_glob_inst_n_94 ,\generate_fir[0].fir_glob_inst_n_95 ,\generate_fir[0].fir_glob_inst_n_96 ,\generate_fir[0].fir_glob_inst_n_97 ,\generate_fir[0].fir_glob_inst_n_98 ,\generate_fir[0].fir_glob_inst_n_99 ,\generate_fir[0].fir_glob_inst_n_100 ,\generate_fir[0].fir_glob_inst_n_101 ,\generate_fir[0].fir_glob_inst_n_102 ,\generate_fir[0].fir_glob_inst_n_103 ,\generate_fir[0].fir_glob_inst_n_104 ,\generate_fir[0].fir_glob_inst_n_105 ,\generate_fir[0].fir_glob_inst_n_106 ,\generate_fir[0].fir_glob_inst_n_107 ,\generate_fir[0].fir_glob_inst_n_108 ,\generate_fir[0].fir_glob_inst_n_109 ,\generate_fir[0].fir_glob_inst_n_110 ,\generate_fir[0].fir_glob_inst_n_111 ,\generate_fir[0].fir_glob_inst_n_112 ,\generate_fir[0].fir_glob_inst_n_113 ,\generate_fir[0].fir_glob_inst_n_114 ,\generate_fir[0].fir_glob_inst_n_115 }),
        .\data_out_s_reg[2]_0 (\generate_fir[1].fir_glob_inst_n_6 ),
        .\data_out_s_reg[3]_0 (\generate_fir[1].fir_glob_inst_n_7 ),
        .\data_out_s_reg[4]_0 (\generate_fir[1].fir_glob_inst_n_8 ),
        .\data_out_s_reg[5]_0 (\generate_fir[1].fir_glob_inst_n_9 ),
        .\data_out_s_reg[6]_0 (\generate_fir[1].fir_glob_inst_n_10 ),
        .\data_out_s_reg[7]_0 (\generate_fir[1].fir_glob_inst_n_11 ),
        .\data_out_s_reg[8]_0 (\generate_fir[1].fir_glob_inst_n_12 ),
        .\data_out_s_reg[9]_0 (\generate_fir[1].fir_glob_inst_n_13 ),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[1].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg),
        .result_en_s(result_en_s),
        .sel0(sel0[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_11 \generate_fir[20].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_64 ,\generate_fir[0].fir_glob_inst_n_25 ,\generate_fir[0].fir_glob_inst_n_26 ,\generate_fir[0].fir_glob_inst_n_27 ,\generate_fir[0].fir_glob_inst_n_28 ,\generate_fir[0].fir_glob_inst_n_29 ,\generate_fir[0].fir_glob_inst_n_30 ,\generate_fir[0].fir_glob_inst_n_31 ,\generate_fir[0].fir_glob_inst_n_32 ,\generate_fir[0].fir_glob_inst_n_33 ,\generate_fir[0].fir_glob_inst_n_34 ,\generate_fir[0].fir_glob_inst_n_35 ,\generate_fir[0].fir_glob_inst_n_36 ,\generate_fir[0].fir_glob_inst_n_37 }),
        .D({\generate_fir[19].fir_glob_inst_n_5 ,\generate_fir[19].fir_glob_inst_n_6 ,\generate_fir[19].fir_glob_inst_n_7 ,\generate_fir[19].fir_glob_inst_n_8 ,\generate_fir[19].fir_glob_inst_n_9 ,\generate_fir[19].fir_glob_inst_n_10 ,\generate_fir[19].fir_glob_inst_n_11 ,\generate_fir[19].fir_glob_inst_n_12 ,\generate_fir[19].fir_glob_inst_n_13 ,\generate_fir[19].fir_glob_inst_n_14 ,\generate_fir[19].fir_glob_inst_n_15 ,\generate_fir[19].fir_glob_inst_n_16 ,\generate_fir[19].fir_glob_inst_n_17 ,\generate_fir[19].fir_glob_inst_n_18 ,\generate_fir[19].fir_glob_inst_n_19 ,\generate_fir[19].fir_glob_inst_n_20 }),
        .E(\result_s_reg[0]_18 ),
        .Q({\generate_fir[20].fir_glob_inst_n_31 ,\generate_fir[20].fir_glob_inst_n_32 ,\generate_fir[20].fir_glob_inst_n_33 ,\generate_fir[20].fir_glob_inst_n_34 ,\generate_fir[20].fir_glob_inst_n_35 ,\generate_fir[20].fir_glob_inst_n_36 ,\generate_fir[20].fir_glob_inst_n_37 ,\generate_fir[20].fir_glob_inst_n_38 ,\generate_fir[20].fir_glob_inst_n_39 ,\generate_fir[20].fir_glob_inst_n_40 ,\generate_fir[20].fir_glob_inst_n_41 ,\generate_fir[20].fir_glob_inst_n_42 ,\generate_fir[20].fir_glob_inst_n_43 ,\generate_fir[20].fir_glob_inst_n_44 ,\generate_fir[20].fir_glob_inst_n_45 ,\generate_fir[20].fir_glob_inst_n_46 }),
        .\bit_tab_s_reg[0] (\generate_fir[19].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep(\generate_fir[54].fir_glob_inst_n_0 ),
        .\data_out_s_reg[0]_0 (\generate_fir[20].fir_glob_inst_n_30 ),
        .\data_out_s_reg[10]_0 (\generate_fir[20].fir_glob_inst_n_20 ),
        .\data_out_s_reg[11]_0 (\generate_fir[20].fir_glob_inst_n_19 ),
        .\data_out_s_reg[12]_0 (\generate_fir[20].fir_glob_inst_n_18 ),
        .\data_out_s_reg[13]_0 (\generate_fir[20].fir_glob_inst_n_17 ),
        .\data_out_s_reg[14]_0 (\generate_fir[20].fir_glob_inst_n_16 ),
        .\data_out_s_reg[15]_0 (\generate_fir[20].fir_glob_inst_n_15 ),
        .\data_out_s_reg[16]_0 (\generate_fir[20].fir_glob_inst_n_14 ),
        .\data_out_s_reg[17]_0 (\generate_fir[20].fir_glob_inst_n_13 ),
        .\data_out_s_reg[18]_0 (\generate_fir[20].fir_glob_inst_n_12 ),
        .\data_out_s_reg[19]_0 (\generate_fir[20].fir_glob_inst_n_11 ),
        .\data_out_s_reg[1]_0 (\generate_fir[20].fir_glob_inst_n_29 ),
        .\data_out_s_reg[20]_0 (\generate_fir[20].fir_glob_inst_n_10 ),
        .\data_out_s_reg[21]_0 (\generate_fir[20].fir_glob_inst_n_9 ),
        .\data_out_s_reg[22]_0 (\generate_fir[20].fir_glob_inst_n_8 ),
        .\data_out_s_reg[23]_0 (\generate_fir[20].fir_glob_inst_n_7 ),
        .\data_out_s_reg[24]_0 (\generate_fir[20].fir_glob_inst_n_6 ),
        .\data_out_s_reg[25]_0 (\generate_fir[20].fir_glob_inst_n_5 ),
        .\data_out_s_reg[26]_0 (\generate_fir[20].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 (sel0[19]),
        .\data_out_s_reg[27]_1 (\generate_fir[20].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_2 ({\generate_fir[18].fir_glob_inst_n_19 ,\generate_fir[18].fir_glob_inst_n_20 ,\generate_fir[18].fir_glob_inst_n_21 ,\generate_fir[18].fir_glob_inst_n_22 ,\generate_fir[18].fir_glob_inst_n_23 ,\generate_fir[18].fir_glob_inst_n_24 ,\generate_fir[18].fir_glob_inst_n_25 ,\generate_fir[18].fir_glob_inst_n_26 ,\generate_fir[18].fir_glob_inst_n_27 ,\generate_fir[18].fir_glob_inst_n_28 ,\generate_fir[18].fir_glob_inst_n_29 ,\generate_fir[18].fir_glob_inst_n_30 ,\generate_fir[18].fir_glob_inst_n_31 ,\generate_fir[18].fir_glob_inst_n_32 ,\generate_fir[18].fir_glob_inst_n_33 ,\generate_fir[18].fir_glob_inst_n_34 ,\generate_fir[18].fir_glob_inst_n_35 ,\generate_fir[18].fir_glob_inst_n_36 ,\generate_fir[18].fir_glob_inst_n_37 ,\generate_fir[18].fir_glob_inst_n_38 ,\generate_fir[18].fir_glob_inst_n_39 ,\generate_fir[18].fir_glob_inst_n_40 ,\generate_fir[18].fir_glob_inst_n_41 ,\generate_fir[18].fir_glob_inst_n_42 ,\generate_fir[18].fir_glob_inst_n_43 ,\generate_fir[18].fir_glob_inst_n_44 ,\generate_fir[18].fir_glob_inst_n_45 ,\generate_fir[18].fir_glob_inst_n_46 }),
        .\data_out_s_reg[27]_3 ({\generate_fir[19].fir_glob_inst_n_21 ,\generate_fir[19].fir_glob_inst_n_22 ,\generate_fir[19].fir_glob_inst_n_23 ,\generate_fir[19].fir_glob_inst_n_24 ,\generate_fir[19].fir_glob_inst_n_25 ,\generate_fir[19].fir_glob_inst_n_26 ,\generate_fir[19].fir_glob_inst_n_27 ,\generate_fir[19].fir_glob_inst_n_28 ,\generate_fir[19].fir_glob_inst_n_29 ,\generate_fir[19].fir_glob_inst_n_30 ,\generate_fir[19].fir_glob_inst_n_31 ,\generate_fir[19].fir_glob_inst_n_32 ,\generate_fir[19].fir_glob_inst_n_33 ,\generate_fir[19].fir_glob_inst_n_34 ,\generate_fir[19].fir_glob_inst_n_35 ,\generate_fir[19].fir_glob_inst_n_36 ,\generate_fir[19].fir_glob_inst_n_37 ,\generate_fir[19].fir_glob_inst_n_38 ,\generate_fir[19].fir_glob_inst_n_39 ,\generate_fir[19].fir_glob_inst_n_40 ,\generate_fir[19].fir_glob_inst_n_41 ,\generate_fir[19].fir_glob_inst_n_42 ,\generate_fir[19].fir_glob_inst_n_43 ,\generate_fir[19].fir_glob_inst_n_44 ,\generate_fir[19].fir_glob_inst_n_45 ,\generate_fir[19].fir_glob_inst_n_46 ,\generate_fir[19].fir_glob_inst_n_47 ,\generate_fir[19].fir_glob_inst_n_48 }),
        .\data_out_s_reg[2]_0 (\generate_fir[20].fir_glob_inst_n_28 ),
        .\data_out_s_reg[3]_0 (\generate_fir[20].fir_glob_inst_n_27 ),
        .\data_out_s_reg[4]_0 (\generate_fir[20].fir_glob_inst_n_26 ),
        .\data_out_s_reg[5]_0 (\generate_fir[20].fir_glob_inst_n_25 ),
        .\data_out_s_reg[6]_0 (\generate_fir[20].fir_glob_inst_n_24 ),
        .\data_out_s_reg[7]_0 (\generate_fir[20].fir_glob_inst_n_23 ),
        .\data_out_s_reg[8]_0 (\generate_fir[20].fir_glob_inst_n_22 ),
        .\data_out_s_reg[9]_0 (\generate_fir[20].fir_glob_inst_n_21 ),
        .enable_s(enable_s),
        .pcen_reg_rep(\generate_fir[0].fir_glob_inst_n_19 ),
        .reset_accum_in_s_reg(\generate_fir[20].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_18),
        .sel0(sel0[18:17]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_12 \generate_fir[21].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_65 ,\generate_fir[0].fir_glob_inst_n_25 ,\generate_fir[0].fir_glob_inst_n_26 ,\generate_fir[0].fir_glob_inst_n_27 ,\generate_fir[0].fir_glob_inst_n_28 ,\generate_fir[0].fir_glob_inst_n_29 ,\generate_fir[0].fir_glob_inst_n_30 ,\generate_fir[0].fir_glob_inst_n_31 ,\generate_fir[0].fir_glob_inst_n_32 ,\generate_fir[0].fir_glob_inst_n_33 ,\generate_fir[0].fir_glob_inst_n_34 ,\generate_fir[0].fir_glob_inst_n_35 ,\generate_fir[0].fir_glob_inst_n_36 ,\generate_fir[0].fir_glob_inst_n_37 }),
        .D({\generate_fir[20].fir_glob_inst_n_31 ,\generate_fir[20].fir_glob_inst_n_32 ,\generate_fir[20].fir_glob_inst_n_33 ,\generate_fir[20].fir_glob_inst_n_34 ,\generate_fir[20].fir_glob_inst_n_35 ,\generate_fir[20].fir_glob_inst_n_36 ,\generate_fir[20].fir_glob_inst_n_37 ,\generate_fir[20].fir_glob_inst_n_38 ,\generate_fir[20].fir_glob_inst_n_39 ,\generate_fir[20].fir_glob_inst_n_40 ,\generate_fir[20].fir_glob_inst_n_41 ,\generate_fir[20].fir_glob_inst_n_42 ,\generate_fir[20].fir_glob_inst_n_43 ,\generate_fir[20].fir_glob_inst_n_44 ,\generate_fir[20].fir_glob_inst_n_45 ,\generate_fir[20].fir_glob_inst_n_46 }),
        .E(\result_s_reg[0]_19 ),
        .Q({\generate_fir[21].fir_glob_inst_n_4 ,\generate_fir[21].fir_glob_inst_n_5 ,\generate_fir[21].fir_glob_inst_n_6 ,\generate_fir[21].fir_glob_inst_n_7 ,\generate_fir[21].fir_glob_inst_n_8 ,\generate_fir[21].fir_glob_inst_n_9 ,\generate_fir[21].fir_glob_inst_n_10 ,\generate_fir[21].fir_glob_inst_n_11 ,\generate_fir[21].fir_glob_inst_n_12 ,\generate_fir[21].fir_glob_inst_n_13 ,\generate_fir[21].fir_glob_inst_n_14 ,\generate_fir[21].fir_glob_inst_n_15 ,\generate_fir[21].fir_glob_inst_n_16 ,\generate_fir[21].fir_glob_inst_n_17 ,\generate_fir[21].fir_glob_inst_n_18 ,\generate_fir[21].fir_glob_inst_n_19 }),
        .\bit_tab_s_reg[0] (\generate_fir[20].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[21].fir_glob_inst_n_3 ),
        .data_en_o_reg_1(sel0[26:21]),
        .data_en_o_reg_2(\generate_fir[19].fir_glob_inst_n_4 ),
        .data_en_o_reg_3(\generate_fir[17].fir_glob_inst_n_3 ),
        .data_en_s_reg_rep(\generate_fir[54].fir_glob_inst_n_0 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[21].fir_glob_inst_n_20 ,\generate_fir[21].fir_glob_inst_n_21 ,\generate_fir[21].fir_glob_inst_n_22 ,\generate_fir[21].fir_glob_inst_n_23 ,\generate_fir[21].fir_glob_inst_n_24 ,\generate_fir[21].fir_glob_inst_n_25 ,\generate_fir[21].fir_glob_inst_n_26 ,\generate_fir[21].fir_glob_inst_n_27 ,\generate_fir[21].fir_glob_inst_n_28 ,\generate_fir[21].fir_glob_inst_n_29 ,\generate_fir[21].fir_glob_inst_n_30 ,\generate_fir[21].fir_glob_inst_n_31 ,\generate_fir[21].fir_glob_inst_n_32 ,\generate_fir[21].fir_glob_inst_n_33 ,\generate_fir[21].fir_glob_inst_n_34 ,\generate_fir[21].fir_glob_inst_n_35 ,\generate_fir[21].fir_glob_inst_n_36 ,\generate_fir[21].fir_glob_inst_n_37 ,\generate_fir[21].fir_glob_inst_n_38 ,\generate_fir[21].fir_glob_inst_n_39 ,\generate_fir[21].fir_glob_inst_n_40 ,\generate_fir[21].fir_glob_inst_n_41 ,\generate_fir[21].fir_glob_inst_n_42 ,\generate_fir[21].fir_glob_inst_n_43 ,\generate_fir[21].fir_glob_inst_n_44 ,\generate_fir[21].fir_glob_inst_n_45 ,\generate_fir[21].fir_glob_inst_n_46 ,\generate_fir[21].fir_glob_inst_n_47 }),
        .enable_s(enable_s),
        .pcen_reg_rep(\generate_fir[0].fir_glob_inst_n_19 ),
        .reset_accum_in_s_reg(\generate_fir[21].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_19),
        .sel0(sel0[20]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_13 \generate_fir[22].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_65 ,\generate_fir[0].fir_glob_inst_n_25 ,\generate_fir[0].fir_glob_inst_n_26 ,\generate_fir[0].fir_glob_inst_n_27 ,\generate_fir[0].fir_glob_inst_n_28 ,\generate_fir[0].fir_glob_inst_n_29 ,\generate_fir[0].fir_glob_inst_n_30 ,\generate_fir[0].fir_glob_inst_n_31 ,\generate_fir[0].fir_glob_inst_n_32 ,\generate_fir[0].fir_glob_inst_n_33 ,\generate_fir[0].fir_glob_inst_n_34 ,\generate_fir[0].fir_glob_inst_n_35 ,\generate_fir[0].fir_glob_inst_n_36 ,\generate_fir[0].fir_glob_inst_n_37 }),
        .D({\generate_fir[21].fir_glob_inst_n_4 ,\generate_fir[21].fir_glob_inst_n_5 ,\generate_fir[21].fir_glob_inst_n_6 ,\generate_fir[21].fir_glob_inst_n_7 ,\generate_fir[21].fir_glob_inst_n_8 ,\generate_fir[21].fir_glob_inst_n_9 ,\generate_fir[21].fir_glob_inst_n_10 ,\generate_fir[21].fir_glob_inst_n_11 ,\generate_fir[21].fir_glob_inst_n_12 ,\generate_fir[21].fir_glob_inst_n_13 ,\generate_fir[21].fir_glob_inst_n_14 ,\generate_fir[21].fir_glob_inst_n_15 ,\generate_fir[21].fir_glob_inst_n_16 ,\generate_fir[21].fir_glob_inst_n_17 ,\generate_fir[21].fir_glob_inst_n_18 ,\generate_fir[21].fir_glob_inst_n_19 }),
        .E(\result_s_reg[0]_20 ),
        .Q({\generate_fir[22].fir_glob_inst_n_33 ,\generate_fir[22].fir_glob_inst_n_34 ,\generate_fir[22].fir_glob_inst_n_35 ,\generate_fir[22].fir_glob_inst_n_36 ,\generate_fir[22].fir_glob_inst_n_37 ,\generate_fir[22].fir_glob_inst_n_38 ,\generate_fir[22].fir_glob_inst_n_39 ,\generate_fir[22].fir_glob_inst_n_40 ,\generate_fir[22].fir_glob_inst_n_41 ,\generate_fir[22].fir_glob_inst_n_42 ,\generate_fir[22].fir_glob_inst_n_43 ,\generate_fir[22].fir_glob_inst_n_44 ,\generate_fir[22].fir_glob_inst_n_45 ,\generate_fir[22].fir_glob_inst_n_46 ,\generate_fir[22].fir_glob_inst_n_47 ,\generate_fir[22].fir_glob_inst_n_48 }),
        .\bit_tab_s_reg[0] (\generate_fir[21].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[19].fir_glob_inst_n_3 ),
        .data_en_o_reg_1(\generate_fir[25].fir_glob_inst_n_3 ),
        .data_en_s_reg_rep(\generate_fir[54].fir_glob_inst_n_0 ),
        .\data_out_s_reg[0]_0 (sel0[21]),
        .\data_out_s_reg[0]_1 (\generate_fir[22].fir_glob_inst_n_3 ),
        .\data_out_s_reg[0]_2 (\generate_fir[22].fir_glob_inst_n_32 ),
        .\data_out_s_reg[0]_3 (\generate_fir[26].fir_glob_inst_n_3 ),
        .\data_out_s_reg[0]_4 (\generate_fir[20].fir_glob_inst_n_30 ),
        .\data_out_s_reg[0]_5 (\generate_fir[23].fir_glob_inst_n_3 ),
        .\data_out_s_reg[10]_0 (\generate_fir[22].fir_glob_inst_n_22 ),
        .\data_out_s_reg[10]_1 (\generate_fir[26].fir_glob_inst_n_13 ),
        .\data_out_s_reg[10]_2 (\generate_fir[20].fir_glob_inst_n_20 ),
        .\data_out_s_reg[10]_3 (\generate_fir[23].fir_glob_inst_n_13 ),
        .\data_out_s_reg[11]_0 (\generate_fir[22].fir_glob_inst_n_21 ),
        .\data_out_s_reg[11]_1 (\generate_fir[26].fir_glob_inst_n_14 ),
        .\data_out_s_reg[11]_2 (\generate_fir[20].fir_glob_inst_n_19 ),
        .\data_out_s_reg[11]_3 (\generate_fir[23].fir_glob_inst_n_14 ),
        .\data_out_s_reg[12]_0 (\generate_fir[22].fir_glob_inst_n_20 ),
        .\data_out_s_reg[12]_1 (\generate_fir[26].fir_glob_inst_n_15 ),
        .\data_out_s_reg[12]_2 (\generate_fir[20].fir_glob_inst_n_18 ),
        .\data_out_s_reg[12]_3 (\generate_fir[23].fir_glob_inst_n_15 ),
        .\data_out_s_reg[13]_0 (\generate_fir[22].fir_glob_inst_n_19 ),
        .\data_out_s_reg[13]_1 (\generate_fir[26].fir_glob_inst_n_16 ),
        .\data_out_s_reg[13]_2 (\generate_fir[20].fir_glob_inst_n_17 ),
        .\data_out_s_reg[13]_3 (\generate_fir[23].fir_glob_inst_n_16 ),
        .\data_out_s_reg[14]_0 (\generate_fir[22].fir_glob_inst_n_18 ),
        .\data_out_s_reg[14]_1 (\generate_fir[26].fir_glob_inst_n_17 ),
        .\data_out_s_reg[14]_2 (\generate_fir[20].fir_glob_inst_n_16 ),
        .\data_out_s_reg[14]_3 (\generate_fir[23].fir_glob_inst_n_17 ),
        .\data_out_s_reg[15]_0 (\generate_fir[22].fir_glob_inst_n_17 ),
        .\data_out_s_reg[15]_1 (\generate_fir[26].fir_glob_inst_n_18 ),
        .\data_out_s_reg[15]_2 (\generate_fir[20].fir_glob_inst_n_15 ),
        .\data_out_s_reg[15]_3 (\generate_fir[23].fir_glob_inst_n_18 ),
        .\data_out_s_reg[16]_0 (\generate_fir[22].fir_glob_inst_n_16 ),
        .\data_out_s_reg[16]_1 (\generate_fir[26].fir_glob_inst_n_19 ),
        .\data_out_s_reg[16]_2 (\generate_fir[20].fir_glob_inst_n_14 ),
        .\data_out_s_reg[16]_3 (\generate_fir[23].fir_glob_inst_n_19 ),
        .\data_out_s_reg[17]_0 (\generate_fir[22].fir_glob_inst_n_15 ),
        .\data_out_s_reg[17]_1 (\generate_fir[26].fir_glob_inst_n_20 ),
        .\data_out_s_reg[17]_2 (\generate_fir[20].fir_glob_inst_n_13 ),
        .\data_out_s_reg[17]_3 (\generate_fir[23].fir_glob_inst_n_20 ),
        .\data_out_s_reg[18]_0 (\generate_fir[22].fir_glob_inst_n_14 ),
        .\data_out_s_reg[18]_1 (\generate_fir[26].fir_glob_inst_n_21 ),
        .\data_out_s_reg[18]_2 (\generate_fir[20].fir_glob_inst_n_12 ),
        .\data_out_s_reg[18]_3 (\generate_fir[23].fir_glob_inst_n_21 ),
        .\data_out_s_reg[19]_0 (\generate_fir[22].fir_glob_inst_n_13 ),
        .\data_out_s_reg[19]_1 (\generate_fir[26].fir_glob_inst_n_22 ),
        .\data_out_s_reg[19]_2 (\generate_fir[20].fir_glob_inst_n_11 ),
        .\data_out_s_reg[19]_3 (\generate_fir[23].fir_glob_inst_n_22 ),
        .\data_out_s_reg[1]_0 (\generate_fir[22].fir_glob_inst_n_31 ),
        .\data_out_s_reg[1]_1 (\generate_fir[26].fir_glob_inst_n_4 ),
        .\data_out_s_reg[1]_2 (\generate_fir[20].fir_glob_inst_n_29 ),
        .\data_out_s_reg[1]_3 (\generate_fir[23].fir_glob_inst_n_4 ),
        .\data_out_s_reg[20]_0 (\generate_fir[22].fir_glob_inst_n_12 ),
        .\data_out_s_reg[20]_1 (\generate_fir[26].fir_glob_inst_n_23 ),
        .\data_out_s_reg[20]_2 (\generate_fir[20].fir_glob_inst_n_10 ),
        .\data_out_s_reg[20]_3 (\generate_fir[23].fir_glob_inst_n_23 ),
        .\data_out_s_reg[21]_0 (\generate_fir[22].fir_glob_inst_n_11 ),
        .\data_out_s_reg[21]_1 (\generate_fir[26].fir_glob_inst_n_24 ),
        .\data_out_s_reg[21]_2 (\generate_fir[20].fir_glob_inst_n_9 ),
        .\data_out_s_reg[21]_3 (\generate_fir[23].fir_glob_inst_n_24 ),
        .\data_out_s_reg[22]_0 (\generate_fir[22].fir_glob_inst_n_10 ),
        .\data_out_s_reg[22]_1 (\generate_fir[26].fir_glob_inst_n_25 ),
        .\data_out_s_reg[22]_2 (\generate_fir[20].fir_glob_inst_n_8 ),
        .\data_out_s_reg[22]_3 (\generate_fir[23].fir_glob_inst_n_25 ),
        .\data_out_s_reg[23]_0 (\generate_fir[22].fir_glob_inst_n_9 ),
        .\data_out_s_reg[23]_1 (\generate_fir[26].fir_glob_inst_n_26 ),
        .\data_out_s_reg[23]_2 (\generate_fir[20].fir_glob_inst_n_7 ),
        .\data_out_s_reg[23]_3 (\generate_fir[23].fir_glob_inst_n_26 ),
        .\data_out_s_reg[24]_0 (\generate_fir[22].fir_glob_inst_n_8 ),
        .\data_out_s_reg[24]_1 (\generate_fir[26].fir_glob_inst_n_27 ),
        .\data_out_s_reg[24]_2 (\generate_fir[20].fir_glob_inst_n_6 ),
        .\data_out_s_reg[24]_3 (\generate_fir[23].fir_glob_inst_n_27 ),
        .\data_out_s_reg[25]_0 (\generate_fir[22].fir_glob_inst_n_7 ),
        .\data_out_s_reg[25]_1 (\generate_fir[26].fir_glob_inst_n_28 ),
        .\data_out_s_reg[25]_2 (\generate_fir[20].fir_glob_inst_n_5 ),
        .\data_out_s_reg[25]_3 (\generate_fir[23].fir_glob_inst_n_28 ),
        .\data_out_s_reg[26]_0 (\generate_fir[22].fir_glob_inst_n_6 ),
        .\data_out_s_reg[26]_1 (\generate_fir[26].fir_glob_inst_n_29 ),
        .\data_out_s_reg[26]_2 (\generate_fir[20].fir_glob_inst_n_4 ),
        .\data_out_s_reg[26]_3 (\generate_fir[23].fir_glob_inst_n_29 ),
        .\data_out_s_reg[27]_0 (\generate_fir[22].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_1 (\generate_fir[22].fir_glob_inst_n_5 ),
        .\data_out_s_reg[27]_2 ({\generate_fir[22].fir_glob_inst_n_49 ,\generate_fir[22].fir_glob_inst_n_50 ,\generate_fir[22].fir_glob_inst_n_51 ,\generate_fir[22].fir_glob_inst_n_52 ,\generate_fir[22].fir_glob_inst_n_53 ,\generate_fir[22].fir_glob_inst_n_54 ,\generate_fir[22].fir_glob_inst_n_55 ,\generate_fir[22].fir_glob_inst_n_56 ,\generate_fir[22].fir_glob_inst_n_57 ,\generate_fir[22].fir_glob_inst_n_58 ,\generate_fir[22].fir_glob_inst_n_59 ,\generate_fir[22].fir_glob_inst_n_60 ,\generate_fir[22].fir_glob_inst_n_61 ,\generate_fir[22].fir_glob_inst_n_62 ,\generate_fir[22].fir_glob_inst_n_63 ,\generate_fir[22].fir_glob_inst_n_64 ,\generate_fir[22].fir_glob_inst_n_65 ,\generate_fir[22].fir_glob_inst_n_66 ,\generate_fir[22].fir_glob_inst_n_67 ,\generate_fir[22].fir_glob_inst_n_68 ,\generate_fir[22].fir_glob_inst_n_69 ,\generate_fir[22].fir_glob_inst_n_70 ,\generate_fir[22].fir_glob_inst_n_71 ,\generate_fir[22].fir_glob_inst_n_72 ,\generate_fir[22].fir_glob_inst_n_73 ,\generate_fir[22].fir_glob_inst_n_74 ,\generate_fir[22].fir_glob_inst_n_75 ,\generate_fir[22].fir_glob_inst_n_76 }),
        .\data_out_s_reg[27]_3 (\generate_fir[26].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_4 (\generate_fir[20].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_5 (\generate_fir[23].fir_glob_inst_n_30 ),
        .\data_out_s_reg[2]_0 (\generate_fir[22].fir_glob_inst_n_30 ),
        .\data_out_s_reg[2]_1 (\generate_fir[26].fir_glob_inst_n_5 ),
        .\data_out_s_reg[2]_2 (\generate_fir[20].fir_glob_inst_n_28 ),
        .\data_out_s_reg[2]_3 (\generate_fir[23].fir_glob_inst_n_5 ),
        .\data_out_s_reg[3]_0 (\generate_fir[22].fir_glob_inst_n_29 ),
        .\data_out_s_reg[3]_1 (\generate_fir[26].fir_glob_inst_n_6 ),
        .\data_out_s_reg[3]_2 (\generate_fir[20].fir_glob_inst_n_27 ),
        .\data_out_s_reg[3]_3 (\generate_fir[23].fir_glob_inst_n_6 ),
        .\data_out_s_reg[4]_0 (\generate_fir[22].fir_glob_inst_n_28 ),
        .\data_out_s_reg[4]_1 (\generate_fir[26].fir_glob_inst_n_7 ),
        .\data_out_s_reg[4]_2 (\generate_fir[20].fir_glob_inst_n_26 ),
        .\data_out_s_reg[4]_3 (\generate_fir[23].fir_glob_inst_n_7 ),
        .\data_out_s_reg[5]_0 (\generate_fir[22].fir_glob_inst_n_27 ),
        .\data_out_s_reg[5]_1 (\generate_fir[26].fir_glob_inst_n_8 ),
        .\data_out_s_reg[5]_2 (\generate_fir[20].fir_glob_inst_n_25 ),
        .\data_out_s_reg[5]_3 (\generate_fir[23].fir_glob_inst_n_8 ),
        .\data_out_s_reg[6]_0 (\generate_fir[22].fir_glob_inst_n_26 ),
        .\data_out_s_reg[6]_1 (\generate_fir[26].fir_glob_inst_n_9 ),
        .\data_out_s_reg[6]_2 (\generate_fir[20].fir_glob_inst_n_24 ),
        .\data_out_s_reg[6]_3 (\generate_fir[23].fir_glob_inst_n_9 ),
        .\data_out_s_reg[7]_0 (\generate_fir[22].fir_glob_inst_n_25 ),
        .\data_out_s_reg[7]_1 (\generate_fir[26].fir_glob_inst_n_10 ),
        .\data_out_s_reg[7]_2 (\generate_fir[20].fir_glob_inst_n_23 ),
        .\data_out_s_reg[7]_3 (\generate_fir[23].fir_glob_inst_n_10 ),
        .\data_out_s_reg[8]_0 (\generate_fir[22].fir_glob_inst_n_24 ),
        .\data_out_s_reg[8]_1 (\generate_fir[26].fir_glob_inst_n_11 ),
        .\data_out_s_reg[8]_2 (\generate_fir[20].fir_glob_inst_n_22 ),
        .\data_out_s_reg[8]_3 (\generate_fir[23].fir_glob_inst_n_11 ),
        .\data_out_s_reg[9]_0 (\generate_fir[22].fir_glob_inst_n_23 ),
        .\data_out_s_reg[9]_1 (\generate_fir[26].fir_glob_inst_n_12 ),
        .\data_out_s_reg[9]_2 (\generate_fir[20].fir_glob_inst_n_21 ),
        .\data_out_s_reg[9]_3 (\generate_fir[23].fir_glob_inst_n_12 ),
        .enable_s(enable_s),
        .pcen_reg_rep(\generate_fir[0].fir_glob_inst_n_19 ),
        .reset_accum_in_s_reg(\generate_fir[22].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_20),
        .sel0({sel0[23:22],sel0[20:17]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_14 \generate_fir[23].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_64 ,\generate_fir[0].fir_glob_inst_n_25 ,\generate_fir[0].fir_glob_inst_n_26 ,\generate_fir[0].fir_glob_inst_n_27 ,\generate_fir[0].fir_glob_inst_n_28 ,\generate_fir[0].fir_glob_inst_n_29 ,\generate_fir[0].fir_glob_inst_n_30 ,\generate_fir[0].fir_glob_inst_n_31 ,\generate_fir[0].fir_glob_inst_n_32 ,\generate_fir[0].fir_glob_inst_n_33 ,\generate_fir[0].fir_glob_inst_n_34 ,\generate_fir[0].fir_glob_inst_n_35 ,\generate_fir[0].fir_glob_inst_n_36 ,\generate_fir[0].fir_glob_inst_n_37 }),
        .D({\generate_fir[22].fir_glob_inst_n_33 ,\generate_fir[22].fir_glob_inst_n_34 ,\generate_fir[22].fir_glob_inst_n_35 ,\generate_fir[22].fir_glob_inst_n_36 ,\generate_fir[22].fir_glob_inst_n_37 ,\generate_fir[22].fir_glob_inst_n_38 ,\generate_fir[22].fir_glob_inst_n_39 ,\generate_fir[22].fir_glob_inst_n_40 ,\generate_fir[22].fir_glob_inst_n_41 ,\generate_fir[22].fir_glob_inst_n_42 ,\generate_fir[22].fir_glob_inst_n_43 ,\generate_fir[22].fir_glob_inst_n_44 ,\generate_fir[22].fir_glob_inst_n_45 ,\generate_fir[22].fir_glob_inst_n_46 ,\generate_fir[22].fir_glob_inst_n_47 ,\generate_fir[22].fir_glob_inst_n_48 }),
        .E(\result_s_reg[0]_21 ),
        .Q({\generate_fir[23].fir_glob_inst_n_31 ,\generate_fir[23].fir_glob_inst_n_32 ,\generate_fir[23].fir_glob_inst_n_33 ,\generate_fir[23].fir_glob_inst_n_34 ,\generate_fir[23].fir_glob_inst_n_35 ,\generate_fir[23].fir_glob_inst_n_36 ,\generate_fir[23].fir_glob_inst_n_37 ,\generate_fir[23].fir_glob_inst_n_38 ,\generate_fir[23].fir_glob_inst_n_39 ,\generate_fir[23].fir_glob_inst_n_40 ,\generate_fir[23].fir_glob_inst_n_41 ,\generate_fir[23].fir_glob_inst_n_42 ,\generate_fir[23].fir_glob_inst_n_43 ,\generate_fir[23].fir_glob_inst_n_44 ,\generate_fir[23].fir_glob_inst_n_45 ,\generate_fir[23].fir_glob_inst_n_46 }),
        .\bit_tab_s_reg[0] (\generate_fir[22].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[21:20]),
        .data_en_s_reg_rep(\generate_fir[54].fir_glob_inst_n_0 ),
        .\data_out_s_reg[0]_0 (\generate_fir[23].fir_glob_inst_n_3 ),
        .\data_out_s_reg[10]_0 (\generate_fir[23].fir_glob_inst_n_13 ),
        .\data_out_s_reg[11]_0 (\generate_fir[23].fir_glob_inst_n_14 ),
        .\data_out_s_reg[12]_0 (\generate_fir[23].fir_glob_inst_n_15 ),
        .\data_out_s_reg[13]_0 (\generate_fir[23].fir_glob_inst_n_16 ),
        .\data_out_s_reg[14]_0 (\generate_fir[23].fir_glob_inst_n_17 ),
        .\data_out_s_reg[15]_0 (\generate_fir[23].fir_glob_inst_n_18 ),
        .\data_out_s_reg[16]_0 (\generate_fir[23].fir_glob_inst_n_19 ),
        .\data_out_s_reg[17]_0 (\generate_fir[23].fir_glob_inst_n_20 ),
        .\data_out_s_reg[18]_0 (\generate_fir[23].fir_glob_inst_n_21 ),
        .\data_out_s_reg[19]_0 (\generate_fir[23].fir_glob_inst_n_22 ),
        .\data_out_s_reg[1]_0 (\generate_fir[23].fir_glob_inst_n_4 ),
        .\data_out_s_reg[20]_0 (\generate_fir[23].fir_glob_inst_n_23 ),
        .\data_out_s_reg[21]_0 (\generate_fir[23].fir_glob_inst_n_24 ),
        .\data_out_s_reg[22]_0 (\generate_fir[23].fir_glob_inst_n_25 ),
        .\data_out_s_reg[23]_0 (\generate_fir[23].fir_glob_inst_n_26 ),
        .\data_out_s_reg[24]_0 (\generate_fir[23].fir_glob_inst_n_27 ),
        .\data_out_s_reg[25]_0 (\generate_fir[23].fir_glob_inst_n_28 ),
        .\data_out_s_reg[26]_0 (\generate_fir[23].fir_glob_inst_n_29 ),
        .\data_out_s_reg[27]_0 (\generate_fir[23].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[21].fir_glob_inst_n_20 ,\generate_fir[21].fir_glob_inst_n_21 ,\generate_fir[21].fir_glob_inst_n_22 ,\generate_fir[21].fir_glob_inst_n_23 ,\generate_fir[21].fir_glob_inst_n_24 ,\generate_fir[21].fir_glob_inst_n_25 ,\generate_fir[21].fir_glob_inst_n_26 ,\generate_fir[21].fir_glob_inst_n_27 ,\generate_fir[21].fir_glob_inst_n_28 ,\generate_fir[21].fir_glob_inst_n_29 ,\generate_fir[21].fir_glob_inst_n_30 ,\generate_fir[21].fir_glob_inst_n_31 ,\generate_fir[21].fir_glob_inst_n_32 ,\generate_fir[21].fir_glob_inst_n_33 ,\generate_fir[21].fir_glob_inst_n_34 ,\generate_fir[21].fir_glob_inst_n_35 ,\generate_fir[21].fir_glob_inst_n_36 ,\generate_fir[21].fir_glob_inst_n_37 ,\generate_fir[21].fir_glob_inst_n_38 ,\generate_fir[21].fir_glob_inst_n_39 ,\generate_fir[21].fir_glob_inst_n_40 ,\generate_fir[21].fir_glob_inst_n_41 ,\generate_fir[21].fir_glob_inst_n_42 ,\generate_fir[21].fir_glob_inst_n_43 ,\generate_fir[21].fir_glob_inst_n_44 ,\generate_fir[21].fir_glob_inst_n_45 ,\generate_fir[21].fir_glob_inst_n_46 ,\generate_fir[21].fir_glob_inst_n_47 }),
        .\data_out_s_reg[27]_2 ({\generate_fir[22].fir_glob_inst_n_49 ,\generate_fir[22].fir_glob_inst_n_50 ,\generate_fir[22].fir_glob_inst_n_51 ,\generate_fir[22].fir_glob_inst_n_52 ,\generate_fir[22].fir_glob_inst_n_53 ,\generate_fir[22].fir_glob_inst_n_54 ,\generate_fir[22].fir_glob_inst_n_55 ,\generate_fir[22].fir_glob_inst_n_56 ,\generate_fir[22].fir_glob_inst_n_57 ,\generate_fir[22].fir_glob_inst_n_58 ,\generate_fir[22].fir_glob_inst_n_59 ,\generate_fir[22].fir_glob_inst_n_60 ,\generate_fir[22].fir_glob_inst_n_61 ,\generate_fir[22].fir_glob_inst_n_62 ,\generate_fir[22].fir_glob_inst_n_63 ,\generate_fir[22].fir_glob_inst_n_64 ,\generate_fir[22].fir_glob_inst_n_65 ,\generate_fir[22].fir_glob_inst_n_66 ,\generate_fir[22].fir_glob_inst_n_67 ,\generate_fir[22].fir_glob_inst_n_68 ,\generate_fir[22].fir_glob_inst_n_69 ,\generate_fir[22].fir_glob_inst_n_70 ,\generate_fir[22].fir_glob_inst_n_71 ,\generate_fir[22].fir_glob_inst_n_72 ,\generate_fir[22].fir_glob_inst_n_73 ,\generate_fir[22].fir_glob_inst_n_74 ,\generate_fir[22].fir_glob_inst_n_75 ,\generate_fir[22].fir_glob_inst_n_76 }),
        .\data_out_s_reg[2]_0 (\generate_fir[23].fir_glob_inst_n_5 ),
        .\data_out_s_reg[3]_0 (\generate_fir[23].fir_glob_inst_n_6 ),
        .\data_out_s_reg[4]_0 (\generate_fir[23].fir_glob_inst_n_7 ),
        .\data_out_s_reg[5]_0 (\generate_fir[23].fir_glob_inst_n_8 ),
        .\data_out_s_reg[6]_0 (\generate_fir[23].fir_glob_inst_n_9 ),
        .\data_out_s_reg[7]_0 (\generate_fir[23].fir_glob_inst_n_10 ),
        .\data_out_s_reg[8]_0 (\generate_fir[23].fir_glob_inst_n_11 ),
        .\data_out_s_reg[9]_0 (\generate_fir[23].fir_glob_inst_n_12 ),
        .enable_s(enable_s),
        .pcen_reg_rep(\generate_fir[0].fir_glob_inst_n_19 ),
        .reset_accum_in_s_reg(\generate_fir[23].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_21),
        .sel0(sel0[22]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_15 \generate_fir[24].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_66 ,\generate_fir[0].fir_glob_inst_n_25 ,\generate_fir[0].fir_glob_inst_n_26 ,\generate_fir[0].fir_glob_inst_n_27 ,\generate_fir[0].fir_glob_inst_n_28 ,\generate_fir[0].fir_glob_inst_n_29 ,\generate_fir[0].fir_glob_inst_n_30 ,\generate_fir[0].fir_glob_inst_n_31 ,\generate_fir[0].fir_glob_inst_n_32 ,\generate_fir[0].fir_glob_inst_n_33 ,\generate_fir[0].fir_glob_inst_n_34 ,\generate_fir[0].fir_glob_inst_n_35 ,\generate_fir[0].fir_glob_inst_n_36 ,\generate_fir[0].fir_glob_inst_n_37 }),
        .D({\generate_fir[23].fir_glob_inst_n_31 ,\generate_fir[23].fir_glob_inst_n_32 ,\generate_fir[23].fir_glob_inst_n_33 ,\generate_fir[23].fir_glob_inst_n_34 ,\generate_fir[23].fir_glob_inst_n_35 ,\generate_fir[23].fir_glob_inst_n_36 ,\generate_fir[23].fir_glob_inst_n_37 ,\generate_fir[23].fir_glob_inst_n_38 ,\generate_fir[23].fir_glob_inst_n_39 ,\generate_fir[23].fir_glob_inst_n_40 ,\generate_fir[23].fir_glob_inst_n_41 ,\generate_fir[23].fir_glob_inst_n_42 ,\generate_fir[23].fir_glob_inst_n_43 ,\generate_fir[23].fir_glob_inst_n_44 ,\generate_fir[23].fir_glob_inst_n_45 ,\generate_fir[23].fir_glob_inst_n_46 }),
        .E(\result_s_reg[0]_22 ),
        .Q({\generate_fir[24].fir_glob_inst_n_3 ,\generate_fir[24].fir_glob_inst_n_4 ,\generate_fir[24].fir_glob_inst_n_5 ,\generate_fir[24].fir_glob_inst_n_6 ,\generate_fir[24].fir_glob_inst_n_7 ,\generate_fir[24].fir_glob_inst_n_8 ,\generate_fir[24].fir_glob_inst_n_9 ,\generate_fir[24].fir_glob_inst_n_10 ,\generate_fir[24].fir_glob_inst_n_11 ,\generate_fir[24].fir_glob_inst_n_12 ,\generate_fir[24].fir_glob_inst_n_13 ,\generate_fir[24].fir_glob_inst_n_14 ,\generate_fir[24].fir_glob_inst_n_15 ,\generate_fir[24].fir_glob_inst_n_16 ,\generate_fir[24].fir_glob_inst_n_17 ,\generate_fir[24].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[23].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep(\generate_fir[54].fir_glob_inst_n_0 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[24].fir_glob_inst_n_19 ,\generate_fir[24].fir_glob_inst_n_20 ,\generate_fir[24].fir_glob_inst_n_21 ,\generate_fir[24].fir_glob_inst_n_22 ,\generate_fir[24].fir_glob_inst_n_23 ,\generate_fir[24].fir_glob_inst_n_24 ,\generate_fir[24].fir_glob_inst_n_25 ,\generate_fir[24].fir_glob_inst_n_26 ,\generate_fir[24].fir_glob_inst_n_27 ,\generate_fir[24].fir_glob_inst_n_28 ,\generate_fir[24].fir_glob_inst_n_29 ,\generate_fir[24].fir_glob_inst_n_30 ,\generate_fir[24].fir_glob_inst_n_31 ,\generate_fir[24].fir_glob_inst_n_32 ,\generate_fir[24].fir_glob_inst_n_33 ,\generate_fir[24].fir_glob_inst_n_34 ,\generate_fir[24].fir_glob_inst_n_35 ,\generate_fir[24].fir_glob_inst_n_36 ,\generate_fir[24].fir_glob_inst_n_37 ,\generate_fir[24].fir_glob_inst_n_38 ,\generate_fir[24].fir_glob_inst_n_39 ,\generate_fir[24].fir_glob_inst_n_40 ,\generate_fir[24].fir_glob_inst_n_41 ,\generate_fir[24].fir_glob_inst_n_42 ,\generate_fir[24].fir_glob_inst_n_43 ,\generate_fir[24].fir_glob_inst_n_44 ,\generate_fir[24].fir_glob_inst_n_45 ,\generate_fir[24].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .pcen_reg_rep(\generate_fir[0].fir_glob_inst_n_19 ),
        .reset_accum_in_s_reg(\generate_fir[24].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_22),
        .sel0(sel0[23]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_16 \generate_fir[25].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_66 ,\generate_fir[0].fir_glob_inst_n_25 ,\generate_fir[0].fir_glob_inst_n_26 ,\generate_fir[0].fir_glob_inst_n_27 ,\generate_fir[0].fir_glob_inst_n_28 ,\generate_fir[0].fir_glob_inst_n_29 ,\generate_fir[0].fir_glob_inst_n_30 ,\generate_fir[0].fir_glob_inst_n_31 ,\generate_fir[0].fir_glob_inst_n_32 ,\generate_fir[0].fir_glob_inst_n_33 ,\generate_fir[0].fir_glob_inst_n_34 ,\generate_fir[0].fir_glob_inst_n_35 ,\generate_fir[0].fir_glob_inst_n_36 ,\generate_fir[0].fir_glob_inst_n_37 }),
        .D({\generate_fir[24].fir_glob_inst_n_3 ,\generate_fir[24].fir_glob_inst_n_4 ,\generate_fir[24].fir_glob_inst_n_5 ,\generate_fir[24].fir_glob_inst_n_6 ,\generate_fir[24].fir_glob_inst_n_7 ,\generate_fir[24].fir_glob_inst_n_8 ,\generate_fir[24].fir_glob_inst_n_9 ,\generate_fir[24].fir_glob_inst_n_10 ,\generate_fir[24].fir_glob_inst_n_11 ,\generate_fir[24].fir_glob_inst_n_12 ,\generate_fir[24].fir_glob_inst_n_13 ,\generate_fir[24].fir_glob_inst_n_14 ,\generate_fir[24].fir_glob_inst_n_15 ,\generate_fir[24].fir_glob_inst_n_16 ,\generate_fir[24].fir_glob_inst_n_17 ,\generate_fir[24].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_23 ),
        .Q({\generate_fir[25].fir_glob_inst_n_4 ,\generate_fir[25].fir_glob_inst_n_5 ,\generate_fir[25].fir_glob_inst_n_6 ,\generate_fir[25].fir_glob_inst_n_7 ,\generate_fir[25].fir_glob_inst_n_8 ,\generate_fir[25].fir_glob_inst_n_9 ,\generate_fir[25].fir_glob_inst_n_10 ,\generate_fir[25].fir_glob_inst_n_11 ,\generate_fir[25].fir_glob_inst_n_12 ,\generate_fir[25].fir_glob_inst_n_13 ,\generate_fir[25].fir_glob_inst_n_14 ,\generate_fir[25].fir_glob_inst_n_15 ,\generate_fir[25].fir_glob_inst_n_16 ,\generate_fir[25].fir_glob_inst_n_17 ,\generate_fir[25].fir_glob_inst_n_18 ,\generate_fir[25].fir_glob_inst_n_19 }),
        .\bit_tab_s_reg[0] (\generate_fir[24].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[24]),
        .data_en_o_reg_1({sel0[25],sel0[23]}),
        .data_en_s_reg_rep(\generate_fir[54].fir_glob_inst_n_0 ),
        .\data_out_s_reg[27]_0 (\generate_fir[25].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[25].fir_glob_inst_n_20 ,\generate_fir[25].fir_glob_inst_n_21 ,\generate_fir[25].fir_glob_inst_n_22 ,\generate_fir[25].fir_glob_inst_n_23 ,\generate_fir[25].fir_glob_inst_n_24 ,\generate_fir[25].fir_glob_inst_n_25 ,\generate_fir[25].fir_glob_inst_n_26 ,\generate_fir[25].fir_glob_inst_n_27 ,\generate_fir[25].fir_glob_inst_n_28 ,\generate_fir[25].fir_glob_inst_n_29 ,\generate_fir[25].fir_glob_inst_n_30 ,\generate_fir[25].fir_glob_inst_n_31 ,\generate_fir[25].fir_glob_inst_n_32 ,\generate_fir[25].fir_glob_inst_n_33 ,\generate_fir[25].fir_glob_inst_n_34 ,\generate_fir[25].fir_glob_inst_n_35 ,\generate_fir[25].fir_glob_inst_n_36 ,\generate_fir[25].fir_glob_inst_n_37 ,\generate_fir[25].fir_glob_inst_n_38 ,\generate_fir[25].fir_glob_inst_n_39 ,\generate_fir[25].fir_glob_inst_n_40 ,\generate_fir[25].fir_glob_inst_n_41 ,\generate_fir[25].fir_glob_inst_n_42 ,\generate_fir[25].fir_glob_inst_n_43 ,\generate_fir[25].fir_glob_inst_n_44 ,\generate_fir[25].fir_glob_inst_n_45 ,\generate_fir[25].fir_glob_inst_n_46 ,\generate_fir[25].fir_glob_inst_n_47 }),
        .enable_s(enable_s),
        .pcen_reg_rep(\generate_fir[0].fir_glob_inst_n_19 ),
        .reset_accum_in_s_reg(\generate_fir[25].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_23));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_17 \generate_fir[26].fir_glob_inst 
       (.D({\generate_fir[25].fir_glob_inst_n_4 ,\generate_fir[25].fir_glob_inst_n_5 ,\generate_fir[25].fir_glob_inst_n_6 ,\generate_fir[25].fir_glob_inst_n_7 ,\generate_fir[25].fir_glob_inst_n_8 ,\generate_fir[25].fir_glob_inst_n_9 ,\generate_fir[25].fir_glob_inst_n_10 ,\generate_fir[25].fir_glob_inst_n_11 ,\generate_fir[25].fir_glob_inst_n_12 ,\generate_fir[25].fir_glob_inst_n_13 ,\generate_fir[25].fir_glob_inst_n_14 ,\generate_fir[25].fir_glob_inst_n_15 ,\generate_fir[25].fir_glob_inst_n_16 ,\generate_fir[25].fir_glob_inst_n_17 ,\generate_fir[25].fir_glob_inst_n_18 ,\generate_fir[25].fir_glob_inst_n_19 }),
        .E(\result_s_reg[0]_24 ),
        .Q({\generate_fir[26].fir_glob_inst_n_31 ,\generate_fir[26].fir_glob_inst_n_32 ,\generate_fir[26].fir_glob_inst_n_33 ,\generate_fir[26].fir_glob_inst_n_34 ,\generate_fir[26].fir_glob_inst_n_35 ,\generate_fir[26].fir_glob_inst_n_36 ,\generate_fir[26].fir_glob_inst_n_37 ,\generate_fir[26].fir_glob_inst_n_38 ,\generate_fir[26].fir_glob_inst_n_39 ,\generate_fir[26].fir_glob_inst_n_40 ,\generate_fir[26].fir_glob_inst_n_41 ,\generate_fir[26].fir_glob_inst_n_42 ,\generate_fir[26].fir_glob_inst_n_43 ,\generate_fir[26].fir_glob_inst_n_44 ,\generate_fir[26].fir_glob_inst_n_45 ,\generate_fir[26].fir_glob_inst_n_46 }),
        .\bit_tab_s_reg[0] (\generate_fir[25].fir_glob_inst_n_0 ),
        .\data3_s_reg[13]_rep__1 ({\generate_fir[0].fir_glob_inst_n_24 ,\generate_fir[0].fir_glob_inst_n_25 ,\generate_fir[0].fir_glob_inst_n_26 ,\generate_fir[0].fir_glob_inst_n_27 ,\generate_fir[0].fir_glob_inst_n_28 ,\generate_fir[0].fir_glob_inst_n_29 ,\generate_fir[0].fir_glob_inst_n_30 ,\generate_fir[0].fir_glob_inst_n_31 ,\generate_fir[0].fir_glob_inst_n_32 ,\generate_fir[0].fir_glob_inst_n_33 ,\generate_fir[0].fir_glob_inst_n_34 ,\generate_fir[0].fir_glob_inst_n_35 ,\generate_fir[0].fir_glob_inst_n_36 ,\generate_fir[0].fir_glob_inst_n_37 }),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[25]),
        .data_en_o_reg_1(sel0[24:23]),
        .data_en_s_reg_rep(\generate_fir[54].fir_glob_inst_n_0 ),
        .\data_out_s_reg[0]_0 (\generate_fir[26].fir_glob_inst_n_3 ),
        .\data_out_s_reg[10]_0 (\generate_fir[26].fir_glob_inst_n_13 ),
        .\data_out_s_reg[11]_0 (\generate_fir[26].fir_glob_inst_n_14 ),
        .\data_out_s_reg[12]_0 (\generate_fir[26].fir_glob_inst_n_15 ),
        .\data_out_s_reg[13]_0 (\generate_fir[26].fir_glob_inst_n_16 ),
        .\data_out_s_reg[14]_0 (\generate_fir[26].fir_glob_inst_n_17 ),
        .\data_out_s_reg[15]_0 (\generate_fir[26].fir_glob_inst_n_18 ),
        .\data_out_s_reg[16]_0 (\generate_fir[26].fir_glob_inst_n_19 ),
        .\data_out_s_reg[17]_0 (\generate_fir[26].fir_glob_inst_n_20 ),
        .\data_out_s_reg[18]_0 (\generate_fir[26].fir_glob_inst_n_21 ),
        .\data_out_s_reg[19]_0 (\generate_fir[26].fir_glob_inst_n_22 ),
        .\data_out_s_reg[1]_0 (\generate_fir[26].fir_glob_inst_n_4 ),
        .\data_out_s_reg[20]_0 (\generate_fir[26].fir_glob_inst_n_23 ),
        .\data_out_s_reg[21]_0 (\generate_fir[26].fir_glob_inst_n_24 ),
        .\data_out_s_reg[22]_0 (\generate_fir[26].fir_glob_inst_n_25 ),
        .\data_out_s_reg[23]_0 (\generate_fir[26].fir_glob_inst_n_26 ),
        .\data_out_s_reg[24]_0 (\generate_fir[26].fir_glob_inst_n_27 ),
        .\data_out_s_reg[25]_0 (\generate_fir[26].fir_glob_inst_n_28 ),
        .\data_out_s_reg[26]_0 (\generate_fir[26].fir_glob_inst_n_29 ),
        .\data_out_s_reg[27]_0 (\generate_fir[26].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[24].fir_glob_inst_n_19 ,\generate_fir[24].fir_glob_inst_n_20 ,\generate_fir[24].fir_glob_inst_n_21 ,\generate_fir[24].fir_glob_inst_n_22 ,\generate_fir[24].fir_glob_inst_n_23 ,\generate_fir[24].fir_glob_inst_n_24 ,\generate_fir[24].fir_glob_inst_n_25 ,\generate_fir[24].fir_glob_inst_n_26 ,\generate_fir[24].fir_glob_inst_n_27 ,\generate_fir[24].fir_glob_inst_n_28 ,\generate_fir[24].fir_glob_inst_n_29 ,\generate_fir[24].fir_glob_inst_n_30 ,\generate_fir[24].fir_glob_inst_n_31 ,\generate_fir[24].fir_glob_inst_n_32 ,\generate_fir[24].fir_glob_inst_n_33 ,\generate_fir[24].fir_glob_inst_n_34 ,\generate_fir[24].fir_glob_inst_n_35 ,\generate_fir[24].fir_glob_inst_n_36 ,\generate_fir[24].fir_glob_inst_n_37 ,\generate_fir[24].fir_glob_inst_n_38 ,\generate_fir[24].fir_glob_inst_n_39 ,\generate_fir[24].fir_glob_inst_n_40 ,\generate_fir[24].fir_glob_inst_n_41 ,\generate_fir[24].fir_glob_inst_n_42 ,\generate_fir[24].fir_glob_inst_n_43 ,\generate_fir[24].fir_glob_inst_n_44 ,\generate_fir[24].fir_glob_inst_n_45 ,\generate_fir[24].fir_glob_inst_n_46 }),
        .\data_out_s_reg[27]_2 ({\generate_fir[25].fir_glob_inst_n_20 ,\generate_fir[25].fir_glob_inst_n_21 ,\generate_fir[25].fir_glob_inst_n_22 ,\generate_fir[25].fir_glob_inst_n_23 ,\generate_fir[25].fir_glob_inst_n_24 ,\generate_fir[25].fir_glob_inst_n_25 ,\generate_fir[25].fir_glob_inst_n_26 ,\generate_fir[25].fir_glob_inst_n_27 ,\generate_fir[25].fir_glob_inst_n_28 ,\generate_fir[25].fir_glob_inst_n_29 ,\generate_fir[25].fir_glob_inst_n_30 ,\generate_fir[25].fir_glob_inst_n_31 ,\generate_fir[25].fir_glob_inst_n_32 ,\generate_fir[25].fir_glob_inst_n_33 ,\generate_fir[25].fir_glob_inst_n_34 ,\generate_fir[25].fir_glob_inst_n_35 ,\generate_fir[25].fir_glob_inst_n_36 ,\generate_fir[25].fir_glob_inst_n_37 ,\generate_fir[25].fir_glob_inst_n_38 ,\generate_fir[25].fir_glob_inst_n_39 ,\generate_fir[25].fir_glob_inst_n_40 ,\generate_fir[25].fir_glob_inst_n_41 ,\generate_fir[25].fir_glob_inst_n_42 ,\generate_fir[25].fir_glob_inst_n_43 ,\generate_fir[25].fir_glob_inst_n_44 ,\generate_fir[25].fir_glob_inst_n_45 ,\generate_fir[25].fir_glob_inst_n_46 ,\generate_fir[25].fir_glob_inst_n_47 }),
        .\data_out_s_reg[2]_0 (\generate_fir[26].fir_glob_inst_n_5 ),
        .\data_out_s_reg[3]_0 (\generate_fir[26].fir_glob_inst_n_6 ),
        .\data_out_s_reg[4]_0 (\generate_fir[26].fir_glob_inst_n_7 ),
        .\data_out_s_reg[5]_0 (\generate_fir[26].fir_glob_inst_n_8 ),
        .\data_out_s_reg[6]_0 (\generate_fir[26].fir_glob_inst_n_9 ),
        .\data_out_s_reg[7]_0 (\generate_fir[26].fir_glob_inst_n_10 ),
        .\data_out_s_reg[8]_0 (\generate_fir[26].fir_glob_inst_n_11 ),
        .\data_out_s_reg[9]_0 (\generate_fir[26].fir_glob_inst_n_12 ),
        .enable_s(enable_s),
        .pcen_reg_rep(\generate_fir[0].fir_glob_inst_n_19 ),
        .reset_accum_in_s_reg(\generate_fir[26].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_24));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_18 \generate_fir[27].fir_glob_inst 
       (.CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[26].fir_glob_inst_n_31 ,\generate_fir[26].fir_glob_inst_n_32 ,\generate_fir[26].fir_glob_inst_n_33 ,\generate_fir[26].fir_glob_inst_n_34 ,\generate_fir[26].fir_glob_inst_n_35 ,\generate_fir[26].fir_glob_inst_n_36 ,\generate_fir[26].fir_glob_inst_n_37 ,\generate_fir[26].fir_glob_inst_n_38 ,\generate_fir[26].fir_glob_inst_n_39 ,\generate_fir[26].fir_glob_inst_n_40 ,\generate_fir[26].fir_glob_inst_n_41 ,\generate_fir[26].fir_glob_inst_n_42 ,\generate_fir[26].fir_glob_inst_n_43 ,\generate_fir[26].fir_glob_inst_n_44 ,\generate_fir[26].fir_glob_inst_n_45 ,\generate_fir[26].fir_glob_inst_n_46 }),
        .E(\result_s_reg[0]_25 ),
        .Q({\generate_fir[27].fir_glob_inst_n_4 ,\generate_fir[27].fir_glob_inst_n_5 ,\generate_fir[27].fir_glob_inst_n_6 ,\generate_fir[27].fir_glob_inst_n_7 ,\generate_fir[27].fir_glob_inst_n_8 ,\generate_fir[27].fir_glob_inst_n_9 ,\generate_fir[27].fir_glob_inst_n_10 ,\generate_fir[27].fir_glob_inst_n_11 ,\generate_fir[27].fir_glob_inst_n_12 ,\generate_fir[27].fir_glob_inst_n_13 ,\generate_fir[27].fir_glob_inst_n_14 ,\generate_fir[27].fir_glob_inst_n_15 ,\generate_fir[27].fir_glob_inst_n_16 ,\generate_fir[27].fir_glob_inst_n_17 ,\generate_fir[27].fir_glob_inst_n_18 ,\generate_fir[27].fir_glob_inst_n_19 }),
        .\bit_tab_s_reg[0] (\generate_fir[26].fir_glob_inst_n_0 ),
        .\data3_s_reg[13]_rep__2 ({\generate_fir[0].fir_glob_inst_n_38 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[26]),
        .data_en_o_reg_1(\generate_fir[22].fir_glob_inst_n_3 ),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (\generate_fir[27].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[27].fir_glob_inst_n_20 ,\generate_fir[27].fir_glob_inst_n_21 ,\generate_fir[27].fir_glob_inst_n_22 ,\generate_fir[27].fir_glob_inst_n_23 ,\generate_fir[27].fir_glob_inst_n_24 ,\generate_fir[27].fir_glob_inst_n_25 ,\generate_fir[27].fir_glob_inst_n_26 ,\generate_fir[27].fir_glob_inst_n_27 ,\generate_fir[27].fir_glob_inst_n_28 ,\generate_fir[27].fir_glob_inst_n_29 ,\generate_fir[27].fir_glob_inst_n_30 ,\generate_fir[27].fir_glob_inst_n_31 ,\generate_fir[27].fir_glob_inst_n_32 ,\generate_fir[27].fir_glob_inst_n_33 ,\generate_fir[27].fir_glob_inst_n_34 ,\generate_fir[27].fir_glob_inst_n_35 ,\generate_fir[27].fir_glob_inst_n_36 ,\generate_fir[27].fir_glob_inst_n_37 ,\generate_fir[27].fir_glob_inst_n_38 ,\generate_fir[27].fir_glob_inst_n_39 ,\generate_fir[27].fir_glob_inst_n_40 ,\generate_fir[27].fir_glob_inst_n_41 ,\generate_fir[27].fir_glob_inst_n_42 ,\generate_fir[27].fir_glob_inst_n_43 ,\generate_fir[27].fir_glob_inst_n_44 ,\generate_fir[27].fir_glob_inst_n_45 ,\generate_fir[27].fir_glob_inst_n_46 ,\generate_fir[27].fir_glob_inst_n_47 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[27].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_25),
        .sel0({sel0[31:27],sel0[25:24]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_19 \generate_fir[28].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_61 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[27].fir_glob_inst_n_4 ,\generate_fir[27].fir_glob_inst_n_5 ,\generate_fir[27].fir_glob_inst_n_6 ,\generate_fir[27].fir_glob_inst_n_7 ,\generate_fir[27].fir_glob_inst_n_8 ,\generate_fir[27].fir_glob_inst_n_9 ,\generate_fir[27].fir_glob_inst_n_10 ,\generate_fir[27].fir_glob_inst_n_11 ,\generate_fir[27].fir_glob_inst_n_12 ,\generate_fir[27].fir_glob_inst_n_13 ,\generate_fir[27].fir_glob_inst_n_14 ,\generate_fir[27].fir_glob_inst_n_15 ,\generate_fir[27].fir_glob_inst_n_16 ,\generate_fir[27].fir_glob_inst_n_17 ,\generate_fir[27].fir_glob_inst_n_18 ,\generate_fir[27].fir_glob_inst_n_19 }),
        .E(\result_s_reg[0]_26 ),
        .Q({\generate_fir[28].fir_glob_inst_n_4 ,\generate_fir[28].fir_glob_inst_n_5 ,\generate_fir[28].fir_glob_inst_n_6 ,\generate_fir[28].fir_glob_inst_n_7 ,\generate_fir[28].fir_glob_inst_n_8 ,\generate_fir[28].fir_glob_inst_n_9 ,\generate_fir[28].fir_glob_inst_n_10 ,\generate_fir[28].fir_glob_inst_n_11 ,\generate_fir[28].fir_glob_inst_n_12 ,\generate_fir[28].fir_glob_inst_n_13 ,\generate_fir[28].fir_glob_inst_n_14 ,\generate_fir[28].fir_glob_inst_n_15 ,\generate_fir[28].fir_glob_inst_n_16 ,\generate_fir[28].fir_glob_inst_n_17 ,\generate_fir[28].fir_glob_inst_n_18 ,\generate_fir[28].fir_glob_inst_n_19 }),
        .\bit_tab_s_reg[0] (\generate_fir[27].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0({sel0[28],sel0[26]}),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 (\generate_fir[28].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[28].fir_glob_inst_n_20 ,\generate_fir[28].fir_glob_inst_n_21 ,\generate_fir[28].fir_glob_inst_n_22 ,\generate_fir[28].fir_glob_inst_n_23 ,\generate_fir[28].fir_glob_inst_n_24 ,\generate_fir[28].fir_glob_inst_n_25 ,\generate_fir[28].fir_glob_inst_n_26 ,\generate_fir[28].fir_glob_inst_n_27 ,\generate_fir[28].fir_glob_inst_n_28 ,\generate_fir[28].fir_glob_inst_n_29 ,\generate_fir[28].fir_glob_inst_n_30 ,\generate_fir[28].fir_glob_inst_n_31 ,\generate_fir[28].fir_glob_inst_n_32 ,\generate_fir[28].fir_glob_inst_n_33 ,\generate_fir[28].fir_glob_inst_n_34 ,\generate_fir[28].fir_glob_inst_n_35 ,\generate_fir[28].fir_glob_inst_n_36 ,\generate_fir[28].fir_glob_inst_n_37 ,\generate_fir[28].fir_glob_inst_n_38 ,\generate_fir[28].fir_glob_inst_n_39 ,\generate_fir[28].fir_glob_inst_n_40 ,\generate_fir[28].fir_glob_inst_n_41 ,\generate_fir[28].fir_glob_inst_n_42 ,\generate_fir[28].fir_glob_inst_n_43 ,\generate_fir[28].fir_glob_inst_n_44 ,\generate_fir[28].fir_glob_inst_n_45 ,\generate_fir[28].fir_glob_inst_n_46 ,\generate_fir[28].fir_glob_inst_n_47 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[28].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_26),
        .sel0(sel0[27]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_20 \generate_fir[29].fir_glob_inst 
       (.CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[28].fir_glob_inst_n_4 ,\generate_fir[28].fir_glob_inst_n_5 ,\generate_fir[28].fir_glob_inst_n_6 ,\generate_fir[28].fir_glob_inst_n_7 ,\generate_fir[28].fir_glob_inst_n_8 ,\generate_fir[28].fir_glob_inst_n_9 ,\generate_fir[28].fir_glob_inst_n_10 ,\generate_fir[28].fir_glob_inst_n_11 ,\generate_fir[28].fir_glob_inst_n_12 ,\generate_fir[28].fir_glob_inst_n_13 ,\generate_fir[28].fir_glob_inst_n_14 ,\generate_fir[28].fir_glob_inst_n_15 ,\generate_fir[28].fir_glob_inst_n_16 ,\generate_fir[28].fir_glob_inst_n_17 ,\generate_fir[28].fir_glob_inst_n_18 ,\generate_fir[28].fir_glob_inst_n_19 }),
        .E(\result_s_reg[0]_27 ),
        .Q({\generate_fir[29].fir_glob_inst_n_31 ,\generate_fir[29].fir_glob_inst_n_32 ,\generate_fir[29].fir_glob_inst_n_33 ,\generate_fir[29].fir_glob_inst_n_34 ,\generate_fir[29].fir_glob_inst_n_35 ,\generate_fir[29].fir_glob_inst_n_36 ,\generate_fir[29].fir_glob_inst_n_37 ,\generate_fir[29].fir_glob_inst_n_38 ,\generate_fir[29].fir_glob_inst_n_39 ,\generate_fir[29].fir_glob_inst_n_40 ,\generate_fir[29].fir_glob_inst_n_41 ,\generate_fir[29].fir_glob_inst_n_42 ,\generate_fir[29].fir_glob_inst_n_43 ,\generate_fir[29].fir_glob_inst_n_44 ,\generate_fir[29].fir_glob_inst_n_45 ,\generate_fir[29].fir_glob_inst_n_46 }),
        .\bit_tab_s_reg[0] (\generate_fir[28].fir_glob_inst_n_0 ),
        .\data3_s_reg[13]_rep__2 ({\generate_fir[0].fir_glob_inst_n_38 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[28]),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (\generate_fir[29].fir_glob_inst_n_3 ),
        .\data_out_s_reg[10]_0 (\generate_fir[29].fir_glob_inst_n_13 ),
        .\data_out_s_reg[11]_0 (\generate_fir[29].fir_glob_inst_n_14 ),
        .\data_out_s_reg[12]_0 (\generate_fir[29].fir_glob_inst_n_15 ),
        .\data_out_s_reg[13]_0 (\generate_fir[29].fir_glob_inst_n_16 ),
        .\data_out_s_reg[14]_0 (\generate_fir[29].fir_glob_inst_n_17 ),
        .\data_out_s_reg[15]_0 (\generate_fir[29].fir_glob_inst_n_18 ),
        .\data_out_s_reg[16]_0 (\generate_fir[29].fir_glob_inst_n_19 ),
        .\data_out_s_reg[17]_0 (\generate_fir[29].fir_glob_inst_n_20 ),
        .\data_out_s_reg[18]_0 (\generate_fir[29].fir_glob_inst_n_21 ),
        .\data_out_s_reg[19]_0 (\generate_fir[29].fir_glob_inst_n_22 ),
        .\data_out_s_reg[1]_0 (\generate_fir[29].fir_glob_inst_n_4 ),
        .\data_out_s_reg[20]_0 (\generate_fir[29].fir_glob_inst_n_23 ),
        .\data_out_s_reg[21]_0 (\generate_fir[29].fir_glob_inst_n_24 ),
        .\data_out_s_reg[22]_0 (\generate_fir[29].fir_glob_inst_n_25 ),
        .\data_out_s_reg[23]_0 (\generate_fir[29].fir_glob_inst_n_26 ),
        .\data_out_s_reg[24]_0 (\generate_fir[29].fir_glob_inst_n_27 ),
        .\data_out_s_reg[25]_0 (\generate_fir[29].fir_glob_inst_n_28 ),
        .\data_out_s_reg[26]_0 (\generate_fir[29].fir_glob_inst_n_29 ),
        .\data_out_s_reg[27]_0 (\generate_fir[29].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[27].fir_glob_inst_n_20 ,\generate_fir[27].fir_glob_inst_n_21 ,\generate_fir[27].fir_glob_inst_n_22 ,\generate_fir[27].fir_glob_inst_n_23 ,\generate_fir[27].fir_glob_inst_n_24 ,\generate_fir[27].fir_glob_inst_n_25 ,\generate_fir[27].fir_glob_inst_n_26 ,\generate_fir[27].fir_glob_inst_n_27 ,\generate_fir[27].fir_glob_inst_n_28 ,\generate_fir[27].fir_glob_inst_n_29 ,\generate_fir[27].fir_glob_inst_n_30 ,\generate_fir[27].fir_glob_inst_n_31 ,\generate_fir[27].fir_glob_inst_n_32 ,\generate_fir[27].fir_glob_inst_n_33 ,\generate_fir[27].fir_glob_inst_n_34 ,\generate_fir[27].fir_glob_inst_n_35 ,\generate_fir[27].fir_glob_inst_n_36 ,\generate_fir[27].fir_glob_inst_n_37 ,\generate_fir[27].fir_glob_inst_n_38 ,\generate_fir[27].fir_glob_inst_n_39 ,\generate_fir[27].fir_glob_inst_n_40 ,\generate_fir[27].fir_glob_inst_n_41 ,\generate_fir[27].fir_glob_inst_n_42 ,\generate_fir[27].fir_glob_inst_n_43 ,\generate_fir[27].fir_glob_inst_n_44 ,\generate_fir[27].fir_glob_inst_n_45 ,\generate_fir[27].fir_glob_inst_n_46 ,\generate_fir[27].fir_glob_inst_n_47 }),
        .\data_out_s_reg[27]_2 ({\generate_fir[28].fir_glob_inst_n_20 ,\generate_fir[28].fir_glob_inst_n_21 ,\generate_fir[28].fir_glob_inst_n_22 ,\generate_fir[28].fir_glob_inst_n_23 ,\generate_fir[28].fir_glob_inst_n_24 ,\generate_fir[28].fir_glob_inst_n_25 ,\generate_fir[28].fir_glob_inst_n_26 ,\generate_fir[28].fir_glob_inst_n_27 ,\generate_fir[28].fir_glob_inst_n_28 ,\generate_fir[28].fir_glob_inst_n_29 ,\generate_fir[28].fir_glob_inst_n_30 ,\generate_fir[28].fir_glob_inst_n_31 ,\generate_fir[28].fir_glob_inst_n_32 ,\generate_fir[28].fir_glob_inst_n_33 ,\generate_fir[28].fir_glob_inst_n_34 ,\generate_fir[28].fir_glob_inst_n_35 ,\generate_fir[28].fir_glob_inst_n_36 ,\generate_fir[28].fir_glob_inst_n_37 ,\generate_fir[28].fir_glob_inst_n_38 ,\generate_fir[28].fir_glob_inst_n_39 ,\generate_fir[28].fir_glob_inst_n_40 ,\generate_fir[28].fir_glob_inst_n_41 ,\generate_fir[28].fir_glob_inst_n_42 ,\generate_fir[28].fir_glob_inst_n_43 ,\generate_fir[28].fir_glob_inst_n_44 ,\generate_fir[28].fir_glob_inst_n_45 ,\generate_fir[28].fir_glob_inst_n_46 ,\generate_fir[28].fir_glob_inst_n_47 }),
        .\data_out_s_reg[2]_0 (\generate_fir[29].fir_glob_inst_n_5 ),
        .\data_out_s_reg[3]_0 (\generate_fir[29].fir_glob_inst_n_6 ),
        .\data_out_s_reg[4]_0 (\generate_fir[29].fir_glob_inst_n_7 ),
        .\data_out_s_reg[5]_0 (\generate_fir[29].fir_glob_inst_n_8 ),
        .\data_out_s_reg[6]_0 (\generate_fir[29].fir_glob_inst_n_9 ),
        .\data_out_s_reg[7]_0 (\generate_fir[29].fir_glob_inst_n_10 ),
        .\data_out_s_reg[8]_0 (\generate_fir[29].fir_glob_inst_n_11 ),
        .\data_out_s_reg[9]_0 (\generate_fir[29].fir_glob_inst_n_12 ),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[29].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_27),
        .sel0(sel0[27:26]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_21 \generate_fir[2].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_71 ,\fir_proc_inst/data3_s [12:0]}),
        .D({\generate_fir[1].fir_glob_inst_n_32 ,\generate_fir[1].fir_glob_inst_n_33 ,\generate_fir[1].fir_glob_inst_n_34 ,\generate_fir[1].fir_glob_inst_n_35 ,\generate_fir[1].fir_glob_inst_n_36 ,\generate_fir[1].fir_glob_inst_n_37 ,\generate_fir[1].fir_glob_inst_n_38 ,\generate_fir[1].fir_glob_inst_n_39 ,\generate_fir[1].fir_glob_inst_n_40 ,\generate_fir[1].fir_glob_inst_n_41 ,\generate_fir[1].fir_glob_inst_n_42 ,\generate_fir[1].fir_glob_inst_n_43 ,\generate_fir[1].fir_glob_inst_n_44 ,\generate_fir[1].fir_glob_inst_n_45 ,\generate_fir[1].fir_glob_inst_n_46 ,\generate_fir[1].fir_glob_inst_n_47 }),
        .E(\result_s_reg[0]_0 ),
        .Q({\generate_fir[2].fir_glob_inst_n_3 ,\generate_fir[2].fir_glob_inst_n_4 ,\generate_fir[2].fir_glob_inst_n_5 ,\generate_fir[2].fir_glob_inst_n_6 ,\generate_fir[2].fir_glob_inst_n_7 ,\generate_fir[2].fir_glob_inst_n_8 ,\generate_fir[2].fir_glob_inst_n_9 ,\generate_fir[2].fir_glob_inst_n_10 ,\generate_fir[2].fir_glob_inst_n_11 ,\generate_fir[2].fir_glob_inst_n_12 ,\generate_fir[2].fir_glob_inst_n_13 ,\generate_fir[2].fir_glob_inst_n_14 ,\generate_fir[2].fir_glob_inst_n_15 ,\generate_fir[2].fir_glob_inst_n_16 ,\generate_fir[2].fir_glob_inst_n_17 ,\generate_fir[2].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[1].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[1]),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[27]_0 ({\generate_fir[2].fir_glob_inst_n_19 ,\generate_fir[2].fir_glob_inst_n_20 ,\generate_fir[2].fir_glob_inst_n_21 ,\generate_fir[2].fir_glob_inst_n_22 ,\generate_fir[2].fir_glob_inst_n_23 ,\generate_fir[2].fir_glob_inst_n_24 ,\generate_fir[2].fir_glob_inst_n_25 ,\generate_fir[2].fir_glob_inst_n_26 ,\generate_fir[2].fir_glob_inst_n_27 ,\generate_fir[2].fir_glob_inst_n_28 ,\generate_fir[2].fir_glob_inst_n_29 ,\generate_fir[2].fir_glob_inst_n_30 ,\generate_fir[2].fir_glob_inst_n_31 ,\generate_fir[2].fir_glob_inst_n_32 ,\generate_fir[2].fir_glob_inst_n_33 ,\generate_fir[2].fir_glob_inst_n_34 ,\generate_fir[2].fir_glob_inst_n_35 ,\generate_fir[2].fir_glob_inst_n_36 ,\generate_fir[2].fir_glob_inst_n_37 ,\generate_fir[2].fir_glob_inst_n_38 ,\generate_fir[2].fir_glob_inst_n_39 ,\generate_fir[2].fir_glob_inst_n_40 ,\generate_fir[2].fir_glob_inst_n_41 ,\generate_fir[2].fir_glob_inst_n_42 ,\generate_fir[2].fir_glob_inst_n_43 ,\generate_fir[2].fir_glob_inst_n_44 ,\generate_fir[2].fir_glob_inst_n_45 ,\generate_fir[2].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[2].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_22 \generate_fir[30].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_62 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[29].fir_glob_inst_n_31 ,\generate_fir[29].fir_glob_inst_n_32 ,\generate_fir[29].fir_glob_inst_n_33 ,\generate_fir[29].fir_glob_inst_n_34 ,\generate_fir[29].fir_glob_inst_n_35 ,\generate_fir[29].fir_glob_inst_n_36 ,\generate_fir[29].fir_glob_inst_n_37 ,\generate_fir[29].fir_glob_inst_n_38 ,\generate_fir[29].fir_glob_inst_n_39 ,\generate_fir[29].fir_glob_inst_n_40 ,\generate_fir[29].fir_glob_inst_n_41 ,\generate_fir[29].fir_glob_inst_n_42 ,\generate_fir[29].fir_glob_inst_n_43 ,\generate_fir[29].fir_glob_inst_n_44 ,\generate_fir[29].fir_glob_inst_n_45 ,\generate_fir[29].fir_glob_inst_n_46 }),
        .E(\result_s_reg[0]_28 ),
        .Q({\generate_fir[30].fir_glob_inst_n_4 ,\generate_fir[30].fir_glob_inst_n_5 ,\generate_fir[30].fir_glob_inst_n_6 ,\generate_fir[30].fir_glob_inst_n_7 ,\generate_fir[30].fir_glob_inst_n_8 ,\generate_fir[30].fir_glob_inst_n_9 ,\generate_fir[30].fir_glob_inst_n_10 ,\generate_fir[30].fir_glob_inst_n_11 ,\generate_fir[30].fir_glob_inst_n_12 ,\generate_fir[30].fir_glob_inst_n_13 ,\generate_fir[30].fir_glob_inst_n_14 ,\generate_fir[30].fir_glob_inst_n_15 ,\generate_fir[30].fir_glob_inst_n_16 ,\generate_fir[30].fir_glob_inst_n_17 ,\generate_fir[30].fir_glob_inst_n_18 ,\generate_fir[30].fir_glob_inst_n_19 }),
        .\bit_tab_s_reg[0] (\generate_fir[29].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[30].fir_glob_inst_n_3 ),
        .data_en_o_reg_1(sel0[30]),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[30].fir_glob_inst_n_20 ,\generate_fir[30].fir_glob_inst_n_21 ,\generate_fir[30].fir_glob_inst_n_22 ,\generate_fir[30].fir_glob_inst_n_23 ,\generate_fir[30].fir_glob_inst_n_24 ,\generate_fir[30].fir_glob_inst_n_25 ,\generate_fir[30].fir_glob_inst_n_26 ,\generate_fir[30].fir_glob_inst_n_27 ,\generate_fir[30].fir_glob_inst_n_28 ,\generate_fir[30].fir_glob_inst_n_29 ,\generate_fir[30].fir_glob_inst_n_30 ,\generate_fir[30].fir_glob_inst_n_31 ,\generate_fir[30].fir_glob_inst_n_32 ,\generate_fir[30].fir_glob_inst_n_33 ,\generate_fir[30].fir_glob_inst_n_34 ,\generate_fir[30].fir_glob_inst_n_35 ,\generate_fir[30].fir_glob_inst_n_36 ,\generate_fir[30].fir_glob_inst_n_37 ,\generate_fir[30].fir_glob_inst_n_38 ,\generate_fir[30].fir_glob_inst_n_39 ,\generate_fir[30].fir_glob_inst_n_40 ,\generate_fir[30].fir_glob_inst_n_41 ,\generate_fir[30].fir_glob_inst_n_42 ,\generate_fir[30].fir_glob_inst_n_43 ,\generate_fir[30].fir_glob_inst_n_44 ,\generate_fir[30].fir_glob_inst_n_45 ,\generate_fir[30].fir_glob_inst_n_46 ,\generate_fir[30].fir_glob_inst_n_47 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[30].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_28),
        .sel0(sel0[29]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_23 \generate_fir[31].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_61 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[30].fir_glob_inst_n_4 ,\generate_fir[30].fir_glob_inst_n_5 ,\generate_fir[30].fir_glob_inst_n_6 ,\generate_fir[30].fir_glob_inst_n_7 ,\generate_fir[30].fir_glob_inst_n_8 ,\generate_fir[30].fir_glob_inst_n_9 ,\generate_fir[30].fir_glob_inst_n_10 ,\generate_fir[30].fir_glob_inst_n_11 ,\generate_fir[30].fir_glob_inst_n_12 ,\generate_fir[30].fir_glob_inst_n_13 ,\generate_fir[30].fir_glob_inst_n_14 ,\generate_fir[30].fir_glob_inst_n_15 ,\generate_fir[30].fir_glob_inst_n_16 ,\generate_fir[30].fir_glob_inst_n_17 ,\generate_fir[30].fir_glob_inst_n_18 ,\generate_fir[30].fir_glob_inst_n_19 }),
        .E(\result_s_reg[0]_29 ),
        .Q({\generate_fir[31].fir_glob_inst_n_3 ,\generate_fir[31].fir_glob_inst_n_4 ,\generate_fir[31].fir_glob_inst_n_5 ,\generate_fir[31].fir_glob_inst_n_6 ,\generate_fir[31].fir_glob_inst_n_7 ,\generate_fir[31].fir_glob_inst_n_8 ,\generate_fir[31].fir_glob_inst_n_9 ,\generate_fir[31].fir_glob_inst_n_10 ,\generate_fir[31].fir_glob_inst_n_11 ,\generate_fir[31].fir_glob_inst_n_12 ,\generate_fir[31].fir_glob_inst_n_13 ,\generate_fir[31].fir_glob_inst_n_14 ,\generate_fir[31].fir_glob_inst_n_15 ,\generate_fir[31].fir_glob_inst_n_16 ,\generate_fir[31].fir_glob_inst_n_17 ,\generate_fir[31].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[30].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (sel0[30]),
        .\data_out_s_reg[27]_0 ({\generate_fir[31].fir_glob_inst_n_19 ,\generate_fir[31].fir_glob_inst_n_20 ,\generate_fir[31].fir_glob_inst_n_21 ,\generate_fir[31].fir_glob_inst_n_22 ,\generate_fir[31].fir_glob_inst_n_23 ,\generate_fir[31].fir_glob_inst_n_24 ,\generate_fir[31].fir_glob_inst_n_25 ,\generate_fir[31].fir_glob_inst_n_26 ,\generate_fir[31].fir_glob_inst_n_27 ,\generate_fir[31].fir_glob_inst_n_28 ,\generate_fir[31].fir_glob_inst_n_29 ,\generate_fir[31].fir_glob_inst_n_30 ,\generate_fir[31].fir_glob_inst_n_31 ,\generate_fir[31].fir_glob_inst_n_32 ,\generate_fir[31].fir_glob_inst_n_33 ,\generate_fir[31].fir_glob_inst_n_34 ,\generate_fir[31].fir_glob_inst_n_35 ,\generate_fir[31].fir_glob_inst_n_36 ,\generate_fir[31].fir_glob_inst_n_37 ,\generate_fir[31].fir_glob_inst_n_38 ,\generate_fir[31].fir_glob_inst_n_39 ,\generate_fir[31].fir_glob_inst_n_40 ,\generate_fir[31].fir_glob_inst_n_41 ,\generate_fir[31].fir_glob_inst_n_42 ,\generate_fir[31].fir_glob_inst_n_43 ,\generate_fir[31].fir_glob_inst_n_44 ,\generate_fir[31].fir_glob_inst_n_45 ,\generate_fir[31].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[31].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_29));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_24 \generate_fir[32].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_62 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[31].fir_glob_inst_n_3 ,\generate_fir[31].fir_glob_inst_n_4 ,\generate_fir[31].fir_glob_inst_n_5 ,\generate_fir[31].fir_glob_inst_n_6 ,\generate_fir[31].fir_glob_inst_n_7 ,\generate_fir[31].fir_glob_inst_n_8 ,\generate_fir[31].fir_glob_inst_n_9 ,\generate_fir[31].fir_glob_inst_n_10 ,\generate_fir[31].fir_glob_inst_n_11 ,\generate_fir[31].fir_glob_inst_n_12 ,\generate_fir[31].fir_glob_inst_n_13 ,\generate_fir[31].fir_glob_inst_n_14 ,\generate_fir[31].fir_glob_inst_n_15 ,\generate_fir[31].fir_glob_inst_n_16 ,\generate_fir[31].fir_glob_inst_n_17 ,\generate_fir[31].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_30 ),
        .Q({\generate_fir[32].fir_glob_inst_n_32 ,\generate_fir[32].fir_glob_inst_n_33 ,\generate_fir[32].fir_glob_inst_n_34 ,\generate_fir[32].fir_glob_inst_n_35 ,\generate_fir[32].fir_glob_inst_n_36 ,\generate_fir[32].fir_glob_inst_n_37 ,\generate_fir[32].fir_glob_inst_n_38 ,\generate_fir[32].fir_glob_inst_n_39 ,\generate_fir[32].fir_glob_inst_n_40 ,\generate_fir[32].fir_glob_inst_n_41 ,\generate_fir[32].fir_glob_inst_n_42 ,\generate_fir[32].fir_glob_inst_n_43 ,\generate_fir[32].fir_glob_inst_n_44 ,\generate_fir[32].fir_glob_inst_n_45 ,\generate_fir[32].fir_glob_inst_n_46 ,\generate_fir[32].fir_glob_inst_n_47 }),
        .\bit_tab_s_reg[0] (\generate_fir[31].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[30:26]),
        .data_en_o_reg_1(\generate_fir[34].fir_glob_inst_n_5 ),
        .data_en_o_reg_2(\generate_fir[28].fir_glob_inst_n_3 ),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (\generate_fir[32].fir_glob_inst_n_30 ),
        .\data_out_s_reg[0]_1 (\generate_fir[32].fir_glob_inst_n_31 ),
        .\data_out_s_reg[0]_2 (\generate_fir[35].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_3 (\generate_fir[29].fir_glob_inst_n_3 ),
        .\data_out_s_reg[10]_0 (\generate_fir[32].fir_glob_inst_n_20 ),
        .\data_out_s_reg[10]_1 (\generate_fir[35].fir_glob_inst_n_14 ),
        .\data_out_s_reg[10]_2 (\generate_fir[29].fir_glob_inst_n_13 ),
        .\data_out_s_reg[11]_0 (\generate_fir[32].fir_glob_inst_n_19 ),
        .\data_out_s_reg[11]_1 (\generate_fir[35].fir_glob_inst_n_15 ),
        .\data_out_s_reg[11]_2 (\generate_fir[29].fir_glob_inst_n_14 ),
        .\data_out_s_reg[12]_0 (\generate_fir[32].fir_glob_inst_n_18 ),
        .\data_out_s_reg[12]_1 (\generate_fir[35].fir_glob_inst_n_16 ),
        .\data_out_s_reg[12]_2 (\generate_fir[29].fir_glob_inst_n_15 ),
        .\data_out_s_reg[13]_0 (\generate_fir[32].fir_glob_inst_n_17 ),
        .\data_out_s_reg[13]_1 (\generate_fir[35].fir_glob_inst_n_17 ),
        .\data_out_s_reg[13]_2 (\generate_fir[29].fir_glob_inst_n_16 ),
        .\data_out_s_reg[14]_0 (\generate_fir[32].fir_glob_inst_n_16 ),
        .\data_out_s_reg[14]_1 (\generate_fir[35].fir_glob_inst_n_18 ),
        .\data_out_s_reg[14]_2 (\generate_fir[29].fir_glob_inst_n_17 ),
        .\data_out_s_reg[15]_0 (\generate_fir[32].fir_glob_inst_n_15 ),
        .\data_out_s_reg[15]_1 (\generate_fir[35].fir_glob_inst_n_19 ),
        .\data_out_s_reg[15]_2 (\generate_fir[29].fir_glob_inst_n_18 ),
        .\data_out_s_reg[16]_0 (\generate_fir[32].fir_glob_inst_n_14 ),
        .\data_out_s_reg[16]_1 (\generate_fir[35].fir_glob_inst_n_20 ),
        .\data_out_s_reg[16]_2 (\generate_fir[29].fir_glob_inst_n_19 ),
        .\data_out_s_reg[17]_0 (\generate_fir[32].fir_glob_inst_n_13 ),
        .\data_out_s_reg[17]_1 (\generate_fir[35].fir_glob_inst_n_21 ),
        .\data_out_s_reg[17]_2 (\generate_fir[29].fir_glob_inst_n_20 ),
        .\data_out_s_reg[18]_0 (\generate_fir[32].fir_glob_inst_n_12 ),
        .\data_out_s_reg[18]_1 (\generate_fir[35].fir_glob_inst_n_22 ),
        .\data_out_s_reg[18]_2 (\generate_fir[29].fir_glob_inst_n_21 ),
        .\data_out_s_reg[19]_0 (\generate_fir[32].fir_glob_inst_n_11 ),
        .\data_out_s_reg[19]_1 (\generate_fir[35].fir_glob_inst_n_23 ),
        .\data_out_s_reg[19]_2 (\generate_fir[29].fir_glob_inst_n_22 ),
        .\data_out_s_reg[1]_0 (\generate_fir[32].fir_glob_inst_n_29 ),
        .\data_out_s_reg[1]_1 (\generate_fir[35].fir_glob_inst_n_5 ),
        .\data_out_s_reg[1]_2 (\generate_fir[29].fir_glob_inst_n_4 ),
        .\data_out_s_reg[20]_0 (\generate_fir[32].fir_glob_inst_n_10 ),
        .\data_out_s_reg[20]_1 (\generate_fir[35].fir_glob_inst_n_24 ),
        .\data_out_s_reg[20]_2 (\generate_fir[29].fir_glob_inst_n_23 ),
        .\data_out_s_reg[21]_0 (\generate_fir[32].fir_glob_inst_n_9 ),
        .\data_out_s_reg[21]_1 (\generate_fir[35].fir_glob_inst_n_25 ),
        .\data_out_s_reg[21]_2 (\generate_fir[29].fir_glob_inst_n_24 ),
        .\data_out_s_reg[22]_0 (\generate_fir[32].fir_glob_inst_n_8 ),
        .\data_out_s_reg[22]_1 (\generate_fir[35].fir_glob_inst_n_26 ),
        .\data_out_s_reg[22]_2 (\generate_fir[29].fir_glob_inst_n_25 ),
        .\data_out_s_reg[23]_0 (\generate_fir[32].fir_glob_inst_n_7 ),
        .\data_out_s_reg[23]_1 (\generate_fir[35].fir_glob_inst_n_27 ),
        .\data_out_s_reg[23]_2 (\generate_fir[29].fir_glob_inst_n_26 ),
        .\data_out_s_reg[24]_0 (\generate_fir[32].fir_glob_inst_n_6 ),
        .\data_out_s_reg[24]_1 (\generate_fir[35].fir_glob_inst_n_28 ),
        .\data_out_s_reg[24]_2 (\generate_fir[29].fir_glob_inst_n_27 ),
        .\data_out_s_reg[25]_0 (\generate_fir[32].fir_glob_inst_n_5 ),
        .\data_out_s_reg[25]_1 (\generate_fir[35].fir_glob_inst_n_29 ),
        .\data_out_s_reg[25]_2 (\generate_fir[29].fir_glob_inst_n_28 ),
        .\data_out_s_reg[26]_0 (\generate_fir[32].fir_glob_inst_n_4 ),
        .\data_out_s_reg[26]_1 (\generate_fir[35].fir_glob_inst_n_30 ),
        .\data_out_s_reg[26]_2 (\generate_fir[29].fir_glob_inst_n_29 ),
        .\data_out_s_reg[27]_0 (\generate_fir[32].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_1 (\generate_fir[35].fir_glob_inst_n_31 ),
        .\data_out_s_reg[27]_2 (\generate_fir[29].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_3 ({\generate_fir[30].fir_glob_inst_n_20 ,\generate_fir[30].fir_glob_inst_n_21 ,\generate_fir[30].fir_glob_inst_n_22 ,\generate_fir[30].fir_glob_inst_n_23 ,\generate_fir[30].fir_glob_inst_n_24 ,\generate_fir[30].fir_glob_inst_n_25 ,\generate_fir[30].fir_glob_inst_n_26 ,\generate_fir[30].fir_glob_inst_n_27 ,\generate_fir[30].fir_glob_inst_n_28 ,\generate_fir[30].fir_glob_inst_n_29 ,\generate_fir[30].fir_glob_inst_n_30 ,\generate_fir[30].fir_glob_inst_n_31 ,\generate_fir[30].fir_glob_inst_n_32 ,\generate_fir[30].fir_glob_inst_n_33 ,\generate_fir[30].fir_glob_inst_n_34 ,\generate_fir[30].fir_glob_inst_n_35 ,\generate_fir[30].fir_glob_inst_n_36 ,\generate_fir[30].fir_glob_inst_n_37 ,\generate_fir[30].fir_glob_inst_n_38 ,\generate_fir[30].fir_glob_inst_n_39 ,\generate_fir[30].fir_glob_inst_n_40 ,\generate_fir[30].fir_glob_inst_n_41 ,\generate_fir[30].fir_glob_inst_n_42 ,\generate_fir[30].fir_glob_inst_n_43 ,\generate_fir[30].fir_glob_inst_n_44 ,\generate_fir[30].fir_glob_inst_n_45 ,\generate_fir[30].fir_glob_inst_n_46 ,\generate_fir[30].fir_glob_inst_n_47 }),
        .\data_out_s_reg[27]_4 ({\generate_fir[31].fir_glob_inst_n_19 ,\generate_fir[31].fir_glob_inst_n_20 ,\generate_fir[31].fir_glob_inst_n_21 ,\generate_fir[31].fir_glob_inst_n_22 ,\generate_fir[31].fir_glob_inst_n_23 ,\generate_fir[31].fir_glob_inst_n_24 ,\generate_fir[31].fir_glob_inst_n_25 ,\generate_fir[31].fir_glob_inst_n_26 ,\generate_fir[31].fir_glob_inst_n_27 ,\generate_fir[31].fir_glob_inst_n_28 ,\generate_fir[31].fir_glob_inst_n_29 ,\generate_fir[31].fir_glob_inst_n_30 ,\generate_fir[31].fir_glob_inst_n_31 ,\generate_fir[31].fir_glob_inst_n_32 ,\generate_fir[31].fir_glob_inst_n_33 ,\generate_fir[31].fir_glob_inst_n_34 ,\generate_fir[31].fir_glob_inst_n_35 ,\generate_fir[31].fir_glob_inst_n_36 ,\generate_fir[31].fir_glob_inst_n_37 ,\generate_fir[31].fir_glob_inst_n_38 ,\generate_fir[31].fir_glob_inst_n_39 ,\generate_fir[31].fir_glob_inst_n_40 ,\generate_fir[31].fir_glob_inst_n_41 ,\generate_fir[31].fir_glob_inst_n_42 ,\generate_fir[31].fir_glob_inst_n_43 ,\generate_fir[31].fir_glob_inst_n_44 ,\generate_fir[31].fir_glob_inst_n_45 ,\generate_fir[31].fir_glob_inst_n_46 }),
        .\data_out_s_reg[2]_0 (\generate_fir[32].fir_glob_inst_n_28 ),
        .\data_out_s_reg[2]_1 (\generate_fir[35].fir_glob_inst_n_6 ),
        .\data_out_s_reg[2]_2 (\generate_fir[29].fir_glob_inst_n_5 ),
        .\data_out_s_reg[3]_0 (\generate_fir[32].fir_glob_inst_n_27 ),
        .\data_out_s_reg[3]_1 (\generate_fir[35].fir_glob_inst_n_7 ),
        .\data_out_s_reg[3]_2 (\generate_fir[29].fir_glob_inst_n_6 ),
        .\data_out_s_reg[4]_0 (\generate_fir[32].fir_glob_inst_n_26 ),
        .\data_out_s_reg[4]_1 (\generate_fir[35].fir_glob_inst_n_8 ),
        .\data_out_s_reg[4]_2 (\generate_fir[29].fir_glob_inst_n_7 ),
        .\data_out_s_reg[5]_0 (\generate_fir[32].fir_glob_inst_n_25 ),
        .\data_out_s_reg[5]_1 (\generate_fir[35].fir_glob_inst_n_9 ),
        .\data_out_s_reg[5]_2 (\generate_fir[29].fir_glob_inst_n_8 ),
        .\data_out_s_reg[6]_0 (\generate_fir[32].fir_glob_inst_n_24 ),
        .\data_out_s_reg[6]_1 (\generate_fir[35].fir_glob_inst_n_10 ),
        .\data_out_s_reg[6]_2 (\generate_fir[29].fir_glob_inst_n_9 ),
        .\data_out_s_reg[7]_0 (\generate_fir[32].fir_glob_inst_n_23 ),
        .\data_out_s_reg[7]_1 (\generate_fir[35].fir_glob_inst_n_11 ),
        .\data_out_s_reg[7]_2 (\generate_fir[29].fir_glob_inst_n_10 ),
        .\data_out_s_reg[8]_0 (\generate_fir[32].fir_glob_inst_n_22 ),
        .\data_out_s_reg[8]_1 (\generate_fir[35].fir_glob_inst_n_12 ),
        .\data_out_s_reg[8]_2 (\generate_fir[29].fir_glob_inst_n_11 ),
        .\data_out_s_reg[9]_0 (\generate_fir[32].fir_glob_inst_n_21 ),
        .\data_out_s_reg[9]_1 (\generate_fir[35].fir_glob_inst_n_13 ),
        .\data_out_s_reg[9]_2 (\generate_fir[29].fir_glob_inst_n_12 ),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[32].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_30),
        .sel0(sel0[31]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_25 \generate_fir[33].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_63 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[32].fir_glob_inst_n_32 ,\generate_fir[32].fir_glob_inst_n_33 ,\generate_fir[32].fir_glob_inst_n_34 ,\generate_fir[32].fir_glob_inst_n_35 ,\generate_fir[32].fir_glob_inst_n_36 ,\generate_fir[32].fir_glob_inst_n_37 ,\generate_fir[32].fir_glob_inst_n_38 ,\generate_fir[32].fir_glob_inst_n_39 ,\generate_fir[32].fir_glob_inst_n_40 ,\generate_fir[32].fir_glob_inst_n_41 ,\generate_fir[32].fir_glob_inst_n_42 ,\generate_fir[32].fir_glob_inst_n_43 ,\generate_fir[32].fir_glob_inst_n_44 ,\generate_fir[32].fir_glob_inst_n_45 ,\generate_fir[32].fir_glob_inst_n_46 ,\generate_fir[32].fir_glob_inst_n_47 }),
        .E(\result_s_reg[0]_31 ),
        .Q({\generate_fir[33].fir_glob_inst_n_3 ,\generate_fir[33].fir_glob_inst_n_4 ,\generate_fir[33].fir_glob_inst_n_5 ,\generate_fir[33].fir_glob_inst_n_6 ,\generate_fir[33].fir_glob_inst_n_7 ,\generate_fir[33].fir_glob_inst_n_8 ,\generate_fir[33].fir_glob_inst_n_9 ,\generate_fir[33].fir_glob_inst_n_10 ,\generate_fir[33].fir_glob_inst_n_11 ,\generate_fir[33].fir_glob_inst_n_12 ,\generate_fir[33].fir_glob_inst_n_13 ,\generate_fir[33].fir_glob_inst_n_14 ,\generate_fir[33].fir_glob_inst_n_15 ,\generate_fir[33].fir_glob_inst_n_16 ,\generate_fir[33].fir_glob_inst_n_17 ,\generate_fir[33].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[32].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[33].fir_glob_inst_n_19 ,\generate_fir[33].fir_glob_inst_n_20 ,\generate_fir[33].fir_glob_inst_n_21 ,\generate_fir[33].fir_glob_inst_n_22 ,\generate_fir[33].fir_glob_inst_n_23 ,\generate_fir[33].fir_glob_inst_n_24 ,\generate_fir[33].fir_glob_inst_n_25 ,\generate_fir[33].fir_glob_inst_n_26 ,\generate_fir[33].fir_glob_inst_n_27 ,\generate_fir[33].fir_glob_inst_n_28 ,\generate_fir[33].fir_glob_inst_n_29 ,\generate_fir[33].fir_glob_inst_n_30 ,\generate_fir[33].fir_glob_inst_n_31 ,\generate_fir[33].fir_glob_inst_n_32 ,\generate_fir[33].fir_glob_inst_n_33 ,\generate_fir[33].fir_glob_inst_n_34 ,\generate_fir[33].fir_glob_inst_n_35 ,\generate_fir[33].fir_glob_inst_n_36 ,\generate_fir[33].fir_glob_inst_n_37 ,\generate_fir[33].fir_glob_inst_n_38 ,\generate_fir[33].fir_glob_inst_n_39 ,\generate_fir[33].fir_glob_inst_n_40 ,\generate_fir[33].fir_glob_inst_n_41 ,\generate_fir[33].fir_glob_inst_n_42 ,\generate_fir[33].fir_glob_inst_n_43 ,\generate_fir[33].fir_glob_inst_n_44 ,\generate_fir[33].fir_glob_inst_n_45 ,\generate_fir[33].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[33].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_31),
        .sel0(sel0[32]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_26 \generate_fir[34].fir_glob_inst 
       (.CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[33].fir_glob_inst_n_3 ,\generate_fir[33].fir_glob_inst_n_4 ,\generate_fir[33].fir_glob_inst_n_5 ,\generate_fir[33].fir_glob_inst_n_6 ,\generate_fir[33].fir_glob_inst_n_7 ,\generate_fir[33].fir_glob_inst_n_8 ,\generate_fir[33].fir_glob_inst_n_9 ,\generate_fir[33].fir_glob_inst_n_10 ,\generate_fir[33].fir_glob_inst_n_11 ,\generate_fir[33].fir_glob_inst_n_12 ,\generate_fir[33].fir_glob_inst_n_13 ,\generate_fir[33].fir_glob_inst_n_14 ,\generate_fir[33].fir_glob_inst_n_15 ,\generate_fir[33].fir_glob_inst_n_16 ,\generate_fir[33].fir_glob_inst_n_17 ,\generate_fir[33].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_32 ),
        .Q({\generate_fir[34].fir_glob_inst_n_6 ,\generate_fir[34].fir_glob_inst_n_7 ,\generate_fir[34].fir_glob_inst_n_8 ,\generate_fir[34].fir_glob_inst_n_9 ,\generate_fir[34].fir_glob_inst_n_10 ,\generate_fir[34].fir_glob_inst_n_11 ,\generate_fir[34].fir_glob_inst_n_12 ,\generate_fir[34].fir_glob_inst_n_13 ,\generate_fir[34].fir_glob_inst_n_14 ,\generate_fir[34].fir_glob_inst_n_15 ,\generate_fir[34].fir_glob_inst_n_16 ,\generate_fir[34].fir_glob_inst_n_17 ,\generate_fir[34].fir_glob_inst_n_18 ,\generate_fir[34].fir_glob_inst_n_19 ,\generate_fir[34].fir_glob_inst_n_20 ,\generate_fir[34].fir_glob_inst_n_21 }),
        .\bit_tab_s_reg[0] (\generate_fir[33].fir_glob_inst_n_0 ),
        .\data3_s_reg[13]_rep__2 ({\generate_fir[0].fir_glob_inst_n_38 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .data_clk_i(data_clk_i),
        .data_en_next(data_en_next),
        .data_en_o_reg_0(\generate_fir[27].fir_glob_inst_n_3 ),
        .data_en_o_reg_1(\generate_fir[11].fir_glob_inst_n_4 ),
        .data_en_o_reg_10(\generate_fir[30].fir_glob_inst_n_3 ),
        .data_en_o_reg_2(\generate_fir[0].fir_glob_inst_n_20 ),
        .data_en_o_reg_3(\generate_fir[43].fir_glob_inst_n_4 ),
        .data_en_o_reg_4(\generate_fir[41].fir_glob_inst_n_31 ),
        .data_en_o_reg_5(\generate_fir[53].fir_glob_inst_n_3 ),
        .data_en_o_reg_6(\generate_fir[42].fir_glob_inst_n_3 ),
        .data_en_o_reg_7(\generate_fir[1].fir_glob_inst_n_3 ),
        .data_en_o_reg_8(\generate_fir[21].fir_glob_inst_n_3 ),
        .data_en_o_reg_9({sel0[34],sel0[32:31],sel0[28:27]}),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (data_out_s),
        .\data_out_s_reg[27]_0 (\generate_fir[34].fir_glob_inst_n_5 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[34].fir_glob_inst_n_22 ,\generate_fir[34].fir_glob_inst_n_23 ,\generate_fir[34].fir_glob_inst_n_24 ,\generate_fir[34].fir_glob_inst_n_25 ,\generate_fir[34].fir_glob_inst_n_26 ,\generate_fir[34].fir_glob_inst_n_27 ,\generate_fir[34].fir_glob_inst_n_28 ,\generate_fir[34].fir_glob_inst_n_29 ,\generate_fir[34].fir_glob_inst_n_30 ,\generate_fir[34].fir_glob_inst_n_31 ,\generate_fir[34].fir_glob_inst_n_32 ,\generate_fir[34].fir_glob_inst_n_33 ,\generate_fir[34].fir_glob_inst_n_34 ,\generate_fir[34].fir_glob_inst_n_35 ,\generate_fir[34].fir_glob_inst_n_36 ,\generate_fir[34].fir_glob_inst_n_37 ,\generate_fir[34].fir_glob_inst_n_38 ,\generate_fir[34].fir_glob_inst_n_39 ,\generate_fir[34].fir_glob_inst_n_40 ,\generate_fir[34].fir_glob_inst_n_41 ,\generate_fir[34].fir_glob_inst_n_42 ,\generate_fir[34].fir_glob_inst_n_43 ,\generate_fir[34].fir_glob_inst_n_44 ,\generate_fir[34].fir_glob_inst_n_45 ,\generate_fir[34].fir_glob_inst_n_46 ,\generate_fir[34].fir_glob_inst_n_47 ,\generate_fir[34].fir_glob_inst_n_48 ,\generate_fir[34].fir_glob_inst_n_49 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[34].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_32),
        .sel0(sel0[33]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_27 \generate_fir[35].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_63 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[34].fir_glob_inst_n_6 ,\generate_fir[34].fir_glob_inst_n_7 ,\generate_fir[34].fir_glob_inst_n_8 ,\generate_fir[34].fir_glob_inst_n_9 ,\generate_fir[34].fir_glob_inst_n_10 ,\generate_fir[34].fir_glob_inst_n_11 ,\generate_fir[34].fir_glob_inst_n_12 ,\generate_fir[34].fir_glob_inst_n_13 ,\generate_fir[34].fir_glob_inst_n_14 ,\generate_fir[34].fir_glob_inst_n_15 ,\generate_fir[34].fir_glob_inst_n_16 ,\generate_fir[34].fir_glob_inst_n_17 ,\generate_fir[34].fir_glob_inst_n_18 ,\generate_fir[34].fir_glob_inst_n_19 ,\generate_fir[34].fir_glob_inst_n_20 ,\generate_fir[34].fir_glob_inst_n_21 }),
        .E(\result_s_reg[0]_33 ),
        .Q({\generate_fir[35].fir_glob_inst_n_32 ,\generate_fir[35].fir_glob_inst_n_33 ,\generate_fir[35].fir_glob_inst_n_34 ,\generate_fir[35].fir_glob_inst_n_35 ,\generate_fir[35].fir_glob_inst_n_36 ,\generate_fir[35].fir_glob_inst_n_37 ,\generate_fir[35].fir_glob_inst_n_38 ,\generate_fir[35].fir_glob_inst_n_39 ,\generate_fir[35].fir_glob_inst_n_40 ,\generate_fir[35].fir_glob_inst_n_41 ,\generate_fir[35].fir_glob_inst_n_42 ,\generate_fir[35].fir_glob_inst_n_43 ,\generate_fir[35].fir_glob_inst_n_44 ,\generate_fir[35].fir_glob_inst_n_45 ,\generate_fir[35].fir_glob_inst_n_46 ,\generate_fir[35].fir_glob_inst_n_47 }),
        .\bit_tab_s_reg[0] (\generate_fir[34].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[34]),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (\generate_fir[35].fir_glob_inst_n_3 ),
        .\data_out_s_reg[0]_1 (\generate_fir[35].fir_glob_inst_n_4 ),
        .\data_out_s_reg[10]_0 (\generate_fir[35].fir_glob_inst_n_14 ),
        .\data_out_s_reg[11]_0 (\generate_fir[35].fir_glob_inst_n_15 ),
        .\data_out_s_reg[12]_0 (\generate_fir[35].fir_glob_inst_n_16 ),
        .\data_out_s_reg[13]_0 (\generate_fir[35].fir_glob_inst_n_17 ),
        .\data_out_s_reg[14]_0 (\generate_fir[35].fir_glob_inst_n_18 ),
        .\data_out_s_reg[15]_0 (\generate_fir[35].fir_glob_inst_n_19 ),
        .\data_out_s_reg[16]_0 (\generate_fir[35].fir_glob_inst_n_20 ),
        .\data_out_s_reg[17]_0 (\generate_fir[35].fir_glob_inst_n_21 ),
        .\data_out_s_reg[18]_0 (\generate_fir[35].fir_glob_inst_n_22 ),
        .\data_out_s_reg[19]_0 (\generate_fir[35].fir_glob_inst_n_23 ),
        .\data_out_s_reg[1]_0 (\generate_fir[35].fir_glob_inst_n_5 ),
        .\data_out_s_reg[20]_0 (\generate_fir[35].fir_glob_inst_n_24 ),
        .\data_out_s_reg[21]_0 (\generate_fir[35].fir_glob_inst_n_25 ),
        .\data_out_s_reg[22]_0 (\generate_fir[35].fir_glob_inst_n_26 ),
        .\data_out_s_reg[23]_0 (\generate_fir[35].fir_glob_inst_n_27 ),
        .\data_out_s_reg[24]_0 (\generate_fir[35].fir_glob_inst_n_28 ),
        .\data_out_s_reg[25]_0 (\generate_fir[35].fir_glob_inst_n_29 ),
        .\data_out_s_reg[26]_0 (\generate_fir[35].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_0 (\generate_fir[35].fir_glob_inst_n_31 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[33].fir_glob_inst_n_19 ,\generate_fir[33].fir_glob_inst_n_20 ,\generate_fir[33].fir_glob_inst_n_21 ,\generate_fir[33].fir_glob_inst_n_22 ,\generate_fir[33].fir_glob_inst_n_23 ,\generate_fir[33].fir_glob_inst_n_24 ,\generate_fir[33].fir_glob_inst_n_25 ,\generate_fir[33].fir_glob_inst_n_26 ,\generate_fir[33].fir_glob_inst_n_27 ,\generate_fir[33].fir_glob_inst_n_28 ,\generate_fir[33].fir_glob_inst_n_29 ,\generate_fir[33].fir_glob_inst_n_30 ,\generate_fir[33].fir_glob_inst_n_31 ,\generate_fir[33].fir_glob_inst_n_32 ,\generate_fir[33].fir_glob_inst_n_33 ,\generate_fir[33].fir_glob_inst_n_34 ,\generate_fir[33].fir_glob_inst_n_35 ,\generate_fir[33].fir_glob_inst_n_36 ,\generate_fir[33].fir_glob_inst_n_37 ,\generate_fir[33].fir_glob_inst_n_38 ,\generate_fir[33].fir_glob_inst_n_39 ,\generate_fir[33].fir_glob_inst_n_40 ,\generate_fir[33].fir_glob_inst_n_41 ,\generate_fir[33].fir_glob_inst_n_42 ,\generate_fir[33].fir_glob_inst_n_43 ,\generate_fir[33].fir_glob_inst_n_44 ,\generate_fir[33].fir_glob_inst_n_45 ,\generate_fir[33].fir_glob_inst_n_46 }),
        .\data_out_s_reg[27]_2 ({\generate_fir[34].fir_glob_inst_n_22 ,\generate_fir[34].fir_glob_inst_n_23 ,\generate_fir[34].fir_glob_inst_n_24 ,\generate_fir[34].fir_glob_inst_n_25 ,\generate_fir[34].fir_glob_inst_n_26 ,\generate_fir[34].fir_glob_inst_n_27 ,\generate_fir[34].fir_glob_inst_n_28 ,\generate_fir[34].fir_glob_inst_n_29 ,\generate_fir[34].fir_glob_inst_n_30 ,\generate_fir[34].fir_glob_inst_n_31 ,\generate_fir[34].fir_glob_inst_n_32 ,\generate_fir[34].fir_glob_inst_n_33 ,\generate_fir[34].fir_glob_inst_n_34 ,\generate_fir[34].fir_glob_inst_n_35 ,\generate_fir[34].fir_glob_inst_n_36 ,\generate_fir[34].fir_glob_inst_n_37 ,\generate_fir[34].fir_glob_inst_n_38 ,\generate_fir[34].fir_glob_inst_n_39 ,\generate_fir[34].fir_glob_inst_n_40 ,\generate_fir[34].fir_glob_inst_n_41 ,\generate_fir[34].fir_glob_inst_n_42 ,\generate_fir[34].fir_glob_inst_n_43 ,\generate_fir[34].fir_glob_inst_n_44 ,\generate_fir[34].fir_glob_inst_n_45 ,\generate_fir[34].fir_glob_inst_n_46 ,\generate_fir[34].fir_glob_inst_n_47 ,\generate_fir[34].fir_glob_inst_n_48 ,\generate_fir[34].fir_glob_inst_n_49 }),
        .\data_out_s_reg[2]_0 (\generate_fir[35].fir_glob_inst_n_6 ),
        .\data_out_s_reg[3]_0 (\generate_fir[35].fir_glob_inst_n_7 ),
        .\data_out_s_reg[4]_0 (\generate_fir[35].fir_glob_inst_n_8 ),
        .\data_out_s_reg[5]_0 (\generate_fir[35].fir_glob_inst_n_9 ),
        .\data_out_s_reg[6]_0 (\generate_fir[35].fir_glob_inst_n_10 ),
        .\data_out_s_reg[7]_0 (\generate_fir[35].fir_glob_inst_n_11 ),
        .\data_out_s_reg[8]_0 (\generate_fir[35].fir_glob_inst_n_12 ),
        .\data_out_s_reg[9]_0 (\generate_fir[35].fir_glob_inst_n_13 ),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[35].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_33),
        .sel0({sel0[35],sel0[33:32]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_28 \generate_fir[36].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_52 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[35].fir_glob_inst_n_32 ,\generate_fir[35].fir_glob_inst_n_33 ,\generate_fir[35].fir_glob_inst_n_34 ,\generate_fir[35].fir_glob_inst_n_35 ,\generate_fir[35].fir_glob_inst_n_36 ,\generate_fir[35].fir_glob_inst_n_37 ,\generate_fir[35].fir_glob_inst_n_38 ,\generate_fir[35].fir_glob_inst_n_39 ,\generate_fir[35].fir_glob_inst_n_40 ,\generate_fir[35].fir_glob_inst_n_41 ,\generate_fir[35].fir_glob_inst_n_42 ,\generate_fir[35].fir_glob_inst_n_43 ,\generate_fir[35].fir_glob_inst_n_44 ,\generate_fir[35].fir_glob_inst_n_45 ,\generate_fir[35].fir_glob_inst_n_46 ,\generate_fir[35].fir_glob_inst_n_47 }),
        .E(\result_s_reg[0]_34 ),
        .Q({\generate_fir[36].fir_glob_inst_n_3 ,\generate_fir[36].fir_glob_inst_n_4 ,\generate_fir[36].fir_glob_inst_n_5 ,\generate_fir[36].fir_glob_inst_n_6 ,\generate_fir[36].fir_glob_inst_n_7 ,\generate_fir[36].fir_glob_inst_n_8 ,\generate_fir[36].fir_glob_inst_n_9 ,\generate_fir[36].fir_glob_inst_n_10 ,\generate_fir[36].fir_glob_inst_n_11 ,\generate_fir[36].fir_glob_inst_n_12 ,\generate_fir[36].fir_glob_inst_n_13 ,\generate_fir[36].fir_glob_inst_n_14 ,\generate_fir[36].fir_glob_inst_n_15 ,\generate_fir[36].fir_glob_inst_n_16 ,\generate_fir[36].fir_glob_inst_n_17 ,\generate_fir[36].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[35].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[36].fir_glob_inst_n_19 ,\generate_fir[36].fir_glob_inst_n_20 ,\generate_fir[36].fir_glob_inst_n_21 ,\generate_fir[36].fir_glob_inst_n_22 ,\generate_fir[36].fir_glob_inst_n_23 ,\generate_fir[36].fir_glob_inst_n_24 ,\generate_fir[36].fir_glob_inst_n_25 ,\generate_fir[36].fir_glob_inst_n_26 ,\generate_fir[36].fir_glob_inst_n_27 ,\generate_fir[36].fir_glob_inst_n_28 ,\generate_fir[36].fir_glob_inst_n_29 ,\generate_fir[36].fir_glob_inst_n_30 ,\generate_fir[36].fir_glob_inst_n_31 ,\generate_fir[36].fir_glob_inst_n_32 ,\generate_fir[36].fir_glob_inst_n_33 ,\generate_fir[36].fir_glob_inst_n_34 ,\generate_fir[36].fir_glob_inst_n_35 ,\generate_fir[36].fir_glob_inst_n_36 ,\generate_fir[36].fir_glob_inst_n_37 ,\generate_fir[36].fir_glob_inst_n_38 ,\generate_fir[36].fir_glob_inst_n_39 ,\generate_fir[36].fir_glob_inst_n_40 ,\generate_fir[36].fir_glob_inst_n_41 ,\generate_fir[36].fir_glob_inst_n_42 ,\generate_fir[36].fir_glob_inst_n_43 ,\generate_fir[36].fir_glob_inst_n_44 ,\generate_fir[36].fir_glob_inst_n_45 ,\generate_fir[36].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[36].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_34),
        .sel0(sel0[35]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_29 \generate_fir[37].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_52 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[36].fir_glob_inst_n_3 ,\generate_fir[36].fir_glob_inst_n_4 ,\generate_fir[36].fir_glob_inst_n_5 ,\generate_fir[36].fir_glob_inst_n_6 ,\generate_fir[36].fir_glob_inst_n_7 ,\generate_fir[36].fir_glob_inst_n_8 ,\generate_fir[36].fir_glob_inst_n_9 ,\generate_fir[36].fir_glob_inst_n_10 ,\generate_fir[36].fir_glob_inst_n_11 ,\generate_fir[36].fir_glob_inst_n_12 ,\generate_fir[36].fir_glob_inst_n_13 ,\generate_fir[36].fir_glob_inst_n_14 ,\generate_fir[36].fir_glob_inst_n_15 ,\generate_fir[36].fir_glob_inst_n_16 ,\generate_fir[36].fir_glob_inst_n_17 ,\generate_fir[36].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_35 ),
        .Q({\generate_fir[37].fir_glob_inst_n_3 ,\generate_fir[37].fir_glob_inst_n_4 ,\generate_fir[37].fir_glob_inst_n_5 ,\generate_fir[37].fir_glob_inst_n_6 ,\generate_fir[37].fir_glob_inst_n_7 ,\generate_fir[37].fir_glob_inst_n_8 ,\generate_fir[37].fir_glob_inst_n_9 ,\generate_fir[37].fir_glob_inst_n_10 ,\generate_fir[37].fir_glob_inst_n_11 ,\generate_fir[37].fir_glob_inst_n_12 ,\generate_fir[37].fir_glob_inst_n_13 ,\generate_fir[37].fir_glob_inst_n_14 ,\generate_fir[37].fir_glob_inst_n_15 ,\generate_fir[37].fir_glob_inst_n_16 ,\generate_fir[37].fir_glob_inst_n_17 ,\generate_fir[37].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[36].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[37].fir_glob_inst_n_19 ,\generate_fir[37].fir_glob_inst_n_20 ,\generate_fir[37].fir_glob_inst_n_21 ,\generate_fir[37].fir_glob_inst_n_22 ,\generate_fir[37].fir_glob_inst_n_23 ,\generate_fir[37].fir_glob_inst_n_24 ,\generate_fir[37].fir_glob_inst_n_25 ,\generate_fir[37].fir_glob_inst_n_26 ,\generate_fir[37].fir_glob_inst_n_27 ,\generate_fir[37].fir_glob_inst_n_28 ,\generate_fir[37].fir_glob_inst_n_29 ,\generate_fir[37].fir_glob_inst_n_30 ,\generate_fir[37].fir_glob_inst_n_31 ,\generate_fir[37].fir_glob_inst_n_32 ,\generate_fir[37].fir_glob_inst_n_33 ,\generate_fir[37].fir_glob_inst_n_34 ,\generate_fir[37].fir_glob_inst_n_35 ,\generate_fir[37].fir_glob_inst_n_36 ,\generate_fir[37].fir_glob_inst_n_37 ,\generate_fir[37].fir_glob_inst_n_38 ,\generate_fir[37].fir_glob_inst_n_39 ,\generate_fir[37].fir_glob_inst_n_40 ,\generate_fir[37].fir_glob_inst_n_41 ,\generate_fir[37].fir_glob_inst_n_42 ,\generate_fir[37].fir_glob_inst_n_43 ,\generate_fir[37].fir_glob_inst_n_44 ,\generate_fir[37].fir_glob_inst_n_45 ,\generate_fir[37].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[37].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_35),
        .sel0(sel0[36]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_30 \generate_fir[38].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_59 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[37].fir_glob_inst_n_3 ,\generate_fir[37].fir_glob_inst_n_4 ,\generate_fir[37].fir_glob_inst_n_5 ,\generate_fir[37].fir_glob_inst_n_6 ,\generate_fir[37].fir_glob_inst_n_7 ,\generate_fir[37].fir_glob_inst_n_8 ,\generate_fir[37].fir_glob_inst_n_9 ,\generate_fir[37].fir_glob_inst_n_10 ,\generate_fir[37].fir_glob_inst_n_11 ,\generate_fir[37].fir_glob_inst_n_12 ,\generate_fir[37].fir_glob_inst_n_13 ,\generate_fir[37].fir_glob_inst_n_14 ,\generate_fir[37].fir_glob_inst_n_15 ,\generate_fir[37].fir_glob_inst_n_16 ,\generate_fir[37].fir_glob_inst_n_17 ,\generate_fir[37].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_36 ),
        .Q({\generate_fir[38].fir_glob_inst_n_33 ,\generate_fir[38].fir_glob_inst_n_34 ,\generate_fir[38].fir_glob_inst_n_35 ,\generate_fir[38].fir_glob_inst_n_36 ,\generate_fir[38].fir_glob_inst_n_37 ,\generate_fir[38].fir_glob_inst_n_38 ,\generate_fir[38].fir_glob_inst_n_39 ,\generate_fir[38].fir_glob_inst_n_40 ,\generate_fir[38].fir_glob_inst_n_41 ,\generate_fir[38].fir_glob_inst_n_42 ,\generate_fir[38].fir_glob_inst_n_43 ,\generate_fir[38].fir_glob_inst_n_44 ,\generate_fir[38].fir_glob_inst_n_45 ,\generate_fir[38].fir_glob_inst_n_46 ,\generate_fir[38].fir_glob_inst_n_47 ,\generate_fir[38].fir_glob_inst_n_48 }),
        .\bit_tab_s_reg[0] (\generate_fir[37].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[38].fir_glob_inst_n_4 ),
        .data_en_o_reg_1({sel0[39:38],sel0[36:35]}),
        .data_en_o_reg_2(\generate_fir[35].fir_glob_inst_n_3 ),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (\generate_fir[38].fir_glob_inst_n_3 ),
        .\data_out_s_reg[0]_1 (\generate_fir[38].fir_glob_inst_n_5 ),
        .\data_out_s_reg[10]_0 (\generate_fir[38].fir_glob_inst_n_15 ),
        .\data_out_s_reg[11]_0 (\generate_fir[38].fir_glob_inst_n_16 ),
        .\data_out_s_reg[12]_0 (\generate_fir[38].fir_glob_inst_n_17 ),
        .\data_out_s_reg[13]_0 (\generate_fir[38].fir_glob_inst_n_18 ),
        .\data_out_s_reg[14]_0 (\generate_fir[38].fir_glob_inst_n_19 ),
        .\data_out_s_reg[15]_0 (\generate_fir[38].fir_glob_inst_n_20 ),
        .\data_out_s_reg[16]_0 (\generate_fir[38].fir_glob_inst_n_21 ),
        .\data_out_s_reg[17]_0 (\generate_fir[38].fir_glob_inst_n_22 ),
        .\data_out_s_reg[18]_0 (\generate_fir[38].fir_glob_inst_n_23 ),
        .\data_out_s_reg[19]_0 (\generate_fir[38].fir_glob_inst_n_24 ),
        .\data_out_s_reg[1]_0 (\generate_fir[38].fir_glob_inst_n_6 ),
        .\data_out_s_reg[20]_0 (\generate_fir[38].fir_glob_inst_n_25 ),
        .\data_out_s_reg[21]_0 (\generate_fir[38].fir_glob_inst_n_26 ),
        .\data_out_s_reg[22]_0 (\generate_fir[38].fir_glob_inst_n_27 ),
        .\data_out_s_reg[23]_0 (\generate_fir[38].fir_glob_inst_n_28 ),
        .\data_out_s_reg[24]_0 (\generate_fir[38].fir_glob_inst_n_29 ),
        .\data_out_s_reg[25]_0 (\generate_fir[38].fir_glob_inst_n_30 ),
        .\data_out_s_reg[26]_0 (\generate_fir[38].fir_glob_inst_n_31 ),
        .\data_out_s_reg[27]_0 (\generate_fir[38].fir_glob_inst_n_32 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[36].fir_glob_inst_n_19 ,\generate_fir[36].fir_glob_inst_n_20 ,\generate_fir[36].fir_glob_inst_n_21 ,\generate_fir[36].fir_glob_inst_n_22 ,\generate_fir[36].fir_glob_inst_n_23 ,\generate_fir[36].fir_glob_inst_n_24 ,\generate_fir[36].fir_glob_inst_n_25 ,\generate_fir[36].fir_glob_inst_n_26 ,\generate_fir[36].fir_glob_inst_n_27 ,\generate_fir[36].fir_glob_inst_n_28 ,\generate_fir[36].fir_glob_inst_n_29 ,\generate_fir[36].fir_glob_inst_n_30 ,\generate_fir[36].fir_glob_inst_n_31 ,\generate_fir[36].fir_glob_inst_n_32 ,\generate_fir[36].fir_glob_inst_n_33 ,\generate_fir[36].fir_glob_inst_n_34 ,\generate_fir[36].fir_glob_inst_n_35 ,\generate_fir[36].fir_glob_inst_n_36 ,\generate_fir[36].fir_glob_inst_n_37 ,\generate_fir[36].fir_glob_inst_n_38 ,\generate_fir[36].fir_glob_inst_n_39 ,\generate_fir[36].fir_glob_inst_n_40 ,\generate_fir[36].fir_glob_inst_n_41 ,\generate_fir[36].fir_glob_inst_n_42 ,\generate_fir[36].fir_glob_inst_n_43 ,\generate_fir[36].fir_glob_inst_n_44 ,\generate_fir[36].fir_glob_inst_n_45 ,\generate_fir[36].fir_glob_inst_n_46 }),
        .\data_out_s_reg[27]_2 ({\generate_fir[37].fir_glob_inst_n_19 ,\generate_fir[37].fir_glob_inst_n_20 ,\generate_fir[37].fir_glob_inst_n_21 ,\generate_fir[37].fir_glob_inst_n_22 ,\generate_fir[37].fir_glob_inst_n_23 ,\generate_fir[37].fir_glob_inst_n_24 ,\generate_fir[37].fir_glob_inst_n_25 ,\generate_fir[37].fir_glob_inst_n_26 ,\generate_fir[37].fir_glob_inst_n_27 ,\generate_fir[37].fir_glob_inst_n_28 ,\generate_fir[37].fir_glob_inst_n_29 ,\generate_fir[37].fir_glob_inst_n_30 ,\generate_fir[37].fir_glob_inst_n_31 ,\generate_fir[37].fir_glob_inst_n_32 ,\generate_fir[37].fir_glob_inst_n_33 ,\generate_fir[37].fir_glob_inst_n_34 ,\generate_fir[37].fir_glob_inst_n_35 ,\generate_fir[37].fir_glob_inst_n_36 ,\generate_fir[37].fir_glob_inst_n_37 ,\generate_fir[37].fir_glob_inst_n_38 ,\generate_fir[37].fir_glob_inst_n_39 ,\generate_fir[37].fir_glob_inst_n_40 ,\generate_fir[37].fir_glob_inst_n_41 ,\generate_fir[37].fir_glob_inst_n_42 ,\generate_fir[37].fir_glob_inst_n_43 ,\generate_fir[37].fir_glob_inst_n_44 ,\generate_fir[37].fir_glob_inst_n_45 ,\generate_fir[37].fir_glob_inst_n_46 }),
        .\data_out_s_reg[2]_0 (\generate_fir[38].fir_glob_inst_n_7 ),
        .\data_out_s_reg[3]_0 (\generate_fir[38].fir_glob_inst_n_8 ),
        .\data_out_s_reg[4]_0 (\generate_fir[38].fir_glob_inst_n_9 ),
        .\data_out_s_reg[5]_0 (\generate_fir[38].fir_glob_inst_n_10 ),
        .\data_out_s_reg[6]_0 (\generate_fir[38].fir_glob_inst_n_11 ),
        .\data_out_s_reg[7]_0 (\generate_fir[38].fir_glob_inst_n_12 ),
        .\data_out_s_reg[8]_0 (\generate_fir[38].fir_glob_inst_n_13 ),
        .\data_out_s_reg[9]_0 (\generate_fir[38].fir_glob_inst_n_14 ),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[38].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_36),
        .sel0(sel0[37]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_31 \generate_fir[39].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_60 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[38].fir_glob_inst_n_33 ,\generate_fir[38].fir_glob_inst_n_34 ,\generate_fir[38].fir_glob_inst_n_35 ,\generate_fir[38].fir_glob_inst_n_36 ,\generate_fir[38].fir_glob_inst_n_37 ,\generate_fir[38].fir_glob_inst_n_38 ,\generate_fir[38].fir_glob_inst_n_39 ,\generate_fir[38].fir_glob_inst_n_40 ,\generate_fir[38].fir_glob_inst_n_41 ,\generate_fir[38].fir_glob_inst_n_42 ,\generate_fir[38].fir_glob_inst_n_43 ,\generate_fir[38].fir_glob_inst_n_44 ,\generate_fir[38].fir_glob_inst_n_45 ,\generate_fir[38].fir_glob_inst_n_46 ,\generate_fir[38].fir_glob_inst_n_47 ,\generate_fir[38].fir_glob_inst_n_48 }),
        .E(\result_s_reg[0]_37 ),
        .Q({\generate_fir[39].fir_glob_inst_n_3 ,\generate_fir[39].fir_glob_inst_n_4 ,\generate_fir[39].fir_glob_inst_n_5 ,\generate_fir[39].fir_glob_inst_n_6 ,\generate_fir[39].fir_glob_inst_n_7 ,\generate_fir[39].fir_glob_inst_n_8 ,\generate_fir[39].fir_glob_inst_n_9 ,\generate_fir[39].fir_glob_inst_n_10 ,\generate_fir[39].fir_glob_inst_n_11 ,\generate_fir[39].fir_glob_inst_n_12 ,\generate_fir[39].fir_glob_inst_n_13 ,\generate_fir[39].fir_glob_inst_n_14 ,\generate_fir[39].fir_glob_inst_n_15 ,\generate_fir[39].fir_glob_inst_n_16 ,\generate_fir[39].fir_glob_inst_n_17 ,\generate_fir[39].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[38].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[38]),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[39].fir_glob_inst_n_19 ,\generate_fir[39].fir_glob_inst_n_20 ,\generate_fir[39].fir_glob_inst_n_21 ,\generate_fir[39].fir_glob_inst_n_22 ,\generate_fir[39].fir_glob_inst_n_23 ,\generate_fir[39].fir_glob_inst_n_24 ,\generate_fir[39].fir_glob_inst_n_25 ,\generate_fir[39].fir_glob_inst_n_26 ,\generate_fir[39].fir_glob_inst_n_27 ,\generate_fir[39].fir_glob_inst_n_28 ,\generate_fir[39].fir_glob_inst_n_29 ,\generate_fir[39].fir_glob_inst_n_30 ,\generate_fir[39].fir_glob_inst_n_31 ,\generate_fir[39].fir_glob_inst_n_32 ,\generate_fir[39].fir_glob_inst_n_33 ,\generate_fir[39].fir_glob_inst_n_34 ,\generate_fir[39].fir_glob_inst_n_35 ,\generate_fir[39].fir_glob_inst_n_36 ,\generate_fir[39].fir_glob_inst_n_37 ,\generate_fir[39].fir_glob_inst_n_38 ,\generate_fir[39].fir_glob_inst_n_39 ,\generate_fir[39].fir_glob_inst_n_40 ,\generate_fir[39].fir_glob_inst_n_41 ,\generate_fir[39].fir_glob_inst_n_42 ,\generate_fir[39].fir_glob_inst_n_43 ,\generate_fir[39].fir_glob_inst_n_44 ,\generate_fir[39].fir_glob_inst_n_45 ,\generate_fir[39].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[39].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_32 \generate_fir[3].fir_glob_inst 
       (.A(\fir_proc_inst/data3_s ),
        .D({\generate_fir[2].fir_glob_inst_n_3 ,\generate_fir[2].fir_glob_inst_n_4 ,\generate_fir[2].fir_glob_inst_n_5 ,\generate_fir[2].fir_glob_inst_n_6 ,\generate_fir[2].fir_glob_inst_n_7 ,\generate_fir[2].fir_glob_inst_n_8 ,\generate_fir[2].fir_glob_inst_n_9 ,\generate_fir[2].fir_glob_inst_n_10 ,\generate_fir[2].fir_glob_inst_n_11 ,\generate_fir[2].fir_glob_inst_n_12 ,\generate_fir[2].fir_glob_inst_n_13 ,\generate_fir[2].fir_glob_inst_n_14 ,\generate_fir[2].fir_glob_inst_n_15 ,\generate_fir[2].fir_glob_inst_n_16 ,\generate_fir[2].fir_glob_inst_n_17 ,\generate_fir[2].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_1 ),
        .Q({\generate_fir[3].fir_glob_inst_n_4 ,\generate_fir[3].fir_glob_inst_n_5 ,\generate_fir[3].fir_glob_inst_n_6 ,\generate_fir[3].fir_glob_inst_n_7 ,\generate_fir[3].fir_glob_inst_n_8 ,\generate_fir[3].fir_glob_inst_n_9 ,\generate_fir[3].fir_glob_inst_n_10 ,\generate_fir[3].fir_glob_inst_n_11 ,\generate_fir[3].fir_glob_inst_n_12 ,\generate_fir[3].fir_glob_inst_n_13 ,\generate_fir[3].fir_glob_inst_n_14 ,\generate_fir[3].fir_glob_inst_n_15 ,\generate_fir[3].fir_glob_inst_n_16 ,\generate_fir[3].fir_glob_inst_n_17 ,\generate_fir[3].fir_glob_inst_n_18 ,\generate_fir[3].fir_glob_inst_n_19 }),
        .\bit_tab_s_reg[0] (\generate_fir[2].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[0]_0 (sel0[2]),
        .\data_out_s_reg[0]_1 (\generate_fir[3].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[3].fir_glob_inst_n_20 ,\generate_fir[3].fir_glob_inst_n_21 ,\generate_fir[3].fir_glob_inst_n_22 ,\generate_fir[3].fir_glob_inst_n_23 ,\generate_fir[3].fir_glob_inst_n_24 ,\generate_fir[3].fir_glob_inst_n_25 ,\generate_fir[3].fir_glob_inst_n_26 ,\generate_fir[3].fir_glob_inst_n_27 ,\generate_fir[3].fir_glob_inst_n_28 ,\generate_fir[3].fir_glob_inst_n_29 ,\generate_fir[3].fir_glob_inst_n_30 ,\generate_fir[3].fir_glob_inst_n_31 ,\generate_fir[3].fir_glob_inst_n_32 ,\generate_fir[3].fir_glob_inst_n_33 ,\generate_fir[3].fir_glob_inst_n_34 ,\generate_fir[3].fir_glob_inst_n_35 ,\generate_fir[3].fir_glob_inst_n_36 ,\generate_fir[3].fir_glob_inst_n_37 ,\generate_fir[3].fir_glob_inst_n_38 ,\generate_fir[3].fir_glob_inst_n_39 ,\generate_fir[3].fir_glob_inst_n_40 ,\generate_fir[3].fir_glob_inst_n_41 ,\generate_fir[3].fir_glob_inst_n_42 ,\generate_fir[3].fir_glob_inst_n_43 ,\generate_fir[3].fir_glob_inst_n_44 ,\generate_fir[3].fir_glob_inst_n_45 ,\generate_fir[3].fir_glob_inst_n_46 ,\generate_fir[3].fir_glob_inst_n_47 }),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[3].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_1),
        .sel0({sel0[3],sel0[1:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_33 \generate_fir[40].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_60 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[40].fir_glob_inst_n_3 ,\generate_fir[40].fir_glob_inst_n_4 ,\generate_fir[40].fir_glob_inst_n_5 ,\generate_fir[40].fir_glob_inst_n_6 ,\generate_fir[40].fir_glob_inst_n_7 ,\generate_fir[40].fir_glob_inst_n_8 ,\generate_fir[40].fir_glob_inst_n_9 ,\generate_fir[40].fir_glob_inst_n_10 ,\generate_fir[40].fir_glob_inst_n_11 ,\generate_fir[40].fir_glob_inst_n_12 ,\generate_fir[40].fir_glob_inst_n_13 ,\generate_fir[40].fir_glob_inst_n_14 ,\generate_fir[40].fir_glob_inst_n_15 ,\generate_fir[40].fir_glob_inst_n_16 ,\generate_fir[40].fir_glob_inst_n_17 ,\generate_fir[40].fir_glob_inst_n_18 ,\generate_fir[40].fir_glob_inst_n_19 ,\generate_fir[40].fir_glob_inst_n_20 ,\generate_fir[40].fir_glob_inst_n_21 ,\generate_fir[40].fir_glob_inst_n_22 ,\generate_fir[40].fir_glob_inst_n_23 ,\generate_fir[40].fir_glob_inst_n_24 ,\generate_fir[40].fir_glob_inst_n_25 ,\generate_fir[40].fir_glob_inst_n_26 ,\generate_fir[40].fir_glob_inst_n_27 ,\generate_fir[40].fir_glob_inst_n_28 ,\generate_fir[40].fir_glob_inst_n_29 ,\generate_fir[40].fir_glob_inst_n_30 }),
        .E(\result_s_reg[0]_38 ),
        .Q({\generate_fir[54].fir_glob_inst_n_5 ,\generate_fir[54].fir_glob_inst_n_6 ,\generate_fir[54].fir_glob_inst_n_7 ,\generate_fir[54].fir_glob_inst_n_8 ,\generate_fir[54].fir_glob_inst_n_9 ,\generate_fir[54].fir_glob_inst_n_10 ,\generate_fir[54].fir_glob_inst_n_11 ,\generate_fir[54].fir_glob_inst_n_12 ,\generate_fir[54].fir_glob_inst_n_13 ,\generate_fir[54].fir_glob_inst_n_14 ,\generate_fir[54].fir_glob_inst_n_15 ,\generate_fir[54].fir_glob_inst_n_16 ,\generate_fir[54].fir_glob_inst_n_17 ,\generate_fir[54].fir_glob_inst_n_18 ,\generate_fir[54].fir_glob_inst_n_19 ,\generate_fir[54].fir_glob_inst_n_20 ,\generate_fir[54].fir_glob_inst_n_21 ,\generate_fir[54].fir_glob_inst_n_22 ,\generate_fir[54].fir_glob_inst_n_23 ,\generate_fir[54].fir_glob_inst_n_24 ,\generate_fir[54].fir_glob_inst_n_25 ,\generate_fir[54].fir_glob_inst_n_26 ,\generate_fir[54].fir_glob_inst_n_27 ,\generate_fir[54].fir_glob_inst_n_28 ,\generate_fir[54].fir_glob_inst_n_29 ,\generate_fir[54].fir_glob_inst_n_30 ,\generate_fir[54].fir_glob_inst_n_31 ,\generate_fir[54].fir_glob_inst_n_32 }),
        .\bit_tab_s_reg[0] (\generate_fir[39].fir_glob_inst_n_0 ),
        .\coeff_s_reg[15] ({\generate_fir[40].fir_glob_inst_n_31 ,\generate_fir[40].fir_glob_inst_n_32 ,\generate_fir[40].fir_glob_inst_n_33 ,\generate_fir[40].fir_glob_inst_n_34 ,\generate_fir[40].fir_glob_inst_n_35 ,\generate_fir[40].fir_glob_inst_n_36 ,\generate_fir[40].fir_glob_inst_n_37 ,\generate_fir[40].fir_glob_inst_n_38 ,\generate_fir[40].fir_glob_inst_n_39 ,\generate_fir[40].fir_glob_inst_n_40 ,\generate_fir[40].fir_glob_inst_n_41 ,\generate_fir[40].fir_glob_inst_n_42 ,\generate_fir[40].fir_glob_inst_n_43 ,\generate_fir[40].fir_glob_inst_n_44 ,\generate_fir[40].fir_glob_inst_n_45 ,\generate_fir[40].fir_glob_inst_n_46 }),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[39]),
        .data_en_o_reg_1(\generate_fir[41].fir_glob_inst_n_3 ),
        .data_en_o_reg_10(\generate_fir[41].fir_glob_inst_n_11 ),
        .data_en_o_reg_11(\generate_fir[41].fir_glob_inst_n_12 ),
        .data_en_o_reg_12(\generate_fir[41].fir_glob_inst_n_13 ),
        .data_en_o_reg_13(\generate_fir[41].fir_glob_inst_n_14 ),
        .data_en_o_reg_14(\generate_fir[41].fir_glob_inst_n_15 ),
        .data_en_o_reg_15(\generate_fir[41].fir_glob_inst_n_16 ),
        .data_en_o_reg_16(\generate_fir[41].fir_glob_inst_n_17 ),
        .data_en_o_reg_17(\generate_fir[41].fir_glob_inst_n_18 ),
        .data_en_o_reg_18(\generate_fir[41].fir_glob_inst_n_19 ),
        .data_en_o_reg_19(\generate_fir[41].fir_glob_inst_n_20 ),
        .data_en_o_reg_2(\generate_fir[49].fir_glob_inst_n_3 ),
        .data_en_o_reg_20(\generate_fir[41].fir_glob_inst_n_21 ),
        .data_en_o_reg_21(\generate_fir[41].fir_glob_inst_n_22 ),
        .data_en_o_reg_22(\generate_fir[41].fir_glob_inst_n_23 ),
        .data_en_o_reg_23(\generate_fir[41].fir_glob_inst_n_24 ),
        .data_en_o_reg_24(\generate_fir[41].fir_glob_inst_n_25 ),
        .data_en_o_reg_25(\generate_fir[41].fir_glob_inst_n_26 ),
        .data_en_o_reg_26(\generate_fir[41].fir_glob_inst_n_27 ),
        .data_en_o_reg_27(\generate_fir[41].fir_glob_inst_n_28 ),
        .data_en_o_reg_28(\generate_fir[41].fir_glob_inst_n_29 ),
        .data_en_o_reg_29(\generate_fir[41].fir_glob_inst_n_30 ),
        .data_en_o_reg_3(\generate_fir[41].fir_glob_inst_n_4 ),
        .data_en_o_reg_30(\generate_fir[32].fir_glob_inst_n_31 ),
        .data_en_o_reg_31(\generate_fir[43].fir_glob_inst_n_3 ),
        .data_en_o_reg_4(\generate_fir[41].fir_glob_inst_n_5 ),
        .data_en_o_reg_5(\generate_fir[41].fir_glob_inst_n_6 ),
        .data_en_o_reg_6(\generate_fir[41].fir_glob_inst_n_7 ),
        .data_en_o_reg_7(\generate_fir[41].fir_glob_inst_n_8 ),
        .data_en_o_reg_8(\generate_fir[41].fir_glob_inst_n_9 ),
        .data_en_o_reg_9(\generate_fir[41].fir_glob_inst_n_10 ),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (\generate_fir[8].fir_glob_inst_n_30 ),
        .\data_out_s_reg[0]_1 (\generate_fir[22].fir_glob_inst_n_32 ),
        .\data_out_s_reg[0]_2 (\generate_fir[44].fir_glob_inst_n_30 ),
        .\data_out_s_reg[0]_3 (\generate_fir[32].fir_glob_inst_n_30 ),
        .\data_out_s_reg[0]_4 (\generate_fir[50].fir_glob_inst_n_4 ),
        .\data_out_s_reg[10]_0 (\generate_fir[8].fir_glob_inst_n_20 ),
        .\data_out_s_reg[10]_1 (\generate_fir[22].fir_glob_inst_n_22 ),
        .\data_out_s_reg[10]_2 (\generate_fir[44].fir_glob_inst_n_20 ),
        .\data_out_s_reg[10]_3 (\generate_fir[32].fir_glob_inst_n_20 ),
        .\data_out_s_reg[10]_4 (\generate_fir[50].fir_glob_inst_n_14 ),
        .\data_out_s_reg[11]_0 (\generate_fir[8].fir_glob_inst_n_19 ),
        .\data_out_s_reg[11]_1 (\generate_fir[22].fir_glob_inst_n_21 ),
        .\data_out_s_reg[11]_2 (\generate_fir[44].fir_glob_inst_n_19 ),
        .\data_out_s_reg[11]_3 (\generate_fir[32].fir_glob_inst_n_19 ),
        .\data_out_s_reg[11]_4 (\generate_fir[50].fir_glob_inst_n_15 ),
        .\data_out_s_reg[12]_0 (\generate_fir[8].fir_glob_inst_n_18 ),
        .\data_out_s_reg[12]_1 (\generate_fir[22].fir_glob_inst_n_20 ),
        .\data_out_s_reg[12]_2 (\generate_fir[44].fir_glob_inst_n_18 ),
        .\data_out_s_reg[12]_3 (\generate_fir[32].fir_glob_inst_n_18 ),
        .\data_out_s_reg[12]_4 (\generate_fir[50].fir_glob_inst_n_16 ),
        .\data_out_s_reg[13]_0 (\generate_fir[8].fir_glob_inst_n_17 ),
        .\data_out_s_reg[13]_1 (\generate_fir[22].fir_glob_inst_n_19 ),
        .\data_out_s_reg[13]_2 (\generate_fir[44].fir_glob_inst_n_17 ),
        .\data_out_s_reg[13]_3 (\generate_fir[32].fir_glob_inst_n_17 ),
        .\data_out_s_reg[13]_4 (\generate_fir[50].fir_glob_inst_n_17 ),
        .\data_out_s_reg[14]_0 (\generate_fir[8].fir_glob_inst_n_16 ),
        .\data_out_s_reg[14]_1 (\generate_fir[22].fir_glob_inst_n_18 ),
        .\data_out_s_reg[14]_2 (\generate_fir[44].fir_glob_inst_n_16 ),
        .\data_out_s_reg[14]_3 (\generate_fir[32].fir_glob_inst_n_16 ),
        .\data_out_s_reg[14]_4 (\generate_fir[50].fir_glob_inst_n_18 ),
        .\data_out_s_reg[15]_0 (\generate_fir[8].fir_glob_inst_n_15 ),
        .\data_out_s_reg[15]_1 (\generate_fir[22].fir_glob_inst_n_17 ),
        .\data_out_s_reg[15]_2 (\generate_fir[44].fir_glob_inst_n_15 ),
        .\data_out_s_reg[15]_3 (\generate_fir[32].fir_glob_inst_n_15 ),
        .\data_out_s_reg[15]_4 (\generate_fir[50].fir_glob_inst_n_19 ),
        .\data_out_s_reg[16]_0 (\generate_fir[8].fir_glob_inst_n_14 ),
        .\data_out_s_reg[16]_1 (\generate_fir[22].fir_glob_inst_n_16 ),
        .\data_out_s_reg[16]_2 (\generate_fir[44].fir_glob_inst_n_14 ),
        .\data_out_s_reg[16]_3 (\generate_fir[32].fir_glob_inst_n_14 ),
        .\data_out_s_reg[16]_4 (\generate_fir[50].fir_glob_inst_n_20 ),
        .\data_out_s_reg[17]_0 (\generate_fir[8].fir_glob_inst_n_13 ),
        .\data_out_s_reg[17]_1 (\generate_fir[22].fir_glob_inst_n_15 ),
        .\data_out_s_reg[17]_2 (\generate_fir[44].fir_glob_inst_n_13 ),
        .\data_out_s_reg[17]_3 (\generate_fir[32].fir_glob_inst_n_13 ),
        .\data_out_s_reg[17]_4 (\generate_fir[50].fir_glob_inst_n_21 ),
        .\data_out_s_reg[18]_0 (\generate_fir[8].fir_glob_inst_n_12 ),
        .\data_out_s_reg[18]_1 (\generate_fir[22].fir_glob_inst_n_14 ),
        .\data_out_s_reg[18]_2 (\generate_fir[44].fir_glob_inst_n_12 ),
        .\data_out_s_reg[18]_3 (\generate_fir[32].fir_glob_inst_n_12 ),
        .\data_out_s_reg[18]_4 (\generate_fir[50].fir_glob_inst_n_22 ),
        .\data_out_s_reg[19]_0 (\generate_fir[8].fir_glob_inst_n_11 ),
        .\data_out_s_reg[19]_1 (\generate_fir[22].fir_glob_inst_n_13 ),
        .\data_out_s_reg[19]_2 (\generate_fir[44].fir_glob_inst_n_11 ),
        .\data_out_s_reg[19]_3 (\generate_fir[32].fir_glob_inst_n_11 ),
        .\data_out_s_reg[19]_4 (\generate_fir[50].fir_glob_inst_n_23 ),
        .\data_out_s_reg[1]_0 (\generate_fir[8].fir_glob_inst_n_29 ),
        .\data_out_s_reg[1]_1 (\generate_fir[22].fir_glob_inst_n_31 ),
        .\data_out_s_reg[1]_2 (\generate_fir[44].fir_glob_inst_n_29 ),
        .\data_out_s_reg[1]_3 (\generate_fir[32].fir_glob_inst_n_29 ),
        .\data_out_s_reg[1]_4 (\generate_fir[50].fir_glob_inst_n_5 ),
        .\data_out_s_reg[20]_0 (\generate_fir[8].fir_glob_inst_n_10 ),
        .\data_out_s_reg[20]_1 (\generate_fir[22].fir_glob_inst_n_12 ),
        .\data_out_s_reg[20]_2 (\generate_fir[44].fir_glob_inst_n_10 ),
        .\data_out_s_reg[20]_3 (\generate_fir[32].fir_glob_inst_n_10 ),
        .\data_out_s_reg[20]_4 (\generate_fir[50].fir_glob_inst_n_24 ),
        .\data_out_s_reg[21]_0 (\generate_fir[8].fir_glob_inst_n_9 ),
        .\data_out_s_reg[21]_1 (\generate_fir[22].fir_glob_inst_n_11 ),
        .\data_out_s_reg[21]_2 (\generate_fir[44].fir_glob_inst_n_9 ),
        .\data_out_s_reg[21]_3 (\generate_fir[32].fir_glob_inst_n_9 ),
        .\data_out_s_reg[21]_4 (\generate_fir[50].fir_glob_inst_n_25 ),
        .\data_out_s_reg[22]_0 (\generate_fir[8].fir_glob_inst_n_8 ),
        .\data_out_s_reg[22]_1 (\generate_fir[22].fir_glob_inst_n_10 ),
        .\data_out_s_reg[22]_2 (\generate_fir[44].fir_glob_inst_n_8 ),
        .\data_out_s_reg[22]_3 (\generate_fir[32].fir_glob_inst_n_8 ),
        .\data_out_s_reg[22]_4 (\generate_fir[50].fir_glob_inst_n_26 ),
        .\data_out_s_reg[23]_0 (\generate_fir[8].fir_glob_inst_n_7 ),
        .\data_out_s_reg[23]_1 (\generate_fir[22].fir_glob_inst_n_9 ),
        .\data_out_s_reg[23]_2 (\generate_fir[44].fir_glob_inst_n_7 ),
        .\data_out_s_reg[23]_3 (\generate_fir[32].fir_glob_inst_n_7 ),
        .\data_out_s_reg[23]_4 (\generate_fir[50].fir_glob_inst_n_27 ),
        .\data_out_s_reg[24]_0 (\generate_fir[8].fir_glob_inst_n_6 ),
        .\data_out_s_reg[24]_1 (\generate_fir[22].fir_glob_inst_n_8 ),
        .\data_out_s_reg[24]_2 (\generate_fir[44].fir_glob_inst_n_6 ),
        .\data_out_s_reg[24]_3 (\generate_fir[32].fir_glob_inst_n_6 ),
        .\data_out_s_reg[24]_4 (\generate_fir[50].fir_glob_inst_n_28 ),
        .\data_out_s_reg[25]_0 (\generate_fir[8].fir_glob_inst_n_5 ),
        .\data_out_s_reg[25]_1 (\generate_fir[22].fir_glob_inst_n_7 ),
        .\data_out_s_reg[25]_2 (\generate_fir[44].fir_glob_inst_n_5 ),
        .\data_out_s_reg[25]_3 (\generate_fir[32].fir_glob_inst_n_5 ),
        .\data_out_s_reg[25]_4 (\generate_fir[50].fir_glob_inst_n_29 ),
        .\data_out_s_reg[26]_0 (\generate_fir[8].fir_glob_inst_n_4 ),
        .\data_out_s_reg[26]_1 (\generate_fir[22].fir_glob_inst_n_6 ),
        .\data_out_s_reg[26]_2 (\generate_fir[44].fir_glob_inst_n_4 ),
        .\data_out_s_reg[26]_3 (\generate_fir[32].fir_glob_inst_n_4 ),
        .\data_out_s_reg[26]_4 (\generate_fir[50].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[40].fir_glob_inst_n_47 ,\generate_fir[40].fir_glob_inst_n_48 ,\generate_fir[40].fir_glob_inst_n_49 ,\generate_fir[40].fir_glob_inst_n_50 ,\generate_fir[40].fir_glob_inst_n_51 ,\generate_fir[40].fir_glob_inst_n_52 ,\generate_fir[40].fir_glob_inst_n_53 ,\generate_fir[40].fir_glob_inst_n_54 ,\generate_fir[40].fir_glob_inst_n_55 ,\generate_fir[40].fir_glob_inst_n_56 ,\generate_fir[40].fir_glob_inst_n_57 ,\generate_fir[40].fir_glob_inst_n_58 ,\generate_fir[40].fir_glob_inst_n_59 ,\generate_fir[40].fir_glob_inst_n_60 ,\generate_fir[40].fir_glob_inst_n_61 ,\generate_fir[40].fir_glob_inst_n_62 ,\generate_fir[40].fir_glob_inst_n_63 ,\generate_fir[40].fir_glob_inst_n_64 ,\generate_fir[40].fir_glob_inst_n_65 ,\generate_fir[40].fir_glob_inst_n_66 ,\generate_fir[40].fir_glob_inst_n_67 ,\generate_fir[40].fir_glob_inst_n_68 ,\generate_fir[40].fir_glob_inst_n_69 ,\generate_fir[40].fir_glob_inst_n_70 ,\generate_fir[40].fir_glob_inst_n_71 ,\generate_fir[40].fir_glob_inst_n_72 ,\generate_fir[40].fir_glob_inst_n_73 ,\generate_fir[40].fir_glob_inst_n_74 }),
        .\data_out_s_reg[27]_1 (\generate_fir[8].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_2 (\generate_fir[22].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_3 (\generate_fir[44].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_4 (\generate_fir[32].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_5 (\generate_fir[50].fir_glob_inst_n_31 ),
        .\data_out_s_reg[2]_0 (\generate_fir[8].fir_glob_inst_n_28 ),
        .\data_out_s_reg[2]_1 (\generate_fir[22].fir_glob_inst_n_30 ),
        .\data_out_s_reg[2]_2 (\generate_fir[44].fir_glob_inst_n_28 ),
        .\data_out_s_reg[2]_3 (\generate_fir[32].fir_glob_inst_n_28 ),
        .\data_out_s_reg[2]_4 (\generate_fir[50].fir_glob_inst_n_6 ),
        .\data_out_s_reg[3]_0 (\generate_fir[8].fir_glob_inst_n_27 ),
        .\data_out_s_reg[3]_1 (\generate_fir[22].fir_glob_inst_n_29 ),
        .\data_out_s_reg[3]_2 (\generate_fir[44].fir_glob_inst_n_27 ),
        .\data_out_s_reg[3]_3 (\generate_fir[32].fir_glob_inst_n_27 ),
        .\data_out_s_reg[3]_4 (\generate_fir[50].fir_glob_inst_n_7 ),
        .\data_out_s_reg[4]_0 (\generate_fir[8].fir_glob_inst_n_26 ),
        .\data_out_s_reg[4]_1 (\generate_fir[22].fir_glob_inst_n_28 ),
        .\data_out_s_reg[4]_2 (\generate_fir[44].fir_glob_inst_n_26 ),
        .\data_out_s_reg[4]_3 (\generate_fir[32].fir_glob_inst_n_26 ),
        .\data_out_s_reg[4]_4 (\generate_fir[50].fir_glob_inst_n_8 ),
        .\data_out_s_reg[5]_0 (\generate_fir[8].fir_glob_inst_n_25 ),
        .\data_out_s_reg[5]_1 (\generate_fir[22].fir_glob_inst_n_27 ),
        .\data_out_s_reg[5]_2 (\generate_fir[44].fir_glob_inst_n_25 ),
        .\data_out_s_reg[5]_3 (\generate_fir[32].fir_glob_inst_n_25 ),
        .\data_out_s_reg[5]_4 (\generate_fir[50].fir_glob_inst_n_9 ),
        .\data_out_s_reg[6]_0 (\generate_fir[8].fir_glob_inst_n_24 ),
        .\data_out_s_reg[6]_1 (\generate_fir[22].fir_glob_inst_n_26 ),
        .\data_out_s_reg[6]_2 (\generate_fir[44].fir_glob_inst_n_24 ),
        .\data_out_s_reg[6]_3 (\generate_fir[32].fir_glob_inst_n_24 ),
        .\data_out_s_reg[6]_4 (\generate_fir[50].fir_glob_inst_n_10 ),
        .\data_out_s_reg[7]_0 (\generate_fir[8].fir_glob_inst_n_23 ),
        .\data_out_s_reg[7]_1 (\generate_fir[22].fir_glob_inst_n_25 ),
        .\data_out_s_reg[7]_2 (\generate_fir[44].fir_glob_inst_n_23 ),
        .\data_out_s_reg[7]_3 (\generate_fir[32].fir_glob_inst_n_23 ),
        .\data_out_s_reg[7]_4 (\generate_fir[50].fir_glob_inst_n_11 ),
        .\data_out_s_reg[8]_0 (\generate_fir[8].fir_glob_inst_n_22 ),
        .\data_out_s_reg[8]_1 (\generate_fir[22].fir_glob_inst_n_24 ),
        .\data_out_s_reg[8]_2 (\generate_fir[44].fir_glob_inst_n_22 ),
        .\data_out_s_reg[8]_3 (\generate_fir[32].fir_glob_inst_n_22 ),
        .\data_out_s_reg[8]_4 (\generate_fir[50].fir_glob_inst_n_12 ),
        .\data_out_s_reg[9]_0 (\generate_fir[8].fir_glob_inst_n_21 ),
        .\data_out_s_reg[9]_1 (\generate_fir[22].fir_glob_inst_n_23 ),
        .\data_out_s_reg[9]_2 (\generate_fir[44].fir_glob_inst_n_21 ),
        .\data_out_s_reg[9]_3 (\generate_fir[32].fir_glob_inst_n_21 ),
        .\data_out_s_reg[9]_4 (\generate_fir[50].fir_glob_inst_n_13 ),
        .\data_tab_s_reg[0][15] ({\generate_fir[39].fir_glob_inst_n_3 ,\generate_fir[39].fir_glob_inst_n_4 ,\generate_fir[39].fir_glob_inst_n_5 ,\generate_fir[39].fir_glob_inst_n_6 ,\generate_fir[39].fir_glob_inst_n_7 ,\generate_fir[39].fir_glob_inst_n_8 ,\generate_fir[39].fir_glob_inst_n_9 ,\generate_fir[39].fir_glob_inst_n_10 ,\generate_fir[39].fir_glob_inst_n_11 ,\generate_fir[39].fir_glob_inst_n_12 ,\generate_fir[39].fir_glob_inst_n_13 ,\generate_fir[39].fir_glob_inst_n_14 ,\generate_fir[39].fir_glob_inst_n_15 ,\generate_fir[39].fir_glob_inst_n_16 ,\generate_fir[39].fir_glob_inst_n_17 ,\generate_fir[39].fir_glob_inst_n_18 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[40].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_38),
        .sel0({sel0[53],sel0[40],sel0[38:35]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_34 \generate_fir[41].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_59 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[40].fir_glob_inst_n_31 ,\generate_fir[40].fir_glob_inst_n_32 ,\generate_fir[40].fir_glob_inst_n_33 ,\generate_fir[40].fir_glob_inst_n_34 ,\generate_fir[40].fir_glob_inst_n_35 ,\generate_fir[40].fir_glob_inst_n_36 ,\generate_fir[40].fir_glob_inst_n_37 ,\generate_fir[40].fir_glob_inst_n_38 ,\generate_fir[40].fir_glob_inst_n_39 ,\generate_fir[40].fir_glob_inst_n_40 ,\generate_fir[40].fir_glob_inst_n_41 ,\generate_fir[40].fir_glob_inst_n_42 ,\generate_fir[40].fir_glob_inst_n_43 ,\generate_fir[40].fir_glob_inst_n_44 ,\generate_fir[40].fir_glob_inst_n_45 ,\generate_fir[40].fir_glob_inst_n_46 }),
        .E(\result_s_reg[0]_39 ),
        .Q({\generate_fir[41].fir_glob_inst_n_32 ,\generate_fir[41].fir_glob_inst_n_33 ,\generate_fir[41].fir_glob_inst_n_34 ,\generate_fir[41].fir_glob_inst_n_35 ,\generate_fir[41].fir_glob_inst_n_36 ,\generate_fir[41].fir_glob_inst_n_37 ,\generate_fir[41].fir_glob_inst_n_38 ,\generate_fir[41].fir_glob_inst_n_39 ,\generate_fir[41].fir_glob_inst_n_40 ,\generate_fir[41].fir_glob_inst_n_41 ,\generate_fir[41].fir_glob_inst_n_42 ,\generate_fir[41].fir_glob_inst_n_43 ,\generate_fir[41].fir_glob_inst_n_44 ,\generate_fir[41].fir_glob_inst_n_45 ,\generate_fir[41].fir_glob_inst_n_46 ,\generate_fir[41].fir_glob_inst_n_47 }),
        .\bit_tab_s_reg[0] (\generate_fir[40].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[41].fir_glob_inst_n_31 ),
        .data_en_o_reg_1({sel0[39:38],sel0[35:34]}),
        .data_en_o_reg_2(\generate_fir[43].fir_glob_inst_n_3 ),
        .data_en_o_reg_3(\generate_fir[38].fir_glob_inst_n_4 ),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (\generate_fir[41].fir_glob_inst_n_30 ),
        .\data_out_s_reg[0]_1 (\generate_fir[38].fir_glob_inst_n_5 ),
        .\data_out_s_reg[10]_0 (\generate_fir[41].fir_glob_inst_n_20 ),
        .\data_out_s_reg[10]_1 (\generate_fir[38].fir_glob_inst_n_15 ),
        .\data_out_s_reg[11]_0 (\generate_fir[41].fir_glob_inst_n_19 ),
        .\data_out_s_reg[11]_1 (\generate_fir[38].fir_glob_inst_n_16 ),
        .\data_out_s_reg[12]_0 (\generate_fir[41].fir_glob_inst_n_18 ),
        .\data_out_s_reg[12]_1 (\generate_fir[38].fir_glob_inst_n_17 ),
        .\data_out_s_reg[13]_0 (\generate_fir[41].fir_glob_inst_n_17 ),
        .\data_out_s_reg[13]_1 (\generate_fir[38].fir_glob_inst_n_18 ),
        .\data_out_s_reg[14]_0 (\generate_fir[41].fir_glob_inst_n_16 ),
        .\data_out_s_reg[14]_1 (\generate_fir[38].fir_glob_inst_n_19 ),
        .\data_out_s_reg[15]_0 (\generate_fir[41].fir_glob_inst_n_15 ),
        .\data_out_s_reg[15]_1 (\generate_fir[38].fir_glob_inst_n_20 ),
        .\data_out_s_reg[16]_0 (\generate_fir[41].fir_glob_inst_n_14 ),
        .\data_out_s_reg[16]_1 (\generate_fir[38].fir_glob_inst_n_21 ),
        .\data_out_s_reg[17]_0 (\generate_fir[41].fir_glob_inst_n_13 ),
        .\data_out_s_reg[17]_1 (\generate_fir[38].fir_glob_inst_n_22 ),
        .\data_out_s_reg[18]_0 (\generate_fir[41].fir_glob_inst_n_12 ),
        .\data_out_s_reg[18]_1 (\generate_fir[38].fir_glob_inst_n_23 ),
        .\data_out_s_reg[19]_0 (\generate_fir[41].fir_glob_inst_n_11 ),
        .\data_out_s_reg[19]_1 (\generate_fir[38].fir_glob_inst_n_24 ),
        .\data_out_s_reg[1]_0 (\generate_fir[41].fir_glob_inst_n_29 ),
        .\data_out_s_reg[1]_1 (\generate_fir[38].fir_glob_inst_n_6 ),
        .\data_out_s_reg[20]_0 (\generate_fir[41].fir_glob_inst_n_10 ),
        .\data_out_s_reg[20]_1 (\generate_fir[38].fir_glob_inst_n_25 ),
        .\data_out_s_reg[21]_0 (\generate_fir[41].fir_glob_inst_n_9 ),
        .\data_out_s_reg[21]_1 (\generate_fir[38].fir_glob_inst_n_26 ),
        .\data_out_s_reg[22]_0 (\generate_fir[41].fir_glob_inst_n_8 ),
        .\data_out_s_reg[22]_1 (\generate_fir[38].fir_glob_inst_n_27 ),
        .\data_out_s_reg[23]_0 (\generate_fir[41].fir_glob_inst_n_7 ),
        .\data_out_s_reg[23]_1 (\generate_fir[38].fir_glob_inst_n_28 ),
        .\data_out_s_reg[24]_0 (\generate_fir[41].fir_glob_inst_n_6 ),
        .\data_out_s_reg[24]_1 (\generate_fir[38].fir_glob_inst_n_29 ),
        .\data_out_s_reg[25]_0 (\generate_fir[41].fir_glob_inst_n_5 ),
        .\data_out_s_reg[25]_1 (\generate_fir[38].fir_glob_inst_n_30 ),
        .\data_out_s_reg[26]_0 (\generate_fir[41].fir_glob_inst_n_4 ),
        .\data_out_s_reg[26]_1 (\generate_fir[38].fir_glob_inst_n_31 ),
        .\data_out_s_reg[27]_0 (\generate_fir[41].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_1 (\generate_fir[38].fir_glob_inst_n_32 ),
        .\data_out_s_reg[27]_2 ({\generate_fir[39].fir_glob_inst_n_19 ,\generate_fir[39].fir_glob_inst_n_20 ,\generate_fir[39].fir_glob_inst_n_21 ,\generate_fir[39].fir_glob_inst_n_22 ,\generate_fir[39].fir_glob_inst_n_23 ,\generate_fir[39].fir_glob_inst_n_24 ,\generate_fir[39].fir_glob_inst_n_25 ,\generate_fir[39].fir_glob_inst_n_26 ,\generate_fir[39].fir_glob_inst_n_27 ,\generate_fir[39].fir_glob_inst_n_28 ,\generate_fir[39].fir_glob_inst_n_29 ,\generate_fir[39].fir_glob_inst_n_30 ,\generate_fir[39].fir_glob_inst_n_31 ,\generate_fir[39].fir_glob_inst_n_32 ,\generate_fir[39].fir_glob_inst_n_33 ,\generate_fir[39].fir_glob_inst_n_34 ,\generate_fir[39].fir_glob_inst_n_35 ,\generate_fir[39].fir_glob_inst_n_36 ,\generate_fir[39].fir_glob_inst_n_37 ,\generate_fir[39].fir_glob_inst_n_38 ,\generate_fir[39].fir_glob_inst_n_39 ,\generate_fir[39].fir_glob_inst_n_40 ,\generate_fir[39].fir_glob_inst_n_41 ,\generate_fir[39].fir_glob_inst_n_42 ,\generate_fir[39].fir_glob_inst_n_43 ,\generate_fir[39].fir_glob_inst_n_44 ,\generate_fir[39].fir_glob_inst_n_45 ,\generate_fir[39].fir_glob_inst_n_46 }),
        .\data_out_s_reg[27]_3 ({\generate_fir[40].fir_glob_inst_n_47 ,\generate_fir[40].fir_glob_inst_n_48 ,\generate_fir[40].fir_glob_inst_n_49 ,\generate_fir[40].fir_glob_inst_n_50 ,\generate_fir[40].fir_glob_inst_n_51 ,\generate_fir[40].fir_glob_inst_n_52 ,\generate_fir[40].fir_glob_inst_n_53 ,\generate_fir[40].fir_glob_inst_n_54 ,\generate_fir[40].fir_glob_inst_n_55 ,\generate_fir[40].fir_glob_inst_n_56 ,\generate_fir[40].fir_glob_inst_n_57 ,\generate_fir[40].fir_glob_inst_n_58 ,\generate_fir[40].fir_glob_inst_n_59 ,\generate_fir[40].fir_glob_inst_n_60 ,\generate_fir[40].fir_glob_inst_n_61 ,\generate_fir[40].fir_glob_inst_n_62 ,\generate_fir[40].fir_glob_inst_n_63 ,\generate_fir[40].fir_glob_inst_n_64 ,\generate_fir[40].fir_glob_inst_n_65 ,\generate_fir[40].fir_glob_inst_n_66 ,\generate_fir[40].fir_glob_inst_n_67 ,\generate_fir[40].fir_glob_inst_n_68 ,\generate_fir[40].fir_glob_inst_n_69 ,\generate_fir[40].fir_glob_inst_n_70 ,\generate_fir[40].fir_glob_inst_n_71 ,\generate_fir[40].fir_glob_inst_n_72 ,\generate_fir[40].fir_glob_inst_n_73 ,\generate_fir[40].fir_glob_inst_n_74 }),
        .\data_out_s_reg[2]_0 (\generate_fir[41].fir_glob_inst_n_28 ),
        .\data_out_s_reg[2]_1 (\generate_fir[38].fir_glob_inst_n_7 ),
        .\data_out_s_reg[3]_0 (\generate_fir[41].fir_glob_inst_n_27 ),
        .\data_out_s_reg[3]_1 (\generate_fir[38].fir_glob_inst_n_8 ),
        .\data_out_s_reg[4]_0 (\generate_fir[41].fir_glob_inst_n_26 ),
        .\data_out_s_reg[4]_1 (\generate_fir[38].fir_glob_inst_n_9 ),
        .\data_out_s_reg[5]_0 (\generate_fir[41].fir_glob_inst_n_25 ),
        .\data_out_s_reg[5]_1 (\generate_fir[38].fir_glob_inst_n_10 ),
        .\data_out_s_reg[6]_0 (\generate_fir[41].fir_glob_inst_n_24 ),
        .\data_out_s_reg[6]_1 (\generate_fir[38].fir_glob_inst_n_11 ),
        .\data_out_s_reg[7]_0 (\generate_fir[41].fir_glob_inst_n_23 ),
        .\data_out_s_reg[7]_1 (\generate_fir[38].fir_glob_inst_n_12 ),
        .\data_out_s_reg[8]_0 (\generate_fir[41].fir_glob_inst_n_22 ),
        .\data_out_s_reg[8]_1 (\generate_fir[38].fir_glob_inst_n_13 ),
        .\data_out_s_reg[9]_0 (\generate_fir[41].fir_glob_inst_n_21 ),
        .\data_out_s_reg[9]_1 (\generate_fir[38].fir_glob_inst_n_14 ),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[41].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_39),
        .sel0(sel0[40]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_35 \generate_fir[42].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_58 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[41].fir_glob_inst_n_32 ,\generate_fir[41].fir_glob_inst_n_33 ,\generate_fir[41].fir_glob_inst_n_34 ,\generate_fir[41].fir_glob_inst_n_35 ,\generate_fir[41].fir_glob_inst_n_36 ,\generate_fir[41].fir_glob_inst_n_37 ,\generate_fir[41].fir_glob_inst_n_38 ,\generate_fir[41].fir_glob_inst_n_39 ,\generate_fir[41].fir_glob_inst_n_40 ,\generate_fir[41].fir_glob_inst_n_41 ,\generate_fir[41].fir_glob_inst_n_42 ,\generate_fir[41].fir_glob_inst_n_43 ,\generate_fir[41].fir_glob_inst_n_44 ,\generate_fir[41].fir_glob_inst_n_45 ,\generate_fir[41].fir_glob_inst_n_46 ,\generate_fir[41].fir_glob_inst_n_47 }),
        .E(\result_s_reg[0]_40 ),
        .Q({\generate_fir[42].fir_glob_inst_n_4 ,\generate_fir[42].fir_glob_inst_n_5 ,\generate_fir[42].fir_glob_inst_n_6 ,\generate_fir[42].fir_glob_inst_n_7 ,\generate_fir[42].fir_glob_inst_n_8 ,\generate_fir[42].fir_glob_inst_n_9 ,\generate_fir[42].fir_glob_inst_n_10 ,\generate_fir[42].fir_glob_inst_n_11 ,\generate_fir[42].fir_glob_inst_n_12 ,\generate_fir[42].fir_glob_inst_n_13 ,\generate_fir[42].fir_glob_inst_n_14 ,\generate_fir[42].fir_glob_inst_n_15 ,\generate_fir[42].fir_glob_inst_n_16 ,\generate_fir[42].fir_glob_inst_n_17 ,\generate_fir[42].fir_glob_inst_n_18 ,\generate_fir[42].fir_glob_inst_n_19 }),
        .\bit_tab_s_reg[0] (\generate_fir[41].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[42].fir_glob_inst_n_3 ),
        .data_en_o_reg_1(sel0[47:42]),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[42].fir_glob_inst_n_20 ,\generate_fir[42].fir_glob_inst_n_21 ,\generate_fir[42].fir_glob_inst_n_22 ,\generate_fir[42].fir_glob_inst_n_23 ,\generate_fir[42].fir_glob_inst_n_24 ,\generate_fir[42].fir_glob_inst_n_25 ,\generate_fir[42].fir_glob_inst_n_26 ,\generate_fir[42].fir_glob_inst_n_27 ,\generate_fir[42].fir_glob_inst_n_28 ,\generate_fir[42].fir_glob_inst_n_29 ,\generate_fir[42].fir_glob_inst_n_30 ,\generate_fir[42].fir_glob_inst_n_31 ,\generate_fir[42].fir_glob_inst_n_32 ,\generate_fir[42].fir_glob_inst_n_33 ,\generate_fir[42].fir_glob_inst_n_34 ,\generate_fir[42].fir_glob_inst_n_35 ,\generate_fir[42].fir_glob_inst_n_36 ,\generate_fir[42].fir_glob_inst_n_37 ,\generate_fir[42].fir_glob_inst_n_38 ,\generate_fir[42].fir_glob_inst_n_39 ,\generate_fir[42].fir_glob_inst_n_40 ,\generate_fir[42].fir_glob_inst_n_41 ,\generate_fir[42].fir_glob_inst_n_42 ,\generate_fir[42].fir_glob_inst_n_43 ,\generate_fir[42].fir_glob_inst_n_44 ,\generate_fir[42].fir_glob_inst_n_45 ,\generate_fir[42].fir_glob_inst_n_46 ,\generate_fir[42].fir_glob_inst_n_47 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[42].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_40),
        .sel0(sel0[41]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_36 \generate_fir[43].fir_glob_inst 
       (.CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[42].fir_glob_inst_n_4 ,\generate_fir[42].fir_glob_inst_n_5 ,\generate_fir[42].fir_glob_inst_n_6 ,\generate_fir[42].fir_glob_inst_n_7 ,\generate_fir[42].fir_glob_inst_n_8 ,\generate_fir[42].fir_glob_inst_n_9 ,\generate_fir[42].fir_glob_inst_n_10 ,\generate_fir[42].fir_glob_inst_n_11 ,\generate_fir[42].fir_glob_inst_n_12 ,\generate_fir[42].fir_glob_inst_n_13 ,\generate_fir[42].fir_glob_inst_n_14 ,\generate_fir[42].fir_glob_inst_n_15 ,\generate_fir[42].fir_glob_inst_n_16 ,\generate_fir[42].fir_glob_inst_n_17 ,\generate_fir[42].fir_glob_inst_n_18 ,\generate_fir[42].fir_glob_inst_n_19 }),
        .E(\result_s_reg[0]_41 ),
        .Q({\generate_fir[43].fir_glob_inst_n_5 ,\generate_fir[43].fir_glob_inst_n_6 ,\generate_fir[43].fir_glob_inst_n_7 ,\generate_fir[43].fir_glob_inst_n_8 ,\generate_fir[43].fir_glob_inst_n_9 ,\generate_fir[43].fir_glob_inst_n_10 ,\generate_fir[43].fir_glob_inst_n_11 ,\generate_fir[43].fir_glob_inst_n_12 ,\generate_fir[43].fir_glob_inst_n_13 ,\generate_fir[43].fir_glob_inst_n_14 ,\generate_fir[43].fir_glob_inst_n_15 ,\generate_fir[43].fir_glob_inst_n_16 ,\generate_fir[43].fir_glob_inst_n_17 ,\generate_fir[43].fir_glob_inst_n_18 ,\generate_fir[43].fir_glob_inst_n_19 ,\generate_fir[43].fir_glob_inst_n_20 }),
        .\bit_tab_s_reg[0] (\generate_fir[42].fir_glob_inst_n_0 ),
        .\data3_s_reg[12]_rep__0 ({\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .\data3_s_reg[13]_rep__4 (\generate_fir[0].fir_glob_inst_n_53 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[38].fir_glob_inst_n_3 ),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (sel0[42]),
        .\data_out_s_reg[0]_1 (\generate_fir[43].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 (\generate_fir[43].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[43].fir_glob_inst_n_21 ,\generate_fir[43].fir_glob_inst_n_22 ,\generate_fir[43].fir_glob_inst_n_23 ,\generate_fir[43].fir_glob_inst_n_24 ,\generate_fir[43].fir_glob_inst_n_25 ,\generate_fir[43].fir_glob_inst_n_26 ,\generate_fir[43].fir_glob_inst_n_27 ,\generate_fir[43].fir_glob_inst_n_28 ,\generate_fir[43].fir_glob_inst_n_29 ,\generate_fir[43].fir_glob_inst_n_30 ,\generate_fir[43].fir_glob_inst_n_31 ,\generate_fir[43].fir_glob_inst_n_32 ,\generate_fir[43].fir_glob_inst_n_33 ,\generate_fir[43].fir_glob_inst_n_34 ,\generate_fir[43].fir_glob_inst_n_35 ,\generate_fir[43].fir_glob_inst_n_36 ,\generate_fir[43].fir_glob_inst_n_37 ,\generate_fir[43].fir_glob_inst_n_38 ,\generate_fir[43].fir_glob_inst_n_39 ,\generate_fir[43].fir_glob_inst_n_40 ,\generate_fir[43].fir_glob_inst_n_41 ,\generate_fir[43].fir_glob_inst_n_42 ,\generate_fir[43].fir_glob_inst_n_43 ,\generate_fir[43].fir_glob_inst_n_44 ,\generate_fir[43].fir_glob_inst_n_45 ,\generate_fir[43].fir_glob_inst_n_46 ,\generate_fir[43].fir_glob_inst_n_47 ,\generate_fir[43].fir_glob_inst_n_48 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[43].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_41),
        .sel0({sel0[47:43],sel0[41:40]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_37 \generate_fir[44].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_58 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[43].fir_glob_inst_n_5 ,\generate_fir[43].fir_glob_inst_n_6 ,\generate_fir[43].fir_glob_inst_n_7 ,\generate_fir[43].fir_glob_inst_n_8 ,\generate_fir[43].fir_glob_inst_n_9 ,\generate_fir[43].fir_glob_inst_n_10 ,\generate_fir[43].fir_glob_inst_n_11 ,\generate_fir[43].fir_glob_inst_n_12 ,\generate_fir[43].fir_glob_inst_n_13 ,\generate_fir[43].fir_glob_inst_n_14 ,\generate_fir[43].fir_glob_inst_n_15 ,\generate_fir[43].fir_glob_inst_n_16 ,\generate_fir[43].fir_glob_inst_n_17 ,\generate_fir[43].fir_glob_inst_n_18 ,\generate_fir[43].fir_glob_inst_n_19 ,\generate_fir[43].fir_glob_inst_n_20 }),
        .E(\result_s_reg[0]_42 ),
        .Q({\generate_fir[44].fir_glob_inst_n_31 ,\generate_fir[44].fir_glob_inst_n_32 ,\generate_fir[44].fir_glob_inst_n_33 ,\generate_fir[44].fir_glob_inst_n_34 ,\generate_fir[44].fir_glob_inst_n_35 ,\generate_fir[44].fir_glob_inst_n_36 ,\generate_fir[44].fir_glob_inst_n_37 ,\generate_fir[44].fir_glob_inst_n_38 ,\generate_fir[44].fir_glob_inst_n_39 ,\generate_fir[44].fir_glob_inst_n_40 ,\generate_fir[44].fir_glob_inst_n_41 ,\generate_fir[44].fir_glob_inst_n_42 ,\generate_fir[44].fir_glob_inst_n_43 ,\generate_fir[44].fir_glob_inst_n_44 ,\generate_fir[44].fir_glob_inst_n_45 ,\generate_fir[44].fir_glob_inst_n_46 }),
        .\bit_tab_s_reg[0] (\generate_fir[43].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[42:41]),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (\generate_fir[44].fir_glob_inst_n_30 ),
        .\data_out_s_reg[10]_0 (\generate_fir[44].fir_glob_inst_n_20 ),
        .\data_out_s_reg[11]_0 (\generate_fir[44].fir_glob_inst_n_19 ),
        .\data_out_s_reg[12]_0 (\generate_fir[44].fir_glob_inst_n_18 ),
        .\data_out_s_reg[13]_0 (\generate_fir[44].fir_glob_inst_n_17 ),
        .\data_out_s_reg[14]_0 (\generate_fir[44].fir_glob_inst_n_16 ),
        .\data_out_s_reg[15]_0 (\generate_fir[44].fir_glob_inst_n_15 ),
        .\data_out_s_reg[16]_0 (\generate_fir[44].fir_glob_inst_n_14 ),
        .\data_out_s_reg[17]_0 (\generate_fir[44].fir_glob_inst_n_13 ),
        .\data_out_s_reg[18]_0 (\generate_fir[44].fir_glob_inst_n_12 ),
        .\data_out_s_reg[19]_0 (\generate_fir[44].fir_glob_inst_n_11 ),
        .\data_out_s_reg[1]_0 (\generate_fir[44].fir_glob_inst_n_29 ),
        .\data_out_s_reg[20]_0 (\generate_fir[44].fir_glob_inst_n_10 ),
        .\data_out_s_reg[21]_0 (\generate_fir[44].fir_glob_inst_n_9 ),
        .\data_out_s_reg[22]_0 (\generate_fir[44].fir_glob_inst_n_8 ),
        .\data_out_s_reg[23]_0 (\generate_fir[44].fir_glob_inst_n_7 ),
        .\data_out_s_reg[24]_0 (\generate_fir[44].fir_glob_inst_n_6 ),
        .\data_out_s_reg[25]_0 (\generate_fir[44].fir_glob_inst_n_5 ),
        .\data_out_s_reg[26]_0 (\generate_fir[44].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 (\generate_fir[44].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[42].fir_glob_inst_n_20 ,\generate_fir[42].fir_glob_inst_n_21 ,\generate_fir[42].fir_glob_inst_n_22 ,\generate_fir[42].fir_glob_inst_n_23 ,\generate_fir[42].fir_glob_inst_n_24 ,\generate_fir[42].fir_glob_inst_n_25 ,\generate_fir[42].fir_glob_inst_n_26 ,\generate_fir[42].fir_glob_inst_n_27 ,\generate_fir[42].fir_glob_inst_n_28 ,\generate_fir[42].fir_glob_inst_n_29 ,\generate_fir[42].fir_glob_inst_n_30 ,\generate_fir[42].fir_glob_inst_n_31 ,\generate_fir[42].fir_glob_inst_n_32 ,\generate_fir[42].fir_glob_inst_n_33 ,\generate_fir[42].fir_glob_inst_n_34 ,\generate_fir[42].fir_glob_inst_n_35 ,\generate_fir[42].fir_glob_inst_n_36 ,\generate_fir[42].fir_glob_inst_n_37 ,\generate_fir[42].fir_glob_inst_n_38 ,\generate_fir[42].fir_glob_inst_n_39 ,\generate_fir[42].fir_glob_inst_n_40 ,\generate_fir[42].fir_glob_inst_n_41 ,\generate_fir[42].fir_glob_inst_n_42 ,\generate_fir[42].fir_glob_inst_n_43 ,\generate_fir[42].fir_glob_inst_n_44 ,\generate_fir[42].fir_glob_inst_n_45 ,\generate_fir[42].fir_glob_inst_n_46 ,\generate_fir[42].fir_glob_inst_n_47 }),
        .\data_out_s_reg[27]_2 ({\generate_fir[43].fir_glob_inst_n_21 ,\generate_fir[43].fir_glob_inst_n_22 ,\generate_fir[43].fir_glob_inst_n_23 ,\generate_fir[43].fir_glob_inst_n_24 ,\generate_fir[43].fir_glob_inst_n_25 ,\generate_fir[43].fir_glob_inst_n_26 ,\generate_fir[43].fir_glob_inst_n_27 ,\generate_fir[43].fir_glob_inst_n_28 ,\generate_fir[43].fir_glob_inst_n_29 ,\generate_fir[43].fir_glob_inst_n_30 ,\generate_fir[43].fir_glob_inst_n_31 ,\generate_fir[43].fir_glob_inst_n_32 ,\generate_fir[43].fir_glob_inst_n_33 ,\generate_fir[43].fir_glob_inst_n_34 ,\generate_fir[43].fir_glob_inst_n_35 ,\generate_fir[43].fir_glob_inst_n_36 ,\generate_fir[43].fir_glob_inst_n_37 ,\generate_fir[43].fir_glob_inst_n_38 ,\generate_fir[43].fir_glob_inst_n_39 ,\generate_fir[43].fir_glob_inst_n_40 ,\generate_fir[43].fir_glob_inst_n_41 ,\generate_fir[43].fir_glob_inst_n_42 ,\generate_fir[43].fir_glob_inst_n_43 ,\generate_fir[43].fir_glob_inst_n_44 ,\generate_fir[43].fir_glob_inst_n_45 ,\generate_fir[43].fir_glob_inst_n_46 ,\generate_fir[43].fir_glob_inst_n_47 ,\generate_fir[43].fir_glob_inst_n_48 }),
        .\data_out_s_reg[2]_0 (\generate_fir[44].fir_glob_inst_n_28 ),
        .\data_out_s_reg[3]_0 (\generate_fir[44].fir_glob_inst_n_27 ),
        .\data_out_s_reg[4]_0 (\generate_fir[44].fir_glob_inst_n_26 ),
        .\data_out_s_reg[5]_0 (\generate_fir[44].fir_glob_inst_n_25 ),
        .\data_out_s_reg[6]_0 (\generate_fir[44].fir_glob_inst_n_24 ),
        .\data_out_s_reg[7]_0 (\generate_fir[44].fir_glob_inst_n_23 ),
        .\data_out_s_reg[8]_0 (\generate_fir[44].fir_glob_inst_n_22 ),
        .\data_out_s_reg[9]_0 (\generate_fir[44].fir_glob_inst_n_21 ),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[44].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_42),
        .sel0(sel0[43]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_38 \generate_fir[45].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_54 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[44].fir_glob_inst_n_31 ,\generate_fir[44].fir_glob_inst_n_32 ,\generate_fir[44].fir_glob_inst_n_33 ,\generate_fir[44].fir_glob_inst_n_34 ,\generate_fir[44].fir_glob_inst_n_35 ,\generate_fir[44].fir_glob_inst_n_36 ,\generate_fir[44].fir_glob_inst_n_37 ,\generate_fir[44].fir_glob_inst_n_38 ,\generate_fir[44].fir_glob_inst_n_39 ,\generate_fir[44].fir_glob_inst_n_40 ,\generate_fir[44].fir_glob_inst_n_41 ,\generate_fir[44].fir_glob_inst_n_42 ,\generate_fir[44].fir_glob_inst_n_43 ,\generate_fir[44].fir_glob_inst_n_44 ,\generate_fir[44].fir_glob_inst_n_45 ,\generate_fir[44].fir_glob_inst_n_46 }),
        .E(\result_s_reg[0]_43 ),
        .Q({\generate_fir[45].fir_glob_inst_n_3 ,\generate_fir[45].fir_glob_inst_n_4 ,\generate_fir[45].fir_glob_inst_n_5 ,\generate_fir[45].fir_glob_inst_n_6 ,\generate_fir[45].fir_glob_inst_n_7 ,\generate_fir[45].fir_glob_inst_n_8 ,\generate_fir[45].fir_glob_inst_n_9 ,\generate_fir[45].fir_glob_inst_n_10 ,\generate_fir[45].fir_glob_inst_n_11 ,\generate_fir[45].fir_glob_inst_n_12 ,\generate_fir[45].fir_glob_inst_n_13 ,\generate_fir[45].fir_glob_inst_n_14 ,\generate_fir[45].fir_glob_inst_n_15 ,\generate_fir[45].fir_glob_inst_n_16 ,\generate_fir[45].fir_glob_inst_n_17 ,\generate_fir[45].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[44].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[45].fir_glob_inst_n_19 ,\generate_fir[45].fir_glob_inst_n_20 ,\generate_fir[45].fir_glob_inst_n_21 ,\generate_fir[45].fir_glob_inst_n_22 ,\generate_fir[45].fir_glob_inst_n_23 ,\generate_fir[45].fir_glob_inst_n_24 ,\generate_fir[45].fir_glob_inst_n_25 ,\generate_fir[45].fir_glob_inst_n_26 ,\generate_fir[45].fir_glob_inst_n_27 ,\generate_fir[45].fir_glob_inst_n_28 ,\generate_fir[45].fir_glob_inst_n_29 ,\generate_fir[45].fir_glob_inst_n_30 ,\generate_fir[45].fir_glob_inst_n_31 ,\generate_fir[45].fir_glob_inst_n_32 ,\generate_fir[45].fir_glob_inst_n_33 ,\generate_fir[45].fir_glob_inst_n_34 ,\generate_fir[45].fir_glob_inst_n_35 ,\generate_fir[45].fir_glob_inst_n_36 ,\generate_fir[45].fir_glob_inst_n_37 ,\generate_fir[45].fir_glob_inst_n_38 ,\generate_fir[45].fir_glob_inst_n_39 ,\generate_fir[45].fir_glob_inst_n_40 ,\generate_fir[45].fir_glob_inst_n_41 ,\generate_fir[45].fir_glob_inst_n_42 ,\generate_fir[45].fir_glob_inst_n_43 ,\generate_fir[45].fir_glob_inst_n_44 ,\generate_fir[45].fir_glob_inst_n_45 ,\generate_fir[45].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[45].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_43),
        .sel0(sel0[44]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_39 \generate_fir[46].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_55 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[45].fir_glob_inst_n_3 ,\generate_fir[45].fir_glob_inst_n_4 ,\generate_fir[45].fir_glob_inst_n_5 ,\generate_fir[45].fir_glob_inst_n_6 ,\generate_fir[45].fir_glob_inst_n_7 ,\generate_fir[45].fir_glob_inst_n_8 ,\generate_fir[45].fir_glob_inst_n_9 ,\generate_fir[45].fir_glob_inst_n_10 ,\generate_fir[45].fir_glob_inst_n_11 ,\generate_fir[45].fir_glob_inst_n_12 ,\generate_fir[45].fir_glob_inst_n_13 ,\generate_fir[45].fir_glob_inst_n_14 ,\generate_fir[45].fir_glob_inst_n_15 ,\generate_fir[45].fir_glob_inst_n_16 ,\generate_fir[45].fir_glob_inst_n_17 ,\generate_fir[45].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_44 ),
        .Q({\generate_fir[46].fir_glob_inst_n_3 ,\generate_fir[46].fir_glob_inst_n_4 ,\generate_fir[46].fir_glob_inst_n_5 ,\generate_fir[46].fir_glob_inst_n_6 ,\generate_fir[46].fir_glob_inst_n_7 ,\generate_fir[46].fir_glob_inst_n_8 ,\generate_fir[46].fir_glob_inst_n_9 ,\generate_fir[46].fir_glob_inst_n_10 ,\generate_fir[46].fir_glob_inst_n_11 ,\generate_fir[46].fir_glob_inst_n_12 ,\generate_fir[46].fir_glob_inst_n_13 ,\generate_fir[46].fir_glob_inst_n_14 ,\generate_fir[46].fir_glob_inst_n_15 ,\generate_fir[46].fir_glob_inst_n_16 ,\generate_fir[46].fir_glob_inst_n_17 ,\generate_fir[46].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[45].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[46].fir_glob_inst_n_19 ,\generate_fir[46].fir_glob_inst_n_20 ,\generate_fir[46].fir_glob_inst_n_21 ,\generate_fir[46].fir_glob_inst_n_22 ,\generate_fir[46].fir_glob_inst_n_23 ,\generate_fir[46].fir_glob_inst_n_24 ,\generate_fir[46].fir_glob_inst_n_25 ,\generate_fir[46].fir_glob_inst_n_26 ,\generate_fir[46].fir_glob_inst_n_27 ,\generate_fir[46].fir_glob_inst_n_28 ,\generate_fir[46].fir_glob_inst_n_29 ,\generate_fir[46].fir_glob_inst_n_30 ,\generate_fir[46].fir_glob_inst_n_31 ,\generate_fir[46].fir_glob_inst_n_32 ,\generate_fir[46].fir_glob_inst_n_33 ,\generate_fir[46].fir_glob_inst_n_34 ,\generate_fir[46].fir_glob_inst_n_35 ,\generate_fir[46].fir_glob_inst_n_36 ,\generate_fir[46].fir_glob_inst_n_37 ,\generate_fir[46].fir_glob_inst_n_38 ,\generate_fir[46].fir_glob_inst_n_39 ,\generate_fir[46].fir_glob_inst_n_40 ,\generate_fir[46].fir_glob_inst_n_41 ,\generate_fir[46].fir_glob_inst_n_42 ,\generate_fir[46].fir_glob_inst_n_43 ,\generate_fir[46].fir_glob_inst_n_44 ,\generate_fir[46].fir_glob_inst_n_45 ,\generate_fir[46].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[46].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_44),
        .sel0(sel0[45]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_40 \generate_fir[47].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_54 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[46].fir_glob_inst_n_3 ,\generate_fir[46].fir_glob_inst_n_4 ,\generate_fir[46].fir_glob_inst_n_5 ,\generate_fir[46].fir_glob_inst_n_6 ,\generate_fir[46].fir_glob_inst_n_7 ,\generate_fir[46].fir_glob_inst_n_8 ,\generate_fir[46].fir_glob_inst_n_9 ,\generate_fir[46].fir_glob_inst_n_10 ,\generate_fir[46].fir_glob_inst_n_11 ,\generate_fir[46].fir_glob_inst_n_12 ,\generate_fir[46].fir_glob_inst_n_13 ,\generate_fir[46].fir_glob_inst_n_14 ,\generate_fir[46].fir_glob_inst_n_15 ,\generate_fir[46].fir_glob_inst_n_16 ,\generate_fir[46].fir_glob_inst_n_17 ,\generate_fir[46].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_45 ),
        .Q({\generate_fir[47].fir_glob_inst_n_31 ,\generate_fir[47].fir_glob_inst_n_32 ,\generate_fir[47].fir_glob_inst_n_33 ,\generate_fir[47].fir_glob_inst_n_34 ,\generate_fir[47].fir_glob_inst_n_35 ,\generate_fir[47].fir_glob_inst_n_36 ,\generate_fir[47].fir_glob_inst_n_37 ,\generate_fir[47].fir_glob_inst_n_38 ,\generate_fir[47].fir_glob_inst_n_39 ,\generate_fir[47].fir_glob_inst_n_40 ,\generate_fir[47].fir_glob_inst_n_41 ,\generate_fir[47].fir_glob_inst_n_42 ,\generate_fir[47].fir_glob_inst_n_43 ,\generate_fir[47].fir_glob_inst_n_44 ,\generate_fir[47].fir_glob_inst_n_45 ,\generate_fir[47].fir_glob_inst_n_46 }),
        .\bit_tab_s_reg[0] (\generate_fir[46].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[45:44]),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (\generate_fir[47].fir_glob_inst_n_3 ),
        .\data_out_s_reg[10]_0 (\generate_fir[47].fir_glob_inst_n_13 ),
        .\data_out_s_reg[11]_0 (\generate_fir[47].fir_glob_inst_n_14 ),
        .\data_out_s_reg[12]_0 (\generate_fir[47].fir_glob_inst_n_15 ),
        .\data_out_s_reg[13]_0 (\generate_fir[47].fir_glob_inst_n_16 ),
        .\data_out_s_reg[14]_0 (\generate_fir[47].fir_glob_inst_n_17 ),
        .\data_out_s_reg[15]_0 (\generate_fir[47].fir_glob_inst_n_18 ),
        .\data_out_s_reg[16]_0 (\generate_fir[47].fir_glob_inst_n_19 ),
        .\data_out_s_reg[17]_0 (\generate_fir[47].fir_glob_inst_n_20 ),
        .\data_out_s_reg[18]_0 (\generate_fir[47].fir_glob_inst_n_21 ),
        .\data_out_s_reg[19]_0 (\generate_fir[47].fir_glob_inst_n_22 ),
        .\data_out_s_reg[1]_0 (\generate_fir[47].fir_glob_inst_n_4 ),
        .\data_out_s_reg[20]_0 (\generate_fir[47].fir_glob_inst_n_23 ),
        .\data_out_s_reg[21]_0 (\generate_fir[47].fir_glob_inst_n_24 ),
        .\data_out_s_reg[22]_0 (\generate_fir[47].fir_glob_inst_n_25 ),
        .\data_out_s_reg[23]_0 (\generate_fir[47].fir_glob_inst_n_26 ),
        .\data_out_s_reg[24]_0 (\generate_fir[47].fir_glob_inst_n_27 ),
        .\data_out_s_reg[25]_0 (\generate_fir[47].fir_glob_inst_n_28 ),
        .\data_out_s_reg[26]_0 (\generate_fir[47].fir_glob_inst_n_29 ),
        .\data_out_s_reg[27]_0 (\generate_fir[47].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[45].fir_glob_inst_n_19 ,\generate_fir[45].fir_glob_inst_n_20 ,\generate_fir[45].fir_glob_inst_n_21 ,\generate_fir[45].fir_glob_inst_n_22 ,\generate_fir[45].fir_glob_inst_n_23 ,\generate_fir[45].fir_glob_inst_n_24 ,\generate_fir[45].fir_glob_inst_n_25 ,\generate_fir[45].fir_glob_inst_n_26 ,\generate_fir[45].fir_glob_inst_n_27 ,\generate_fir[45].fir_glob_inst_n_28 ,\generate_fir[45].fir_glob_inst_n_29 ,\generate_fir[45].fir_glob_inst_n_30 ,\generate_fir[45].fir_glob_inst_n_31 ,\generate_fir[45].fir_glob_inst_n_32 ,\generate_fir[45].fir_glob_inst_n_33 ,\generate_fir[45].fir_glob_inst_n_34 ,\generate_fir[45].fir_glob_inst_n_35 ,\generate_fir[45].fir_glob_inst_n_36 ,\generate_fir[45].fir_glob_inst_n_37 ,\generate_fir[45].fir_glob_inst_n_38 ,\generate_fir[45].fir_glob_inst_n_39 ,\generate_fir[45].fir_glob_inst_n_40 ,\generate_fir[45].fir_glob_inst_n_41 ,\generate_fir[45].fir_glob_inst_n_42 ,\generate_fir[45].fir_glob_inst_n_43 ,\generate_fir[45].fir_glob_inst_n_44 ,\generate_fir[45].fir_glob_inst_n_45 ,\generate_fir[45].fir_glob_inst_n_46 }),
        .\data_out_s_reg[27]_2 ({\generate_fir[46].fir_glob_inst_n_19 ,\generate_fir[46].fir_glob_inst_n_20 ,\generate_fir[46].fir_glob_inst_n_21 ,\generate_fir[46].fir_glob_inst_n_22 ,\generate_fir[46].fir_glob_inst_n_23 ,\generate_fir[46].fir_glob_inst_n_24 ,\generate_fir[46].fir_glob_inst_n_25 ,\generate_fir[46].fir_glob_inst_n_26 ,\generate_fir[46].fir_glob_inst_n_27 ,\generate_fir[46].fir_glob_inst_n_28 ,\generate_fir[46].fir_glob_inst_n_29 ,\generate_fir[46].fir_glob_inst_n_30 ,\generate_fir[46].fir_glob_inst_n_31 ,\generate_fir[46].fir_glob_inst_n_32 ,\generate_fir[46].fir_glob_inst_n_33 ,\generate_fir[46].fir_glob_inst_n_34 ,\generate_fir[46].fir_glob_inst_n_35 ,\generate_fir[46].fir_glob_inst_n_36 ,\generate_fir[46].fir_glob_inst_n_37 ,\generate_fir[46].fir_glob_inst_n_38 ,\generate_fir[46].fir_glob_inst_n_39 ,\generate_fir[46].fir_glob_inst_n_40 ,\generate_fir[46].fir_glob_inst_n_41 ,\generate_fir[46].fir_glob_inst_n_42 ,\generate_fir[46].fir_glob_inst_n_43 ,\generate_fir[46].fir_glob_inst_n_44 ,\generate_fir[46].fir_glob_inst_n_45 ,\generate_fir[46].fir_glob_inst_n_46 }),
        .\data_out_s_reg[2]_0 (\generate_fir[47].fir_glob_inst_n_5 ),
        .\data_out_s_reg[3]_0 (\generate_fir[47].fir_glob_inst_n_6 ),
        .\data_out_s_reg[4]_0 (\generate_fir[47].fir_glob_inst_n_7 ),
        .\data_out_s_reg[5]_0 (\generate_fir[47].fir_glob_inst_n_8 ),
        .\data_out_s_reg[6]_0 (\generate_fir[47].fir_glob_inst_n_9 ),
        .\data_out_s_reg[7]_0 (\generate_fir[47].fir_glob_inst_n_10 ),
        .\data_out_s_reg[8]_0 (\generate_fir[47].fir_glob_inst_n_11 ),
        .\data_out_s_reg[9]_0 (\generate_fir[47].fir_glob_inst_n_12 ),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[47].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_45),
        .sel0(sel0[46]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_41 \generate_fir[48].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_56 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[47].fir_glob_inst_n_31 ,\generate_fir[47].fir_glob_inst_n_32 ,\generate_fir[47].fir_glob_inst_n_33 ,\generate_fir[47].fir_glob_inst_n_34 ,\generate_fir[47].fir_glob_inst_n_35 ,\generate_fir[47].fir_glob_inst_n_36 ,\generate_fir[47].fir_glob_inst_n_37 ,\generate_fir[47].fir_glob_inst_n_38 ,\generate_fir[47].fir_glob_inst_n_39 ,\generate_fir[47].fir_glob_inst_n_40 ,\generate_fir[47].fir_glob_inst_n_41 ,\generate_fir[47].fir_glob_inst_n_42 ,\generate_fir[47].fir_glob_inst_n_43 ,\generate_fir[47].fir_glob_inst_n_44 ,\generate_fir[47].fir_glob_inst_n_45 ,\generate_fir[47].fir_glob_inst_n_46 }),
        .E(\result_s_reg[0]_46 ),
        .Q({\generate_fir[48].fir_glob_inst_n_3 ,\generate_fir[48].fir_glob_inst_n_4 ,\generate_fir[48].fir_glob_inst_n_5 ,\generate_fir[48].fir_glob_inst_n_6 ,\generate_fir[48].fir_glob_inst_n_7 ,\generate_fir[48].fir_glob_inst_n_8 ,\generate_fir[48].fir_glob_inst_n_9 ,\generate_fir[48].fir_glob_inst_n_10 ,\generate_fir[48].fir_glob_inst_n_11 ,\generate_fir[48].fir_glob_inst_n_12 ,\generate_fir[48].fir_glob_inst_n_13 ,\generate_fir[48].fir_glob_inst_n_14 ,\generate_fir[48].fir_glob_inst_n_15 ,\generate_fir[48].fir_glob_inst_n_16 ,\generate_fir[48].fir_glob_inst_n_17 ,\generate_fir[48].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[47].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[48].fir_glob_inst_n_19 ,\generate_fir[48].fir_glob_inst_n_20 ,\generate_fir[48].fir_glob_inst_n_21 ,\generate_fir[48].fir_glob_inst_n_22 ,\generate_fir[48].fir_glob_inst_n_23 ,\generate_fir[48].fir_glob_inst_n_24 ,\generate_fir[48].fir_glob_inst_n_25 ,\generate_fir[48].fir_glob_inst_n_26 ,\generate_fir[48].fir_glob_inst_n_27 ,\generate_fir[48].fir_glob_inst_n_28 ,\generate_fir[48].fir_glob_inst_n_29 ,\generate_fir[48].fir_glob_inst_n_30 ,\generate_fir[48].fir_glob_inst_n_31 ,\generate_fir[48].fir_glob_inst_n_32 ,\generate_fir[48].fir_glob_inst_n_33 ,\generate_fir[48].fir_glob_inst_n_34 ,\generate_fir[48].fir_glob_inst_n_35 ,\generate_fir[48].fir_glob_inst_n_36 ,\generate_fir[48].fir_glob_inst_n_37 ,\generate_fir[48].fir_glob_inst_n_38 ,\generate_fir[48].fir_glob_inst_n_39 ,\generate_fir[48].fir_glob_inst_n_40 ,\generate_fir[48].fir_glob_inst_n_41 ,\generate_fir[48].fir_glob_inst_n_42 ,\generate_fir[48].fir_glob_inst_n_43 ,\generate_fir[48].fir_glob_inst_n_44 ,\generate_fir[48].fir_glob_inst_n_45 ,\generate_fir[48].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[48].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_46),
        .sel0(sel0[47]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_42 \generate_fir[49].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_55 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[48].fir_glob_inst_n_3 ,\generate_fir[48].fir_glob_inst_n_4 ,\generate_fir[48].fir_glob_inst_n_5 ,\generate_fir[48].fir_glob_inst_n_6 ,\generate_fir[48].fir_glob_inst_n_7 ,\generate_fir[48].fir_glob_inst_n_8 ,\generate_fir[48].fir_glob_inst_n_9 ,\generate_fir[48].fir_glob_inst_n_10 ,\generate_fir[48].fir_glob_inst_n_11 ,\generate_fir[48].fir_glob_inst_n_12 ,\generate_fir[48].fir_glob_inst_n_13 ,\generate_fir[48].fir_glob_inst_n_14 ,\generate_fir[48].fir_glob_inst_n_15 ,\generate_fir[48].fir_glob_inst_n_16 ,\generate_fir[48].fir_glob_inst_n_17 ,\generate_fir[48].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_47 ),
        .Q({\generate_fir[49].fir_glob_inst_n_5 ,\generate_fir[49].fir_glob_inst_n_6 ,\generate_fir[49].fir_glob_inst_n_7 ,\generate_fir[49].fir_glob_inst_n_8 ,\generate_fir[49].fir_glob_inst_n_9 ,\generate_fir[49].fir_glob_inst_n_10 ,\generate_fir[49].fir_glob_inst_n_11 ,\generate_fir[49].fir_glob_inst_n_12 ,\generate_fir[49].fir_glob_inst_n_13 ,\generate_fir[49].fir_glob_inst_n_14 ,\generate_fir[49].fir_glob_inst_n_15 ,\generate_fir[49].fir_glob_inst_n_16 ,\generate_fir[49].fir_glob_inst_n_17 ,\generate_fir[49].fir_glob_inst_n_18 ,\generate_fir[49].fir_glob_inst_n_19 ,\generate_fir[49].fir_glob_inst_n_20 }),
        .\bit_tab_s_reg[0] (\generate_fir[48].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0({sel0[49],sel0[47:44]}),
        .data_en_o_reg_1(\generate_fir[52].fir_glob_inst_n_3 ),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 (\generate_fir[49].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_1 (\generate_fir[49].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_2 ({\generate_fir[49].fir_glob_inst_n_21 ,\generate_fir[49].fir_glob_inst_n_22 ,\generate_fir[49].fir_glob_inst_n_23 ,\generate_fir[49].fir_glob_inst_n_24 ,\generate_fir[49].fir_glob_inst_n_25 ,\generate_fir[49].fir_glob_inst_n_26 ,\generate_fir[49].fir_glob_inst_n_27 ,\generate_fir[49].fir_glob_inst_n_28 ,\generate_fir[49].fir_glob_inst_n_29 ,\generate_fir[49].fir_glob_inst_n_30 ,\generate_fir[49].fir_glob_inst_n_31 ,\generate_fir[49].fir_glob_inst_n_32 ,\generate_fir[49].fir_glob_inst_n_33 ,\generate_fir[49].fir_glob_inst_n_34 ,\generate_fir[49].fir_glob_inst_n_35 ,\generate_fir[49].fir_glob_inst_n_36 ,\generate_fir[49].fir_glob_inst_n_37 ,\generate_fir[49].fir_glob_inst_n_38 ,\generate_fir[49].fir_glob_inst_n_39 ,\generate_fir[49].fir_glob_inst_n_40 ,\generate_fir[49].fir_glob_inst_n_41 ,\generate_fir[49].fir_glob_inst_n_42 ,\generate_fir[49].fir_glob_inst_n_43 ,\generate_fir[49].fir_glob_inst_n_44 ,\generate_fir[49].fir_glob_inst_n_45 ,\generate_fir[49].fir_glob_inst_n_46 ,\generate_fir[49].fir_glob_inst_n_47 ,\generate_fir[49].fir_glob_inst_n_48 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[49].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_47),
        .sel0(sel0[48]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_43 \generate_fir[4].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_71 ,\fir_proc_inst/data3_s [12:0]}),
        .D({\generate_fir[3].fir_glob_inst_n_4 ,\generate_fir[3].fir_glob_inst_n_5 ,\generate_fir[3].fir_glob_inst_n_6 ,\generate_fir[3].fir_glob_inst_n_7 ,\generate_fir[3].fir_glob_inst_n_8 ,\generate_fir[3].fir_glob_inst_n_9 ,\generate_fir[3].fir_glob_inst_n_10 ,\generate_fir[3].fir_glob_inst_n_11 ,\generate_fir[3].fir_glob_inst_n_12 ,\generate_fir[3].fir_glob_inst_n_13 ,\generate_fir[3].fir_glob_inst_n_14 ,\generate_fir[3].fir_glob_inst_n_15 ,\generate_fir[3].fir_glob_inst_n_16 ,\generate_fir[3].fir_glob_inst_n_17 ,\generate_fir[3].fir_glob_inst_n_18 ,\generate_fir[3].fir_glob_inst_n_19 }),
        .E(\result_s_reg[0]_2 ),
        .Q({\generate_fir[4].fir_glob_inst_n_3 ,\generate_fir[4].fir_glob_inst_n_4 ,\generate_fir[4].fir_glob_inst_n_5 ,\generate_fir[4].fir_glob_inst_n_6 ,\generate_fir[4].fir_glob_inst_n_7 ,\generate_fir[4].fir_glob_inst_n_8 ,\generate_fir[4].fir_glob_inst_n_9 ,\generate_fir[4].fir_glob_inst_n_10 ,\generate_fir[4].fir_glob_inst_n_11 ,\generate_fir[4].fir_glob_inst_n_12 ,\generate_fir[4].fir_glob_inst_n_13 ,\generate_fir[4].fir_glob_inst_n_14 ,\generate_fir[4].fir_glob_inst_n_15 ,\generate_fir[4].fir_glob_inst_n_16 ,\generate_fir[4].fir_glob_inst_n_17 ,\generate_fir[4].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[3].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[27]_0 ({\generate_fir[4].fir_glob_inst_n_19 ,\generate_fir[4].fir_glob_inst_n_20 ,\generate_fir[4].fir_glob_inst_n_21 ,\generate_fir[4].fir_glob_inst_n_22 ,\generate_fir[4].fir_glob_inst_n_23 ,\generate_fir[4].fir_glob_inst_n_24 ,\generate_fir[4].fir_glob_inst_n_25 ,\generate_fir[4].fir_glob_inst_n_26 ,\generate_fir[4].fir_glob_inst_n_27 ,\generate_fir[4].fir_glob_inst_n_28 ,\generate_fir[4].fir_glob_inst_n_29 ,\generate_fir[4].fir_glob_inst_n_30 ,\generate_fir[4].fir_glob_inst_n_31 ,\generate_fir[4].fir_glob_inst_n_32 ,\generate_fir[4].fir_glob_inst_n_33 ,\generate_fir[4].fir_glob_inst_n_34 ,\generate_fir[4].fir_glob_inst_n_35 ,\generate_fir[4].fir_glob_inst_n_36 ,\generate_fir[4].fir_glob_inst_n_37 ,\generate_fir[4].fir_glob_inst_n_38 ,\generate_fir[4].fir_glob_inst_n_39 ,\generate_fir[4].fir_glob_inst_n_40 ,\generate_fir[4].fir_glob_inst_n_41 ,\generate_fir[4].fir_glob_inst_n_42 ,\generate_fir[4].fir_glob_inst_n_43 ,\generate_fir[4].fir_glob_inst_n_44 ,\generate_fir[4].fir_glob_inst_n_45 ,\generate_fir[4].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[4].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_2),
        .sel0(sel0[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_44 \generate_fir[50].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_56 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[49].fir_glob_inst_n_5 ,\generate_fir[49].fir_glob_inst_n_6 ,\generate_fir[49].fir_glob_inst_n_7 ,\generate_fir[49].fir_glob_inst_n_8 ,\generate_fir[49].fir_glob_inst_n_9 ,\generate_fir[49].fir_glob_inst_n_10 ,\generate_fir[49].fir_glob_inst_n_11 ,\generate_fir[49].fir_glob_inst_n_12 ,\generate_fir[49].fir_glob_inst_n_13 ,\generate_fir[49].fir_glob_inst_n_14 ,\generate_fir[49].fir_glob_inst_n_15 ,\generate_fir[49].fir_glob_inst_n_16 ,\generate_fir[49].fir_glob_inst_n_17 ,\generate_fir[49].fir_glob_inst_n_18 ,\generate_fir[49].fir_glob_inst_n_19 ,\generate_fir[49].fir_glob_inst_n_20 }),
        .E(\result_s_reg[0]_48 ),
        .Q({\generate_fir[50].fir_glob_inst_n_32 ,\generate_fir[50].fir_glob_inst_n_33 ,\generate_fir[50].fir_glob_inst_n_34 ,\generate_fir[50].fir_glob_inst_n_35 ,\generate_fir[50].fir_glob_inst_n_36 ,\generate_fir[50].fir_glob_inst_n_37 ,\generate_fir[50].fir_glob_inst_n_38 ,\generate_fir[50].fir_glob_inst_n_39 ,\generate_fir[50].fir_glob_inst_n_40 ,\generate_fir[50].fir_glob_inst_n_41 ,\generate_fir[50].fir_glob_inst_n_42 ,\generate_fir[50].fir_glob_inst_n_43 ,\generate_fir[50].fir_glob_inst_n_44 ,\generate_fir[50].fir_glob_inst_n_45 ,\generate_fir[50].fir_glob_inst_n_46 ,\generate_fir[50].fir_glob_inst_n_47 }),
        .\bit_tab_s_reg[0] (\generate_fir[49].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[49]),
        .data_en_o_reg_1(\generate_fir[52].fir_glob_inst_n_3 ),
        .data_en_o_reg_2(\generate_fir[49].fir_glob_inst_n_4 ),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (\generate_fir[50].fir_glob_inst_n_3 ),
        .\data_out_s_reg[0]_1 (\generate_fir[50].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_2 (\generate_fir[47].fir_glob_inst_n_3 ),
        .\data_out_s_reg[0]_3 (\generate_fir[53].fir_glob_inst_n_4 ),
        .\data_out_s_reg[10]_0 (\generate_fir[50].fir_glob_inst_n_14 ),
        .\data_out_s_reg[10]_1 (\generate_fir[47].fir_glob_inst_n_13 ),
        .\data_out_s_reg[10]_2 (\generate_fir[53].fir_glob_inst_n_14 ),
        .\data_out_s_reg[11]_0 (\generate_fir[50].fir_glob_inst_n_15 ),
        .\data_out_s_reg[11]_1 (\generate_fir[47].fir_glob_inst_n_14 ),
        .\data_out_s_reg[11]_2 (\generate_fir[53].fir_glob_inst_n_15 ),
        .\data_out_s_reg[12]_0 (\generate_fir[50].fir_glob_inst_n_16 ),
        .\data_out_s_reg[12]_1 (\generate_fir[47].fir_glob_inst_n_15 ),
        .\data_out_s_reg[12]_2 (\generate_fir[53].fir_glob_inst_n_16 ),
        .\data_out_s_reg[13]_0 (\generate_fir[50].fir_glob_inst_n_17 ),
        .\data_out_s_reg[13]_1 (\generate_fir[47].fir_glob_inst_n_16 ),
        .\data_out_s_reg[13]_2 (\generate_fir[53].fir_glob_inst_n_17 ),
        .\data_out_s_reg[14]_0 (\generate_fir[50].fir_glob_inst_n_18 ),
        .\data_out_s_reg[14]_1 (\generate_fir[47].fir_glob_inst_n_17 ),
        .\data_out_s_reg[14]_2 (\generate_fir[53].fir_glob_inst_n_18 ),
        .\data_out_s_reg[15]_0 (\generate_fir[50].fir_glob_inst_n_19 ),
        .\data_out_s_reg[15]_1 (\generate_fir[47].fir_glob_inst_n_18 ),
        .\data_out_s_reg[15]_2 (\generate_fir[53].fir_glob_inst_n_19 ),
        .\data_out_s_reg[16]_0 (\generate_fir[50].fir_glob_inst_n_20 ),
        .\data_out_s_reg[16]_1 (\generate_fir[47].fir_glob_inst_n_19 ),
        .\data_out_s_reg[16]_2 (\generate_fir[53].fir_glob_inst_n_20 ),
        .\data_out_s_reg[17]_0 (\generate_fir[50].fir_glob_inst_n_21 ),
        .\data_out_s_reg[17]_1 (\generate_fir[47].fir_glob_inst_n_20 ),
        .\data_out_s_reg[17]_2 (\generate_fir[53].fir_glob_inst_n_21 ),
        .\data_out_s_reg[18]_0 (\generate_fir[50].fir_glob_inst_n_22 ),
        .\data_out_s_reg[18]_1 (\generate_fir[47].fir_glob_inst_n_21 ),
        .\data_out_s_reg[18]_2 (\generate_fir[53].fir_glob_inst_n_22 ),
        .\data_out_s_reg[19]_0 (\generate_fir[50].fir_glob_inst_n_23 ),
        .\data_out_s_reg[19]_1 (\generate_fir[47].fir_glob_inst_n_22 ),
        .\data_out_s_reg[19]_2 (\generate_fir[53].fir_glob_inst_n_23 ),
        .\data_out_s_reg[1]_0 (\generate_fir[50].fir_glob_inst_n_5 ),
        .\data_out_s_reg[1]_1 (\generate_fir[47].fir_glob_inst_n_4 ),
        .\data_out_s_reg[1]_2 (\generate_fir[53].fir_glob_inst_n_5 ),
        .\data_out_s_reg[20]_0 (\generate_fir[50].fir_glob_inst_n_24 ),
        .\data_out_s_reg[20]_1 (\generate_fir[47].fir_glob_inst_n_23 ),
        .\data_out_s_reg[20]_2 (\generate_fir[53].fir_glob_inst_n_24 ),
        .\data_out_s_reg[21]_0 (\generate_fir[50].fir_glob_inst_n_25 ),
        .\data_out_s_reg[21]_1 (\generate_fir[47].fir_glob_inst_n_24 ),
        .\data_out_s_reg[21]_2 (\generate_fir[53].fir_glob_inst_n_25 ),
        .\data_out_s_reg[22]_0 (\generate_fir[50].fir_glob_inst_n_26 ),
        .\data_out_s_reg[22]_1 (\generate_fir[47].fir_glob_inst_n_25 ),
        .\data_out_s_reg[22]_2 (\generate_fir[53].fir_glob_inst_n_26 ),
        .\data_out_s_reg[23]_0 (\generate_fir[50].fir_glob_inst_n_27 ),
        .\data_out_s_reg[23]_1 (\generate_fir[47].fir_glob_inst_n_26 ),
        .\data_out_s_reg[23]_2 (\generate_fir[53].fir_glob_inst_n_27 ),
        .\data_out_s_reg[24]_0 (\generate_fir[50].fir_glob_inst_n_28 ),
        .\data_out_s_reg[24]_1 (\generate_fir[47].fir_glob_inst_n_27 ),
        .\data_out_s_reg[24]_2 (\generate_fir[53].fir_glob_inst_n_28 ),
        .\data_out_s_reg[25]_0 (\generate_fir[50].fir_glob_inst_n_29 ),
        .\data_out_s_reg[25]_1 (\generate_fir[47].fir_glob_inst_n_28 ),
        .\data_out_s_reg[25]_2 (\generate_fir[53].fir_glob_inst_n_29 ),
        .\data_out_s_reg[26]_0 (\generate_fir[50].fir_glob_inst_n_30 ),
        .\data_out_s_reg[26]_1 (\generate_fir[47].fir_glob_inst_n_29 ),
        .\data_out_s_reg[26]_2 (\generate_fir[53].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_0 (\generate_fir[50].fir_glob_inst_n_31 ),
        .\data_out_s_reg[27]_1 (\generate_fir[47].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_2 (\generate_fir[53].fir_glob_inst_n_31 ),
        .\data_out_s_reg[27]_3 ({\generate_fir[48].fir_glob_inst_n_19 ,\generate_fir[48].fir_glob_inst_n_20 ,\generate_fir[48].fir_glob_inst_n_21 ,\generate_fir[48].fir_glob_inst_n_22 ,\generate_fir[48].fir_glob_inst_n_23 ,\generate_fir[48].fir_glob_inst_n_24 ,\generate_fir[48].fir_glob_inst_n_25 ,\generate_fir[48].fir_glob_inst_n_26 ,\generate_fir[48].fir_glob_inst_n_27 ,\generate_fir[48].fir_glob_inst_n_28 ,\generate_fir[48].fir_glob_inst_n_29 ,\generate_fir[48].fir_glob_inst_n_30 ,\generate_fir[48].fir_glob_inst_n_31 ,\generate_fir[48].fir_glob_inst_n_32 ,\generate_fir[48].fir_glob_inst_n_33 ,\generate_fir[48].fir_glob_inst_n_34 ,\generate_fir[48].fir_glob_inst_n_35 ,\generate_fir[48].fir_glob_inst_n_36 ,\generate_fir[48].fir_glob_inst_n_37 ,\generate_fir[48].fir_glob_inst_n_38 ,\generate_fir[48].fir_glob_inst_n_39 ,\generate_fir[48].fir_glob_inst_n_40 ,\generate_fir[48].fir_glob_inst_n_41 ,\generate_fir[48].fir_glob_inst_n_42 ,\generate_fir[48].fir_glob_inst_n_43 ,\generate_fir[48].fir_glob_inst_n_44 ,\generate_fir[48].fir_glob_inst_n_45 ,\generate_fir[48].fir_glob_inst_n_46 }),
        .\data_out_s_reg[27]_4 ({\generate_fir[49].fir_glob_inst_n_21 ,\generate_fir[49].fir_glob_inst_n_22 ,\generate_fir[49].fir_glob_inst_n_23 ,\generate_fir[49].fir_glob_inst_n_24 ,\generate_fir[49].fir_glob_inst_n_25 ,\generate_fir[49].fir_glob_inst_n_26 ,\generate_fir[49].fir_glob_inst_n_27 ,\generate_fir[49].fir_glob_inst_n_28 ,\generate_fir[49].fir_glob_inst_n_29 ,\generate_fir[49].fir_glob_inst_n_30 ,\generate_fir[49].fir_glob_inst_n_31 ,\generate_fir[49].fir_glob_inst_n_32 ,\generate_fir[49].fir_glob_inst_n_33 ,\generate_fir[49].fir_glob_inst_n_34 ,\generate_fir[49].fir_glob_inst_n_35 ,\generate_fir[49].fir_glob_inst_n_36 ,\generate_fir[49].fir_glob_inst_n_37 ,\generate_fir[49].fir_glob_inst_n_38 ,\generate_fir[49].fir_glob_inst_n_39 ,\generate_fir[49].fir_glob_inst_n_40 ,\generate_fir[49].fir_glob_inst_n_41 ,\generate_fir[49].fir_glob_inst_n_42 ,\generate_fir[49].fir_glob_inst_n_43 ,\generate_fir[49].fir_glob_inst_n_44 ,\generate_fir[49].fir_glob_inst_n_45 ,\generate_fir[49].fir_glob_inst_n_46 ,\generate_fir[49].fir_glob_inst_n_47 ,\generate_fir[49].fir_glob_inst_n_48 }),
        .\data_out_s_reg[2]_0 (\generate_fir[50].fir_glob_inst_n_6 ),
        .\data_out_s_reg[2]_1 (\generate_fir[47].fir_glob_inst_n_5 ),
        .\data_out_s_reg[2]_2 (\generate_fir[53].fir_glob_inst_n_6 ),
        .\data_out_s_reg[3]_0 (\generate_fir[50].fir_glob_inst_n_7 ),
        .\data_out_s_reg[3]_1 (\generate_fir[47].fir_glob_inst_n_6 ),
        .\data_out_s_reg[3]_2 (\generate_fir[53].fir_glob_inst_n_7 ),
        .\data_out_s_reg[4]_0 (\generate_fir[50].fir_glob_inst_n_8 ),
        .\data_out_s_reg[4]_1 (\generate_fir[47].fir_glob_inst_n_7 ),
        .\data_out_s_reg[4]_2 (\generate_fir[53].fir_glob_inst_n_8 ),
        .\data_out_s_reg[5]_0 (\generate_fir[50].fir_glob_inst_n_9 ),
        .\data_out_s_reg[5]_1 (\generate_fir[47].fir_glob_inst_n_8 ),
        .\data_out_s_reg[5]_2 (\generate_fir[53].fir_glob_inst_n_9 ),
        .\data_out_s_reg[6]_0 (\generate_fir[50].fir_glob_inst_n_10 ),
        .\data_out_s_reg[6]_1 (\generate_fir[47].fir_glob_inst_n_9 ),
        .\data_out_s_reg[6]_2 (\generate_fir[53].fir_glob_inst_n_10 ),
        .\data_out_s_reg[7]_0 (\generate_fir[50].fir_glob_inst_n_11 ),
        .\data_out_s_reg[7]_1 (\generate_fir[47].fir_glob_inst_n_10 ),
        .\data_out_s_reg[7]_2 (\generate_fir[53].fir_glob_inst_n_11 ),
        .\data_out_s_reg[8]_0 (\generate_fir[50].fir_glob_inst_n_12 ),
        .\data_out_s_reg[8]_1 (\generate_fir[47].fir_glob_inst_n_11 ),
        .\data_out_s_reg[8]_2 (\generate_fir[53].fir_glob_inst_n_12 ),
        .\data_out_s_reg[9]_0 (\generate_fir[50].fir_glob_inst_n_13 ),
        .\data_out_s_reg[9]_1 (\generate_fir[47].fir_glob_inst_n_12 ),
        .\data_out_s_reg[9]_2 (\generate_fir[53].fir_glob_inst_n_13 ),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[50].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_48),
        .sel0(sel0[48:47]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_45 \generate_fir[51].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_57 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[50].fir_glob_inst_n_32 ,\generate_fir[50].fir_glob_inst_n_33 ,\generate_fir[50].fir_glob_inst_n_34 ,\generate_fir[50].fir_glob_inst_n_35 ,\generate_fir[50].fir_glob_inst_n_36 ,\generate_fir[50].fir_glob_inst_n_37 ,\generate_fir[50].fir_glob_inst_n_38 ,\generate_fir[50].fir_glob_inst_n_39 ,\generate_fir[50].fir_glob_inst_n_40 ,\generate_fir[50].fir_glob_inst_n_41 ,\generate_fir[50].fir_glob_inst_n_42 ,\generate_fir[50].fir_glob_inst_n_43 ,\generate_fir[50].fir_glob_inst_n_44 ,\generate_fir[50].fir_glob_inst_n_45 ,\generate_fir[50].fir_glob_inst_n_46 ,\generate_fir[50].fir_glob_inst_n_47 }),
        .E(\result_s_reg[0]_49 ),
        .Q({\generate_fir[51].fir_glob_inst_n_3 ,\generate_fir[51].fir_glob_inst_n_4 ,\generate_fir[51].fir_glob_inst_n_5 ,\generate_fir[51].fir_glob_inst_n_6 ,\generate_fir[51].fir_glob_inst_n_7 ,\generate_fir[51].fir_glob_inst_n_8 ,\generate_fir[51].fir_glob_inst_n_9 ,\generate_fir[51].fir_glob_inst_n_10 ,\generate_fir[51].fir_glob_inst_n_11 ,\generate_fir[51].fir_glob_inst_n_12 ,\generate_fir[51].fir_glob_inst_n_13 ,\generate_fir[51].fir_glob_inst_n_14 ,\generate_fir[51].fir_glob_inst_n_15 ,\generate_fir[51].fir_glob_inst_n_16 ,\generate_fir[51].fir_glob_inst_n_17 ,\generate_fir[51].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[50].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[51].fir_glob_inst_n_19 ,\generate_fir[51].fir_glob_inst_n_20 ,\generate_fir[51].fir_glob_inst_n_21 ,\generate_fir[51].fir_glob_inst_n_22 ,\generate_fir[51].fir_glob_inst_n_23 ,\generate_fir[51].fir_glob_inst_n_24 ,\generate_fir[51].fir_glob_inst_n_25 ,\generate_fir[51].fir_glob_inst_n_26 ,\generate_fir[51].fir_glob_inst_n_27 ,\generate_fir[51].fir_glob_inst_n_28 ,\generate_fir[51].fir_glob_inst_n_29 ,\generate_fir[51].fir_glob_inst_n_30 ,\generate_fir[51].fir_glob_inst_n_31 ,\generate_fir[51].fir_glob_inst_n_32 ,\generate_fir[51].fir_glob_inst_n_33 ,\generate_fir[51].fir_glob_inst_n_34 ,\generate_fir[51].fir_glob_inst_n_35 ,\generate_fir[51].fir_glob_inst_n_36 ,\generate_fir[51].fir_glob_inst_n_37 ,\generate_fir[51].fir_glob_inst_n_38 ,\generate_fir[51].fir_glob_inst_n_39 ,\generate_fir[51].fir_glob_inst_n_40 ,\generate_fir[51].fir_glob_inst_n_41 ,\generate_fir[51].fir_glob_inst_n_42 ,\generate_fir[51].fir_glob_inst_n_43 ,\generate_fir[51].fir_glob_inst_n_44 ,\generate_fir[51].fir_glob_inst_n_45 ,\generate_fir[51].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[51].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_49),
        .sel0(sel0[50]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_46 \generate_fir[52].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_54 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[51].fir_glob_inst_n_3 ,\generate_fir[51].fir_glob_inst_n_4 ,\generate_fir[51].fir_glob_inst_n_5 ,\generate_fir[51].fir_glob_inst_n_6 ,\generate_fir[51].fir_glob_inst_n_7 ,\generate_fir[51].fir_glob_inst_n_8 ,\generate_fir[51].fir_glob_inst_n_9 ,\generate_fir[51].fir_glob_inst_n_10 ,\generate_fir[51].fir_glob_inst_n_11 ,\generate_fir[51].fir_glob_inst_n_12 ,\generate_fir[51].fir_glob_inst_n_13 ,\generate_fir[51].fir_glob_inst_n_14 ,\generate_fir[51].fir_glob_inst_n_15 ,\generate_fir[51].fir_glob_inst_n_16 ,\generate_fir[51].fir_glob_inst_n_17 ,\generate_fir[51].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_50 ),
        .Q({\generate_fir[52].fir_glob_inst_n_4 ,\generate_fir[52].fir_glob_inst_n_5 ,\generate_fir[52].fir_glob_inst_n_6 ,\generate_fir[52].fir_glob_inst_n_7 ,\generate_fir[52].fir_glob_inst_n_8 ,\generate_fir[52].fir_glob_inst_n_9 ,\generate_fir[52].fir_glob_inst_n_10 ,\generate_fir[52].fir_glob_inst_n_11 ,\generate_fir[52].fir_glob_inst_n_12 ,\generate_fir[52].fir_glob_inst_n_13 ,\generate_fir[52].fir_glob_inst_n_14 ,\generate_fir[52].fir_glob_inst_n_15 ,\generate_fir[52].fir_glob_inst_n_16 ,\generate_fir[52].fir_glob_inst_n_17 ,\generate_fir[52].fir_glob_inst_n_18 ,\generate_fir[52].fir_glob_inst_n_19 }),
        .\bit_tab_s_reg[0] (\generate_fir[51].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0({sel0[52],sel0[50]}),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (\generate_fir[52].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[52].fir_glob_inst_n_20 ,\generate_fir[52].fir_glob_inst_n_21 ,\generate_fir[52].fir_glob_inst_n_22 ,\generate_fir[52].fir_glob_inst_n_23 ,\generate_fir[52].fir_glob_inst_n_24 ,\generate_fir[52].fir_glob_inst_n_25 ,\generate_fir[52].fir_glob_inst_n_26 ,\generate_fir[52].fir_glob_inst_n_27 ,\generate_fir[52].fir_glob_inst_n_28 ,\generate_fir[52].fir_glob_inst_n_29 ,\generate_fir[52].fir_glob_inst_n_30 ,\generate_fir[52].fir_glob_inst_n_31 ,\generate_fir[52].fir_glob_inst_n_32 ,\generate_fir[52].fir_glob_inst_n_33 ,\generate_fir[52].fir_glob_inst_n_34 ,\generate_fir[52].fir_glob_inst_n_35 ,\generate_fir[52].fir_glob_inst_n_36 ,\generate_fir[52].fir_glob_inst_n_37 ,\generate_fir[52].fir_glob_inst_n_38 ,\generate_fir[52].fir_glob_inst_n_39 ,\generate_fir[52].fir_glob_inst_n_40 ,\generate_fir[52].fir_glob_inst_n_41 ,\generate_fir[52].fir_glob_inst_n_42 ,\generate_fir[52].fir_glob_inst_n_43 ,\generate_fir[52].fir_glob_inst_n_44 ,\generate_fir[52].fir_glob_inst_n_45 ,\generate_fir[52].fir_glob_inst_n_46 ,\generate_fir[52].fir_glob_inst_n_47 }),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[52].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_50),
        .sel0(sel0[51]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_47 \generate_fir[53].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_57 ,\generate_fir[0].fir_glob_inst_n_39 ,\generate_fir[0].fir_glob_inst_n_40 ,\generate_fir[0].fir_glob_inst_n_41 ,\generate_fir[0].fir_glob_inst_n_42 ,\generate_fir[0].fir_glob_inst_n_43 ,\generate_fir[0].fir_glob_inst_n_44 ,\generate_fir[0].fir_glob_inst_n_45 ,\generate_fir[0].fir_glob_inst_n_46 ,\generate_fir[0].fir_glob_inst_n_47 ,\generate_fir[0].fir_glob_inst_n_48 ,\generate_fir[0].fir_glob_inst_n_49 ,\generate_fir[0].fir_glob_inst_n_50 ,\generate_fir[0].fir_glob_inst_n_51 }),
        .CEP(\fir_proc_inst/multiplier_i/CEP ),
        .D({\generate_fir[52].fir_glob_inst_n_4 ,\generate_fir[52].fir_glob_inst_n_5 ,\generate_fir[52].fir_glob_inst_n_6 ,\generate_fir[52].fir_glob_inst_n_7 ,\generate_fir[52].fir_glob_inst_n_8 ,\generate_fir[52].fir_glob_inst_n_9 ,\generate_fir[52].fir_glob_inst_n_10 ,\generate_fir[52].fir_glob_inst_n_11 ,\generate_fir[52].fir_glob_inst_n_12 ,\generate_fir[52].fir_glob_inst_n_13 ,\generate_fir[52].fir_glob_inst_n_14 ,\generate_fir[52].fir_glob_inst_n_15 ,\generate_fir[52].fir_glob_inst_n_16 ,\generate_fir[52].fir_glob_inst_n_17 ,\generate_fir[52].fir_glob_inst_n_18 ,\generate_fir[52].fir_glob_inst_n_19 }),
        .E(\result_s_reg[0]_51 ),
        .Q({\generate_fir[53].fir_glob_inst_n_32 ,\generate_fir[53].fir_glob_inst_n_33 ,\generate_fir[53].fir_glob_inst_n_34 ,\generate_fir[53].fir_glob_inst_n_35 ,\generate_fir[53].fir_glob_inst_n_36 ,\generate_fir[53].fir_glob_inst_n_37 ,\generate_fir[53].fir_glob_inst_n_38 ,\generate_fir[53].fir_glob_inst_n_39 ,\generate_fir[53].fir_glob_inst_n_40 ,\generate_fir[53].fir_glob_inst_n_41 ,\generate_fir[53].fir_glob_inst_n_42 ,\generate_fir[53].fir_glob_inst_n_43 ,\generate_fir[53].fir_glob_inst_n_44 ,\generate_fir[53].fir_glob_inst_n_45 ,\generate_fir[53].fir_glob_inst_n_46 ,\generate_fir[53].fir_glob_inst_n_47 }),
        .\bit_tab_s_reg[0] (\generate_fir[52].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[52]),
        .data_en_o_reg_1(\generate_fir[53].fir_glob_inst_n_3 ),
        .data_en_s_reg_rep__0(\generate_fir[54].fir_glob_inst_n_4 ),
        .\data_out_s_reg[0]_0 (\generate_fir[53].fir_glob_inst_n_4 ),
        .\data_out_s_reg[10]_0 (\generate_fir[53].fir_glob_inst_n_14 ),
        .\data_out_s_reg[11]_0 (\generate_fir[53].fir_glob_inst_n_15 ),
        .\data_out_s_reg[12]_0 (\generate_fir[53].fir_glob_inst_n_16 ),
        .\data_out_s_reg[13]_0 (\generate_fir[53].fir_glob_inst_n_17 ),
        .\data_out_s_reg[14]_0 (\generate_fir[53].fir_glob_inst_n_18 ),
        .\data_out_s_reg[15]_0 (\generate_fir[53].fir_glob_inst_n_19 ),
        .\data_out_s_reg[16]_0 (\generate_fir[53].fir_glob_inst_n_20 ),
        .\data_out_s_reg[17]_0 (\generate_fir[53].fir_glob_inst_n_21 ),
        .\data_out_s_reg[18]_0 (\generate_fir[53].fir_glob_inst_n_22 ),
        .\data_out_s_reg[19]_0 (\generate_fir[53].fir_glob_inst_n_23 ),
        .\data_out_s_reg[1]_0 (\generate_fir[53].fir_glob_inst_n_5 ),
        .\data_out_s_reg[20]_0 (\generate_fir[53].fir_glob_inst_n_24 ),
        .\data_out_s_reg[21]_0 (\generate_fir[53].fir_glob_inst_n_25 ),
        .\data_out_s_reg[22]_0 (\generate_fir[53].fir_glob_inst_n_26 ),
        .\data_out_s_reg[23]_0 (\generate_fir[53].fir_glob_inst_n_27 ),
        .\data_out_s_reg[24]_0 (\generate_fir[53].fir_glob_inst_n_28 ),
        .\data_out_s_reg[25]_0 (\generate_fir[53].fir_glob_inst_n_29 ),
        .\data_out_s_reg[26]_0 (\generate_fir[53].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_0 (\generate_fir[53].fir_glob_inst_n_31 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[51].fir_glob_inst_n_19 ,\generate_fir[51].fir_glob_inst_n_20 ,\generate_fir[51].fir_glob_inst_n_21 ,\generate_fir[51].fir_glob_inst_n_22 ,\generate_fir[51].fir_glob_inst_n_23 ,\generate_fir[51].fir_glob_inst_n_24 ,\generate_fir[51].fir_glob_inst_n_25 ,\generate_fir[51].fir_glob_inst_n_26 ,\generate_fir[51].fir_glob_inst_n_27 ,\generate_fir[51].fir_glob_inst_n_28 ,\generate_fir[51].fir_glob_inst_n_29 ,\generate_fir[51].fir_glob_inst_n_30 ,\generate_fir[51].fir_glob_inst_n_31 ,\generate_fir[51].fir_glob_inst_n_32 ,\generate_fir[51].fir_glob_inst_n_33 ,\generate_fir[51].fir_glob_inst_n_34 ,\generate_fir[51].fir_glob_inst_n_35 ,\generate_fir[51].fir_glob_inst_n_36 ,\generate_fir[51].fir_glob_inst_n_37 ,\generate_fir[51].fir_glob_inst_n_38 ,\generate_fir[51].fir_glob_inst_n_39 ,\generate_fir[51].fir_glob_inst_n_40 ,\generate_fir[51].fir_glob_inst_n_41 ,\generate_fir[51].fir_glob_inst_n_42 ,\generate_fir[51].fir_glob_inst_n_43 ,\generate_fir[51].fir_glob_inst_n_44 ,\generate_fir[51].fir_glob_inst_n_45 ,\generate_fir[51].fir_glob_inst_n_46 }),
        .\data_out_s_reg[27]_2 ({\generate_fir[52].fir_glob_inst_n_20 ,\generate_fir[52].fir_glob_inst_n_21 ,\generate_fir[52].fir_glob_inst_n_22 ,\generate_fir[52].fir_glob_inst_n_23 ,\generate_fir[52].fir_glob_inst_n_24 ,\generate_fir[52].fir_glob_inst_n_25 ,\generate_fir[52].fir_glob_inst_n_26 ,\generate_fir[52].fir_glob_inst_n_27 ,\generate_fir[52].fir_glob_inst_n_28 ,\generate_fir[52].fir_glob_inst_n_29 ,\generate_fir[52].fir_glob_inst_n_30 ,\generate_fir[52].fir_glob_inst_n_31 ,\generate_fir[52].fir_glob_inst_n_32 ,\generate_fir[52].fir_glob_inst_n_33 ,\generate_fir[52].fir_glob_inst_n_34 ,\generate_fir[52].fir_glob_inst_n_35 ,\generate_fir[52].fir_glob_inst_n_36 ,\generate_fir[52].fir_glob_inst_n_37 ,\generate_fir[52].fir_glob_inst_n_38 ,\generate_fir[52].fir_glob_inst_n_39 ,\generate_fir[52].fir_glob_inst_n_40 ,\generate_fir[52].fir_glob_inst_n_41 ,\generate_fir[52].fir_glob_inst_n_42 ,\generate_fir[52].fir_glob_inst_n_43 ,\generate_fir[52].fir_glob_inst_n_44 ,\generate_fir[52].fir_glob_inst_n_45 ,\generate_fir[52].fir_glob_inst_n_46 ,\generate_fir[52].fir_glob_inst_n_47 }),
        .\data_out_s_reg[2]_0 (\generate_fir[53].fir_glob_inst_n_6 ),
        .\data_out_s_reg[3]_0 (\generate_fir[53].fir_glob_inst_n_7 ),
        .\data_out_s_reg[4]_0 (\generate_fir[53].fir_glob_inst_n_8 ),
        .\data_out_s_reg[5]_0 (\generate_fir[53].fir_glob_inst_n_9 ),
        .\data_out_s_reg[6]_0 (\generate_fir[53].fir_glob_inst_n_10 ),
        .\data_out_s_reg[7]_0 (\generate_fir[53].fir_glob_inst_n_11 ),
        .\data_out_s_reg[8]_0 (\generate_fir[53].fir_glob_inst_n_12 ),
        .\data_out_s_reg[9]_0 (\generate_fir[53].fir_glob_inst_n_13 ),
        .enable_s(enable_s),
        .reset_accum_in_s_reg(\generate_fir[53].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_51),
        .sel0({sel0[53],sel0[51:48]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_48 \generate_fir[54].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_53 ,\generate_fir[0].fir_glob_inst_n_25 ,\generate_fir[0].fir_glob_inst_n_26 ,\generate_fir[0].fir_glob_inst_n_27 ,\generate_fir[0].fir_glob_inst_n_28 ,\generate_fir[0].fir_glob_inst_n_29 ,\generate_fir[0].fir_glob_inst_n_30 ,\generate_fir[0].fir_glob_inst_n_31 ,\generate_fir[0].fir_glob_inst_n_32 ,\generate_fir[0].fir_glob_inst_n_33 ,\generate_fir[0].fir_glob_inst_n_34 ,\generate_fir[0].fir_glob_inst_n_35 ,\generate_fir[0].fir_glob_inst_n_36 ,\generate_fir[0].fir_glob_inst_n_37 }),
        .D({\generate_fir[53].fir_glob_inst_n_32 ,\generate_fir[53].fir_glob_inst_n_33 ,\generate_fir[53].fir_glob_inst_n_34 ,\generate_fir[53].fir_glob_inst_n_35 ,\generate_fir[53].fir_glob_inst_n_36 ,\generate_fir[53].fir_glob_inst_n_37 ,\generate_fir[53].fir_glob_inst_n_38 ,\generate_fir[53].fir_glob_inst_n_39 ,\generate_fir[53].fir_glob_inst_n_40 ,\generate_fir[53].fir_glob_inst_n_41 ,\generate_fir[53].fir_glob_inst_n_42 ,\generate_fir[53].fir_glob_inst_n_43 ,\generate_fir[53].fir_glob_inst_n_44 ,\generate_fir[53].fir_glob_inst_n_45 ,\generate_fir[53].fir_glob_inst_n_46 ,\generate_fir[53].fir_glob_inst_n_47 }),
        .DSP48E1_inst(\generate_fir[54].fir_glob_inst_n_0 ),
        .DSP48E1_inst_0(\generate_fir[54].fir_glob_inst_n_4 ),
        .E(\result_s_reg[0]_52 ),
        .Q({\generate_fir[54].fir_glob_inst_n_5 ,\generate_fir[54].fir_glob_inst_n_6 ,\generate_fir[54].fir_glob_inst_n_7 ,\generate_fir[54].fir_glob_inst_n_8 ,\generate_fir[54].fir_glob_inst_n_9 ,\generate_fir[54].fir_glob_inst_n_10 ,\generate_fir[54].fir_glob_inst_n_11 ,\generate_fir[54].fir_glob_inst_n_12 ,\generate_fir[54].fir_glob_inst_n_13 ,\generate_fir[54].fir_glob_inst_n_14 ,\generate_fir[54].fir_glob_inst_n_15 ,\generate_fir[54].fir_glob_inst_n_16 ,\generate_fir[54].fir_glob_inst_n_17 ,\generate_fir[54].fir_glob_inst_n_18 ,\generate_fir[54].fir_glob_inst_n_19 ,\generate_fir[54].fir_glob_inst_n_20 ,\generate_fir[54].fir_glob_inst_n_21 ,\generate_fir[54].fir_glob_inst_n_22 ,\generate_fir[54].fir_glob_inst_n_23 ,\generate_fir[54].fir_glob_inst_n_24 ,\generate_fir[54].fir_glob_inst_n_25 ,\generate_fir[54].fir_glob_inst_n_26 ,\generate_fir[54].fir_glob_inst_n_27 ,\generate_fir[54].fir_glob_inst_n_28 ,\generate_fir[54].fir_glob_inst_n_29 ,\generate_fir[54].fir_glob_inst_n_30 ,\generate_fir[54].fir_glob_inst_n_31 ,\generate_fir[54].fir_glob_inst_n_32 }),
        .\bit_tab_s_reg[0] (\generate_fir[53].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .enable_s(enable_s),
        .pcen_reg_rep(\generate_fir[0].fir_glob_inst_n_19 ),
        .reset_accum_in_s_reg(reset_accum_in_s_reg_52),
        .sel0(sel0[53]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_49 \generate_fir[5].fir_glob_inst 
       (.A(\fir_proc_inst/data3_s ),
        .D({\generate_fir[4].fir_glob_inst_n_3 ,\generate_fir[4].fir_glob_inst_n_4 ,\generate_fir[4].fir_glob_inst_n_5 ,\generate_fir[4].fir_glob_inst_n_6 ,\generate_fir[4].fir_glob_inst_n_7 ,\generate_fir[4].fir_glob_inst_n_8 ,\generate_fir[4].fir_glob_inst_n_9 ,\generate_fir[4].fir_glob_inst_n_10 ,\generate_fir[4].fir_glob_inst_n_11 ,\generate_fir[4].fir_glob_inst_n_12 ,\generate_fir[4].fir_glob_inst_n_13 ,\generate_fir[4].fir_glob_inst_n_14 ,\generate_fir[4].fir_glob_inst_n_15 ,\generate_fir[4].fir_glob_inst_n_16 ,\generate_fir[4].fir_glob_inst_n_17 ,\generate_fir[4].fir_glob_inst_n_18 }),
        .E(\result_s_reg[0]_3 ),
        .Q({\generate_fir[5].fir_glob_inst_n_31 ,\generate_fir[5].fir_glob_inst_n_32 ,\generate_fir[5].fir_glob_inst_n_33 ,\generate_fir[5].fir_glob_inst_n_34 ,\generate_fir[5].fir_glob_inst_n_35 ,\generate_fir[5].fir_glob_inst_n_36 ,\generate_fir[5].fir_glob_inst_n_37 ,\generate_fir[5].fir_glob_inst_n_38 ,\generate_fir[5].fir_glob_inst_n_39 ,\generate_fir[5].fir_glob_inst_n_40 ,\generate_fir[5].fir_glob_inst_n_41 ,\generate_fir[5].fir_glob_inst_n_42 ,\generate_fir[5].fir_glob_inst_n_43 ,\generate_fir[5].fir_glob_inst_n_44 ,\generate_fir[5].fir_glob_inst_n_45 ,\generate_fir[5].fir_glob_inst_n_46 }),
        .\bit_tab_s_reg[0] (\generate_fir[4].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[4]),
        .data_en_o_reg_1(\generate_fir[1].fir_glob_inst_n_4 ),
        .data_en_o_reg_10(\generate_fir[1].fir_glob_inst_n_11 ),
        .data_en_o_reg_11(\generate_fir[1].fir_glob_inst_n_12 ),
        .data_en_o_reg_12(\generate_fir[1].fir_glob_inst_n_13 ),
        .data_en_o_reg_13(\generate_fir[1].fir_glob_inst_n_14 ),
        .data_en_o_reg_14(\generate_fir[1].fir_glob_inst_n_15 ),
        .data_en_o_reg_15(\generate_fir[1].fir_glob_inst_n_16 ),
        .data_en_o_reg_16(\generate_fir[1].fir_glob_inst_n_17 ),
        .data_en_o_reg_17(\generate_fir[1].fir_glob_inst_n_18 ),
        .data_en_o_reg_18(\generate_fir[1].fir_glob_inst_n_19 ),
        .data_en_o_reg_19(\generate_fir[1].fir_glob_inst_n_20 ),
        .data_en_o_reg_2(sel0[3:2]),
        .data_en_o_reg_20(\generate_fir[1].fir_glob_inst_n_21 ),
        .data_en_o_reg_21(\generate_fir[1].fir_glob_inst_n_22 ),
        .data_en_o_reg_22(\generate_fir[1].fir_glob_inst_n_23 ),
        .data_en_o_reg_23(\generate_fir[1].fir_glob_inst_n_24 ),
        .data_en_o_reg_24(\generate_fir[1].fir_glob_inst_n_25 ),
        .data_en_o_reg_25(\generate_fir[1].fir_glob_inst_n_26 ),
        .data_en_o_reg_26(\generate_fir[1].fir_glob_inst_n_27 ),
        .data_en_o_reg_27(\generate_fir[1].fir_glob_inst_n_28 ),
        .data_en_o_reg_28(\generate_fir[1].fir_glob_inst_n_29 ),
        .data_en_o_reg_29(\generate_fir[1].fir_glob_inst_n_30 ),
        .data_en_o_reg_3(\generate_fir[7].fir_glob_inst_n_4 ),
        .data_en_o_reg_30(\generate_fir[1].fir_glob_inst_n_31 ),
        .data_en_o_reg_4(\generate_fir[1].fir_glob_inst_n_5 ),
        .data_en_o_reg_5(\generate_fir[1].fir_glob_inst_n_6 ),
        .data_en_o_reg_6(\generate_fir[1].fir_glob_inst_n_7 ),
        .data_en_o_reg_7(\generate_fir[1].fir_glob_inst_n_8 ),
        .data_en_o_reg_8(\generate_fir[1].fir_glob_inst_n_9 ),
        .data_en_o_reg_9(\generate_fir[1].fir_glob_inst_n_10 ),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[0]_0 (\generate_fir[5].fir_glob_inst_n_3 ),
        .\data_out_s_reg[10]_0 (\generate_fir[5].fir_glob_inst_n_13 ),
        .\data_out_s_reg[11]_0 (\generate_fir[5].fir_glob_inst_n_14 ),
        .\data_out_s_reg[12]_0 (\generate_fir[5].fir_glob_inst_n_15 ),
        .\data_out_s_reg[13]_0 (\generate_fir[5].fir_glob_inst_n_16 ),
        .\data_out_s_reg[14]_0 (\generate_fir[5].fir_glob_inst_n_17 ),
        .\data_out_s_reg[15]_0 (\generate_fir[5].fir_glob_inst_n_18 ),
        .\data_out_s_reg[16]_0 (\generate_fir[5].fir_glob_inst_n_19 ),
        .\data_out_s_reg[17]_0 (\generate_fir[5].fir_glob_inst_n_20 ),
        .\data_out_s_reg[18]_0 (\generate_fir[5].fir_glob_inst_n_21 ),
        .\data_out_s_reg[19]_0 (\generate_fir[5].fir_glob_inst_n_22 ),
        .\data_out_s_reg[1]_0 (\generate_fir[5].fir_glob_inst_n_4 ),
        .\data_out_s_reg[20]_0 (\generate_fir[5].fir_glob_inst_n_23 ),
        .\data_out_s_reg[21]_0 (\generate_fir[5].fir_glob_inst_n_24 ),
        .\data_out_s_reg[22]_0 (\generate_fir[5].fir_glob_inst_n_25 ),
        .\data_out_s_reg[23]_0 (\generate_fir[5].fir_glob_inst_n_26 ),
        .\data_out_s_reg[24]_0 (\generate_fir[5].fir_glob_inst_n_27 ),
        .\data_out_s_reg[25]_0 (\generate_fir[5].fir_glob_inst_n_28 ),
        .\data_out_s_reg[26]_0 (\generate_fir[5].fir_glob_inst_n_29 ),
        .\data_out_s_reg[27]_0 (\generate_fir[5].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_1 ({\generate_fir[3].fir_glob_inst_n_20 ,\generate_fir[3].fir_glob_inst_n_21 ,\generate_fir[3].fir_glob_inst_n_22 ,\generate_fir[3].fir_glob_inst_n_23 ,\generate_fir[3].fir_glob_inst_n_24 ,\generate_fir[3].fir_glob_inst_n_25 ,\generate_fir[3].fir_glob_inst_n_26 ,\generate_fir[3].fir_glob_inst_n_27 ,\generate_fir[3].fir_glob_inst_n_28 ,\generate_fir[3].fir_glob_inst_n_29 ,\generate_fir[3].fir_glob_inst_n_30 ,\generate_fir[3].fir_glob_inst_n_31 ,\generate_fir[3].fir_glob_inst_n_32 ,\generate_fir[3].fir_glob_inst_n_33 ,\generate_fir[3].fir_glob_inst_n_34 ,\generate_fir[3].fir_glob_inst_n_35 ,\generate_fir[3].fir_glob_inst_n_36 ,\generate_fir[3].fir_glob_inst_n_37 ,\generate_fir[3].fir_glob_inst_n_38 ,\generate_fir[3].fir_glob_inst_n_39 ,\generate_fir[3].fir_glob_inst_n_40 ,\generate_fir[3].fir_glob_inst_n_41 ,\generate_fir[3].fir_glob_inst_n_42 ,\generate_fir[3].fir_glob_inst_n_43 ,\generate_fir[3].fir_glob_inst_n_44 ,\generate_fir[3].fir_glob_inst_n_45 ,\generate_fir[3].fir_glob_inst_n_46 ,\generate_fir[3].fir_glob_inst_n_47 }),
        .\data_out_s_reg[27]_2 ({\generate_fir[4].fir_glob_inst_n_19 ,\generate_fir[4].fir_glob_inst_n_20 ,\generate_fir[4].fir_glob_inst_n_21 ,\generate_fir[4].fir_glob_inst_n_22 ,\generate_fir[4].fir_glob_inst_n_23 ,\generate_fir[4].fir_glob_inst_n_24 ,\generate_fir[4].fir_glob_inst_n_25 ,\generate_fir[4].fir_glob_inst_n_26 ,\generate_fir[4].fir_glob_inst_n_27 ,\generate_fir[4].fir_glob_inst_n_28 ,\generate_fir[4].fir_glob_inst_n_29 ,\generate_fir[4].fir_glob_inst_n_30 ,\generate_fir[4].fir_glob_inst_n_31 ,\generate_fir[4].fir_glob_inst_n_32 ,\generate_fir[4].fir_glob_inst_n_33 ,\generate_fir[4].fir_glob_inst_n_34 ,\generate_fir[4].fir_glob_inst_n_35 ,\generate_fir[4].fir_glob_inst_n_36 ,\generate_fir[4].fir_glob_inst_n_37 ,\generate_fir[4].fir_glob_inst_n_38 ,\generate_fir[4].fir_glob_inst_n_39 ,\generate_fir[4].fir_glob_inst_n_40 ,\generate_fir[4].fir_glob_inst_n_41 ,\generate_fir[4].fir_glob_inst_n_42 ,\generate_fir[4].fir_glob_inst_n_43 ,\generate_fir[4].fir_glob_inst_n_44 ,\generate_fir[4].fir_glob_inst_n_45 ,\generate_fir[4].fir_glob_inst_n_46 }),
        .\data_out_s_reg[2]_0 (\generate_fir[5].fir_glob_inst_n_5 ),
        .\data_out_s_reg[3]_0 (\generate_fir[5].fir_glob_inst_n_6 ),
        .\data_out_s_reg[4]_0 (\generate_fir[5].fir_glob_inst_n_7 ),
        .\data_out_s_reg[5]_0 (\generate_fir[5].fir_glob_inst_n_8 ),
        .\data_out_s_reg[6]_0 (\generate_fir[5].fir_glob_inst_n_9 ),
        .\data_out_s_reg[7]_0 (\generate_fir[5].fir_glob_inst_n_10 ),
        .\data_out_s_reg[8]_0 (\generate_fir[5].fir_glob_inst_n_11 ),
        .\data_out_s_reg[9]_0 (\generate_fir[5].fir_glob_inst_n_12 ),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[5].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_50 \generate_fir[6].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_23 ,\fir_proc_inst/data3_s [12:0]}),
        .D({\generate_fir[5].fir_glob_inst_n_31 ,\generate_fir[5].fir_glob_inst_n_32 ,\generate_fir[5].fir_glob_inst_n_33 ,\generate_fir[5].fir_glob_inst_n_34 ,\generate_fir[5].fir_glob_inst_n_35 ,\generate_fir[5].fir_glob_inst_n_36 ,\generate_fir[5].fir_glob_inst_n_37 ,\generate_fir[5].fir_glob_inst_n_38 ,\generate_fir[5].fir_glob_inst_n_39 ,\generate_fir[5].fir_glob_inst_n_40 ,\generate_fir[5].fir_glob_inst_n_41 ,\generate_fir[5].fir_glob_inst_n_42 ,\generate_fir[5].fir_glob_inst_n_43 ,\generate_fir[5].fir_glob_inst_n_44 ,\generate_fir[5].fir_glob_inst_n_45 ,\generate_fir[5].fir_glob_inst_n_46 }),
        .E(\result_s_reg[0]_4 ),
        .Q({\generate_fir[6].fir_glob_inst_n_4 ,\generate_fir[6].fir_glob_inst_n_5 ,\generate_fir[6].fir_glob_inst_n_6 ,\generate_fir[6].fir_glob_inst_n_7 ,\generate_fir[6].fir_glob_inst_n_8 ,\generate_fir[6].fir_glob_inst_n_9 ,\generate_fir[6].fir_glob_inst_n_10 ,\generate_fir[6].fir_glob_inst_n_11 ,\generate_fir[6].fir_glob_inst_n_12 ,\generate_fir[6].fir_glob_inst_n_13 ,\generate_fir[6].fir_glob_inst_n_14 ,\generate_fir[6].fir_glob_inst_n_15 ,\generate_fir[6].fir_glob_inst_n_16 ,\generate_fir[6].fir_glob_inst_n_17 ,\generate_fir[6].fir_glob_inst_n_18 ,\generate_fir[6].fir_glob_inst_n_19 }),
        .\bit_tab_s_reg[0] (\generate_fir[5].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[5]),
        .data_en_o_reg_1(\generate_fir[3].fir_glob_inst_n_3 ),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[0]_0 (\generate_fir[6].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[6].fir_glob_inst_n_20 ,\generate_fir[6].fir_glob_inst_n_21 ,\generate_fir[6].fir_glob_inst_n_22 ,\generate_fir[6].fir_glob_inst_n_23 ,\generate_fir[6].fir_glob_inst_n_24 ,\generate_fir[6].fir_glob_inst_n_25 ,\generate_fir[6].fir_glob_inst_n_26 ,\generate_fir[6].fir_glob_inst_n_27 ,\generate_fir[6].fir_glob_inst_n_28 ,\generate_fir[6].fir_glob_inst_n_29 ,\generate_fir[6].fir_glob_inst_n_30 ,\generate_fir[6].fir_glob_inst_n_31 ,\generate_fir[6].fir_glob_inst_n_32 ,\generate_fir[6].fir_glob_inst_n_33 ,\generate_fir[6].fir_glob_inst_n_34 ,\generate_fir[6].fir_glob_inst_n_35 ,\generate_fir[6].fir_glob_inst_n_36 ,\generate_fir[6].fir_glob_inst_n_37 ,\generate_fir[6].fir_glob_inst_n_38 ,\generate_fir[6].fir_glob_inst_n_39 ,\generate_fir[6].fir_glob_inst_n_40 ,\generate_fir[6].fir_glob_inst_n_41 ,\generate_fir[6].fir_glob_inst_n_42 ,\generate_fir[6].fir_glob_inst_n_43 ,\generate_fir[6].fir_glob_inst_n_44 ,\generate_fir[6].fir_glob_inst_n_45 ,\generate_fir[6].fir_glob_inst_n_46 ,\generate_fir[6].fir_glob_inst_n_47 }),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[6].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_4),
        .sel0({sel0[7:6],sel0[4]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_51 \generate_fir[7].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_23 ,\fir_proc_inst/data3_s [12:0]}),
        .D({\generate_fir[6].fir_glob_inst_n_4 ,\generate_fir[6].fir_glob_inst_n_5 ,\generate_fir[6].fir_glob_inst_n_6 ,\generate_fir[6].fir_glob_inst_n_7 ,\generate_fir[6].fir_glob_inst_n_8 ,\generate_fir[6].fir_glob_inst_n_9 ,\generate_fir[6].fir_glob_inst_n_10 ,\generate_fir[6].fir_glob_inst_n_11 ,\generate_fir[6].fir_glob_inst_n_12 ,\generate_fir[6].fir_glob_inst_n_13 ,\generate_fir[6].fir_glob_inst_n_14 ,\generate_fir[6].fir_glob_inst_n_15 ,\generate_fir[6].fir_glob_inst_n_16 ,\generate_fir[6].fir_glob_inst_n_17 ,\generate_fir[6].fir_glob_inst_n_18 ,\generate_fir[6].fir_glob_inst_n_19 }),
        .E(\result_s_reg[0]_5 ),
        .Q({\generate_fir[7].fir_glob_inst_n_5 ,\generate_fir[7].fir_glob_inst_n_6 ,\generate_fir[7].fir_glob_inst_n_7 ,\generate_fir[7].fir_glob_inst_n_8 ,\generate_fir[7].fir_glob_inst_n_9 ,\generate_fir[7].fir_glob_inst_n_10 ,\generate_fir[7].fir_glob_inst_n_11 ,\generate_fir[7].fir_glob_inst_n_12 ,\generate_fir[7].fir_glob_inst_n_13 ,\generate_fir[7].fir_glob_inst_n_14 ,\generate_fir[7].fir_glob_inst_n_15 ,\generate_fir[7].fir_glob_inst_n_16 ,\generate_fir[7].fir_glob_inst_n_17 ,\generate_fir[7].fir_glob_inst_n_18 ,\generate_fir[7].fir_glob_inst_n_19 ,\generate_fir[7].fir_glob_inst_n_20 }),
        .\bit_tab_s_reg[0] (\generate_fir[6].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[7].fir_glob_inst_n_3 ),
        .data_en_o_reg_1({sel0[9:7],sel0[5]}),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[0]_0 (\generate_fir[7].fir_glob_inst_n_4 ),
        .\data_out_s_reg[27]_0 ({\generate_fir[7].fir_glob_inst_n_21 ,\generate_fir[7].fir_glob_inst_n_22 ,\generate_fir[7].fir_glob_inst_n_23 ,\generate_fir[7].fir_glob_inst_n_24 ,\generate_fir[7].fir_glob_inst_n_25 ,\generate_fir[7].fir_glob_inst_n_26 ,\generate_fir[7].fir_glob_inst_n_27 ,\generate_fir[7].fir_glob_inst_n_28 ,\generate_fir[7].fir_glob_inst_n_29 ,\generate_fir[7].fir_glob_inst_n_30 ,\generate_fir[7].fir_glob_inst_n_31 ,\generate_fir[7].fir_glob_inst_n_32 ,\generate_fir[7].fir_glob_inst_n_33 ,\generate_fir[7].fir_glob_inst_n_34 ,\generate_fir[7].fir_glob_inst_n_35 ,\generate_fir[7].fir_glob_inst_n_36 ,\generate_fir[7].fir_glob_inst_n_37 ,\generate_fir[7].fir_glob_inst_n_38 ,\generate_fir[7].fir_glob_inst_n_39 ,\generate_fir[7].fir_glob_inst_n_40 ,\generate_fir[7].fir_glob_inst_n_41 ,\generate_fir[7].fir_glob_inst_n_42 ,\generate_fir[7].fir_glob_inst_n_43 ,\generate_fir[7].fir_glob_inst_n_44 ,\generate_fir[7].fir_glob_inst_n_45 ,\generate_fir[7].fir_glob_inst_n_46 ,\generate_fir[7].fir_glob_inst_n_47 ,\generate_fir[7].fir_glob_inst_n_48 }),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[7].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_5),
        .sel0(sel0[6]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_52 \generate_fir[8].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_69 ,\fir_proc_inst/data3_s [12:0]}),
        .D({\generate_fir[7].fir_glob_inst_n_5 ,\generate_fir[7].fir_glob_inst_n_6 ,\generate_fir[7].fir_glob_inst_n_7 ,\generate_fir[7].fir_glob_inst_n_8 ,\generate_fir[7].fir_glob_inst_n_9 ,\generate_fir[7].fir_glob_inst_n_10 ,\generate_fir[7].fir_glob_inst_n_11 ,\generate_fir[7].fir_glob_inst_n_12 ,\generate_fir[7].fir_glob_inst_n_13 ,\generate_fir[7].fir_glob_inst_n_14 ,\generate_fir[7].fir_glob_inst_n_15 ,\generate_fir[7].fir_glob_inst_n_16 ,\generate_fir[7].fir_glob_inst_n_17 ,\generate_fir[7].fir_glob_inst_n_18 ,\generate_fir[7].fir_glob_inst_n_19 ,\generate_fir[7].fir_glob_inst_n_20 }),
        .E(\result_s_reg[0]_6 ),
        .Q({\generate_fir[8].fir_glob_inst_n_31 ,\generate_fir[8].fir_glob_inst_n_32 ,\generate_fir[8].fir_glob_inst_n_33 ,\generate_fir[8].fir_glob_inst_n_34 ,\generate_fir[8].fir_glob_inst_n_35 ,\generate_fir[8].fir_glob_inst_n_36 ,\generate_fir[8].fir_glob_inst_n_37 ,\generate_fir[8].fir_glob_inst_n_38 ,\generate_fir[8].fir_glob_inst_n_39 ,\generate_fir[8].fir_glob_inst_n_40 ,\generate_fir[8].fir_glob_inst_n_41 ,\generate_fir[8].fir_glob_inst_n_42 ,\generate_fir[8].fir_glob_inst_n_43 ,\generate_fir[8].fir_glob_inst_n_44 ,\generate_fir[8].fir_glob_inst_n_45 ,\generate_fir[8].fir_glob_inst_n_46 }),
        .\bit_tab_s_reg[0] (\generate_fir[7].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(\generate_fir[5].fir_glob_inst_n_30 ),
        .data_en_o_reg_1(\generate_fir[22].fir_glob_inst_n_5 ),
        .data_en_o_reg_10(\generate_fir[5].fir_glob_inst_n_26 ),
        .data_en_o_reg_11(\generate_fir[14].fir_glob_inst_n_26 ),
        .data_en_o_reg_12(\generate_fir[5].fir_glob_inst_n_25 ),
        .data_en_o_reg_13(\generate_fir[14].fir_glob_inst_n_25 ),
        .data_en_o_reg_14(\generate_fir[5].fir_glob_inst_n_24 ),
        .data_en_o_reg_15(\generate_fir[14].fir_glob_inst_n_24 ),
        .data_en_o_reg_16(\generate_fir[5].fir_glob_inst_n_23 ),
        .data_en_o_reg_17(\generate_fir[14].fir_glob_inst_n_23 ),
        .data_en_o_reg_18(\generate_fir[5].fir_glob_inst_n_22 ),
        .data_en_o_reg_19(\generate_fir[14].fir_glob_inst_n_22 ),
        .data_en_o_reg_2(\generate_fir[14].fir_glob_inst_n_30 ),
        .data_en_o_reg_20(\generate_fir[5].fir_glob_inst_n_21 ),
        .data_en_o_reg_21(\generate_fir[14].fir_glob_inst_n_21 ),
        .data_en_o_reg_22(\generate_fir[5].fir_glob_inst_n_20 ),
        .data_en_o_reg_23(\generate_fir[14].fir_glob_inst_n_20 ),
        .data_en_o_reg_24(\generate_fir[5].fir_glob_inst_n_19 ),
        .data_en_o_reg_25(\generate_fir[14].fir_glob_inst_n_19 ),
        .data_en_o_reg_26(\generate_fir[5].fir_glob_inst_n_18 ),
        .data_en_o_reg_27(\generate_fir[14].fir_glob_inst_n_18 ),
        .data_en_o_reg_28(\generate_fir[5].fir_glob_inst_n_17 ),
        .data_en_o_reg_29(\generate_fir[14].fir_glob_inst_n_17 ),
        .data_en_o_reg_3(\generate_fir[13].fir_glob_inst_n_3 ),
        .data_en_o_reg_30(\generate_fir[5].fir_glob_inst_n_16 ),
        .data_en_o_reg_31(\generate_fir[14].fir_glob_inst_n_16 ),
        .data_en_o_reg_32(\generate_fir[5].fir_glob_inst_n_15 ),
        .data_en_o_reg_33(\generate_fir[14].fir_glob_inst_n_15 ),
        .data_en_o_reg_34(\generate_fir[5].fir_glob_inst_n_14 ),
        .data_en_o_reg_35(\generate_fir[14].fir_glob_inst_n_14 ),
        .data_en_o_reg_36(\generate_fir[5].fir_glob_inst_n_13 ),
        .data_en_o_reg_37(\generate_fir[14].fir_glob_inst_n_13 ),
        .data_en_o_reg_38(\generate_fir[5].fir_glob_inst_n_12 ),
        .data_en_o_reg_39(\generate_fir[14].fir_glob_inst_n_12 ),
        .data_en_o_reg_4(\generate_fir[5].fir_glob_inst_n_29 ),
        .data_en_o_reg_40(\generate_fir[5].fir_glob_inst_n_11 ),
        .data_en_o_reg_41(\generate_fir[14].fir_glob_inst_n_11 ),
        .data_en_o_reg_42(\generate_fir[5].fir_glob_inst_n_10 ),
        .data_en_o_reg_43(\generate_fir[14].fir_glob_inst_n_10 ),
        .data_en_o_reg_44(\generate_fir[5].fir_glob_inst_n_9 ),
        .data_en_o_reg_45(\generate_fir[14].fir_glob_inst_n_9 ),
        .data_en_o_reg_46(\generate_fir[5].fir_glob_inst_n_8 ),
        .data_en_o_reg_47(\generate_fir[14].fir_glob_inst_n_8 ),
        .data_en_o_reg_48(\generate_fir[5].fir_glob_inst_n_7 ),
        .data_en_o_reg_49(\generate_fir[14].fir_glob_inst_n_7 ),
        .data_en_o_reg_5(\generate_fir[14].fir_glob_inst_n_29 ),
        .data_en_o_reg_50(\generate_fir[5].fir_glob_inst_n_6 ),
        .data_en_o_reg_51(\generate_fir[14].fir_glob_inst_n_6 ),
        .data_en_o_reg_52(\generate_fir[5].fir_glob_inst_n_5 ),
        .data_en_o_reg_53(\generate_fir[14].fir_glob_inst_n_5 ),
        .data_en_o_reg_54(\generate_fir[5].fir_glob_inst_n_4 ),
        .data_en_o_reg_55(\generate_fir[14].fir_glob_inst_n_4 ),
        .data_en_o_reg_56(\generate_fir[5].fir_glob_inst_n_3 ),
        .data_en_o_reg_57(\generate_fir[14].fir_glob_inst_n_3 ),
        .data_en_o_reg_6(\generate_fir[5].fir_glob_inst_n_28 ),
        .data_en_o_reg_7(\generate_fir[14].fir_glob_inst_n_28 ),
        .data_en_o_reg_8(\generate_fir[5].fir_glob_inst_n_27 ),
        .data_en_o_reg_9(\generate_fir[14].fir_glob_inst_n_27 ),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[0]_0 (sel0[7]),
        .\data_out_s_reg[0]_1 (\generate_fir[8].fir_glob_inst_n_30 ),
        .\data_out_s_reg[0]_2 (\generate_fir[17].fir_glob_inst_n_4 ),
        .\data_out_s_reg[10]_0 (\generate_fir[8].fir_glob_inst_n_20 ),
        .\data_out_s_reg[10]_1 (\generate_fir[17].fir_glob_inst_n_14 ),
        .\data_out_s_reg[11]_0 (\generate_fir[8].fir_glob_inst_n_19 ),
        .\data_out_s_reg[11]_1 (\generate_fir[17].fir_glob_inst_n_15 ),
        .\data_out_s_reg[12]_0 (\generate_fir[8].fir_glob_inst_n_18 ),
        .\data_out_s_reg[12]_1 (\generate_fir[17].fir_glob_inst_n_16 ),
        .\data_out_s_reg[13]_0 (\generate_fir[8].fir_glob_inst_n_17 ),
        .\data_out_s_reg[13]_1 (\generate_fir[17].fir_glob_inst_n_17 ),
        .\data_out_s_reg[14]_0 (\generate_fir[8].fir_glob_inst_n_16 ),
        .\data_out_s_reg[14]_1 (\generate_fir[17].fir_glob_inst_n_18 ),
        .\data_out_s_reg[15]_0 (\generate_fir[8].fir_glob_inst_n_15 ),
        .\data_out_s_reg[15]_1 (\generate_fir[17].fir_glob_inst_n_19 ),
        .\data_out_s_reg[16]_0 (\generate_fir[8].fir_glob_inst_n_14 ),
        .\data_out_s_reg[16]_1 (\generate_fir[17].fir_glob_inst_n_20 ),
        .\data_out_s_reg[17]_0 (\generate_fir[8].fir_glob_inst_n_13 ),
        .\data_out_s_reg[17]_1 (\generate_fir[17].fir_glob_inst_n_21 ),
        .\data_out_s_reg[18]_0 (\generate_fir[8].fir_glob_inst_n_12 ),
        .\data_out_s_reg[18]_1 (\generate_fir[17].fir_glob_inst_n_22 ),
        .\data_out_s_reg[19]_0 (\generate_fir[8].fir_glob_inst_n_11 ),
        .\data_out_s_reg[19]_1 (\generate_fir[17].fir_glob_inst_n_23 ),
        .\data_out_s_reg[1]_0 (\generate_fir[8].fir_glob_inst_n_29 ),
        .\data_out_s_reg[1]_1 (\generate_fir[17].fir_glob_inst_n_5 ),
        .\data_out_s_reg[20]_0 (\generate_fir[8].fir_glob_inst_n_10 ),
        .\data_out_s_reg[20]_1 (\generate_fir[17].fir_glob_inst_n_24 ),
        .\data_out_s_reg[21]_0 (\generate_fir[8].fir_glob_inst_n_9 ),
        .\data_out_s_reg[21]_1 (\generate_fir[17].fir_glob_inst_n_25 ),
        .\data_out_s_reg[22]_0 (\generate_fir[8].fir_glob_inst_n_8 ),
        .\data_out_s_reg[22]_1 (\generate_fir[17].fir_glob_inst_n_26 ),
        .\data_out_s_reg[23]_0 (\generate_fir[8].fir_glob_inst_n_7 ),
        .\data_out_s_reg[23]_1 (\generate_fir[17].fir_glob_inst_n_27 ),
        .\data_out_s_reg[24]_0 (\generate_fir[8].fir_glob_inst_n_6 ),
        .\data_out_s_reg[24]_1 (\generate_fir[17].fir_glob_inst_n_28 ),
        .\data_out_s_reg[25]_0 (\generate_fir[8].fir_glob_inst_n_5 ),
        .\data_out_s_reg[25]_1 (\generate_fir[17].fir_glob_inst_n_29 ),
        .\data_out_s_reg[26]_0 (\generate_fir[8].fir_glob_inst_n_4 ),
        .\data_out_s_reg[26]_1 (\generate_fir[17].fir_glob_inst_n_30 ),
        .\data_out_s_reg[27]_0 (\generate_fir[8].fir_glob_inst_n_3 ),
        .\data_out_s_reg[27]_1 (\generate_fir[17].fir_glob_inst_n_31 ),
        .\data_out_s_reg[27]_2 ({\generate_fir[6].fir_glob_inst_n_20 ,\generate_fir[6].fir_glob_inst_n_21 ,\generate_fir[6].fir_glob_inst_n_22 ,\generate_fir[6].fir_glob_inst_n_23 ,\generate_fir[6].fir_glob_inst_n_24 ,\generate_fir[6].fir_glob_inst_n_25 ,\generate_fir[6].fir_glob_inst_n_26 ,\generate_fir[6].fir_glob_inst_n_27 ,\generate_fir[6].fir_glob_inst_n_28 ,\generate_fir[6].fir_glob_inst_n_29 ,\generate_fir[6].fir_glob_inst_n_30 ,\generate_fir[6].fir_glob_inst_n_31 ,\generate_fir[6].fir_glob_inst_n_32 ,\generate_fir[6].fir_glob_inst_n_33 ,\generate_fir[6].fir_glob_inst_n_34 ,\generate_fir[6].fir_glob_inst_n_35 ,\generate_fir[6].fir_glob_inst_n_36 ,\generate_fir[6].fir_glob_inst_n_37 ,\generate_fir[6].fir_glob_inst_n_38 ,\generate_fir[6].fir_glob_inst_n_39 ,\generate_fir[6].fir_glob_inst_n_40 ,\generate_fir[6].fir_glob_inst_n_41 ,\generate_fir[6].fir_glob_inst_n_42 ,\generate_fir[6].fir_glob_inst_n_43 ,\generate_fir[6].fir_glob_inst_n_44 ,\generate_fir[6].fir_glob_inst_n_45 ,\generate_fir[6].fir_glob_inst_n_46 ,\generate_fir[6].fir_glob_inst_n_47 }),
        .\data_out_s_reg[27]_3 ({\generate_fir[7].fir_glob_inst_n_21 ,\generate_fir[7].fir_glob_inst_n_22 ,\generate_fir[7].fir_glob_inst_n_23 ,\generate_fir[7].fir_glob_inst_n_24 ,\generate_fir[7].fir_glob_inst_n_25 ,\generate_fir[7].fir_glob_inst_n_26 ,\generate_fir[7].fir_glob_inst_n_27 ,\generate_fir[7].fir_glob_inst_n_28 ,\generate_fir[7].fir_glob_inst_n_29 ,\generate_fir[7].fir_glob_inst_n_30 ,\generate_fir[7].fir_glob_inst_n_31 ,\generate_fir[7].fir_glob_inst_n_32 ,\generate_fir[7].fir_glob_inst_n_33 ,\generate_fir[7].fir_glob_inst_n_34 ,\generate_fir[7].fir_glob_inst_n_35 ,\generate_fir[7].fir_glob_inst_n_36 ,\generate_fir[7].fir_glob_inst_n_37 ,\generate_fir[7].fir_glob_inst_n_38 ,\generate_fir[7].fir_glob_inst_n_39 ,\generate_fir[7].fir_glob_inst_n_40 ,\generate_fir[7].fir_glob_inst_n_41 ,\generate_fir[7].fir_glob_inst_n_42 ,\generate_fir[7].fir_glob_inst_n_43 ,\generate_fir[7].fir_glob_inst_n_44 ,\generate_fir[7].fir_glob_inst_n_45 ,\generate_fir[7].fir_glob_inst_n_46 ,\generate_fir[7].fir_glob_inst_n_47 ,\generate_fir[7].fir_glob_inst_n_48 }),
        .\data_out_s_reg[2]_0 (\generate_fir[8].fir_glob_inst_n_28 ),
        .\data_out_s_reg[2]_1 (\generate_fir[17].fir_glob_inst_n_6 ),
        .\data_out_s_reg[3]_0 (\generate_fir[8].fir_glob_inst_n_27 ),
        .\data_out_s_reg[3]_1 (\generate_fir[17].fir_glob_inst_n_7 ),
        .\data_out_s_reg[4]_0 (\generate_fir[8].fir_glob_inst_n_26 ),
        .\data_out_s_reg[4]_1 (\generate_fir[17].fir_glob_inst_n_8 ),
        .\data_out_s_reg[5]_0 (\generate_fir[8].fir_glob_inst_n_25 ),
        .\data_out_s_reg[5]_1 (\generate_fir[17].fir_glob_inst_n_9 ),
        .\data_out_s_reg[6]_0 (\generate_fir[8].fir_glob_inst_n_24 ),
        .\data_out_s_reg[6]_1 (\generate_fir[17].fir_glob_inst_n_10 ),
        .\data_out_s_reg[7]_0 (\generate_fir[8].fir_glob_inst_n_23 ),
        .\data_out_s_reg[7]_1 (\generate_fir[17].fir_glob_inst_n_11 ),
        .\data_out_s_reg[8]_0 (\generate_fir[8].fir_glob_inst_n_22 ),
        .\data_out_s_reg[8]_1 (\generate_fir[17].fir_glob_inst_n_12 ),
        .\data_out_s_reg[9]_0 (\generate_fir[8].fir_glob_inst_n_21 ),
        .\data_out_s_reg[9]_1 (\generate_fir[17].fir_glob_inst_n_13 ),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[8].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_6),
        .sel0(sel0[6:5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_53 \generate_fir[9].fir_glob_inst 
       (.A({\generate_fir[0].fir_glob_inst_n_22 ,\fir_proc_inst/data3_s [12:0]}),
        .D({\generate_fir[8].fir_glob_inst_n_31 ,\generate_fir[8].fir_glob_inst_n_32 ,\generate_fir[8].fir_glob_inst_n_33 ,\generate_fir[8].fir_glob_inst_n_34 ,\generate_fir[8].fir_glob_inst_n_35 ,\generate_fir[8].fir_glob_inst_n_36 ,\generate_fir[8].fir_glob_inst_n_37 ,\generate_fir[8].fir_glob_inst_n_38 ,\generate_fir[8].fir_glob_inst_n_39 ,\generate_fir[8].fir_glob_inst_n_40 ,\generate_fir[8].fir_glob_inst_n_41 ,\generate_fir[8].fir_glob_inst_n_42 ,\generate_fir[8].fir_glob_inst_n_43 ,\generate_fir[8].fir_glob_inst_n_44 ,\generate_fir[8].fir_glob_inst_n_45 ,\generate_fir[8].fir_glob_inst_n_46 }),
        .E(\result_s_reg[0]_7 ),
        .Q({\generate_fir[9].fir_glob_inst_n_3 ,\generate_fir[9].fir_glob_inst_n_4 ,\generate_fir[9].fir_glob_inst_n_5 ,\generate_fir[9].fir_glob_inst_n_6 ,\generate_fir[9].fir_glob_inst_n_7 ,\generate_fir[9].fir_glob_inst_n_8 ,\generate_fir[9].fir_glob_inst_n_9 ,\generate_fir[9].fir_glob_inst_n_10 ,\generate_fir[9].fir_glob_inst_n_11 ,\generate_fir[9].fir_glob_inst_n_12 ,\generate_fir[9].fir_glob_inst_n_13 ,\generate_fir[9].fir_glob_inst_n_14 ,\generate_fir[9].fir_glob_inst_n_15 ,\generate_fir[9].fir_glob_inst_n_16 ,\generate_fir[9].fir_glob_inst_n_17 ,\generate_fir[9].fir_glob_inst_n_18 }),
        .\bit_tab_s_reg[0] (\generate_fir[8].fir_glob_inst_n_0 ),
        .data_clk_i(data_clk_i),
        .data_en_o_reg_0(sel0[8]),
        .data_en_s(\fir_proc_inst/data_en_s ),
        .\data_out_s_reg[27]_0 ({\generate_fir[9].fir_glob_inst_n_19 ,\generate_fir[9].fir_glob_inst_n_20 ,\generate_fir[9].fir_glob_inst_n_21 ,\generate_fir[9].fir_glob_inst_n_22 ,\generate_fir[9].fir_glob_inst_n_23 ,\generate_fir[9].fir_glob_inst_n_24 ,\generate_fir[9].fir_glob_inst_n_25 ,\generate_fir[9].fir_glob_inst_n_26 ,\generate_fir[9].fir_glob_inst_n_27 ,\generate_fir[9].fir_glob_inst_n_28 ,\generate_fir[9].fir_glob_inst_n_29 ,\generate_fir[9].fir_glob_inst_n_30 ,\generate_fir[9].fir_glob_inst_n_31 ,\generate_fir[9].fir_glob_inst_n_32 ,\generate_fir[9].fir_glob_inst_n_33 ,\generate_fir[9].fir_glob_inst_n_34 ,\generate_fir[9].fir_glob_inst_n_35 ,\generate_fir[9].fir_glob_inst_n_36 ,\generate_fir[9].fir_glob_inst_n_37 ,\generate_fir[9].fir_glob_inst_n_38 ,\generate_fir[9].fir_glob_inst_n_39 ,\generate_fir[9].fir_glob_inst_n_40 ,\generate_fir[9].fir_glob_inst_n_41 ,\generate_fir[9].fir_glob_inst_n_42 ,\generate_fir[9].fir_glob_inst_n_43 ,\generate_fir[9].fir_glob_inst_n_44 ,\generate_fir[9].fir_glob_inst_n_45 ,\generate_fir[9].fir_glob_inst_n_46 }),
        .enable_s(enable_s),
        .pcen_reg_rep__0(\generate_fir[0].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg(\generate_fir[9].fir_glob_inst_n_0 ),
        .reset_accum_in_s_reg_0(reset_accum_in_s_reg_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_ram ram1
       (.D(ram_val_s),
        .\coeff_addr_s_reg[8] (\coeff_addr_s_reg[8] ),
        .coeff_en_i(coeff_en_i),
        .\coeff_val_s_reg[15] (\coeff_val_s_reg[15] ),
        .cpt_val_o(counter_ram_s),
        .data_clk_i(data_clk_i),
        .data_rst_i(data_rst_i),
        .s00_axi_aclk(s00_axi_aclk));
  (* srl_name = "\U0/fir_top_inst/reset_store3_s_reg_srl3 " *) 
  SRL16E reset_store3_s_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(data_clk_i),
        .D(cpt_overflow_next),
        .Q(reset_store3_s));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_v1_0_S00_AXI
   (s00_axi_rvalid,
    coeff_en_i,
    Q,
    s00_axi_rdata,
    \ramb_bl.ramb18_dp_bl.ram18_bl ,
    \ramb_bl.ramb18_dp_bl.ram18_bl_0 ,
    s00_axi_reset,
    axi_arready_reg,
    s00_axi_aclk,
    \axi_araddr_reg[3] ,
    addr_s,
    E,
    s00_axi_wdata,
    axi_wready_reg,
    D);
  output s00_axi_rvalid;
  output coeff_en_i;
  output [8:0]Q;
  output [1:0]s00_axi_rdata;
  output [15:0]\ramb_bl.ramb18_dp_bl.ram18_bl ;
  output [8:0]\ramb_bl.ramb18_dp_bl.ram18_bl_0 ;
  input s00_axi_reset;
  input axi_arready_reg;
  input s00_axi_aclk;
  input \axi_araddr_reg[3] ;
  input [1:0]addr_s;
  input [0:0]E;
  input [15:0]s00_axi_wdata;
  input [0:0]axi_wready_reg;
  input [8:0]D;

  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [1:0]addr_s;
  wire \axi_araddr_reg[3] ;
  wire axi_arready_reg;
  wire [0:0]axi_wready_reg;
  wire \coeff_addr_uns_s[0]_i_1_n_0 ;
  wire \coeff_addr_uns_s[8]_i_2_n_0 ;
  wire coeff_en_i;
  wire [8:1]p_0_in;
  wire [15:0]\ramb_bl.ramb18_dp_bl.ram18_bl ;
  wire [8:0]\ramb_bl.ramb18_dp_bl.ram18_bl_0 ;
  wire \readdata_s[0]_i_1_n_0 ;
  wire \readdata_s[30]_i_1_n_0 ;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_rdata;
  wire s00_axi_reset;
  wire s00_axi_rvalid;
  wire [15:0]s00_axi_wdata;

  FDRE \coeff_addr_s_reg[0] 
       (.C(s00_axi_aclk),
        .CE(axi_wready_reg),
        .D(D[0]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl_0 [0]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_s_reg[1] 
       (.C(s00_axi_aclk),
        .CE(axi_wready_reg),
        .D(D[1]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl_0 [1]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_s_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_wready_reg),
        .D(D[2]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl_0 [2]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_s_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_wready_reg),
        .D(D[3]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl_0 [3]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_s_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_wready_reg),
        .D(D[4]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl_0 [4]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_s_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_wready_reg),
        .D(D[5]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl_0 [5]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_s_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_wready_reg),
        .D(D[6]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl_0 [6]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_s_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_wready_reg),
        .D(D[7]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl_0 [7]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_s_reg[8] 
       (.C(s00_axi_aclk),
        .CE(axi_wready_reg),
        .D(D[8]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl_0 [8]),
        .R(s00_axi_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \coeff_addr_uns_s[0]_i_1 
       (.I0(Q[0]),
        .O(\coeff_addr_uns_s[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \coeff_addr_uns_s[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \coeff_addr_uns_s[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \coeff_addr_uns_s[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \coeff_addr_uns_s[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \coeff_addr_uns_s[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \coeff_addr_uns_s[6]_i_1 
       (.I0(\coeff_addr_uns_s[8]_i_2_n_0 ),
        .I1(Q[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \coeff_addr_uns_s[7]_i_1 
       (.I0(\coeff_addr_uns_s[8]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \coeff_addr_uns_s[8]_i_1 
       (.I0(Q[6]),
        .I1(\coeff_addr_uns_s[8]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(Q[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \coeff_addr_uns_s[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\coeff_addr_uns_s[8]_i_2_n_0 ));
  FDRE \coeff_addr_uns_s_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(\coeff_addr_uns_s[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_uns_s_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_uns_s_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_uns_s_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_uns_s_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(Q[4]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_uns_s_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(Q[5]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_uns_s_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(Q[6]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_uns_s_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(Q[7]),
        .R(s00_axi_reset));
  FDRE \coeff_addr_uns_s_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(Q[8]),
        .R(s00_axi_reset));
  FDRE coeff_en_s_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr_reg[3] ),
        .Q(coeff_en_i),
        .R(1'b0));
  FDRE \coeff_val_s_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[0]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [0]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[10]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [10]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[11]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [11]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[12]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [12]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[13]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [13]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[14]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [14]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[15]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [15]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[1]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [1]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[2]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [2]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[3]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [3]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[4]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [4]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[5]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [5]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[6]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [6]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[7]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [7]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[8]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [8]),
        .R(s00_axi_reset));
  FDRE \coeff_val_s_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(s00_axi_wdata[9]),
        .Q(\ramb_bl.ramb18_dp_bl.ram18_bl [9]),
        .R(s00_axi_reset));
  FDRE read_ack_o_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_reg),
        .Q(s00_axi_rvalid),
        .R(s00_axi_reset));
  LUT5 #(
    .INIT(32'h010F0100)) 
    \readdata_s[0]_i_1 
       (.I0(addr_s[0]),
        .I1(addr_s[1]),
        .I2(s00_axi_reset),
        .I3(axi_arready_reg),
        .I4(s00_axi_rdata[0]),
        .O(\readdata_s[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00FC00AA)) 
    \readdata_s[30]_i_1 
       (.I0(s00_axi_rdata[1]),
        .I1(addr_s[0]),
        .I2(addr_s[1]),
        .I3(s00_axi_reset),
        .I4(axi_arready_reg),
        .O(\readdata_s[30]_i_1_n_0 ));
  FDRE \readdata_s_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\readdata_s[0]_i_1_n_0 ),
        .Q(s00_axi_rdata[0]),
        .R(1'b0));
  FDRE \readdata_s_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\readdata_s[30]_i_1_n_0 ),
        .Q(s00_axi_rdata[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_v1_0_handCom
   (s00_axi_awready,
    s00_axi_wready,
    s00_axi_arready,
    s00_axi_bvalid,
    D,
    addr_s,
    E,
    \coeff_addr_s_reg[8] ,
    read_ack_o_reg,
    coeff_en_s_reg,
    s00_axi_reset,
    s00_axi_aclk,
    s00_axi_wvalid,
    s00_axi_awvalid,
    Q,
    s00_axi_arvalid,
    s00_axi_bready,
    s00_axi_rready,
    s00_axi_awaddr,
    s00_axi_araddr);
  output s00_axi_awready;
  output s00_axi_wready;
  output s00_axi_arready;
  output s00_axi_bvalid;
  output [8:0]D;
  output [1:0]addr_s;
  output [0:0]E;
  output [0:0]\coeff_addr_s_reg[8] ;
  output read_ack_o_reg;
  output coeff_en_s_reg;
  input s00_axi_reset;
  input s00_axi_aclk;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input [8:0]Q;
  input s00_axi_arvalid;
  input s00_axi_bready;
  input s00_axi_rready;
  input [1:0]s00_axi_awaddr;
  input [1:0]s00_axi_araddr;

  wire [8:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire [1:0]addr_reg;
  wire \addr_reg[1]_i_2_n_0 ;
  wire [1:0]addr_s;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire axi_arready_i_1_n_0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire axi_awready_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_rvalid_reg_n_0;
  wire axi_wready_i_1_n_0;
  wire [0:0]\coeff_addr_s_reg[8] ;
  wire coeff_en_s_reg;
  wire read_ack_o_reg;
  wire [1:0]read_addr_s;
  wire s00_axi_aclk;
  wire [1:0]s00_axi_araddr;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [1:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire s00_axi_reset;
  wire s00_axi_rready;
  wire s00_axi_wready;
  wire s00_axi_wvalid;
  wire [1:0]write_addr_s;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \addr_reg[0]_i_1 
       (.I0(read_addr_s[0]),
        .I1(read_ack_o_reg),
        .I2(addr_reg[0]),
        .I3(\addr_reg[1]_i_2_n_0 ),
        .I4(write_addr_s[0]),
        .O(addr_s[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \addr_reg[1]_i_1 
       (.I0(read_addr_s[1]),
        .I1(read_ack_o_reg),
        .I2(addr_reg[1]),
        .I3(\addr_reg[1]_i_2_n_0 ),
        .I4(write_addr_s[1]),
        .O(addr_s[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \addr_reg[1]_i_2 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_awready),
        .I3(s00_axi_wready),
        .O(\addr_reg[1]_i_2_n_0 ));
  FDRE \addr_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(addr_s[0]),
        .Q(addr_reg[0]),
        .R(1'b0));
  FDRE \addr_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(addr_s[1]),
        .Q(addr_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s00_axi_araddr[0]),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_arready),
        .I3(read_addr_s[0]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s00_axi_araddr[1]),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_arready),
        .I3(read_addr_s[1]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  FDSE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(read_addr_s[0]),
        .S(s00_axi_reset));
  FDSE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(read_addr_s[1]),
        .S(s00_axi_reset));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_arready),
        .O(axi_arready_i_1_n_0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1_n_0),
        .Q(s00_axi_arready),
        .R(s00_axi_reset));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_awaddr[2]_i_1 
       (.I0(s00_axi_awaddr[0]),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_awready),
        .I4(write_addr_s[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \axi_awaddr[3]_i_1 
       (.I0(s00_axi_awaddr[1]),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_awready),
        .I4(write_addr_s[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(write_addr_s[0]),
        .R(s00_axi_reset));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(write_addr_s[1]),
        .R(s00_axi_reset));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_1
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_awready),
        .O(axi_awready_i_1_n_0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_i_1_n_0),
        .Q(s00_axi_awready),
        .R(s00_axi_reset));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_awready),
        .I3(s00_axi_wready),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(s00_axi_reset));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s00_axi_arready),
        .I1(s00_axi_arvalid),
        .I2(axi_rvalid_reg_n_0),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(axi_rvalid_reg_n_0),
        .R(s00_axi_reset));
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wready),
        .O(axi_wready_i_1_n_0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready_i_1_n_0),
        .Q(s00_axi_wready),
        .R(s00_axi_reset));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \coeff_addr_s[0]_i_1 
       (.I0(addr_s[0]),
        .I1(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \coeff_addr_s[1]_i_1 
       (.I0(addr_s[0]),
        .I1(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \coeff_addr_s[2]_i_1 
       (.I0(addr_s[0]),
        .I1(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \coeff_addr_s[3]_i_1 
       (.I0(addr_s[0]),
        .I1(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \coeff_addr_s[4]_i_1 
       (.I0(addr_s[0]),
        .I1(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \coeff_addr_s[5]_i_1 
       (.I0(addr_s[0]),
        .I1(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \coeff_addr_s[6]_i_1 
       (.I0(addr_s[0]),
        .I1(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \coeff_addr_s[7]_i_1 
       (.I0(addr_s[0]),
        .I1(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \coeff_addr_s[8]_i_1 
       (.I0(s00_axi_wready),
        .I1(s00_axi_awready),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .I4(addr_s[1]),
        .O(\coeff_addr_s_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \coeff_addr_s[8]_i_2 
       (.I0(addr_s[0]),
        .I1(Q[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    coeff_en_s_i_1
       (.I0(addr_s[1]),
        .I1(addr_s[0]),
        .I2(\addr_reg[1]_i_2_n_0 ),
        .I3(s00_axi_reset),
        .O(coeff_en_s_reg));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \coeff_val_s[15]_i_1 
       (.I0(addr_s[1]),
        .I1(addr_s[0]),
        .I2(s00_axi_wready),
        .I3(s00_axi_awready),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h08)) 
    read_ack_o_i_1
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_arready),
        .I2(axi_rvalid_reg_n_0),
        .O(read_ack_o_reg));
endmodule

(* CHECK_LICENSE_TYPE = "iq_pid_vco_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0,fir16RealbitsOneInTwoMult_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fir16RealbitsOneInTwoMult_v1_0,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (data_i,
    data_en_i,
    data_clk_i,
    data_rst_i,
    data_o,
    data_en_o,
    data_clk_o,
    data_rst_o,
    s00_axi_aclk,
    s00_axi_reset,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready);
  (* x_interface_info = "xilinx.com:interface:real:1.0 data_in DATA" *) input [13:0]data_i;
  (* x_interface_info = "xilinx.com:interface:real:1.0 data_in DATA_EN" *) input data_en_i;
  (* x_interface_info = "xilinx.com:interface:real:1.0 data_in DATA_CLK" *) input data_clk_i;
  (* x_interface_info = "xilinx.com:interface:real:1.0 data_in DATA_RST" *) input data_rst_i;
  (* x_interface_info = "xilinx.com:interface:real:1.0 data_out DATA" *) output [27:0]data_o;
  (* x_interface_info = "xilinx.com:interface:real:1.0 data_out DATA_EN" *) output data_en_o;
  (* x_interface_info = "xilinx.com:interface:real:1.0 data_out DATA_CLK" *) output data_clk_o;
  (* x_interface_info = "xilinx.com:interface:real:1.0 data_out DATA_RST" *) output data_rst_o;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 s00_axi_signal_clock CLK" *) input s00_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 s00_axi_signal_reset RST" *) input s00_axi_reset;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi AWADDR" *) input [3:0]s00_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi AWPROT" *) input [2:0]s00_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi AWVALID" *) input s00_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi AWREADY" *) output s00_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi WDATA" *) input [31:0]s00_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi WSTRB" *) input [3:0]s00_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi WVALID" *) input s00_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi WREADY" *) output s00_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi BRESP" *) output [1:0]s00_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi BVALID" *) output s00_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi BREADY" *) input s00_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi ARADDR" *) input [3:0]s00_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi ARPROT" *) input [2:0]s00_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi ARVALID" *) input s00_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi ARREADY" *) output s00_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi RDATA" *) output [31:0]s00_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi RRESP" *) output [1:0]s00_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi RVALID" *) output s00_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s00_axi RREADY" *) input s00_axi_rready;

  wire \<const0> ;
  wire data_clk_i;
  wire data_en_i;
  wire data_en_o;
  wire [13:0]data_i;
  wire [27:0]data_o;
  wire data_rst_i;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [28:0]\^s00_axi_rdata ;
  wire s00_axi_reset;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire s00_axi_wvalid;

  assign data_clk_o = data_clk_i;
  assign data_rst_o = data_rst_i;
  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rdata[31] = \<const0> ;
  assign s00_axi_rdata[30] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[29] = \<const0> ;
  assign s00_axi_rdata[28] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[27] = \<const0> ;
  assign s00_axi_rdata[26] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[25] = \<const0> ;
  assign s00_axi_rdata[24] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[23] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[22] = \<const0> ;
  assign s00_axi_rdata[21] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[20] = \<const0> ;
  assign s00_axi_rdata[19] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[18] = \<const0> ;
  assign s00_axi_rdata[17] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[16] = \<const0> ;
  assign s00_axi_rdata[15] = \<const0> ;
  assign s00_axi_rdata[14] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[13] = \<const0> ;
  assign s00_axi_rdata[12] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[11] = \<const0> ;
  assign s00_axi_rdata[10] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[9] = \<const0> ;
  assign s00_axi_rdata[8] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[7] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[6] = \<const0> ;
  assign s00_axi_rdata[5] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[4] = \<const0> ;
  assign s00_axi_rdata[3] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[2] = \<const0> ;
  assign s00_axi_rdata[1] = \^s00_axi_rdata [28];
  assign s00_axi_rdata[0] = \^s00_axi_rdata [0];
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16RealbitsOneInTwoMult_v1_0 U0
       (.data_clk_i(data_clk_i),
        .data_en_i(data_en_i),
        .data_en_o(data_en_o),
        .data_i(data_i),
        .data_o(data_o),
        .data_rst_i(data_rst_i),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[3:2]),
        .s00_axi_arready(s00_axi_arready),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[3:2]),
        .s00_axi_awready(s00_axi_awready),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata({\^s00_axi_rdata [28],\^s00_axi_rdata [0]}),
        .s00_axi_reset(s00_axi_reset),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata[15:0]),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_unimacro_BRAM_TDP_MACRO
   (D,
    s00_axi_aclk,
    data_clk_i,
    data_rst_i,
    \coeff_addr_s_reg[8] ,
    cpt_val_o,
    \coeff_val_s_reg[15] ,
    coeff_en_i);
  output [15:0]D;
  input s00_axi_aclk;
  input data_clk_i;
  input data_rst_i;
  input [8:0]\coeff_addr_s_reg[8] ;
  input [5:0]cpt_val_o;
  input [15:0]\coeff_val_s_reg[15] ;
  input coeff_en_i;

  wire [15:0]D;
  wire [8:0]\coeff_addr_s_reg[8] ;
  wire coeff_en_i;
  wire [15:0]\coeff_val_s_reg[15] ;
  wire [5:0]cpt_val_o;
  wire data_clk_i;
  wire data_rst_i;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_0 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_1 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_10 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_11 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_12 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_13 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_14 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_15 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_2 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_3 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_4 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_5 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_6 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_7 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_8 ;
  wire \ramb_bl.ramb18_dp_bl.ram18_bl_n_9 ;
  wire s00_axi_aclk;
  wire [1:0]\NLW_ramb_bl.ramb18_dp_bl.ram18_bl_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_ramb_bl.ramb18_dp_bl.ram18_bl_DOPBDOP_UNCONNECTED ;

  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \ramb_bl.ramb18_dp_bl.ram18_bl 
       (.ADDRARDADDR({1'b0,\coeff_addr_s_reg[8] ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,cpt_val_o,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(data_clk_i),
        .DIADI(\coeff_val_s_reg[15] ),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\ramb_bl.ramb18_dp_bl.ram18_bl_n_0 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_1 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_2 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_3 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_4 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_5 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_6 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_7 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_8 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_9 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_10 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_11 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_12 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_13 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_14 ,\ramb_bl.ramb18_dp_bl.ram18_bl_n_15 }),
        .DOBDO(D),
        .DOPADOP(\NLW_ramb_bl.ramb18_dp_bl.ram18_bl_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_ramb_bl.ramb18_dp_bl.ram18_bl_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(data_rst_i),
        .RSTRAMB(data_rst_i),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({coeff_en_i,coeff_en_i}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
