Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 853c4df2bcbf4c348e869a59ce01336d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot system_tb_behav xil_defaultlib.system_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/phatle/ProcessorDesign/ProcessorDesign.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'B' [C:/Users/phatle/Lab1-Factorial/Lab1-Factorial.srcs/sources_1/new/DataPath.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.soc_ad
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multu
Compiling module xil_defaultlib.dreg(WIDTH=64)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.dreg(WIDTH=4)
Compiling module xil_defaultlib.dreg(WIDTH=1)
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.CNT
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.SRreg
Compiling module xil_defaultlib.fact_top
Compiling module xil_defaultlib.GPIO_ad
Compiling module xil_defaultlib.gpio_top
Compiling module xil_defaultlib.System
Compiling module xil_defaultlib.system_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot system_tb_behav
