../../rtl/riscv_core/riscv_if_stage.sv
../../rtl/riscv_core/riscv_prefetch_buffer.sv
../../rtl/riscv_core/riscv_compressed_decoder.sv
../../rtl/riscv_core/riscv_hwloop_controller.sv
../../rtl/riscv_core/riscv_fetch_fifo.sv

../../rtl/riscv_core/riscv_id_stage.sv
../../rtl/riscv_core/riscv_register_file.sv
../../rtl/riscv_core/riscv_decoder.sv
../../rtl/riscv_core/npu_first_decoder.sv
../../rtl/riscv_core/riscv_controller.sv
../../rtl/riscv_core/riscv_int_controller.sv
../../rtl/riscv_core/riscv_hwloop_regs.sv
     
../../rtl/riscv_core/riscv_ex_stage.sv
../../rtl/riscv_core/riscv_alu.sv
../../rtl/riscv_core/riscv_alu_div_ctrl.sv
../../rtl/riscv_core/riscv_mult.sv
../..
../../rtl/riscv_core/riscv_load_store_unit.sv
../../rtl/riscv_core/riscv_cs_registers.sv
     
../../rtl/riscv_core/riscv_core.sv
     
../../rtl/mu/accel_dispatch.sv
../../rtl/mu/accel_decode.sv
../../rtl/mu/accel_sequence_ctrl.sv
../../rtl/mu/cub_alu_fetch.sv
../../rtl/mu/cub_alu_pre_decode.sv
../../rtl/mu/cub_alu_instr_ram.sv
../../rtl/mu/cub_alu_loop_controller.sv
../../rtl/mu/mu_top.sv
     
../../rtl/CU_bank_alu/cub_alu_top.sv
../../rtl/CU_bank_alu/cub_id_stage.sv
../../rtl/CU_bank_alu/cub_decoder.sv
../../rtl/CU_bank_alu/cub_general_regfile.sv
../../rtl/CU_bank_alu/cub_cs_registers.sv
../../rtl/CU_bank_alu/cub_scache.sv
../../rtl/CU_bank_alu/cub_mem_addr_ctrl.sv
../../rtl/CU_bank_alu/scache_cflow_ctrl.sv
../../rtl/CU_bank_alu/cub_mult.sv
../../rtl/CU_bank_alu/cub_arithmetic.sv
../../rtl/CU_bank_alu/cub_activ.sv
../../rtl/CU_bank_alu/cub_pooling.sv
../../rtl/CU_bank_alu/cub_crossbar.sv
     
../../rtl/vector_core/Cram_16x128.v
../../rtl/vector_core/Cram_ctrl.v
../../rtl/vector_core/pe_accu.v
../../rtl/vector_core/pe_base_unit.v
../../rtl/vector_core/pe_mac_array.v
../../rtl/vector_core/psum_out_adder.v
../../rtl/vector_core/Routing_array.v
../../rtl/vector_core/Sparse_detect.v
../../rtl/vector_core/Vector_core.v
../../rtl/vector_core/Vector_crossbar.v
../../rtl/vector_core/Weight_reg.v
     
../../rtl/CU_sfu/sfu.v
     
../../rtl/l1b/l1b_bank.sv
../../rtl/l1b/l1b_ch_ram_wrapper.sv
../../rtl/l1b/l1b_ch.sv
../../rtl/l1b/l1b_core.sv
../../rtl/l1b/l1b_sys.sv
     
../../rtl/Tcache/conv3d_broadcast_fmap.sv
../../rtl/Tcache/l1b_cache_addr_map_table.sv
../../rtl/Tcache/l1b_cache_qw_addr_dichotomie_comp.sv
../../rtl/Tcache/sys_lsu.sv
../../rtl/Tcache/tcache_core.sv
../../rtl/Tcache/tcache_dfifo.sv
../../rtl/Tcache/tcache_sys.sv
../../rtl/Tcache/trans_latchram256x16.sv
../../rtl/Tcache/iob_sw.sv
../../rtl/Tcache/hid_lsu.sv
     
../../rtl/CU_bank_top/CU_bank_top.sv
../../rtl/CU_core_top/CU_core_top.sv

../../rtl/common/ram_wrapper/std_spram256x128_b16.v
../../rtl/common/ram_wrapper/std_spram16x64.v
../../rtl/common/ram_wrapper/std_spram64x16.v
../../rtl/common/ram_wrapper/std_spram128x32.v
../../rtl/common/ram_wrapper/std_spram64x32_b4.v
     
../../lib/mem_lib/tsmc_t22hpcp_hvt_uhd_s1p256x128e/VERILOG/tsmc_t22hpcp_hvt_uhd_s1p256x128e_ffg0p99v0c.v
../../lib/mem_lib/tsmc_t22hpcp_hvt_uhd_s1p16x64/VERILOG/tsmc_t22hpcp_hvt_uhd_s1p16x64_tt0p9v25c.v
../../lib/mem_lib/tsmc_t22hpcp_hvt_uhd_s1p64x16/VERILOG/tsmc_t22hpcp_hvt_uhd_s1p64x16_tt0p9v25c.v
../../lib/mem_lib/tsmc_t22hpcp_hvt_uhd_s1p128x32/VERILOG/tsmc_t22hpcp_hvt_uhd_s1p128x32_tt0p9v25c.v
../../lib/mem_lib/tsmc_t22hpcp_hvt_uhd_s1p64x32e/VERILOG/tsmc_t22hpcp_hvt_uhd_s1p64x32e_tt0p9v25c.v
     
../../rtl/common/stdcell/ts_stdcell.v
../../rtl/common/handshake/datapath_dst_mux2.sv
../../rtl/common/handshake/datapath_src_mux2.sv
../../rtl/common/pipeline/fwd_pipe.v
../../rtl/common/pipeline/bwd_pipe.v

../../lib/stdcell_lib/tcbn22ulpbwp7t30p140.v

