{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530095542799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530095542801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 27 13:32:22 2018 " "Processing started: Wed Jun 27 13:32:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530095542801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530095542801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530095542801 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530095542999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Top " "Found entity 1: I2C_Top" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530095543082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530095543082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Counter " "Found entity 1: I2C_Counter" {  } { { "I2C_Counter.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530095543083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530095543083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_Top " "Elaborating entity \"I2C_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530095543147 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DATA_REG I2C_Top.v(10) " "Verilog HDL or VHDL warning at I2C_Top.v(10): object \"DATA_REG\" assigned a value but never read" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530095543149 "|I2C_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CODE I2C_Top.v(5) " "Output port \"CODE\" at I2C_Top.v(5) has no driver" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530095543150 "|I2C_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NEW_CODE I2C_Top.v(4) " "Output port \"NEW_CODE\" at I2C_Top.v(4) has no driver" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530095543150 "|I2C_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Counter I2C_Counter:DUT1 " "Elaborating entity \"I2C_Counter\" for hierarchy \"I2C_Counter:DUT1\"" {  } { { "I2C_Top.v" "DUT1" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530095543162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_Counter.v(17) " "Verilog HDL assignment warning at I2C_Counter.v(17): truncated value with size 32 to match size of target (4)" {  } { { "I2C_Counter.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530095543163 "|I2C_Top|I2C_Counter:DUT1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Counter.v(25) " "Verilog HDL assignment warning at I2C_Counter.v(25): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Counter.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Counter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1530095543164 "|I2C_Top|I2C_Counter:DUT1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "NEW_CODE GND " "Pin \"NEW_CODE\" is stuck at GND" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530095543417 "|I2C_Top|NEW_CODE"} { "Warning" "WMLS_MLS_STUCK_PIN" "CODE\[0\] GND " "Pin \"CODE\[0\]\" is stuck at GND" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530095543417 "|I2C_Top|CODE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CODE\[1\] GND " "Pin \"CODE\[1\]\" is stuck at GND" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530095543417 "|I2C_Top|CODE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CODE\[2\] GND " "Pin \"CODE\[2\]\" is stuck at GND" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530095543417 "|I2C_Top|CODE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CODE\[3\] GND " "Pin \"CODE\[3\]\" is stuck at GND" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530095543417 "|I2C_Top|CODE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CODE\[4\] GND " "Pin \"CODE\[4\]\" is stuck at GND" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530095543417 "|I2C_Top|CODE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CODE\[5\] GND " "Pin \"CODE\[5\]\" is stuck at GND" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530095543417 "|I2C_Top|CODE[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CODE\[6\] GND " "Pin \"CODE\[6\]\" is stuck at GND" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530095543417 "|I2C_Top|CODE[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CODE\[7\] GND " "Pin \"CODE\[7\]\" is stuck at GND" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530095543417 "|I2C_Top|CODE[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530095543417 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530095543567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543567 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SCLK " "No output dependent on input pin \"SCLK\"" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543685 "|I2C_Top|SCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDATA\[0\] " "No output dependent on input pin \"SDATA\[0\]\"" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543685 "|I2C_Top|SDATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDATA\[1\] " "No output dependent on input pin \"SDATA\[1\]\"" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543685 "|I2C_Top|SDATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDATA\[2\] " "No output dependent on input pin \"SDATA\[2\]\"" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543685 "|I2C_Top|SDATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDATA\[3\] " "No output dependent on input pin \"SDATA\[3\]\"" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543685 "|I2C_Top|SDATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDATA\[4\] " "No output dependent on input pin \"SDATA\[4\]\"" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543685 "|I2C_Top|SDATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDATA\[5\] " "No output dependent on input pin \"SDATA\[5\]\"" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543685 "|I2C_Top|SDATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDATA\[6\] " "No output dependent on input pin \"SDATA\[6\]\"" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543685 "|I2C_Top|SDATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDATA\[7\] " "No output dependent on input pin \"SDATA\[7\]\"" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543685 "|I2C_Top|SDATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDATA\[8\] " "No output dependent on input pin \"SDATA\[8\]\"" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543685 "|I2C_Top|SDATA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDATA\[9\] " "No output dependent on input pin \"SDATA\[9\]\"" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543685 "|I2C_Top|SDATA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SDATA\[10\] " "No output dependent on input pin \"SDATA\[10\]\"" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543685 "|I2C_Top|SDATA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543685 "|I2C_Top|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "I2C_Top.v" "" { Text "/home/student/scoalafpga/I2C/I2C_Top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530095543685 "|I2C_Top|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530095543685 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530095543686 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530095543686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530095543686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530095543694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 27 13:32:23 2018 " "Processing ended: Wed Jun 27 13:32:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530095543694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530095543694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530095543694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530095543694 ""}
