
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.01000000000000000000;
2.01000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_12_1";
mvm_20_20_12_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_12_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_12_1' with
	the parameters "20,20,12,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b12_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b12_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b12_g1' with
	the parameters "1,20,12,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b12_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "12,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "24,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b12_g1' with
	the parameters "12,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b12_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "12,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  12   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b12_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  12   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b12_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "24,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b24_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  24   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b24_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 620 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b12_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b24_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b24_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b12_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b12_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b12_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b12_g1'
  Processing 'mvm_20_20_12_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b12_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b12_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b12_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b12_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b12_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b12_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b12_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b12_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b12_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b12_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b12_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b12_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b12_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b12_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b12_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b12_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b12_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b12_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b12_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b12_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b12_g1_1_DW_mult_tc_0'
  Mapping 'mac_b12_g1_2_DW_mult_tc_0'
  Mapping 'mac_b12_g1_3_DW_mult_tc_0'
  Mapping 'mac_b12_g1_4_DW_mult_tc_0'
  Mapping 'mac_b12_g1_5_DW_mult_tc_0'
  Mapping 'mac_b12_g1_6_DW_mult_tc_0'
  Mapping 'mac_b12_g1_7_DW_mult_tc_0'
  Mapping 'mac_b12_g1_8_DW_mult_tc_0'
  Mapping 'mac_b12_g1_9_DW_mult_tc_0'
  Mapping 'mac_b12_g1_10_DW_mult_tc_0'
  Mapping 'mac_b12_g1_11_DW_mult_tc_0'
  Mapping 'mac_b12_g1_12_DW_mult_tc_0'
  Mapping 'mac_b12_g1_13_DW_mult_tc_0'
  Mapping 'mac_b12_g1_14_DW_mult_tc_0'
  Mapping 'mac_b12_g1_15_DW_mult_tc_0'
  Mapping 'mac_b12_g1_16_DW_mult_tc_0'
  Mapping 'mac_b12_g1_17_DW_mult_tc_0'
  Mapping 'mac_b12_g1_18_DW_mult_tc_0'
  Mapping 'mac_b12_g1_19_DW_mult_tc_0'
  Mapping 'mac_b12_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:26  132182.0      0.66     116.3    1621.2                          
    0:00:26  132182.0      0.66     116.3    1621.2                          
    0:00:26  132517.2      0.66     116.3    1621.2                          
    0:00:26  132844.4      0.66     116.3    1621.2                          
    0:00:26  133171.6      0.66     116.3    1621.2                          
    0:00:26  133498.7      0.66     116.3    1621.2                          
    0:00:39  135239.7      0.42      71.7       0.0                          
    0:00:40  135223.8      0.42      71.7       0.0                          
    0:00:40  135223.8      0.42      71.7       0.0                          
    0:00:40  135224.3      0.42      71.7       0.0                          
    0:00:41  135224.3      0.42      71.7       0.0                          
    0:00:56  110984.2      0.81      77.6       0.0                          
    0:00:57  110948.1      0.43      62.6       0.0                          
    0:01:02  110955.2      0.42      61.4       0.0                          
    0:01:03  110961.9      0.42      61.3       0.0                          
    0:01:03  110976.0      0.42      59.5       0.0                          
    0:01:04  110985.8      0.41      58.6       0.0                          
    0:01:05  110998.9      0.39      57.6       0.0                          
    0:01:05  111008.2      0.39      56.7       0.0                          
    0:01:06  111011.1      0.39      56.3       0.0                          
    0:01:07  111022.3      0.39      55.3       0.0                          
    0:01:07  111027.6      0.36      54.6       0.0                          
    0:01:07  111039.3      0.36      52.8       0.0                          
    0:01:08  111053.4      0.36      50.9       0.0                          
    0:01:08  110925.5      0.36      50.9       0.0                          
    0:01:08  110925.5      0.36      50.9       0.0                          
    0:01:09  110925.5      0.36      50.9       0.0                          
    0:01:09  110925.5      0.36      50.9       0.0                          
    0:01:09  110925.5      0.36      50.9       0.0                          
    0:01:09  110924.9      0.36      50.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  111032.1      0.33      48.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:09  111032.1      0.33      48.2       0.0                          
    0:01:09  111055.5      0.33      47.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:09  111081.1      0.32      46.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111104.2      0.32      46.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:09  111113.5      0.32      46.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:09  111131.1      0.32      45.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:09  111139.6      0.31      45.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111150.0      0.31      45.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111164.9      0.31      44.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111184.0      0.30      44.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:10  111198.6      0.30      44.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111212.5      0.30      43.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111225.2      0.30      43.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111230.8      0.29      43.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:10  111234.5      0.29      43.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:10  111237.7      0.29      43.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:10  111245.2      0.29      43.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:10  111284.3      0.28      42.4      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:10  111294.9      0.28      42.2      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:10  111312.0      0.28      42.1      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111317.8      0.28      42.0      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111325.3      0.28      41.8      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111340.2      0.27      41.7      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111348.4      0.27      41.6      48.4 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:11  111375.5      0.27      40.8      48.4 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111429.8      0.27      40.1     145.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:11  111463.8      0.27      39.7     193.7 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111478.5      0.27      39.4     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111492.6      0.27      39.1     193.7 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111492.6      0.27      39.1     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111503.7      0.26      38.9     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111513.1      0.26      38.7     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:11  111559.1      0.26      37.3     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111581.7      0.26      37.0     218.0 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:12  111596.3      0.26      36.8     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111608.5      0.26      36.6     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111617.9      0.25      36.6     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111655.6      0.25      36.4     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:12  111692.9      0.25      36.2     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111698.7      0.25      36.1     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111708.3      0.25      36.0     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:12  111738.6      0.25      35.2     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111761.0      0.25      34.7     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111770.8      0.25      34.5     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111785.7      0.25      34.4     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:12  111796.3      0.24      34.2     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111811.0      0.24      33.9     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:13  111831.2      0.24      33.5     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  111855.1      0.24      32.9     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  111867.4      0.24      32.7     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:13  111875.6      0.24      32.5     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111891.8      0.23      32.4     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111913.1      0.23      31.8     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:13  111936.8      0.23      31.6     411.7 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111939.7      0.23      31.5     411.7 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:13  111946.4      0.23      31.4     411.7 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111970.3      0.23      31.1     435.9 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111980.4      0.23      30.9     435.9 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:13  111984.1      0.23      30.8     435.9 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:13  111991.9      0.22      30.7     435.9 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112000.6      0.22      30.6     435.9 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112006.7      0.22      30.6     435.9 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:14  112019.8      0.22      30.4     435.9 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112034.9      0.22      30.0     435.9 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112046.1      0.22      29.9     435.9 path/path/path/genblk1.add_in_reg[22]/D
    0:01:14  112062.1      0.22      29.6     435.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112067.4      0.22      29.5     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112083.1      0.22      29.3     435.9 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112100.1      0.21      29.2     460.1 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112111.3      0.21      29.2     460.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:14  112126.2      0.21      29.0     460.1 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112153.0      0.21      28.5     460.1 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:14  112165.8      0.21      28.3     460.1 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:14  112184.7      0.21      28.0     460.1 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:15  112200.7      0.21      27.8     460.1 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112208.9      0.21      27.6     460.1 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112214.2      0.20      27.5     460.1 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112228.1      0.20      27.3     460.1 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112237.1      0.20      27.1     460.1 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112266.4      0.20      26.4     460.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112286.8      0.20      25.9     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112299.3      0.20      25.7     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112309.2      0.20      25.5     460.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112315.8      0.20      25.4     460.1 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112328.6      0.20      25.2     460.1 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112335.3      0.19      25.1     460.1 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:15  112348.3      0.19      24.8     460.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112357.3      0.19      24.6     460.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:15  112371.2      0.19      24.4     460.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112384.7      0.19      24.1     460.1 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112389.3      0.19      24.0     460.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112395.6      0.19      23.9     460.1 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112415.6      0.19      23.5     460.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112423.8      0.19      23.3     460.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112436.9      0.19      23.1     460.1 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112451.8      0.18      22.9     460.1 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112469.3      0.18      22.6     460.1 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112479.7      0.18      22.4     460.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112490.9      0.18      22.3     460.1 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:16  112507.4      0.18      22.0     460.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:16  112513.2      0.18      22.0     460.1 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112532.1      0.18      21.7     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112546.7      0.17      21.6     460.1 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:16  112555.0      0.17      21.5     460.1 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112565.9      0.17      21.3     460.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  112569.6      0.17      21.3     460.1 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112571.7      0.17      21.2     460.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  112579.2      0.17      21.2     460.1 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112588.0      0.17      21.0     460.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  112591.1      0.17      20.9     460.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:17  112591.1      0.17      20.9     460.1 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112602.1      0.17      20.6     460.1 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112617.5      0.17      20.4     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112623.6      0.17      20.3     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112632.6      0.17      20.3     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112645.1      0.17      19.9     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112661.1      0.17      19.8     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112673.9      0.17      19.7     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:17  112677.1      0.16      19.6     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112694.4      0.16      19.3     484.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112701.0      0.16      19.2     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112703.1      0.16      19.1     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112716.2      0.16      18.9     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112724.1      0.16      18.7     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112731.3      0.16      18.6     484.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112743.3      0.16      18.5     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112760.1      0.16      18.1     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112769.1      0.16      18.0     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112782.4      0.16      17.7     484.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112797.0      0.16      17.4     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112802.4      0.16      17.3     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112822.0      0.16      16.8     484.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:18  112831.1      0.16      16.7     484.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:18  112833.2      0.16      16.7     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:18  112835.3      0.15      16.7     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:19  112843.6      0.15      16.5     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112848.9      0.15      16.5     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112858.7      0.15      16.4     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112863.0      0.15      16.4     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112869.1      0.15      16.3     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112869.7      0.15      16.3     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112874.7      0.15      16.2     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:01:19  112878.7      0.15      16.1     484.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  112883.5      0.15      16.1     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:19  112895.2      0.14      15.9     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:19  112905.0      0.14      15.8     484.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  112909.0      0.14      15.8     484.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:19  112919.1      0.14      15.6     484.3 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:19  112934.0      0.14      15.4     484.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  112943.9      0.14      15.3     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:20  112954.2      0.14      15.3     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:20  112961.7      0.14      15.1     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  112961.7      0.14      15.1     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:20  112971.0      0.14      15.0     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:20  112978.4      0.14      15.0     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:20  112990.7      0.14      14.7     484.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  112996.3      0.13      14.7     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113009.8      0.13      14.5     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:20  113026.9      0.13      14.3     484.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113039.1      0.13      14.2     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113041.5      0.13      14.1     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:20  113048.9      0.13      14.0     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[22]/D
    0:01:20  113061.7      0.13      13.9     484.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:20  113067.3      0.13      13.9     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113069.7      0.13      13.9     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113080.3      0.13      13.8     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113094.4      0.13      13.6     484.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  113103.7      0.13      13.5     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:21  113124.7      0.13      13.3     484.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  113128.7      0.13      13.2     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:21  113132.7      0.13      13.1     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113143.1      0.13      13.0     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113145.2      0.13      13.0     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113146.3      0.12      13.0     484.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:21  113160.4      0.12      12.8     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113171.3      0.12      12.8     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:21  113172.1      0.12      12.7     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:21  113178.2      0.12      12.6     484.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  113177.4      0.12      12.6     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113188.1      0.12      12.3     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113189.4      0.12      12.3     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113194.7      0.12      12.3     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113197.6      0.12      12.2     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113200.0      0.12      12.2     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113208.3      0.12      12.1     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113228.0      0.12      12.0     484.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  113230.6      0.12      11.9     484.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:22  113238.1      0.12      11.9     484.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:22  113239.4      0.12      11.8     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113240.5      0.12      11.8     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113249.8      0.11      11.6     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:22  113249.8      0.11      11.6     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113263.6      0.11      11.5     484.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113272.1      0.11      11.4     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113282.7      0.11      11.3     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113293.7      0.11      11.2     484.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113296.8      0.11      11.1     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113297.4      0.11      11.1     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113298.2      0.11      11.1     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113305.9      0.11      11.0     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113305.9      0.11      11.0     484.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113318.9      0.11      10.8     484.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:23  113318.9      0.11      10.8     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113327.2      0.11      10.7     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113338.3      0.11      10.6     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113350.6      0.11      10.5     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:23  113359.6      0.11      10.3     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113362.0      0.11      10.3     484.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113374.5      0.11      10.1     484.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113383.8      0.11      10.0     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113385.4      0.11      10.0     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113402.4      0.10       9.8     484.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:24  113402.4      0.10       9.7     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113407.8      0.10       9.7     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113409.1      0.10       9.6     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113411.8      0.10       9.6     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113418.7      0.10       9.5     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:24  113418.1      0.10       9.5     484.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:24  113420.0      0.10       9.5     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113430.1      0.10       9.4     484.3 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:24  113429.8      0.10       9.3     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113434.9      0.10       9.3     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113434.9      0.10       9.3     484.3 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113435.7      0.10       9.3     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113442.3      0.10       9.2     484.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113451.7      0.10       9.1     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113461.0      0.10       9.0     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113466.3      0.09       8.9     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113472.4      0.09       8.8     484.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:25  113483.0      0.09       8.7     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113487.8      0.09       8.6     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:25  113495.3      0.09       8.6     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113507.3      0.09       8.4     484.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113516.3      0.09       8.4     484.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113523.7      0.09       8.2     484.3 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113531.5      0.09       8.1     484.3 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113534.1      0.09       8.0     484.3 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113538.6      0.08       8.0     484.3 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113546.1      0.08       7.8     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113550.1      0.08       7.8     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113554.9      0.08       7.7     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113561.8      0.08       7.6     484.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113572.4      0.08       7.5     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113581.7      0.08       7.4     484.3 path/path/path/genblk1.add_in_reg[22]/D
    0:01:26  113585.5      0.08       7.4     484.3 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:26  113594.5      0.08       7.3     484.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:26  113603.5      0.08       7.2     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113608.9      0.08       7.1     484.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:27  113619.2      0.08       7.0     484.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:27  113628.3      0.08       6.9     484.3 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113641.3      0.07       6.8     484.3 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113655.4      0.07       6.7     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:27  113665.3      0.07       6.6     484.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:27  113667.4      0.07       6.6     484.3 path/path/path/genblk1.add_in_reg[23]/D
    0:01:27  113675.9      0.07       6.5     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113682.8      0.07       6.4     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:27  113693.7      0.07       6.3     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113698.5      0.07       6.3     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:27  113709.4      0.07       6.2     484.3 path/genblk1[18].path/path/genblk1.add_in_reg[22]/D
    0:01:27  113720.9      0.07       6.1     484.3 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:27  113731.2      0.07       6.0     484.3 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:28  113739.5      0.07       5.9     484.3 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113745.3      0.07       5.9     484.3 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113748.8      0.07       5.8     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113754.9      0.07       5.8     484.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  113757.0      0.07       5.8     484.3 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113763.7      0.07       5.7     484.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  113765.5      0.06       5.7     484.3 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113772.5      0.06       5.6     484.3 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113783.6      0.06       5.5     484.3 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113793.2      0.06       5.5     508.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:28  113800.7      0.06       5.4     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113810.8      0.06       5.3     508.6 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113819.8      0.06       5.2     508.6 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113822.2      0.06       5.2     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:28  113827.3      0.06       5.1     508.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  113837.4      0.06       5.1     508.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  113845.9      0.06       5.0     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113849.3      0.06       5.0     508.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  113861.3      0.06       4.8     508.6 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113870.3      0.06       4.7     508.6 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113878.6      0.06       4.6     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:29  113881.8      0.06       4.6     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:29  113888.7      0.06       4.5     508.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  113892.2      0.05       4.5     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113899.1      0.05       4.4     508.6 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113905.5      0.05       4.4     508.6 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113916.1      0.05       4.2     508.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:29  113920.9      0.05       4.2     508.6 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113927.8      0.05       4.2     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113936.0      0.05       4.1     508.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:29  113939.5      0.05       4.1     508.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  113945.1      0.05       4.1     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113949.3      0.05       4.0     508.6 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113952.0      0.05       3.9     508.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  113954.9      0.05       3.9     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113960.8      0.05       3.8     508.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  113962.9      0.05       3.8     508.6 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113966.9      0.05       3.8     508.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  113972.5      0.05       3.7     508.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:30  113979.4      0.05       3.7     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113989.5      0.05       3.6     508.6 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113993.5      0.05       3.5     508.6 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:30  113995.9      0.05       3.5     508.6                          
    0:01:35  111113.0      0.05       3.5     508.6                          
    0:01:35  111125.0      0.05       3.5     508.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:35  111125.0      0.05       3.5     508.6                          
    0:01:35  110999.4      0.05       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:35  111009.5      0.05       3.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  111009.5      0.05       3.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:35  111014.8      0.05       3.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:35  111017.0      0.05       3.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:36  111016.2      0.05       3.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:36  111017.0      0.05       3.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:36  111023.6      0.05       3.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:36  111031.3      0.05       3.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:36  111040.4      0.04       3.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:36  111040.4      0.04       3.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:36  111048.6      0.04       3.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:36  111053.7      0.04       3.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:36  111055.0      0.04       2.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:36  111063.0      0.04       2.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  111063.2      0.04       2.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:37  111064.6      0.04       2.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:37  111064.3      0.04       2.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  111064.6      0.04       2.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  111065.6      0.04       2.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:37  111067.0      0.04       2.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:37  111068.6      0.04       2.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:37  111080.0      0.04       2.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:37  111087.7      0.04       2.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  111094.6      0.04       2.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:37  111097.0      0.04       2.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:37  111100.5      0.04       2.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:37  111103.9      0.04       2.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:37  111104.7      0.04       2.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:37  111109.8      0.04       2.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  111118.0      0.04       2.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:38  111124.7      0.04       2.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  111128.1      0.04       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:38  111130.3      0.04       2.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:38  111130.8      0.04       2.1       0.0 path/path/path/genblk1.add_in_reg[23]/D
    0:01:38  111132.9      0.04       2.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:38  111133.5      0.04       2.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:38  111133.5      0.04       2.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  111141.4      0.04       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:38  111143.3      0.04       2.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:38  111143.3      0.04       2.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:38  111149.7      0.04       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:38  111151.3      0.04       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:38  111158.7      0.04       1.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:38  111158.7      0.04       1.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:38  111161.9      0.04       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:39  111169.4      0.04       1.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:39  111176.8      0.04       1.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:39  111176.8      0.04       1.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:39  111177.9      0.04       1.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:39  111179.2      0.04       1.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:39  111184.3      0.04       1.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:39  111184.8      0.04       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:39  111185.6      0.03       1.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:39  111188.0      0.03       1.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:39  111188.0      0.03       1.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:40  111200.0      0.03       1.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:40  111200.8      0.03       1.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:40  111199.4      0.03       1.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:40  111202.4      0.03       1.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:40  111202.6      0.03       1.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  111204.2      0.03       1.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  111210.1      0.03       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:40  111212.7      0.03       1.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  111218.1      0.03       1.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:40  111218.6      0.03       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:40  111218.6      0.03       1.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:40  111217.8      0.03       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:40  111219.9      0.03       1.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:41  111221.5      0.03       1.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:41  111235.9      0.03       1.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  111235.3      0.03       1.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:41  111241.7      0.03       1.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:41  111241.7      0.03       1.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  111248.1      0.03       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:41  111249.4      0.03       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:41  111259.8      0.03       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:41  111264.9      0.03       1.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:41  111276.0      0.03       1.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:41  111280.3      0.03       1.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:42  111280.8      0.03       1.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  111280.8      0.03       1.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  111281.6      0.02       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:42  111284.0      0.02       1.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:42  111285.4      0.02       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:42  111285.9      0.02       1.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:42  111287.2      0.02       1.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:42  111295.7      0.02       0.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:42  111295.5      0.02       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:42  111301.6      0.02       0.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:42  111301.6      0.02       0.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:42  111304.8      0.02       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:42  111304.8      0.02       0.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:43  111309.0      0.02       0.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:43  111310.4      0.02       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:43  111313.0      0.02       0.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  111323.7      0.02       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:43  111327.1      0.02       0.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:43  111328.2      0.02       0.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:43  111334.0      0.02       0.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  111334.0      0.02       0.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:43  111337.2      0.02       0.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:43  111338.6      0.02       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:43  111343.3      0.02       0.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:43  111344.7      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:43  111354.0      0.02       0.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[22]/D
    0:01:43  111354.5      0.02       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:43  111356.9      0.02       0.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:43  111359.0      0.02       0.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:44  111361.2      0.02       0.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:44  111361.2      0.02       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:44  111364.4      0.02       0.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:44  111366.0      0.02       0.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:01:44  111369.4      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:44  111368.6      0.02       0.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:44  111369.1      0.02       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[22]/D
    0:01:44  111370.5      0.02       0.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:44  111373.7      0.02       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:44  111373.7      0.02       0.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:44  111373.7      0.02       0.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:45  111375.0      0.01       0.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:45  111375.0      0.01       0.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:45  111376.3      0.01       0.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:45  111377.9      0.01       0.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:45  111377.7      0.01       0.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:45  111384.0      0.01       0.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:45  111384.6      0.01       0.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:45  111385.1      0.01       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:45  111387.2      0.01       0.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:45  111387.2      0.01       0.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:45  111387.2      0.01       0.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:45  111387.2      0.01       0.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:45  111388.0      0.01       0.5       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:01:45  111386.4      0.01       0.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:46  111392.3      0.01       0.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:46  111392.6      0.01       0.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:46  111393.4      0.01       0.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:46  111396.0      0.01       0.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:46  111396.0      0.01       0.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:46  111397.6      0.01       0.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:46  111400.3      0.01       0.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:46  111401.1      0.01       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:46  111401.1      0.01       0.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:46  111406.9      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[22]/D
    0:01:46  111406.9      0.01       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:01:46  111416.2      0.01       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:46  111418.6      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:47  111419.2      0.01       0.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:47  111424.5      0.01       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:47  111429.3      0.01       0.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:47  111429.3      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:01:47  111435.9      0.01       0.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:47  111438.0      0.01       0.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:47  111437.5      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:47  111440.2      0.01       0.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:47  111443.4      0.01       0.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:47  111443.4      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:01:47  111443.6      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:47  111445.5      0.01       0.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:01:47  111450.0      0.01       0.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:48  111450.0      0.01       0.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:48  111450.0      0.01       0.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:48  111455.9      0.01       0.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:48  111460.1      0.01       0.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:48  111462.2      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:48  111463.6      0.01       0.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:48  111466.2      0.01       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:48  111466.2      0.01       0.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:48  111467.0      0.01       0.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:48  111468.9      0.01       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:48  111474.2      0.01       0.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:01:48  111474.2      0.01       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:48  111483.0      0.01       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:48  111487.5      0.01       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:48  111491.2      0.01       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:49  111495.2      0.01       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:49  111497.6      0.00       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:49  111498.7      0.00       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:49  111498.7      0.00       0.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:49  111498.2      0.00       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:01:49  111498.2      0.00       0.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:49  111501.6      0.00       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:49  111507.7      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:49  111509.3      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:49  111509.9      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:49  111510.1      0.00       0.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:01:49  111511.7      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[23]/D
    0:01:49  111518.1      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  111518.1      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[23]/D
    0:01:50  111517.8      0.00       0.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  111525.0      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  111529.0      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:01:50  111537.0      0.00       0.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:50  111541.8      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:01:50  111541.8      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:50  111543.1      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:01:50  111543.1      0.00       0.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[23]/D
    0:01:50  111542.8      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:50  111543.6      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:01:50  111544.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:50  111544.4      0.00       0.0       0.0                          
    0:01:51  111544.4      0.00       0.0       0.0                          
    0:01:54  109649.5      0.08       1.9       0.0                          
    0:01:56  108632.5      0.08       1.8       0.0                          
    0:01:56  108617.1      0.08       1.9       0.0                          
    0:01:56  108604.9      0.08       1.9       0.0                          
    0:01:56  108592.6      0.08       1.9       0.0                          
    0:01:57  108580.9      0.08       1.9       0.0                          
    0:01:57  108569.2      0.08       1.9       0.0                          
    0:01:57  108557.5      0.08       1.9       0.0                          
    0:01:57  108546.4      0.08       1.9       0.0                          
    0:01:57  108535.2      0.08       1.9       0.0                          
    0:01:58  108524.0      0.08       1.9       0.0                          
    0:01:58  108524.0      0.08       1.9       0.0                          
    0:01:58  108522.9      0.07       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:58  108525.3      0.06       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:58  108539.2      0.06       1.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:58  108539.2      0.06       1.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:58  108546.6      0.06       1.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:58  108553.8      0.06       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:58  108557.0      0.05       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:58  108565.2      0.05       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:58  108579.9      0.05       1.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:58  108580.4      0.05       1.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:58  108588.9      0.05       1.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:58  108594.2      0.05       1.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:58  108599.6      0.04       1.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:59  108613.9      0.04       1.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:01:59  108621.9      0.04       0.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:01:59  108623.5      0.04       0.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:59  108633.3      0.04       0.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:59  108641.0      0.04       0.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:59  108647.4      0.04       0.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[23]/D
    0:01:59  108659.1      0.03       0.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:59  108666.1      0.03       0.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:01:59  108677.5      0.03       0.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:59  108680.7      0.02       0.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:59  108680.7      0.02       0.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:59  108690.3      0.02       0.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:01:59  108695.6      0.02       0.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:00  108698.8      0.02       0.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:00  108703.8      0.02       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:00  108703.8      0.02       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:00  108704.6      0.02       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:00  108715.8      0.02       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:00  108717.7      0.02       0.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:00  108717.7      0.02       0.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:00  108719.3      0.02       0.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:00  108720.1      0.02       0.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:00  108723.0      0.02       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:00  108732.6      0.02       0.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:00  108738.4      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:00  108739.2      0.01       0.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:00  108741.6      0.01       0.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:00  108742.4      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:00  108742.4      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:00  108745.6      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[23]/D
    0:02:01  108748.5      0.01       0.2       0.0                          
    0:02:01  108747.7      0.01       0.2       0.0                          
    0:02:01  108670.8      0.05       0.4       0.0                          
    0:02:01  108669.0      0.05       0.4       0.0                          
    0:02:02  108669.0      0.05       0.4       0.0                          
    0:02:02  108669.0      0.05       0.4       0.0                          
    0:02:02  108669.0      0.05       0.4       0.0                          
    0:02:02  108669.0      0.05       0.4       0.0                          
    0:02:02  108669.0      0.05       0.4       0.0                          
    0:02:02  108677.8      0.01       0.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[22]/D
    0:02:02  108680.4      0.01       0.2       0.0                          
    0:02:02  108687.3      0.01       0.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[23]/D
    0:02:02  108694.0      0.01       0.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:02  108696.4      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:02  108702.0      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:02  108702.8      0.01       0.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:02  108703.0      0.01       0.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:02  108702.8      0.01       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:03  108705.2      0.01       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:03  108709.9      0.01       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:03  108709.9      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:03  108711.8      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:03  108721.9      0.01       0.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:03  108721.9      0.00       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:03  108722.2      0.00       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:03  108722.2      0.00       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:03  108722.2      0.00       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:03  108724.3      0.00       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:03  108729.9      0.00       0.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:03  108732.6      0.00       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:03  108735.2      0.00       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[23]/D
    0:02:03  108735.2      0.00       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:03  108735.2      0.00       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:04  108735.7      0.00       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:04  108737.3      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[23]/D
    0:02:04  108738.4      0.00       0.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:04  108739.2      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:04  108742.4      0.00       0.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:04  108745.1      0.00       0.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[23]/D
    0:02:04  108748.2      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:04  108748.8      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:04  108750.4      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:04  108753.3      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:04  108756.8      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:05  108756.8      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[23]/D
    0:02:05  108756.5      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:05  108758.6      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[23]/D
    0:02:05  108758.6      0.00       0.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:05  108758.4      0.00       0.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:05  108758.6      0.00       0.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[23]/D
    0:02:05  108759.2      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:05  108766.6      0.00       0.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:05  108769.0      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[23]/D
    0:02:05  108774.6      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:09  108659.4      0.00       0.0       0.0                          
    0:02:09  108549.0      0.00       0.0       0.0                          
    0:02:09  108395.8      0.00       0.0       0.0                          
    0:02:10  108243.4      0.00       0.0       0.0                          
    0:02:10  108091.0      0.00       0.0       0.0                          
    0:02:11  107937.7      0.00       0.0       0.0                          
    0:02:11  107811.7      0.00       0.0       0.0                          
    0:02:11  107797.3      0.00       0.0       0.0                          
    0:02:11  107790.1      0.00       0.0       0.0                          
    0:02:11  107777.1      0.00       0.0       0.0                          
    0:02:11  107766.4      0.00       0.0       0.0                          
    0:02:12  107760.9      0.00       0.0       0.0                          
    0:02:12  107754.5      0.00       0.0       0.0                          
    0:02:12  107731.1      0.00       0.0       0.0                          
    0:02:13  107718.3      0.00       0.0       0.0                          
    0:02:14  107699.1      0.00       0.0       0.0                          
    0:02:14  107696.0      0.00       0.0       0.0                          
    0:02:14  107690.9      0.00       0.0       0.0                          
    0:02:14  107687.4      0.00       0.0       0.0                          
    0:02:15  107685.6      0.00       0.0       0.0                          
    0:02:16  107684.8      0.00       0.0       0.0                          
    0:02:16  107654.2      0.01       0.1       0.0                          
    0:02:16  107654.2      0.01       0.1       0.0                          
    0:02:16  107654.2      0.01       0.1       0.0                          
    0:02:16  107654.2      0.01       0.1       0.0                          
    0:02:16  107654.2      0.01       0.1       0.0                          
    0:02:16  107654.2      0.01       0.1       0.0                          
    0:02:17  107656.6      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[23]/D
    0:02:17  107658.4      0.01       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[23]/D
    0:02:17  107661.4      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[23]/D
    0:02:17  107665.6      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[23]/D
    0:02:17  107673.1      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  107674.9      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[23]/D
    0:02:17  107683.7      0.00       0.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][23]/D
    0:02:17  107687.4      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
    0:02:17  107688.8      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[23]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/Vec_x_Mem/Mem/reset': 1201 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 13448 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 18:05:45 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_12_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           42
Number of nets:                            42
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              45071.572351
Buf/Inv area:                     2282.545999
Noncombinational area:           62617.195821
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                107688.768172
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 18:05:51 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_12_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  36.4319 mW   (93%)
  Net Switching Power  =   2.7050 mW    (7%)
                         ---------
Total Dynamic Power    =  39.1370 mW  (100%)

Cell Leakage Power     =   2.2550 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.5333e+04          491.6145        1.0611e+06        3.6886e+04  (  89.12%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.0978e+03        2.2134e+03        1.1939e+06        4.5052e+03  (  10.88%)
--------------------------------------------------------------------------------------------------
Total          3.6430e+04 uW     2.7050e+03 uW     2.2550e+06 nW     4.1391e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_12_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 18:05:51 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[19].path/path/genblk1.add_in_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_12_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[19].path/Mat_a_Mem/Mem/U454/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[19].path/Mat_a_Mem/Mem/data_out[2] (memory_b12_SIZE20_LOGSIZE5_2)
                                                          0.00       0.23 f
  path/genblk1[19].path/Mat_a_Mem/data_out[2] (seqMemory_b12_SIZE20_2)
                                                          0.00       0.23 f
  path/genblk1[19].path/path/in0[2] (mac_b12_g1_1)        0.00       0.23 f
  path/genblk1[19].path/path/mult_21/a[2] (mac_b12_g1_1_DW_mult_tc_0)
                                                          0.00       0.23 f
  path/genblk1[19].path/path/mult_21/U716/ZN (XNOR2_X1)
                                                          0.07       0.30 f
  path/genblk1[19].path/path/mult_21/U419/ZN (AND2_X1)
                                                          0.04       0.35 f
  path/genblk1[19].path/path/mult_21/U418/ZN (NAND2_X1)
                                                          0.03       0.38 r
  path/genblk1[19].path/path/mult_21/U324/ZN (NAND2_X1)
                                                          0.03       0.41 f
  path/genblk1[19].path/path/mult_21/U81/S (HA_X1)        0.07       0.48 f
  path/genblk1[19].path/path/mult_21/U540/ZN (NAND2_X1)
                                                          0.03       0.52 r
  path/genblk1[19].path/path/mult_21/U541/ZN (NAND3_X1)
                                                          0.04       0.55 f
  path/genblk1[19].path/path/mult_21/U546/ZN (NAND2_X1)
                                                          0.04       0.59 r
  path/genblk1[19].path/path/mult_21/U547/ZN (NAND3_X1)
                                                          0.04       0.62 f
  path/genblk1[19].path/path/mult_21/U466/ZN (NAND2_X1)
                                                          0.04       0.66 r
  path/genblk1[19].path/path/mult_21/U386/ZN (NAND3_X1)
                                                          0.04       0.70 f
  path/genblk1[19].path/path/mult_21/U510/ZN (NAND2_X1)
                                                          0.03       0.73 r
  path/genblk1[19].path/path/mult_21/U505/ZN (NAND3_X1)
                                                          0.04       0.77 f
  path/genblk1[19].path/path/mult_21/U532/ZN (NAND2_X1)
                                                          0.04       0.81 r
  path/genblk1[19].path/path/mult_21/U399/ZN (NAND3_X1)
                                                          0.04       0.85 f
  path/genblk1[19].path/path/mult_21/U414/ZN (NAND2_X1)
                                                          0.04       0.88 r
  path/genblk1[19].path/path/mult_21/U358/ZN (NAND3_X1)
                                                          0.04       0.92 f
  path/genblk1[19].path/path/mult_21/U453/ZN (NAND2_X1)
                                                          0.04       0.95 r
  path/genblk1[19].path/path/mult_21/U456/ZN (NAND3_X1)
                                                          0.04       0.99 f
  path/genblk1[19].path/path/mult_21/U446/ZN (NAND2_X1)
                                                          0.04       1.03 r
  path/genblk1[19].path/path/mult_21/U449/ZN (NAND3_X1)
                                                          0.04       1.07 f
  path/genblk1[19].path/path/mult_21/U430/ZN (NAND2_X1)
                                                          0.04       1.10 r
  path/genblk1[19].path/path/mult_21/U432/ZN (NAND3_X1)
                                                          0.04       1.14 f
  path/genblk1[19].path/path/mult_21/U424/ZN (NAND2_X1)
                                                          0.04       1.18 r
  path/genblk1[19].path/path/mult_21/U426/ZN (NAND3_X1)
                                                          0.04       1.22 f
  path/genblk1[19].path/path/mult_21/U381/ZN (NAND2_X1)
                                                          0.04       1.25 r
  path/genblk1[19].path/path/mult_21/U363/ZN (NAND3_X1)
                                                          0.04       1.29 f
  path/genblk1[19].path/path/mult_21/U459/ZN (NAND2_X1)
                                                          0.03       1.32 r
  path/genblk1[19].path/path/mult_21/U411/ZN (NAND3_X1)
                                                          0.04       1.36 f
  path/genblk1[19].path/path/mult_21/U440/ZN (NAND2_X1)
                                                          0.04       1.40 r
  path/genblk1[19].path/path/mult_21/U443/ZN (NAND3_X1)
                                                          0.04       1.44 f
  path/genblk1[19].path/path/mult_21/U395/ZN (NAND2_X1)
                                                          0.04       1.48 r
  path/genblk1[19].path/path/mult_21/U389/ZN (NAND3_X1)
                                                          0.04       1.51 f
  path/genblk1[19].path/path/mult_21/U501/ZN (NAND2_X1)
                                                          0.04       1.56 r
  path/genblk1[19].path/path/mult_21/U472/ZN (NAND3_X1)
                                                          0.04       1.59 f
  path/genblk1[19].path/path/mult_21/U514/ZN (NAND2_X1)
                                                          0.04       1.63 r
  path/genblk1[19].path/path/mult_21/U506/ZN (NAND3_X1)
                                                          0.04       1.67 f
  path/genblk1[19].path/path/mult_21/U523/ZN (NAND2_X1)
                                                          0.04       1.70 r
  path/genblk1[19].path/path/mult_21/U525/ZN (NAND3_X1)
                                                          0.04       1.74 f
  path/genblk1[19].path/path/mult_21/U528/ZN (NAND2_X1)
                                                          0.04       1.78 r
  path/genblk1[19].path/path/mult_21/U521/ZN (NAND3_X1)
                                                          0.04       1.82 f
  path/genblk1[19].path/path/mult_21/U555/ZN (NAND2_X1)
                                                          0.04       1.85 r
  path/genblk1[19].path/path/mult_21/U557/ZN (NAND3_X1)
                                                          0.04       1.89 f
  path/genblk1[19].path/path/mult_21/U560/ZN (NAND2_X1)
                                                          0.03       1.92 r
  path/genblk1[19].path/path/mult_21/U483/ZN (AND3_X1)
                                                          0.05       1.97 r
  path/genblk1[19].path/path/mult_21/product[23] (mac_b12_g1_1_DW_mult_tc_0)
                                                          0.00       1.97 r
  path/genblk1[19].path/path/genblk1.add_in_reg[23]/D (DFF_X2)
                                                          0.01       1.98 r
  data arrival time                                                  1.98

  clock clk (rise edge)                                   2.01       2.01
  clock network delay (ideal)                             0.00       2.01
  path/genblk1[19].path/path/genblk1.add_in_reg[23]/CK (DFF_X2)
                                                          0.00       2.01 r
  library setup time                                     -0.03       1.98
  data required time                                                 1.98
  --------------------------------------------------------------------------
  data required time                                                 1.98
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b12_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
