============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Wed Nov  8 20:10:48 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/uart_monitor.v
HDL-1007 : analyze verilog file ../../TOP_test.v
RUN-1001 : Project manager successfully analyzed 4 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP_test
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net u_svpwm/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_pll/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_svpwm/clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 954 instances
RUN-0007 : 359 luts, 394 seqs, 115 mslices, 61 lslices, 18 pads, 1 brams, 1 dsps
RUN-1001 : There are total 1218 nets
RUN-1001 : 843 nets have 2 pins
RUN-1001 : 264 nets have [3 - 5] pins
RUN-1001 : 77 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     26      
RUN-1001 :   No   |  No   |  Yes  |     153     
RUN-1001 :   No   |  Yes  |  No   |      9      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     206     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   9   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 952 instances, 359 luts, 394 seqs, 176 slices, 28 macros(176 instances: 115 mslices 61 lslices)
PHY-0007 : Cell area utilization is 12%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 156464
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 12%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 89002.7, overlap = 4.25
PHY-3002 : Step(2): len = 78211.4, overlap = 4.5
PHY-3002 : Step(3): len = 46755.9, overlap = 9.6875
PHY-3002 : Step(4): len = 46293.8, overlap = 10.5
PHY-3002 : Step(5): len = 33707.2, overlap = 7.75
PHY-3002 : Step(6): len = 31968, overlap = 7.59375
PHY-3002 : Step(7): len = 29011.9, overlap = 8.9375
PHY-3002 : Step(8): len = 26042.9, overlap = 11.75
PHY-3002 : Step(9): len = 22454.9, overlap = 17.8125
PHY-3002 : Step(10): len = 19021.3, overlap = 18.3125
PHY-3002 : Step(11): len = 18001.3, overlap = 20.25
PHY-3002 : Step(12): len = 17329.8, overlap = 22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000622614
PHY-3002 : Step(13): len = 17496.8, overlap = 17.9688
PHY-3002 : Step(14): len = 17232.4, overlap = 18.2188
PHY-3002 : Step(15): len = 17159.9, overlap = 18.2188
PHY-3002 : Step(16): len = 16730.4, overlap = 19.0938
PHY-3002 : Step(17): len = 16659.8, overlap = 19.3125
PHY-3002 : Step(18): len = 16547.1, overlap = 19.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00124523
PHY-3002 : Step(19): len = 16520.1, overlap = 19.5
PHY-3002 : Step(20): len = 16490.2, overlap = 19.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00249046
PHY-3002 : Step(21): len = 16449.1, overlap = 19.625
PHY-3002 : Step(22): len = 16397.3, overlap = 19.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005235s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.08568e-05
PHY-3002 : Step(23): len = 16885.1, overlap = 41.9375
PHY-3002 : Step(24): len = 17493.5, overlap = 34.1875
PHY-3002 : Step(25): len = 15921.8, overlap = 31.1875
PHY-3002 : Step(26): len = 15982.8, overlap = 29.1562
PHY-3002 : Step(27): len = 14732.4, overlap = 29.0625
PHY-3002 : Step(28): len = 14584.2, overlap = 27.375
PHY-3002 : Step(29): len = 14013, overlap = 26.4375
PHY-3002 : Step(30): len = 13934.5, overlap = 34.5938
PHY-3002 : Step(31): len = 13998.4, overlap = 34.3125
PHY-3002 : Step(32): len = 13028, overlap = 31.2812
PHY-3002 : Step(33): len = 13173.4, overlap = 31.9062
PHY-3002 : Step(34): len = 12918.7, overlap = 31.8438
PHY-3002 : Step(35): len = 12709, overlap = 30.3125
PHY-3002 : Step(36): len = 12155, overlap = 27.6562
PHY-3002 : Step(37): len = 11912.4, overlap = 28.3125
PHY-3002 : Step(38): len = 11767.8, overlap = 28.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.17136e-05
PHY-3002 : Step(39): len = 11518.6, overlap = 28.9375
PHY-3002 : Step(40): len = 11527.6, overlap = 29.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.34272e-05
PHY-3002 : Step(41): len = 11674.2, overlap = 27.375
PHY-3002 : Step(42): len = 11753.7, overlap = 27.9062
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 15%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.52484e-06
PHY-3002 : Step(43): len = 11996.7, overlap = 77.5
PHY-3002 : Step(44): len = 11996.7, overlap = 77.5
PHY-3002 : Step(45): len = 11720.8, overlap = 74.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.70497e-05
PHY-3002 : Step(46): len = 12635.1, overlap = 71.5938
PHY-3002 : Step(47): len = 12635.1, overlap = 71.5938
PHY-3002 : Step(48): len = 12423, overlap = 71.0625
PHY-3002 : Step(49): len = 12423, overlap = 71.0625
PHY-3002 : Step(50): len = 12461.6, overlap = 70.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.40994e-05
PHY-3002 : Step(51): len = 13342.4, overlap = 66.0938
PHY-3002 : Step(52): len = 13845.9, overlap = 60.1875
PHY-3002 : Step(53): len = 14202.7, overlap = 57.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.81987e-05
PHY-3002 : Step(54): len = 14102, overlap = 56.3438
PHY-3002 : Step(55): len = 14102, overlap = 56.3438
PHY-3002 : Step(56): len = 14236.2, overlap = 55.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000135082
PHY-3002 : Step(57): len = 15380.9, overlap = 54.3125
PHY-3002 : Step(58): len = 15787.4, overlap = 52.8438
PHY-3002 : Step(59): len = 15981.6, overlap = 49.3125
PHY-3002 : Step(60): len = 15915.5, overlap = 49.0312
PHY-3002 : Step(61): len = 15731.2, overlap = 49.3438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000270164
PHY-3002 : Step(62): len = 15993.2, overlap = 48.25
PHY-3002 : Step(63): len = 16194.5, overlap = 47.0938
PHY-3002 : Step(64): len = 16116.1, overlap = 47.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000505344
PHY-3002 : Step(65): len = 17202, overlap = 46.2188
PHY-3002 : Step(66): len = 17633.8, overlap = 46.7812
PHY-3002 : Step(67): len = 17948.6, overlap = 46.2812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00101069
PHY-3002 : Step(68): len = 17975.3, overlap = 46.1562
PHY-3002 : Step(69): len = 18100, overlap = 45.4375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00168773
PHY-3002 : Step(70): len = 18202.3, overlap = 45.375
PHY-3002 : Step(71): len = 18379.9, overlap = 45.4688
PHY-3002 : Step(72): len = 18941.8, overlap = 44.2812
PHY-3002 : Step(73): len = 19331.7, overlap = 43.8125
PHY-3002 : Step(74): len = 19406.8, overlap = 43.9688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00337546
PHY-3002 : Step(75): len = 19430.8, overlap = 43.1562
PHY-3002 : Step(76): len = 19514.7, overlap = 42.7188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00561074
PHY-3002 : Step(77): len = 19553.8, overlap = 44.4375
PHY-3002 : Step(78): len = 19625.3, overlap = 44.4688
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00907818
PHY-3002 : Step(79): len = 19696.3, overlap = 44.5938
PHY-3002 : Step(80): len = 19767.6, overlap = 44.2812
PHY-3002 : Step(81): len = 20103.6, overlap = 44.8125
PHY-3002 : Step(82): len = 20345.8, overlap = 44.5
PHY-3002 : Step(83): len = 20369, overlap = 44.5938
PHY-3002 : Step(84): len = 20390.3, overlap = 44.4375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0180515
PHY-3002 : Step(85): len = 20421, overlap = 44.3125
PHY-3002 : Step(86): len = 20457.2, overlap = 44.3438
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0292074
PHY-3002 : Step(87): len = 20508, overlap = 44.5938
PHY-3002 : Step(88): len = 20568, overlap = 43.7812
PHY-3002 : Step(89): len = 20766.5, overlap = 43.7188
PHY-3002 : Step(90): len = 20858.2, overlap = 44.1875
PHY-3002 : Step(91): len = 20886.6, overlap = 44.4375
PHY-3002 : Step(92): len = 20909.7, overlap = 44.375
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.0472575
PHY-3002 : Step(93): len = 20930.8, overlap = 44.3438
PHY-3002 : Step(94): len = 20960.8, overlap = 44.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 44.25 peak overflow 1.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1218.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 24064, over cnt = 132(1%), over = 448, worst = 17
PHY-1001 : End global iterations;  0.081446s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (57.6%)

PHY-1001 : Congestion index: top1 = 37.78, top5 = 26.74, top10 = 21.30, top15 = 17.79.
PHY-1001 : End incremental global routing;  0.108879s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (43.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 4559, tnet num: 1216, tinst num: 952, tnode num: 5949, tedge num: 7481.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.252472s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (61.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.378457s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (53.7%)

OPT-1001 : Current memory(MB): used = 154, reserve = 126, peak = 154.
OPT-1001 : End physical optimization;  0.389308s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (52.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 359 LUT to BLE ...
SYN-4008 : Packed 359 LUT and 243 SEQ to BLE.
SYN-4003 : Packing 151 remaining SEQ's ...
SYN-4005 : Packed 86 SEQ with LUT/SLICE
SYN-4006 : 54 single LUT's are left
SYN-4006 : 65 single SEQ's are left
SYN-4011 : Packing model "TOP_test" (AL_USER_NORMAL) with 424/625 primitive instances ...
PHY-3001 : End packing;  0.034702s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.1%)

PHY-1001 : Populate physical database on model TOP_test.
RUN-1001 : There are total 429 instances
RUN-1001 : 202 mslices, 202 lslices, 18 pads, 1 brams, 1 dsps
RUN-1001 : There are total 998 nets
RUN-1001 : 643 nets have 2 pins
RUN-1001 : 243 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 427 instances, 404 slices, 28 macros(176 instances: 115 mslices 61 lslices)
PHY-3001 : Cell area utilization is 17%
PHY-3001 : After packing: Len = 20544.4, Over = 46.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 17%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.83233e-05
PHY-3002 : Step(95): len = 17492.3, overlap = 47
PHY-3002 : Step(96): len = 16567, overlap = 47.5
PHY-3002 : Step(97): len = 16518.8, overlap = 47
PHY-3002 : Step(98): len = 16666.9, overlap = 47.5
PHY-3002 : Step(99): len = 16700.3, overlap = 47.5
PHY-3002 : Step(100): len = 16620.1, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000136647
PHY-3002 : Step(101): len = 17342.5, overlap = 46.5
PHY-3002 : Step(102): len = 17769.2, overlap = 45
PHY-3002 : Step(103): len = 17960.3, overlap = 43.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000273293
PHY-3002 : Step(104): len = 18456.9, overlap = 42.75
PHY-3002 : Step(105): len = 18788.5, overlap = 42
PHY-3002 : Step(106): len = 18937, overlap = 41.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.151617s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 21782.4
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 17%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000262511
PHY-3002 : Step(107): len = 19875.4, overlap = 12.75
PHY-3002 : Step(108): len = 19122.5, overlap = 18.25
PHY-3002 : Step(109): len = 19045.8, overlap = 20.25
PHY-3002 : Step(110): len = 19003.2, overlap = 19.5
PHY-3002 : Step(111): len = 18891.7, overlap = 21.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000525022
PHY-3002 : Step(112): len = 19240.6, overlap = 20.75
PHY-3002 : Step(113): len = 19497.6, overlap = 20
PHY-3002 : Step(114): len = 19631.2, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00105004
PHY-3002 : Step(115): len = 19763.4, overlap = 19.75
PHY-3002 : Step(116): len = 19802.6, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003519s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21317.4, Over = 0
PHY-3001 : End spreading;  0.002410s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21317.4, Over = 0
RUN-1003 : finish command "place" in  4.373307s wall, 0.875000s user + 0.171875s system = 1.046875s CPU (23.9%)

RUN-1004 : used memory is 145 MB, reserved memory is 117 MB, peak memory is 155 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 429 instances
RUN-1001 : 202 mslices, 202 lslices, 18 pads, 1 brams, 1 dsps
RUN-1001 : There are total 998 nets
RUN-1001 : 643 nets have 2 pins
RUN-1001 : 243 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP_test.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 3674, tnet num: 996, tinst num: 427, tnode num: 4638, tedge num: 6414.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 202 mslices, 202 lslices, 18 pads, 1 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 996 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 458 clock pins, and constraint 959 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 25328, over cnt = 78(0%), over = 115, worst = 4
PHY-1002 : len = 25784, over cnt = 46(0%), over = 55, worst = 3
PHY-1002 : len = 26320, over cnt = 11(0%), over = 13, worst = 3
PHY-1002 : len = 26456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.118426s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (26.4%)

PHY-1001 : Congestion index: top1 = 27.08, top5 = 22.88, top10 = 19.53, top15 = 17.01.
PHY-1001 : End global routing;  0.146380s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (42.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 175, reserve = 146, peak = 184.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
PHY-1001 : net u_svpwm/clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 270, reserve = 243, peak = 270.
PHY-1001 : End build detailed router design. 1.898148s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (67.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 7216, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.136134s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (80.3%)

PHY-1001 : Current memory(MB): used = 281, reserve = 254, peak = 281.
PHY-1001 : End phase 1; 0.139692s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (78.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 83% nets.
PHY-1022 : len = 72056, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 281, reserve = 254, peak = 281.
PHY-1001 : End initial routed; 0.505566s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (58.7%)

PHY-1001 : Current memory(MB): used = 281, reserve = 254, peak = 281.
PHY-1001 : End phase 2; 0.505623s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (58.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 71872, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.029132s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 71816, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.016662s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 2 feed throughs used by 2 nets
PHY-1001 : End commit to database; 0.169038s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (18.5%)

PHY-1001 : Current memory(MB): used = 291, reserve = 264, peak = 291.
PHY-1001 : End phase 3; 0.255925s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (24.4%)

PHY-1003 : Routed, final wirelength = 71816
PHY-1001 : Current memory(MB): used = 291, reserve = 264, peak = 291.
PHY-1001 : End export database. 0.007297s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (214.1%)

PHY-1001 : End detail routing;  2.919261s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (61.6%)

RUN-1003 : finish command "route" in  3.326481s wall, 2.031250s user + 0.015625s system = 2.046875s CPU (61.5%)

RUN-1004 : used memory is 259 MB, reserved memory is 233 MB, peak memory is 291 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: TOP_test Device: SF1S60CG121I***

IO Statistics
#IO                        18
  #input                    8
  #output                   9
  #inout                    1

Utilization Statistics
#lut                      712   out of   5824   12.23%
#reg                      395   out of   5824    6.78%
#le                       777
  #lut only               382   out of    777   49.16%
  #reg only                65   out of    777    8.37%
  #lut&reg                330   out of    777   42.47%
#dsp                        1   out of     10   10.00%
#bram                       1   out of     26    3.85%
  #bram9k                   1
  #fifo9k                   0
#hard-ip                    0
  #mcu                      0   out of      1    0.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       18   out of     55   32.73%
  #ireg                     0
  #oreg                     5
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet           Type               DriverType         Driver                  Fanout
#1        u_svpwm/clk        GCLK               pll                u_pll/pll_inst.clkc1    229
#2        I_clk_25m_dup_1    GeneralRouting     io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP      NONE    
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP      NONE    
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP      NONE    
     key1         INPUT         H2        LVCMOS18          N/A          PULLUP      NONE    
     key2         INPUT         J4        LVCMOS18          N/A          PULLUP      NONE    
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE       NONE    
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE       OREG    
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE       OREG    
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE       OREG    
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE       OREG    
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE       NONE    
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE       NONE    
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       OREG    
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------+
|Instance         |Module       |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------+
|top              |TOP_test     |777    |536     |176     |400     |1       |1       |
|  u_pll          |pll          |0      |0       |0       |0       |0       |0       |
|  u_svpwm        |svpwm        |373    |217     |99      |194     |1       |1       |
|  u_uart_monitor |uart_monitor |195    |173     |17      |111     |0       |0       |
+------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       623   
    #2          2       191   
    #3          3        10   
    #4          4        42   
    #5        5-10       85   
    #6        11-50      23   
    #7       101-500     1    
  Average     2.49            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
PRG-1000 : <!-- HMAC is: 09106ca1dc0a596e4e6edd5b5da86f69732b707f282e92cd27115529081b1dec -->
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 427
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 998, pip num: 7586
BIT-1002 : Init feedthrough completely, num: 2
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 516 valid insts, and 24186 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110010000000000000000000
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  1.579031s wall, 6.078125s user + 0.031250s system = 6.109375s CPU (386.9%)

RUN-1004 : used memory is 255 MB, reserved memory is 231 MB, peak memory is 439 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231108_201048.log"
