// Seed: 2912157512
module module_0 (
    output tri0 id_0,
    input  tri0 id_1,
    output tri0 id_2,
    input  wor  id_3
);
  assign id_2 = id_1 ? id_3 > 1'b0 : 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input tri id_2
    , id_6,
    input wor id_3,
    output logic id_4
);
  assign id_0 = id_2 != id_1;
  module_0(
      id_0, id_2, id_0, id_1
  );
  tri1 id_7;
  always @(1 or posedge 1) begin
    id_4 <= id_2 + id_7.id_6;
  end
  supply0 id_8 = 1;
endmodule
