Svetlana P. Kartashev , Steven I. Kartashev, Adaptable pipeline system with dynamic architecture, Proceedings of the May 4-7, 1981, national computer conference, May 04-07, 1981, Chicago, Illinois
Lingtao Wang , Chuan-lin Wu, Distributed Instruction Set Computer Architecture, IEEE Transactions on Computers, v.40 n.8, p.915-934, August 1991
Janak H. Patel, Pipelines with internal buffers, Proceedings of the 5th annual symposium on Computer architecture, p.249-254, April 03-05, 1978
Donald C. Lindsay, Cache memory for microprocessors, ACM SIGARCH Computer Architecture News, v.9 n.5, p.6-13, August 1981
James W. Rymarczyk, Coding guidelines for pipelined processors, ACM SIGARCH Computer Architecture News, v.10 n.2, p.12-19, March 1982
Miguel Valero-García , Juan J. Navarro , José M. Llabería , Mateo Valero , Tomás Lang, A method for implementation of one-dimensional systolic algorithms with data contraflow using pipelined functional units, Journal of VLSI Signal Processing Systems, v.4 n.1, p.7-25, Feb. 1992
John Sanguinetti, Program optimization for a pipelined machine a case study, ACM SIGMETRICS Performance Evaluation Review, v.12 n.3, p.88-95, August 1984
Yvon Jegou , Andre Seznee, A asynchronous buffering network for tightly coupled multiprocessors, Proceedings of the 3rd international conference on Supercomputing, p.331-340, June 05-09, 1989, Crete, Greece
W. G. Rosocha , E. S. Lee, Performance enhancement of SISD processors, Proceedings of the 6th annual symposium on Computer architecture, p.216-231, April 23-25, 1979
Patrick Schaumont , Bart Vanthournout , Ivo Bolsens , Hugo De Man, Synthesis of pipelined DSP accelerators with dynamic scheduling, Proceedings of the 8th international symposium on System synthesis, p.72-77, September 13-15, 1995, Cannes, France
P.K. Dubey , M.J. Flynn, A Bubble Propagation Model for Pipeline Performance, Journal of Parallel and Distributed Computing, v.23 n.3, p.330-337, Dec. 1994
K. Shimizu , E. Goto , S. Ichikawa, CPC (Cyclic Pipeline Computer)-an Architecture Suited for Josephson and Pipelined-Memory Machines, IEEE Transactions on Computers, v.38 n.6, p.825-832, June 1989
D. Tabak , G. J. Lipovski, Move Architecture in Digital Controllers, IEEE Transactions on Computers, v.29 n.2, p.180-190, February 1980
Mary Jane Irwin, A pipelined processing unit for on-line division, Proceedings of the 5th annual symposium on Computer architecture, p.24-30, April 03-05, 1978
Todd A. Proebsting , Christopher W. Fraser, Detecting pipeline structural hazards quickly, Proceedings of the 21st ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.280-286, January 16-19, 1994, Portland, Oregon, United States
C. V. W. Armstrong , H. M. Ahmed , N. A. Brans , E. Fathi, An adaptive multimicroprocessor array computing structure for radar signal processing applications, Proceedings of the 6th annual symposium on Computer architecture, p.68-74, April 23-25, 1979
H. Lorin, Systems architecture in transition: an overview, IBM Systems Journal, v.25 n.3-4, p.256-273, September 1986
J. R. VanAken , G. L. Zick, The Expression Processor: A Pipelined, Multiple- Processor Architecture, IEEE Transactions on Computers, v.30 n.8, p.525-536, August 1981
Pingyu Zhang , Sebastian Elbaum , Matthew B. Dwyer, Compositional load test generation for software pipelines, Proceedings of the 2012 International Symposium on Software Testing and Analysis, July 15-20, 2012, Minneapolis, MN, USA
Charles N. Fischer, On Parsing and Compiling Arithmetic Expressions on Vector Computers, ACM Transactions on Programming Languages and Systems (TOPLAS), v.2 n.2, p.203-224, April 1980
R.K. Squier , K. Steiglitz, A Comparison of Two Application-Specific Architectures for 2-d Mesh Computations, Journal of Parallel and Distributed Computing, v.23 n.3, p.376-381, Dec. 1994
Mary Jane Irwin, Reconfigurable Pipeline Systems, Proceedings of the 1978 annual conference, p.86-92, December 04-06, 1978, Washington, D.C., United States
Butler W. Lampson , Gene McDaniel , Severo M. Ornstein, An Instruction Fetch Unit for a High-Performance Personal Computer, IEEE Transactions on Computers, v.33 n.8, p.712-730, August 1984
R D Acosta , J Kjelstrup , H C Torng, An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors, IEEE Transactions on Computers, v.35 n.9, p.815-828, September 1986
Kemal Ebcioğlu, A compilation technique for software pipelining of loops with conditional jumps, ACM SIGMICRO Newsletter, v.19 n.3, p.36-41, Sept. 1988
Laxmi N. Bhuyan, On the performance of loosely coupled multiprocessors, ACM SIGARCH Computer Architecture News, v.12 n.3, p.256-262, June 1984
Mary Jane Irwin , Don Heller, Online pipeline systems for recursive numeric computations, Proceedings of the 7th annual symposium on Computer Architecture, p.292-299, May 06-08, 1980, La Baule, United States
Kemal Ebcioğlu, A compilation technique for software pipelining of loops with conditional jumps, Proceedings of the 20th annual workshop on Microprogramming, p.69-79, December 01-04, 1987, Colorado Springs, Colorado, United States
P. G. Emma , E. S. Davidson, Characterization of branch and data dependencies on programs for evaluating pipeline performance, IEEE Transactions on Computers, v.36 n.7, p.859-875, July 1987
C. V. Ramamoorthy , B. W. Wah, An Optimal Algorithm for Scheduling Requests on Interleaved Memories for a Pipelined Processor, IEEE Transactions on Computers, v.30 n.10, p.787-800, October 1981
M. Valero-Garcia , J. J. Navarro , J. M. Llaberia , M. Valero, Systematic hardware adaptation of systolic algorithms, ACM SIGARCH Computer Architecture News, v.17 n.3, p.96-104, June 1989
Nohbyung Park , Alice C. Parker, Theory of Clocking for Maximum Execution Overlap of High-Speed Digital Systems, IEEE Transactions on Computers, v.37 n.6, p.678-690, June 1988
C. H. Perleberg , A. J. Smith, Branch Target Buffer Design and Optimization, IEEE Transactions on Computers, v.42 n.4, p.396-412, April 1993
Daniel Baudisch , Klaus Schneider, Evaluation of Speculation in Out-of-Order Execution of Synchronous Dataflow Networks, International Journal of Parallel Programming, v.43 n.1, p.86-129, February  2015
R. H. Perrott , A. Zarea-Aliabadi, Supercomputer languages, ACM Computing Surveys (CSUR), v.18 n.1, p.5-22, March 1986
John Tartar, Multiprocessor hardware: An architectural overview, Proceedings of the ACM 1980 annual conference, p.518-526, January 1980
Peter Hibbard, Multiprocessor software design, Proceedings of the ACM 1980 annual conference, p.527-536, January 1980
John L. Hennessy , David A. Patterson, Computer Architecture, Fifth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2011
