INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/FlipFlop/FlipFlop.srcs/sources_1/new/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Steven/Desktop/Verilog/Lab3/FlipFlop/FlipFlop.srcs/sim_1/new/FlipFlop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop_tb
WARNING: [VRFC 10-8497] literal value 'b11110000 truncated to fit in 1 bits [C:/Users/Steven/Desktop/Verilog/Lab3/FlipFlop/FlipFlop.srcs/sim_1/new/FlipFlop_tb.v:42]
WARNING: [VRFC 10-8497] literal value 'b00001111 truncated to fit in 1 bits [C:/Users/Steven/Desktop/Verilog/Lab3/FlipFlop/FlipFlop.srcs/sim_1/new/FlipFlop_tb.v:44]
WARNING: [VRFC 10-8497] literal value 'b11110000 truncated to fit in 1 bits [C:/Users/Steven/Desktop/Verilog/Lab3/FlipFlop/FlipFlop.srcs/sim_1/new/FlipFlop_tb.v:46]
WARNING: [VRFC 10-8497] literal value 'b00001111 truncated to fit in 1 bits [C:/Users/Steven/Desktop/Verilog/Lab3/FlipFlop/FlipFlop.srcs/sim_1/new/FlipFlop_tb.v:48]
