# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/Téléchargements/Top_level_PGCD.vhd" \
"../../../../project_1.srcs/sim_1/new/tb_etape3.vhd" \

# Do not sort compile order
nosort
