<stg><name>instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> ></name>


<trans_list>

<trans id="267" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cfg, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %p_Val2_s = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cfg

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %timestamps = alloca i64 1

]]></Node>
<StgValue><ssdm name="timestamps"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="392" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i392 %finnix0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="392" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i392 %finnix0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="392" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i392 %finnix0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %finnox0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %finnox0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %finnox0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32">
<![CDATA[
entry:9 %empty = trunc i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="392" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i392 %finnix0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %finnox0, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_11

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:13 %empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @timestamps_str, i32 1, void @p_str, void @p_str, i32 34, i32 34, i32 %timestamps, i32 %timestamps

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %timestamps, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:15 %specreset_ln125 = specreset void @_ssdm_op_SpecReset, i32 %cnt_clk_V, i64 1, void @empty_11

]]></Node>
<StgValue><ssdm name="specreset_ln125"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:16 %specreset_ln130 = specreset void @_ssdm_op_SpecReset, i1 %timestamp_ovf, i64 1, void @empty_11

]]></Node>
<StgValue><ssdm name="specreset_ln130"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:17 %specreset_ln131 = specreset void @_ssdm_op_SpecReset, i1 %timestamp_unf, i64 1, void @empty_11

]]></Node>
<StgValue><ssdm name="specreset_ln131"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:18 %specreset_ln137 = specreset void @_ssdm_op_SpecReset, i5 %icnt_V, i64 1, void @empty_11

]]></Node>
<StgValue><ssdm name="specreset_ln137"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="400" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:19 %specreset_ln138 = specreset void @_ssdm_op_SpecReset, i400 %lfsr_V, i64 0, void @empty_11

]]></Node>
<StgValue><ssdm name="specreset_ln138"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="392" op_2_bw="32">
<![CDATA[
entry:20 %tmp_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i392P0A, i392 %finnix0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
entry:21 %cnt_clk_V_load = load i32 %cnt_clk_V

]]></Node>
<StgValue><ssdm name="cnt_clk_V_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1">
<![CDATA[
entry:22 %timestamp_ovf_load = load i1 %timestamp_ovf

]]></Node>
<StgValue><ssdm name="timestamp_ovf_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:23 %br_ln139 = br i1 %tmp_i, void %if.end43.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5">
<![CDATA[
if.then.i:0 %icnt_V_load = load i5 %icnt_V

]]></Node>
<StgValue><ssdm name="icnt_V_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then.i:1 %first = icmp_eq  i5 %icnt_V_load, i5 0

]]></Node>
<StgValue><ssdm name="first"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="400" op_0_bw="400">
<![CDATA[
if.then.i:2 %p_Val2_1 = load i400 %lfsr_V

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="400">
<![CDATA[
if.then.i:3 %p_Result_1 = trunc i400 %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:4 %br_ln143 = br i1 %first, void %if.then32.i, void %if.then8.i

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:0 %lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:1 %zext_ln368 = zext i15 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:2 %select_ln368 = select i1 %p_Result_1, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:3 %xor_ln368_25 = xor i16 %zext_ln368, i16 %select_ln368

]]></Node>
<StgValue><ssdm name="xor_ln368_25"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:4 %lshr_ln368_1 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 17, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln368_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:5 %zext_ln368_1 = zext i15 %lshr_ln368_1

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:6 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 16

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:7 %select_ln368_1 = select i1 %p_Result_2, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:8 %xor_ln368_26 = xor i16 %select_ln368_1, i16 %zext_ln368_1

]]></Node>
<StgValue><ssdm name="xor_ln368_26"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:9 %lshr_ln368_2 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 33, i32 47

]]></Node>
<StgValue><ssdm name="lshr_ln368_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:10 %zext_ln368_2 = zext i15 %lshr_ln368_2

]]></Node>
<StgValue><ssdm name="zext_ln368_2"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:11 %p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 32

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:12 %select_ln368_2 = select i1 %p_Result_3, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:13 %xor_ln368_27 = xor i16 %select_ln368_2, i16 %zext_ln368_2

]]></Node>
<StgValue><ssdm name="xor_ln368_27"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:14 %lshr_ln368_3 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 49, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln368_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:15 %zext_ln368_3 = zext i15 %lshr_ln368_3

]]></Node>
<StgValue><ssdm name="zext_ln368_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:16 %p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 48

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:17 %select_ln368_3 = select i1 %p_Result_4, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:18 %xor_ln368_28 = xor i16 %select_ln368_3, i16 %zext_ln368_3

]]></Node>
<StgValue><ssdm name="xor_ln368_28"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:19 %lshr_ln368_4 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 65, i32 79

]]></Node>
<StgValue><ssdm name="lshr_ln368_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:20 %zext_ln368_4 = zext i15 %lshr_ln368_4

]]></Node>
<StgValue><ssdm name="zext_ln368_4"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:21 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:22 %select_ln368_4 = select i1 %p_Result_5, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_4"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:23 %xor_ln368_29 = xor i16 %select_ln368_4, i16 %zext_ln368_4

]]></Node>
<StgValue><ssdm name="xor_ln368_29"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:24 %lshr_ln368_5 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 81, i32 95

]]></Node>
<StgValue><ssdm name="lshr_ln368_5"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:25 %zext_ln368_5 = zext i15 %lshr_ln368_5

]]></Node>
<StgValue><ssdm name="zext_ln368_5"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:26 %p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 80

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:27 %select_ln368_5 = select i1 %p_Result_6, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:28 %xor_ln368_30 = xor i16 %select_ln368_5, i16 %zext_ln368_5

]]></Node>
<StgValue><ssdm name="xor_ln368_30"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:29 %lshr_ln368_6 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 97, i32 111

]]></Node>
<StgValue><ssdm name="lshr_ln368_6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:30 %zext_ln368_6 = zext i15 %lshr_ln368_6

]]></Node>
<StgValue><ssdm name="zext_ln368_6"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:31 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 96

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:32 %select_ln368_6 = select i1 %p_Result_7, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_6"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:33 %xor_ln368_31 = xor i16 %select_ln368_6, i16 %zext_ln368_6

]]></Node>
<StgValue><ssdm name="xor_ln368_31"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:34 %lshr_ln368_7 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 113, i32 127

]]></Node>
<StgValue><ssdm name="lshr_ln368_7"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:35 %zext_ln368_7 = zext i15 %lshr_ln368_7

]]></Node>
<StgValue><ssdm name="zext_ln368_7"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:36 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 112

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:37 %select_ln368_7 = select i1 %p_Result_8, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_7"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:38 %xor_ln368_32 = xor i16 %select_ln368_7, i16 %zext_ln368_7

]]></Node>
<StgValue><ssdm name="xor_ln368_32"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:39 %lshr_ln368_8 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 129, i32 143

]]></Node>
<StgValue><ssdm name="lshr_ln368_8"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:40 %zext_ln368_8 = zext i15 %lshr_ln368_8

]]></Node>
<StgValue><ssdm name="zext_ln368_8"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:41 %p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 128

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:42 %select_ln368_8 = select i1 %p_Result_9, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_8"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:43 %xor_ln368_33 = xor i16 %select_ln368_8, i16 %zext_ln368_8

]]></Node>
<StgValue><ssdm name="xor_ln368_33"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:44 %lshr_ln368_9 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 145, i32 159

]]></Node>
<StgValue><ssdm name="lshr_ln368_9"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:45 %zext_ln368_9 = zext i15 %lshr_ln368_9

]]></Node>
<StgValue><ssdm name="zext_ln368_9"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:46 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 144

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:47 %select_ln368_9 = select i1 %p_Result_10, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_9"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:48 %xor_ln368_34 = xor i16 %select_ln368_9, i16 %zext_ln368_9

]]></Node>
<StgValue><ssdm name="xor_ln368_34"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:49 %lshr_ln368_s = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 161, i32 175

]]></Node>
<StgValue><ssdm name="lshr_ln368_s"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:50 %zext_ln368_10 = zext i15 %lshr_ln368_s

]]></Node>
<StgValue><ssdm name="zext_ln368_10"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:51 %p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 160

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:52 %select_ln368_10 = select i1 %p_Result_11, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_10"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:53 %xor_ln368_35 = xor i16 %select_ln368_10, i16 %zext_ln368_10

]]></Node>
<StgValue><ssdm name="xor_ln368_35"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:54 %lshr_ln368_10 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 177, i32 191

]]></Node>
<StgValue><ssdm name="lshr_ln368_10"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:55 %zext_ln368_11 = zext i15 %lshr_ln368_10

]]></Node>
<StgValue><ssdm name="zext_ln368_11"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:56 %p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 176

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:57 %select_ln368_11 = select i1 %p_Result_12, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_11"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:58 %xor_ln368_36 = xor i16 %select_ln368_11, i16 %zext_ln368_11

]]></Node>
<StgValue><ssdm name="xor_ln368_36"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:59 %lshr_ln368_11 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 193, i32 207

]]></Node>
<StgValue><ssdm name="lshr_ln368_11"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:60 %zext_ln368_12 = zext i15 %lshr_ln368_11

]]></Node>
<StgValue><ssdm name="zext_ln368_12"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:61 %p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 192

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:62 %select_ln368_12 = select i1 %p_Result_13, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_12"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:63 %xor_ln368_37 = xor i16 %select_ln368_12, i16 %zext_ln368_12

]]></Node>
<StgValue><ssdm name="xor_ln368_37"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:64 %lshr_ln368_12 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 209, i32 223

]]></Node>
<StgValue><ssdm name="lshr_ln368_12"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:65 %zext_ln368_13 = zext i15 %lshr_ln368_12

]]></Node>
<StgValue><ssdm name="zext_ln368_13"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:66 %p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 208

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:67 %select_ln368_13 = select i1 %p_Result_14, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_13"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:68 %xor_ln368_38 = xor i16 %select_ln368_13, i16 %zext_ln368_13

]]></Node>
<StgValue><ssdm name="xor_ln368_38"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:69 %lshr_ln368_13 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 225, i32 239

]]></Node>
<StgValue><ssdm name="lshr_ln368_13"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:70 %zext_ln368_14 = zext i15 %lshr_ln368_13

]]></Node>
<StgValue><ssdm name="zext_ln368_14"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:71 %p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 224

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:72 %select_ln368_14 = select i1 %p_Result_15, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_14"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:73 %xor_ln368_39 = xor i16 %select_ln368_14, i16 %zext_ln368_14

]]></Node>
<StgValue><ssdm name="xor_ln368_39"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:74 %lshr_ln368_14 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 241, i32 255

]]></Node>
<StgValue><ssdm name="lshr_ln368_14"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:75 %zext_ln368_15 = zext i15 %lshr_ln368_14

]]></Node>
<StgValue><ssdm name="zext_ln368_15"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:76 %p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 240

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:77 %select_ln368_15 = select i1 %p_Result_16, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_15"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:78 %xor_ln368_40 = xor i16 %select_ln368_15, i16 %zext_ln368_15

]]></Node>
<StgValue><ssdm name="xor_ln368_40"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:79 %lshr_ln368_15 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 257, i32 271

]]></Node>
<StgValue><ssdm name="lshr_ln368_15"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:80 %zext_ln368_16 = zext i15 %lshr_ln368_15

]]></Node>
<StgValue><ssdm name="zext_ln368_16"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:81 %p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 256

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:82 %select_ln368_16 = select i1 %p_Result_17, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_16"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:83 %xor_ln368_41 = xor i16 %select_ln368_16, i16 %zext_ln368_16

]]></Node>
<StgValue><ssdm name="xor_ln368_41"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:84 %lshr_ln368_16 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 273, i32 287

]]></Node>
<StgValue><ssdm name="lshr_ln368_16"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:85 %zext_ln368_17 = zext i15 %lshr_ln368_16

]]></Node>
<StgValue><ssdm name="zext_ln368_17"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:86 %p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 272

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:87 %select_ln368_17 = select i1 %p_Result_18, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_17"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:88 %xor_ln368_42 = xor i16 %select_ln368_17, i16 %zext_ln368_17

]]></Node>
<StgValue><ssdm name="xor_ln368_42"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:89 %lshr_ln368_17 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 289, i32 303

]]></Node>
<StgValue><ssdm name="lshr_ln368_17"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:90 %zext_ln368_18 = zext i15 %lshr_ln368_17

]]></Node>
<StgValue><ssdm name="zext_ln368_18"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:91 %p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 288

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:92 %select_ln368_18 = select i1 %p_Result_19, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_18"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:93 %xor_ln368_43 = xor i16 %select_ln368_18, i16 %zext_ln368_18

]]></Node>
<StgValue><ssdm name="xor_ln368_43"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:94 %lshr_ln368_18 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 305, i32 319

]]></Node>
<StgValue><ssdm name="lshr_ln368_18"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:95 %zext_ln368_19 = zext i15 %lshr_ln368_18

]]></Node>
<StgValue><ssdm name="zext_ln368_19"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:96 %p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 304

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:97 %select_ln368_19 = select i1 %p_Result_20, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_19"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:98 %xor_ln368_44 = xor i16 %select_ln368_19, i16 %zext_ln368_19

]]></Node>
<StgValue><ssdm name="xor_ln368_44"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:99 %lshr_ln368_19 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 321, i32 335

]]></Node>
<StgValue><ssdm name="lshr_ln368_19"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:100 %zext_ln368_20 = zext i15 %lshr_ln368_19

]]></Node>
<StgValue><ssdm name="zext_ln368_20"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:101 %p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 320

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:102 %select_ln368_20 = select i1 %p_Result_21, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_20"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:103 %xor_ln368_45 = xor i16 %select_ln368_20, i16 %zext_ln368_20

]]></Node>
<StgValue><ssdm name="xor_ln368_45"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:104 %lshr_ln368_20 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 337, i32 351

]]></Node>
<StgValue><ssdm name="lshr_ln368_20"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:105 %zext_ln368_21 = zext i15 %lshr_ln368_20

]]></Node>
<StgValue><ssdm name="zext_ln368_21"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:106 %p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 336

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:107 %select_ln368_21 = select i1 %p_Result_22, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_21"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:108 %xor_ln368_46 = xor i16 %select_ln368_21, i16 %zext_ln368_21

]]></Node>
<StgValue><ssdm name="xor_ln368_46"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:109 %lshr_ln368_21 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 353, i32 367

]]></Node>
<StgValue><ssdm name="lshr_ln368_21"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:110 %zext_ln368_22 = zext i15 %lshr_ln368_21

]]></Node>
<StgValue><ssdm name="zext_ln368_22"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:111 %p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 352

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:112 %select_ln368_22 = select i1 %p_Result_23, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_22"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:113 %xor_ln368_47 = xor i16 %select_ln368_22, i16 %zext_ln368_22

]]></Node>
<StgValue><ssdm name="xor_ln368_47"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:114 %lshr_ln368_22 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 369, i32 383

]]></Node>
<StgValue><ssdm name="lshr_ln368_22"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:115 %zext_ln368_23 = zext i15 %lshr_ln368_22

]]></Node>
<StgValue><ssdm name="zext_ln368_23"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:116 %p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 368

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:117 %select_ln368_23 = select i1 %p_Result_24, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_23"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:118 %xor_ln368_48 = xor i16 %select_ln368_23, i16 %zext_ln368_23

]]></Node>
<StgValue><ssdm name="xor_ln368_48"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="15" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:119 %lshr_ln368_23 = partselect i15 @_ssdm_op_PartSelect.i15.i400.i32.i32, i400 %p_Val2_1, i32 385, i32 399

]]></Node>
<StgValue><ssdm name="lshr_ln368_23"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="15">
<![CDATA[
if.then32.i:120 %zext_ln368_24 = zext i15 %lshr_ln368_23

]]></Node>
<StgValue><ssdm name="zext_ln368_24"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="400" op_2_bw="32">
<![CDATA[
if.then32.i:121 %p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i400.i32, i400 %p_Val2_1, i32 384

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.then32.i:122 %select_ln368_24 = select i1 %p_Result_25, i16 0, i16 34821

]]></Node>
<StgValue><ssdm name="select_ln368_24"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="400" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then32.i:123 %trunc_ln368_s = partselect i8 @_ssdm_op_PartSelect.i8.i400.i32.i32, i400 %p_Val2_1, i32 385, i32 392

]]></Node>
<StgValue><ssdm name="trunc_ln368_s"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then32.i:124 %select_ln368_25 = select i1 %p_Result_25, i8 0, i8 5

]]></Node>
<StgValue><ssdm name="select_ln368_25"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then32.i:125 %xor_ln368_49 = xor i16 %select_ln368_24, i16 %zext_ln368_24

]]></Node>
<StgValue><ssdm name="xor_ln368_49"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then32.i:126 %xor_ln368_50 = xor i8 %select_ln368_25, i8 %trunc_ln368_s

]]></Node>
<StgValue><ssdm name="xor_ln368_50"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="400" op_0_bw="400" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16">
<![CDATA[
if.then32.i:127 %p_Result_26 = bitconcatenate i400 @_ssdm_op_BitConcatenate.i400.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %xor_ln368_49, i16 %xor_ln368_48, i16 %xor_ln368_47, i16 %xor_ln368_46, i16 %xor_ln368_45, i16 %xor_ln368_44, i16 %xor_ln368_43, i16 %xor_ln368_42, i16 %xor_ln368_41, i16 %xor_ln368_40, i16 %xor_ln368_39, i16 %xor_ln368_38, i16 %xor_ln368_37, i16 %xor_ln368_36, i16 %xor_ln368_35, i16 %xor_ln368_34, i16 %xor_ln368_33, i16 %xor_ln368_32, i16 %xor_ln368_31, i16 %xor_ln368_30, i16 %xor_ln368_29, i16 %xor_ln368_28, i16 %xor_ln368_27, i16 %xor_ln368_26, i16 %xor_ln368_25

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="400" op_1_bw="400" op_2_bw="0">
<![CDATA[
if.then32.i:128 %store_ln368 = store i400 %p_Result_26, i400 %lfsr_V

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="392" op_0_bw="392" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16">
<![CDATA[
if.then32.i:129 %p_s = bitconcatenate i392 @_ssdm_op_BitConcatenate.i392.i8.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i8 %xor_ln368_50, i16 %xor_ln368_48, i16 %xor_ln368_47, i16 %xor_ln368_46, i16 %xor_ln368_45, i16 %xor_ln368_44, i16 %xor_ln368_43, i16 %xor_ln368_42, i16 %xor_ln368_41, i16 %xor_ln368_40, i16 %xor_ln368_39, i16 %xor_ln368_38, i16 %xor_ln368_37, i16 %xor_ln368_36, i16 %xor_ln368_35, i16 %xor_ln368_34, i16 %xor_ln368_33, i16 %xor_ln368_32, i16 %xor_ln368_31, i16 %xor_ln368_30, i16 %xor_ln368_29, i16 %xor_ln368_28, i16 %xor_ln368_27, i16 %xor_ln368_26, i16 %xor_ln368_25

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="392" op_2_bw="392" op_3_bw="0">
<![CDATA[
if.then32.i:130 %empty_35 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i392P0A, i392 %finnix0, i392 %p_s

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
if.then32.i:131 %br_ln0 = br void %if.end38.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then8.i:0 %tmp_1_i = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_Val2_s, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:1 %xor_ln368 = xor i16 %tmp_1_i, i16 33331

]]></Node>
<StgValue><ssdm name="xor_ln368"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:2 %xor_ln368_1 = xor i16 %tmp_1_i, i16 1126

]]></Node>
<StgValue><ssdm name="xor_ln368_1"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:3 %xor_ln368_2 = xor i16 %tmp_1_i, i16 34457

]]></Node>
<StgValue><ssdm name="xor_ln368_2"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:4 %xor_ln368_3 = xor i16 %tmp_1_i, i16 2252

]]></Node>
<StgValue><ssdm name="xor_ln368_3"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:5 %xor_ln368_4 = xor i16 %tmp_1_i, i16 35583

]]></Node>
<StgValue><ssdm name="xor_ln368_4"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:6 %xor_ln368_5 = xor i16 %tmp_1_i, i16 3378

]]></Node>
<StgValue><ssdm name="xor_ln368_5"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:7 %xor_ln368_6 = xor i16 %tmp_1_i, i16 36709

]]></Node>
<StgValue><ssdm name="xor_ln368_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:8 %xor_ln368_7 = xor i16 %tmp_1_i, i16 4504

]]></Node>
<StgValue><ssdm name="xor_ln368_7"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:9 %xor_ln368_8 = xor i16 %tmp_1_i, i16 37835

]]></Node>
<StgValue><ssdm name="xor_ln368_8"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:10 %xor_ln368_9 = xor i16 %tmp_1_i, i16 5630

]]></Node>
<StgValue><ssdm name="xor_ln368_9"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:11 %xor_ln368_10 = xor i16 %tmp_1_i, i16 38961

]]></Node>
<StgValue><ssdm name="xor_ln368_10"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:12 %xor_ln368_11 = xor i16 %tmp_1_i, i16 6756

]]></Node>
<StgValue><ssdm name="xor_ln368_11"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:13 %xor_ln368_12 = xor i16 %tmp_1_i, i16 40087

]]></Node>
<StgValue><ssdm name="xor_ln368_12"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:14 %xor_ln368_13 = xor i16 %tmp_1_i, i16 7882

]]></Node>
<StgValue><ssdm name="xor_ln368_13"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:15 %xor_ln368_14 = xor i16 %tmp_1_i, i16 41213

]]></Node>
<StgValue><ssdm name="xor_ln368_14"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:16 %xor_ln368_15 = xor i16 %tmp_1_i, i16 9008

]]></Node>
<StgValue><ssdm name="xor_ln368_15"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:17 %xor_ln368_16 = xor i16 %tmp_1_i, i16 42339

]]></Node>
<StgValue><ssdm name="xor_ln368_16"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:18 %xor_ln368_17 = xor i16 %tmp_1_i, i16 10134

]]></Node>
<StgValue><ssdm name="xor_ln368_17"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:19 %xor_ln368_18 = xor i16 %tmp_1_i, i16 43465

]]></Node>
<StgValue><ssdm name="xor_ln368_18"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:20 %xor_ln368_19 = xor i16 %tmp_1_i, i16 11260

]]></Node>
<StgValue><ssdm name="xor_ln368_19"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:21 %xor_ln368_20 = xor i16 %tmp_1_i, i16 44591

]]></Node>
<StgValue><ssdm name="xor_ln368_20"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:22 %xor_ln368_21 = xor i16 %tmp_1_i, i16 12386

]]></Node>
<StgValue><ssdm name="xor_ln368_21"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:23 %xor_ln368_22 = xor i16 %tmp_1_i, i16 45717

]]></Node>
<StgValue><ssdm name="xor_ln368_22"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then8.i:24 %tmp_27_i = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_s, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then8.i:25 %xor_ln368_23 = xor i16 %tmp_1_i, i16 13512

]]></Node>
<StgValue><ssdm name="xor_ln368_23"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then8.i:26 %xor_ln368_24 = xor i8 %tmp_27_i, i8 200

]]></Node>
<StgValue><ssdm name="xor_ln368_24"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="400" op_0_bw="400" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16">
<![CDATA[
if.then8.i:27 %p_Result_s = bitconcatenate i400 @_ssdm_op_BitConcatenate.i400.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %xor_ln368_23, i16 %xor_ln368_22, i16 %xor_ln368_21, i16 %xor_ln368_20, i16 %xor_ln368_19, i16 %xor_ln368_18, i16 %xor_ln368_17, i16 %xor_ln368_16, i16 %xor_ln368_15, i16 %xor_ln368_14, i16 %xor_ln368_13, i16 %xor_ln368_12, i16 %xor_ln368_11, i16 %xor_ln368_10, i16 %xor_ln368_9, i16 %xor_ln368_8, i16 %xor_ln368_7, i16 %xor_ln368_6, i16 %xor_ln368_5, i16 %xor_ln368_4, i16 %xor_ln368_3, i16 %xor_ln368_2, i16 %xor_ln368_1, i16 %xor_ln368, i16 %tmp_1_i

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="400" op_1_bw="400" op_2_bw="0">
<![CDATA[
if.then8.i:28 %store_ln368 = store i400 %p_Result_s, i400 %lfsr_V

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then8.i:29 %br_ln160 = br i1 %empty, void %if.end43.i, void %if.then35.i

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="392" op_0_bw="392" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16">
<![CDATA[
if.then35.i:0 %p_1 = bitconcatenate i392 @_ssdm_op_BitConcatenate.i392.i8.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i8 %xor_ln368_24, i16 %xor_ln368_22, i16 %xor_ln368_21, i16 %xor_ln368_20, i16 %xor_ln368_19, i16 %xor_ln368_18, i16 %xor_ln368_17, i16 %xor_ln368_16, i16 %xor_ln368_15, i16 %xor_ln368_14, i16 %xor_ln368_13, i16 %xor_ln368_12, i16 %xor_ln368_11, i16 %xor_ln368_10, i16 %xor_ln368_9, i16 %xor_ln368_8, i16 %xor_ln368_7, i16 %xor_ln368_6, i16 %xor_ln368_5, i16 %xor_ln368_4, i16 %xor_ln368_3, i16 %xor_ln368_2, i16 %xor_ln368_1, i16 %xor_ln368, i16 %tmp_1_i

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="392" op_2_bw="392" op_3_bw="0">
<![CDATA[
if.then35.i:1 %empty_36 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i392P0A, i392 %finnix0, i392 %p_1

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then35.i:2 %tmp_26_i = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P0A, i32 %timestamps, i32 %cnt_clk_V_load

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then35.i:3 %xor_ln162 = xor i1 %tmp_26_i, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln162"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then35.i:4 %or_ln162 = or i1 %timestamp_ovf_load, i1 %xor_ln162

]]></Node>
<StgValue><ssdm name="or_ln162"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then35.i:5 %store_ln162 = store i1 %or_ln162, i1 %timestamp_ovf

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="empty" val="1"/>
</and_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end38.i:1 %icmp_ln1019 = icmp_eq  i5 %icnt_V_load, i5 15

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="empty" val="1"/>
</and_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end38.i:2 %add_ln186 = add i5 %icnt_V_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="empty" val="1"/>
</and_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
if.end38.i:3 %select_ln163 = select i1 %icmp_ln1019, i5 0, i5 %add_ln186

]]></Node>
<StgValue><ssdm name="select_ln163"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="empty" val="1"/>
</and_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.end38.i:4 %store_ln163 = store i5 %select_ln163, i5 %icnt_V

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="9" op_1_bw="8">
<![CDATA[
if.end43.i:6 %finnox0_read = nbread i9 @_ssdm_op_NbRead.ap_fifo.volatile.i8P0A, i8 %finnox0

]]></Node>
<StgValue><ssdm name="finnox0_read"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="9">
<![CDATA[
if.end43.i:7 %p_vld = extractvalue i9 %finnox0_read

]]></Node>
<StgValue><ssdm name="p_vld"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="9">
<![CDATA[
if.end43.i:8 %oval_V = extractvalue i9 %finnox0_read

]]></Node>
<StgValue><ssdm name="oval_V"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end43.i:9 %br_ln187 = br i1 %p_vld, void %instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit, void %for.inc81.i

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit:0 %add_ln840_1 = add i32 %cnt_clk_V_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln840_1"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit:1 %store_ln840 = store i32 %add_ln840_1, i32 %cnt_clk_V

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
if.then35.i:6 %br_ln162 = br void %if.end38.i

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="24" op_0_bw="8">
<![CDATA[
for.inc81.i:0 %zext_ln840 = zext i8 %oval_V

]]></Node>
<StgValue><ssdm name="zext_ln840"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc81.i:1 %timestamps_read = nbread i33 @_ssdm_op_NbRead.ap_fifo.volatile.i32P0A, i32 %timestamps

]]></Node>
<StgValue><ssdm name="timestamps_read"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="33">
<![CDATA[
for.inc81.i:2 %p_vld5 = extractvalue i33 %timestamps_read

]]></Node>
<StgValue><ssdm name="p_vld5"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="33">
<![CDATA[
for.inc81.i:3 %ts0_V = extractvalue i33 %timestamps_read

]]></Node>
<StgValue><ssdm name="ts0_V"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc81.i:4 %br_ln216 = br i1 %p_vld5, void %if.then157.i, void %if.else158.i

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
<literal name="p_vld5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then157.i:0 %store_ln216 = store i1 1, i1 %timestamp_unf

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
<literal name="p_vld5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
if.then157.i:1 %br_ln216 = br void %if.end163.i

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else158.i:0 %sub_ln186 = sub i32 %cnt_clk_V_load, i32 %ts0_V

]]></Node>
<StgValue><ssdm name="sub_ln186"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else158.i:1 %store_ln218 = store i32 %sub_ln186, i32 %last_latency_V

]]></Node>
<StgValue><ssdm name="store_ln218"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
if.else158.i:2 %ts1_V_load = load i32 %ts1_V

]]></Node>
<StgValue><ssdm name="ts1_V_load"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else158.i:3 %sub_ln186_1 = sub i32 %cnt_clk_V_load, i32 %ts1_V_load

]]></Node>
<StgValue><ssdm name="sub_ln186_1"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else158.i:4 %store_ln219 = store i32 %sub_ln186_1, i32 %last_interval_V

]]></Node>
<StgValue><ssdm name="store_ln219"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.else158.i:5 %store_ln220 = store i32 %ts0_V, i32 %ts1_V

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
if.else158.i:6 %br_ln0 = br void %if.end163.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="8">
<![CDATA[
if.end163.i:0 %v1_V = load i8 %pkts_V

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end163.i:1 %add_ln840 = add i8 %v1_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.end163.i:2 %store_ln840 = store i8 %add_ln840, i8 %pkts_V

]]></Node>
<StgValue><ssdm name="store_ln840"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
if.end163.i:3 %p_Result_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %v1_V, i24 %zext_ln840

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end163.i:4 %store_ln224 = store i32 %p_Result_30, i32 %last_checksum_V

]]></Node>
<StgValue><ssdm name="store_ln224"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
if.end163.i:5 %br_ln226 = br void %instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="empty" val="1"/>
</and_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end38.i:0 %timestamp_ovf_loc_0_i = phi i1 %or_ln162, void %if.then35.i, i1 %timestamp_ovf_load, void %if.then32.i

]]></Node>
<StgValue><ssdm name="timestamp_ovf_loc_0_i"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="empty" val="1"/>
</and_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="first" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
if.end38.i:5 %br_ln164 = br void %if.end43.i

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end43.i:0 %p_Repl2_1 = phi i1 %timestamp_ovf_load, void %entry, i1 %timestamp_ovf_load, void %if.then8.i, i1 %timestamp_ovf_loc_0_i, void %if.end38.i

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.end43.i:1 %specreset_ln173 = specreset void @_ssdm_op_SpecReset, i32 %ts1_V, i64 1, void @empty_11

]]></Node>
<StgValue><ssdm name="specreset_ln173"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.end43.i:2 %specreset_ln174 = specreset void @_ssdm_op_SpecReset, i32 %last_latency_V, i64 1, void @empty_11

]]></Node>
<StgValue><ssdm name="specreset_ln174"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.end43.i:3 %specreset_ln175 = specreset void @_ssdm_op_SpecReset, i32 %last_interval_V, i64 1, void @empty_11

]]></Node>
<StgValue><ssdm name="specreset_ln175"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.end43.i:4 %specreset_ln178 = specreset void @_ssdm_op_SpecReset, i8 %pkts_V, i64 1, void @empty_11

]]></Node>
<StgValue><ssdm name="specreset_ln178"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.end43.i:5 %specreset_ln184 = specreset void @_ssdm_op_SpecReset, i32 %last_checksum_V, i64 1, void @empty_11

]]></Node>
<StgValue><ssdm name="specreset_ln184"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit:2 %p_Val2_3 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %status

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit:3 %p_Repl2_2 = load i1 %timestamp_unf

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit:4 %tmp_29_i = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %p_Repl2_2, i1 %p_Repl2_1

]]></Node>
<StgValue><ssdm name="tmp_29_i"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="2" op_3_bw="32" op_4_bw="32">
<![CDATA[
instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit:5 %p_Result_29 = partset i32 @_ssdm_op_PartSet.i32.i32.i2.i32.i32, i32 %p_Val2_3, i2 %tmp_29_i, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit:6 %write_ln798 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %status, i32 %p_Result_29

]]></Node>
<StgValue><ssdm name="write_ln798"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit:7 %last_latency_V_load = load i32 %last_latency_V

]]></Node>
<StgValue><ssdm name="last_latency_V_load"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit:8 %write_ln234 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %latency, i32 %last_latency_V_load

]]></Node>
<StgValue><ssdm name="write_ln234"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit:9 %last_interval_V_load = load i32 %last_interval_V

]]></Node>
<StgValue><ssdm name="last_interval_V_load"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit:10 %write_ln235 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %interval, i32 %last_interval_V_load

]]></Node>
<StgValue><ssdm name="write_ln235"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit:11 %last_checksum_V_load = load i32 %last_checksum_V

]]></Node>
<StgValue><ssdm name="last_checksum_V_load"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit:12 %write_ln236 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %checksum, i32 %last_checksum_V_load

]]></Node>
<StgValue><ssdm name="write_ln236"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0">
<![CDATA[
instrument<34u, 16u, 1u, 1u, ap_uint<392>, ap_uint<8> >.exit:13 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
