{'DividerCounter': {'CDeps': [[[],
                               [],
                               ['DividerCounter', 'DividerMaxValue'],
                               ['Negative']],
                              [[],
                               [],
                               ['DividerCounter', 'DividerMaxValue'],
                               ['Negative'],
                               ['Positive']],
                              [[],
                               [],
                               ['DividerCounter', 'DividerMaxValue'],
                               ['Negative'],
                               ['Positive']],
                              [[],
                               [],
                               ['DividerCounter', 'DividerMaxValue']]],
                    'CLines': [[None, None, '186:C', '188:C'],
                               [None, None, '186:C', '188:C', '189:C'],
                               [None, None, '186:C', '188:C', '189:C'],
                               [None, None, '186:C']],
                    'Clocked': True,
                    'DDeps': [['DividerCounter'],
                              ['DividerCounter'],
                              ['DividerCounter'],
                              []],
                    'DLines': ['188:D', '189:D', '190:D', '187:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5ec8a90>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5ec8d90>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5ec4050>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5ec8710>]},
 'FrequencyOut': {'CDeps': [[[], [], ['DividerCounter']]],
                  'CLines': [[None, None, '191:C']],
                  'Clocked': True,
                  'DDeps': [['FrequencyOut']],
                  'DLines': ['191:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f12a5ec41d0>]}}
