// Seed: 3887043823
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = 1 != 1'b0;
  assign id_4 = 1;
  uwire id_5 = id_5 == ~id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wire id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri id_6,
    input wor id_7,
    input wand id_8,
    output wand id_9,
    output tri id_10,
    input uwire id_11,
    input uwire id_12,
    output wor id_13,
    input wor id_14,
    input uwire id_15,
    output uwire id_16,
    input uwire id_17,
    input supply1 id_18,
    output tri1 id_19,
    input tri id_20,
    input wand id_21,
    input supply1 id_22,
    output wand id_23,
    input wire id_24,
    output wand id_25,
    output tri id_26
);
  wire id_28;
  wire id_29;
  module_0(
      id_29, id_29, id_28, id_28
  );
endmodule
