# Analog-CMOS-project

## LDO Design

In this project we have designed an LDO subject to different conditions. For this design we are designing the LDO for both externally and internally compensated LDO. We have considered different technology nodes for the same. For the below figure we are considering 45nm technology node. The technology node file is attached here.

![image](https://github.com/user-attachments/assets/5ce8b229-9fde-489d-9ea2-97845d9a9552)
