// Seed: 2821736575
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri1  id_1,
    input  tri0  id_2,
    output wor   id_3,
    output uwire id_4,
    output wire  id_5,
    output tri0  id_6,
    input  tri0  id_7
);
  wire id_9;
  module_0(
      id_9, id_9, id_9, id_9, id_9
  );
  wire id_10;
  wire id_11;
  supply0 id_12 = 1;
endmodule
