------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.236
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.252
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.526
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.802
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'DDR3_CK_p[0]'
Slack : 0.869
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.054
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 1.270
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 1.374
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 11.298
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'DDR3_CLK_50'
Slack : 19.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'Clk50'
Slack : 19.091
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.052
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.232
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.249
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.280
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.343
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'Clk50'
Slack : 0.362
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'DDR3_CLK_50'
Slack : 0.466
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.493
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 0.696
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 0.834
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'DDR3_CK_p[0]'
Slack : 0.961
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 1.352
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 5.355
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 7.782
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 13.133
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.502
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.980
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.988
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.524
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_CK_n[0]'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_CK_p[0]'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_n[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_n[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_p[0]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_p[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_p[1]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_DQS_p[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.865
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.111
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 2.182
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 2.995
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 3.081
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 4.652
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 7.456
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'Clk50'
Slack : 9.672
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'DDR3_CLK_50'
Slack : 9.704
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.373
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.589
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.816
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'DDR3_CK_p[0]'
Slack : 0.865
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.968
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.163
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 1.424
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 1.535
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 11.610
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'DDR3_CLK_50'
Slack : 19.108
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'Clk50'
Slack : 19.177
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : -0.030
TNS   : -0.030

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.189
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.193
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.237
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.271
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'Clk50'
Slack : 0.337
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.379
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'DDR3_CLK_50'
Slack : 0.431
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 0.615
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 0.788
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'DDR3_CK_p[0]'
Slack : 0.911
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 2.170
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 5.526
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 7.942
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 13.263
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.390
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.867
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.869
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.338
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_CK_n[0]'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_CK_p[0]'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_n[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_n[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[0]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[1]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.033
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.865
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.111
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 2.162
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 3.017
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 3.038
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 4.673
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 7.390
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'DDR3_CLK_50'
Slack : 9.684
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'Clk50'
Slack : 9.689
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'DDR3_CK_p[0]'
Slack : 0.754
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 1.053
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 1.077
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 1.828
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.883
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 2.207
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 2.311
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 2.377
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 13.394
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'DDR3_CLK_50'
Slack : 19.501
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'Clk50'
Slack : 19.557
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 0.047
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.093
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.113
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.137
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'Clk50'
Slack : 0.159
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.182
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'DDR3_CLK_50'
Slack : 0.208
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.243
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 0.304
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 0.835
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'DDR3_CK_p[0]'
Slack : 1.056
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 4.067
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 5.912
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 8.882
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 14.309
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 0.277
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.462
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 0.470
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.744
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_CK_n[0]'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_CK_p[0]'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_n[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_n[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[0]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[0]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[1]_IN'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_DQS_p[1]_OUT'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[0]_write_clk'
Slack : 0.033
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[2]_resync_clk'
Slack : 1.313
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[1]_dq_write_clk'
Slack : 1.333
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller|pll0|upll_memphy|auto_generated|pll1|clk[4]_afi_clk'
Slack : 2.288
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_0'
Slack : 2.934
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_MtDdr|u_ddr3_qsys|ddr3_controller_resync_x2_capture_1'
Slack : 3.032
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_PLL50|altpll_component|auto_generated|pll1|clk[0]'
Slack : 4.713
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_HDMI|u_VGAGenerator|u_PLL_VGA|altpll_component|auto_generated|pll1|clk[0]'
Slack : 7.495
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'Clk50'
Slack : 9.476
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'DDR3_CLK_50'
Slack : 9.783
TNS   : 0.000

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
