# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"AES_tb_func_synth.v" \
"../../../../../AES.srcs/sources_1/new/BRAM.v" \
"../../../../../AES.srcs/sim_1/new/AES_tb.v" \

# Do not sort compile order
nosort
