Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 24 14:40:30 2025
| Host         : The_Prospector running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     52          
LUTAR-1    Warning           LUT drives async reset alert    34          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               21          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (125)
5. checking no_input_delay (9)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[0].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[10].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[11].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[12].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[13].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[14].init/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[15].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[1].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[2].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[3].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[4].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[5].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[6].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[7].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[8].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[9].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/initbase/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scaninit/LCdff/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scaninit/Ldff/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scaninit/RCdff/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scaninit/Rdff/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (125)
--------------------------------------------------
 There are 125 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.577        0.000                      0                    5        0.235        0.000                      0                    5        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.644        0.000                      0                    3        0.235        0.000                      0                    3        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.577        0.000                      0                    2        0.620        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.644ns  (required time - arrival time)
  Source:                 clockinit/initbase/NotQ_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockinit/initbase/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.580ns (43.738%)  route 0.746ns (56.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.558     5.079    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y19         FDPE                                         r  clockinit/initbase/NotQ_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDPE (Prop_fdpe_C_Q)         0.456     5.535 r  clockinit/initbase/NotQ_reg_P/Q
                         net (fo=1, routed)           0.746     6.281    clockinit/initbase/NotQ_reg_P_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I0_O)        0.124     6.405 r  clockinit/initbase/Q_i_1/O
                         net (fo=1, routed)           0.000     6.405    clockinit/initbase/Q_i_1_n_0
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.440    14.781    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y20         FDCE (Setup_fdce_C_D)        0.029    15.049    clockinit/initbase/Q_reg
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  8.644    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 clockinit/initbase/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockinit/initbase/NotQ_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.580ns (48.490%)  route 0.616ns (51.510%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.557     5.078    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  clockinit/initbase/Q_reg/Q
                         net (fo=6, routed)           0.421     5.955    clockinit/initbase/Q_reg_0
    SLICE_X49Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.079 r  clockinit/initbase/NotQ_C_i_1/O
                         net (fo=2, routed)           0.195     6.274    clockinit/initbase/NotQ_C_i_1_n_0
    SLICE_X48Y19         FDCE                                         r  clockinit/initbase/NotQ_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.440    14.781    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X48Y19         FDCE                                         r  clockinit/initbase/NotQ_reg_C/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X48Y19         FDCE (Setup_fdce_C_D)       -0.067    14.953    clockinit/initbase/NotQ_reg_C
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -6.274    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.970ns  (required time - arrival time)
  Source:                 clockinit/initbase/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockinit/initbase/NotQ_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.580ns (57.934%)  route 0.421ns (42.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.557     5.078    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  clockinit/initbase/Q_reg/Q
                         net (fo=6, routed)           0.421     5.955    clockinit/initbase/Q_reg_0
    SLICE_X49Y19         LUT1 (Prop_lut1_I0_O)        0.124     6.079 r  clockinit/initbase/NotQ_C_i_1/O
                         net (fo=2, routed)           0.000     6.079    clockinit/initbase/NotQ_C_i_1_n_0
    SLICE_X49Y19         FDPE                                         r  clockinit/initbase/NotQ_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.440    14.781    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y19         FDPE                                         r  clockinit/initbase/NotQ_reg_P/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y19         FDPE (Setup_fdpe_C_D)        0.029    15.049    clockinit/initbase/NotQ_reg_P
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  8.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 clockinit/initbase/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockinit/initbase/NotQ_reg_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.523%)  route 0.155ns (45.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.557     1.440    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  clockinit/initbase/Q_reg/Q
                         net (fo=6, routed)           0.155     1.736    clockinit/initbase/Q_reg_0
    SLICE_X49Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.781 r  clockinit/initbase/NotQ_C_i_1/O
                         net (fo=2, routed)           0.000     1.781    clockinit/initbase/NotQ_C_i_1_n_0
    SLICE_X49Y19         FDPE                                         r  clockinit/initbase/NotQ_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.826     1.953    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y19         FDPE                                         r  clockinit/initbase/NotQ_reg_P/C
                         clock pessimism             -0.498     1.455    
    SLICE_X49Y19         FDPE (Hold_fdpe_C_D)         0.091     1.546    clockinit/initbase/NotQ_reg_P
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clockinit/initbase/NotQ_reg_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockinit/initbase/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.298%)  route 0.216ns (53.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.558     1.441    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X48Y19         FDCE                                         r  clockinit/initbase/NotQ_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  clockinit/initbase/NotQ_reg_C/Q
                         net (fo=1, routed)           0.216     1.798    clockinit/initbase/NotQ_reg_C_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.843 r  clockinit/initbase/Q_i_1/O
                         net (fo=1, routed)           0.000     1.843    clockinit/initbase/Q_i_1_n_0
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.825     1.952    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C
                         clock pessimism             -0.498     1.454    
    SLICE_X49Y20         FDCE (Hold_fdce_C_D)         0.091     1.545    clockinit/initbase/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clockinit/initbase/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockinit/initbase/NotQ_reg_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.255%)  route 0.216ns (53.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.557     1.440    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  clockinit/initbase/Q_reg/Q
                         net (fo=6, routed)           0.155     1.736    clockinit/initbase/Q_reg_0
    SLICE_X49Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.781 r  clockinit/initbase/NotQ_C_i_1/O
                         net (fo=2, routed)           0.061     1.842    clockinit/initbase/NotQ_C_i_1_n_0
    SLICE_X48Y19         FDCE                                         r  clockinit/initbase/NotQ_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.826     1.953    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X48Y19         FDCE                                         r  clockinit/initbase/NotQ_reg_C/C
                         clock pessimism             -0.498     1.455    
    SLICE_X48Y19         FDCE (Hold_fdce_C_D)         0.070     1.525    clockinit/initbase/NotQ_reg_C
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y19   clockinit/initbase/NotQ_reg_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X49Y19   clockinit/initbase/NotQ_reg_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y20   clockinit/initbase/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y19   clockinit/initbase/NotQ_reg_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y19   clockinit/initbase/NotQ_reg_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X49Y19   clockinit/initbase/NotQ_reg_P/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X49Y19   clockinit/initbase/NotQ_reg_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   clockinit/initbase/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   clockinit/initbase/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y19   clockinit/initbase/NotQ_reg_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y19   clockinit/initbase/NotQ_reg_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X49Y19   clockinit/initbase/NotQ_reg_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X49Y19   clockinit/initbase/NotQ_reg_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   clockinit/initbase/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y20   clockinit/initbase/Q_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.577ns  (required time - arrival time)
  Source:                 clockinit/initbase/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockinit/initbase/NotQ_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.574ns (31.829%)  route 1.229ns (68.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.557     5.078    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  clockinit/initbase/Q_reg/Q
                         net (fo=6, routed)           0.421     5.955    clockinit/initbase/Q_reg_0
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.118     6.073 f  clockinit/initbase/NotQ_reg_LDC_i_1__15/O
                         net (fo=2, routed)           0.808     6.882    clockinit/initbase/NotQ_reg_LDC_i_1__15_n_0
    SLICE_X49Y19         FDPE                                         f  clockinit/initbase/NotQ_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.440    14.781    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y19         FDPE                                         r  clockinit/initbase/NotQ_reg_P/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X49Y19         FDPE (Recov_fdpe_C_PRE)     -0.561    14.459    clockinit/initbase/NotQ_reg_P
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  7.577    

Slack (MET) :             7.979ns  (required time - arrival time)
  Source:                 clockinit/initbase/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockinit/initbase/NotQ_reg_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.580ns (37.235%)  route 0.978ns (62.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.557     5.078    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  clockinit/initbase/Q_reg/Q
                         net (fo=6, routed)           0.436     5.970    clockinit/initbase/Q_reg_0
    SLICE_X48Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.094 f  clockinit/initbase/NotQ_reg_LDC_i_2__15/O
                         net (fo=2, routed)           0.542     6.636    clockinit/initbase/NotQ_reg_LDC_i_2__15_n_0
    SLICE_X48Y19         FDCE                                         f  clockinit/initbase/NotQ_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.440    14.781    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X48Y19         FDCE                                         r  clockinit/initbase/NotQ_reg_C/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X48Y19         FDCE (Recov_fdce_C_CLR)     -0.405    14.615    clockinit/initbase/NotQ_reg_C
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -6.636    
  -------------------------------------------------------------------
                         slack                                  7.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 clockinit/initbase/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockinit/initbase/NotQ_reg_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.274%)  route 0.357ns (65.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.557     1.440    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  clockinit/initbase/Q_reg/Q
                         net (fo=6, routed)           0.170     1.751    clockinit/initbase/Q_reg_0
    SLICE_X48Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.796 f  clockinit/initbase/NotQ_reg_LDC_i_2__15/O
                         net (fo=2, routed)           0.187     1.983    clockinit/initbase/NotQ_reg_LDC_i_2__15_n_0
    SLICE_X48Y19         FDCE                                         f  clockinit/initbase/NotQ_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.826     1.953    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X48Y19         FDCE                                         r  clockinit/initbase/NotQ_reg_C/C
                         clock pessimism             -0.498     1.455    
    SLICE_X48Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    clockinit/initbase/NotQ_reg_C
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 clockinit/initbase/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockinit/initbase/NotQ_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.189ns (28.751%)  route 0.468ns (71.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.557     1.440    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  clockinit/initbase/Q_reg/Q
                         net (fo=6, routed)           0.155     1.736    clockinit/initbase/Q_reg_0
    SLICE_X49Y19         LUT2 (Prop_lut2_I1_O)        0.048     1.784 f  clockinit/initbase/NotQ_reg_LDC_i_1__15/O
                         net (fo=2, routed)           0.313     2.097    clockinit/initbase/NotQ_reg_LDC_i_1__15_n_0
    SLICE_X49Y19         FDPE                                         f  clockinit/initbase/NotQ_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.826     1.953    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y19         FDPE                                         r  clockinit/initbase/NotQ_reg_P/C
                         clock pessimism             -0.498     1.455    
    SLICE_X49Y19         FDPE (Remov_fdpe_C_PRE)     -0.157     1.298    clockinit/initbase/NotQ_reg_P
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.799    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decodeinit/selected_sig_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.471ns (56.273%)  route 3.474ns (43.727%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         LDCE                         0.000     0.000 r  decodeinit/selected_sig_reg[0]/G
    SLICE_X51Y17         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  decodeinit/selected_sig_reg[0]/Q
                         net (fo=7, routed)           1.195     1.754    decodeinit/selected_sig[0]
    SLICE_X52Y17         LUT4 (Prop_lut4_I2_O)        0.152     1.906 r  decodeinit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.279     4.185    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     7.944 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.944    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeinit/selected_sig_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.739ns  (logic 4.420ns (57.110%)  route 3.319ns (42.890%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         LDCE                         0.000     0.000 r  decodeinit/selected_sig_reg[3]/G
    SLICE_X51Y17         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  decodeinit/selected_sig_reg[3]/Q
                         net (fo=7, routed)           1.011     1.570    decodeinit/selected_sig[3]
    SLICE_X52Y17         LUT4 (Prop_lut4_I0_O)        0.146     1.716 r  decodeinit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.309     4.024    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715     7.739 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.739    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeinit/selected_sig_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.577ns  (logic 4.218ns (55.672%)  route 3.359ns (44.328%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         LDCE                         0.000     0.000 r  decodeinit/selected_sig_reg[0]/G
    SLICE_X51Y17         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  decodeinit/selected_sig_reg[0]/Q
                         net (fo=7, routed)           1.195     1.754    decodeinit/selected_sig[0]
    SLICE_X52Y17         LUT4 (Prop_lut4_I1_O)        0.124     1.878 r  decodeinit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.163     4.042    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.577 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.577    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeinit/selected_sig_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.534ns  (logic 4.212ns (55.909%)  route 3.322ns (44.091%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         LDCE                         0.000     0.000 r  decodeinit/selected_sig_reg[3]/G
    SLICE_X51Y17         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  decodeinit/selected_sig_reg[3]/Q
                         net (fo=7, routed)           1.011     1.570    decodeinit/selected_sig[3]
    SLICE_X52Y17         LUT4 (Prop_lut4_I0_O)        0.124     1.694 r  decodeinit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.311     4.005    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.534 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.534    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeinit/selected_sig_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.401ns  (logic 4.423ns (59.766%)  route 2.978ns (40.234%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         LDCE                         0.000     0.000 r  decodeinit/selected_sig_reg[0]/G
    SLICE_X51Y17         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  decodeinit/selected_sig_reg[0]/Q
                         net (fo=7, routed)           0.870     1.429    decodeinit/selected_sig[0]
    SLICE_X52Y17         LUT4 (Prop_lut4_I2_O)        0.153     1.582 r  decodeinit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.108     3.690    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711     7.401 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.401    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeinit/selected_sig_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 4.214ns (57.203%)  route 3.153ns (42.797%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         LDCE                         0.000     0.000 r  decodeinit/selected_sig_reg[1]/G
    SLICE_X51Y17         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  decodeinit/selected_sig_reg[1]/Q
                         net (fo=7, routed)           0.850     1.409    decodeinit/selected_sig[1]
    SLICE_X52Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.533 r  decodeinit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.303     3.836    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.368 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.368    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clockinit/genblk1[7].init/NotQ_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.302ns  (logic 1.594ns (21.834%)  route 5.708ns (78.166%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=55, routed)          4.681     6.122    clockinit/genblk1[7].init/btnC_IBUF
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.153     6.275 f  clockinit/genblk1[7].init/NotQ_reg_LDC_i_2__7/O
                         net (fo=2, routed)           1.027     7.302    clockinit/genblk1[7].init/NotQ_reg_LDC_i_2__7_n_0
    SLICE_X53Y13         LDCE                                         f  clockinit/genblk1[7].init/NotQ_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clockinit/genblk1[15].init/NotQ_reg_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.272ns  (logic 1.593ns (21.910%)  route 5.679ns (78.090%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=55, routed)          5.103     6.544    clockinit/genblk1[15].init/btnC_IBUF
    SLICE_X53Y24         LUT2 (Prop_lut2_I0_O)        0.152     6.696 f  clockinit/genblk1[15].init/NotQ_reg_LDC_i_1/O
                         net (fo=2, routed)           0.575     7.272    clockinit/genblk1[15].init/NotQ_reg_LDC_i_1_n_0
    SLICE_X53Y25         FDPE                                         f  clockinit/genblk1[15].init/NotQ_reg_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeinit/selected_sig_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.197ns  (logic 4.203ns (58.401%)  route 2.994ns (41.599%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         LDCE                         0.000     0.000 r  decodeinit/selected_sig_reg[0]/G
    SLICE_X51Y17         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  decodeinit/selected_sig_reg[0]/Q
                         net (fo=7, routed)           0.870     1.429    decodeinit/selected_sig[0]
    SLICE_X52Y17         LUT4 (Prop_lut4_I3_O)        0.124     1.553 r  decodeinit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.124     3.677    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.197 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.197    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clockinit/genblk1[7].init/NotQ_reg_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.162ns  (logic 1.594ns (22.260%)  route 5.568ns (77.740%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=55, routed)          4.681     6.122    clockinit/genblk1[7].init/btnC_IBUF
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.153     6.275 f  clockinit/genblk1[7].init/NotQ_reg_LDC_i_2__7/O
                         net (fo=2, routed)           0.887     7.162    clockinit/genblk1[7].init/NotQ_reg_LDC_i_2__7_n_0
    SLICE_X52Y14         FDCE                                         f  clockinit/genblk1[7].init/NotQ_reg_C/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockinit/genblk1[0].init/NotQ_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            clockinit/genblk1[0].init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDCE                         0.000     0.000 r  clockinit/genblk1[0].init/NotQ_reg_C/C
    SLICE_X48Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clockinit/genblk1[0].init/NotQ_reg_C/Q
                         net (fo=1, routed)           0.086     0.227    clockinit/genblk1[0].init/NotQ_reg_C_n_0
    SLICE_X49Y15         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  clockinit/genblk1[0].init/Q_i_1__0/O
                         net (fo=1, routed)           0.000     0.272    clockinit/genblk1[0].init/NotQ
    SLICE_X49Y15         FDCE                                         r  clockinit/genblk1[0].init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[3].init/NotQ_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            clockinit/genblk1[3].init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDCE                         0.000     0.000 r  clockinit/genblk1[3].init/NotQ_reg_C/C
    SLICE_X51Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clockinit/genblk1[3].init/NotQ_reg_C/Q
                         net (fo=1, routed)           0.087     0.228    clockinit/genblk1[3].init/NotQ_reg_C_n_0
    SLICE_X50Y16         LUT3 (Prop_lut3_I2_O)        0.045     0.273 r  clockinit/genblk1[3].init/Q_i_1__3/O
                         net (fo=1, routed)           0.000     0.273    clockinit/genblk1[3].init/Q_i_1__3_n_0
    SLICE_X50Y16         FDCE                                         r  clockinit/genblk1[3].init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[4].init/NotQ_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            clockinit/genblk1[4].init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDPE                         0.000     0.000 r  clockinit/genblk1[4].init/NotQ_reg_P/C
    SLICE_X51Y18         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  clockinit/genblk1[4].init/NotQ_reg_P/Q
                         net (fo=1, routed)           0.087     0.228    clockinit/genblk1[4].init/NotQ_reg_P_n_0
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  clockinit/genblk1[4].init/Q_i_1__4/O
                         net (fo=1, routed)           0.000     0.273    clockinit/genblk1[4].init/Q_i_1__4_n_0
    SLICE_X50Y18         FDCE                                         r  clockinit/genblk1[4].init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[9].init/NotQ_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            clockinit/genblk1[9].init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDPE                         0.000     0.000 r  clockinit/genblk1[9].init/NotQ_reg_P/C
    SLICE_X49Y22         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  clockinit/genblk1[9].init/NotQ_reg_P/Q
                         net (fo=1, routed)           0.097     0.238    clockinit/genblk1[9].init/NotQ_reg_P_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  clockinit/genblk1[9].init/Q_i_1__9/O
                         net (fo=1, routed)           0.000     0.283    clockinit/genblk1[9].init/Q_i_1__9_n_0
    SLICE_X48Y22         FDCE                                         r  clockinit/genblk1[9].init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[9].init/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clockinit/genblk1[9].init/NotQ_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDCE                         0.000     0.000 r  clockinit/genblk1[9].init/Q_reg/C
    SLICE_X48Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clockinit/genblk1[9].init/Q_reg/Q
                         net (fo=6, routed)           0.098     0.239    clockinit/genblk1[9].init/Q_reg_0
    SLICE_X49Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.284 r  clockinit/genblk1[9].init/NotQ_C_i_1__9/O
                         net (fo=2, routed)           0.000     0.284    clockinit/genblk1[9].init/NotQ_C_i_1__9_n_0
    SLICE_X49Y22         FDPE                                         r  clockinit/genblk1[9].init/NotQ_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[10].init/NotQ_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            clockinit/genblk1[10].init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDCE                         0.000     0.000 r  clockinit/genblk1[10].init/NotQ_reg_C/C
    SLICE_X52Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  clockinit/genblk1[10].init/NotQ_reg_C/Q
                         net (fo=1, routed)           0.082     0.246    clockinit/genblk1[10].init/NotQ_reg_C_n_0
    SLICE_X53Y18         LUT3 (Prop_lut3_I2_O)        0.045     0.291 r  clockinit/genblk1[10].init/Q_i_1__10/O
                         net (fo=1, routed)           0.000     0.291    clockinit/genblk1[10].init/Q_i_1__10_n_0
    SLICE_X53Y18         FDCE                                         r  clockinit/genblk1[10].init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[11].init/NotQ_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            clockinit/genblk1[11].init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDPE                         0.000     0.000 r  clockinit/genblk1[11].init/NotQ_reg_P/C
    SLICE_X52Y15         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  clockinit/genblk1[11].init/NotQ_reg_P/Q
                         net (fo=1, routed)           0.082     0.246    clockinit/genblk1[11].init/NotQ_reg_P_n_0
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.045     0.291 r  clockinit/genblk1[11].init/Q_i_1__11/O
                         net (fo=1, routed)           0.000     0.291    clockinit/genblk1[11].init/Q_i_1__11_n_0
    SLICE_X53Y15         FDCE                                         r  clockinit/genblk1[11].init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[8].init/NotQ_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            clockinit/genblk1[8].init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.380%)  route 0.112ns (37.620%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDCE                         0.000     0.000 r  clockinit/genblk1[8].init/NotQ_reg_C/C
    SLICE_X53Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clockinit/genblk1[8].init/NotQ_reg_C/Q
                         net (fo=1, routed)           0.112     0.253    clockinit/genblk1[8].init/NotQ_reg_C_n_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I2_O)        0.045     0.298 r  clockinit/genblk1[8].init/Q_i_1__8/O
                         net (fo=1, routed)           0.000     0.298    clockinit/genblk1[8].init/Q_i_1__8_n_0
    SLICE_X52Y21         FDCE                                         r  clockinit/genblk1[8].init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[11].init/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clockinit/genblk1[11].init/NotQ_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (62.069%)  route 0.114ns (37.931%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y15         FDCE                         0.000     0.000 r  clockinit/genblk1[11].init/Q_reg/C
    SLICE_X53Y15         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clockinit/genblk1[11].init/Q_reg/Q
                         net (fo=6, routed)           0.114     0.255    clockinit/genblk1[11].init/Q_reg_0
    SLICE_X52Y15         LUT1 (Prop_lut1_I0_O)        0.045     0.300 r  clockinit/genblk1[11].init/NotQ_C_i_1__11/O
                         net (fo=2, routed)           0.000     0.300    clockinit/genblk1[11].init/NotQ_C_i_1__11_n_0
    SLICE_X52Y15         FDPE                                         r  clockinit/genblk1[11].init/NotQ_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[4].init/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clockinit/genblk1[4].init/NotQ_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.209ns (65.792%)  route 0.109ns (34.208%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y18         FDCE                         0.000     0.000 r  clockinit/genblk1[4].init/Q_reg/C
    SLICE_X50Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  clockinit/genblk1[4].init/Q_reg/Q
                         net (fo=6, routed)           0.109     0.273    clockinit/genblk1[4].init/Q_reg_0
    SLICE_X51Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.318 r  clockinit/genblk1[4].init/NotQ_C_i_1__4/O
                         net (fo=2, routed)           0.000     0.318    clockinit/genblk1[4].init/NotQ_C_i_1__4_n_0
    SLICE_X51Y18         FDPE                                         r  clockinit/genblk1[4].init/NotQ_reg_P/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockinit/initbase/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockinit/initbase/NotQ_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.698ns  (logic 0.580ns (34.167%)  route 1.118ns (65.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.557     5.078    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  clockinit/initbase/Q_reg/Q
                         net (fo=6, routed)           0.436     5.970    clockinit/initbase/Q_reg_0
    SLICE_X48Y19         LUT2 (Prop_lut2_I1_O)        0.124     6.094 f  clockinit/initbase/NotQ_reg_LDC_i_2__15/O
                         net (fo=2, routed)           0.682     6.776    clockinit/initbase/NotQ_reg_LDC_i_2__15_n_0
    SLICE_X48Y20         LDCE                                         f  clockinit/initbase/NotQ_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockinit/initbase/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockinit/initbase/NotQ_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.186ns (31.127%)  route 0.412ns (68.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.557     1.440    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  clockinit/initbase/Q_reg/Q
                         net (fo=6, routed)           0.170     1.751    clockinit/initbase/Q_reg_0
    SLICE_X48Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.796 f  clockinit/initbase/NotQ_reg_LDC_i_2__15/O
                         net (fo=2, routed)           0.242     2.038    clockinit/initbase/NotQ_reg_LDC_i_2__15_n_0
    SLICE_X48Y20         LDCE                                         f  clockinit/initbase/NotQ_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clockinit/initbase/NotQ_reg_P/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 1.591ns (25.836%)  route 4.568ns (74.164%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=55, routed)          3.760     5.201    clockinit/initbase/btnC_IBUF
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.150     5.351 f  clockinit/initbase/NotQ_reg_LDC_i_1__15/O
                         net (fo=2, routed)           0.808     6.159    clockinit/initbase/NotQ_reg_LDC_i_1__15_n_0
    SLICE_X49Y19         FDPE                                         f  clockinit/initbase/NotQ_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.440     4.781    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y19         FDPE                                         r  clockinit/initbase/NotQ_reg_P/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clockinit/initbase/NotQ_reg_C/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.878ns  (logic 1.565ns (26.631%)  route 4.312ns (73.369%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=55, routed)          3.771     5.212    clockinit/initbase/btnC_IBUF
    SLICE_X48Y19         LUT2 (Prop_lut2_I0_O)        0.124     5.336 f  clockinit/initbase/NotQ_reg_LDC_i_2__15/O
                         net (fo=2, routed)           0.542     5.878    clockinit/initbase/NotQ_reg_LDC_i_2__15_n_0
    SLICE_X48Y19         FDCE                                         f  clockinit/initbase/NotQ_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.440     4.781    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X48Y19         FDCE                                         r  clockinit/initbase/NotQ_reg_C/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clockinit/initbase/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.309ns  (logic 1.441ns (27.149%)  route 3.868ns (72.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=55, routed)          3.868     5.309    clockinit/initbase/btnC_IBUF
    SLICE_X49Y20         FDCE                                         f  clockinit/initbase/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.440     4.781    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C

Slack:                    inf
  Source:                 clockinit/initbase/NotQ_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            clockinit/initbase/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.150ns  (logic 0.885ns (76.978%)  route 0.265ns (23.022%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         LDCE                         0.000     0.000 r  clockinit/initbase/NotQ_reg_LDC/G
    SLICE_X48Y20         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  clockinit/initbase/NotQ_reg_LDC/Q
                         net (fo=1, routed)           0.265     1.026    clockinit/initbase/NotQ_reg_LDC_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.124     1.150 r  clockinit/initbase/Q_i_1/O
                         net (fo=1, routed)           0.000     1.150    clockinit/initbase/Q_i_1_n_0
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.440     4.781    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockinit/initbase/NotQ_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            clockinit/initbase/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.265ns (75.567%)  route 0.086ns (24.433%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         LDCE                         0.000     0.000 r  clockinit/initbase/NotQ_reg_LDC/G
    SLICE_X48Y20         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  clockinit/initbase/NotQ_reg_LDC/Q
                         net (fo=1, routed)           0.086     0.306    clockinit/initbase/NotQ_reg_LDC_n_0
    SLICE_X49Y20         LUT3 (Prop_lut3_I1_O)        0.045     0.351 r  clockinit/initbase/Q_i_1/O
                         net (fo=1, routed)           0.000     0.351    clockinit/initbase/Q_i_1_n_0
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.825     1.952    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clockinit/initbase/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.991ns  (logic 0.210ns (10.523%)  route 1.782ns (89.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=55, routed)          1.782     1.991    clockinit/initbase/btnC_IBUF
    SLICE_X49Y20         FDCE                                         f  clockinit/initbase/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.825     1.952    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  clockinit/initbase/Q_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clockinit/initbase/NotQ_reg_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.164ns  (logic 0.255ns (11.762%)  route 1.909ns (88.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=55, routed)          1.723     1.932    clockinit/initbase/btnC_IBUF
    SLICE_X48Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.977 f  clockinit/initbase/NotQ_reg_LDC_i_2__15/O
                         net (fo=2, routed)           0.187     2.164    clockinit/initbase/NotQ_reg_LDC_i_2__15_n_0
    SLICE_X48Y19         FDCE                                         f  clockinit/initbase/NotQ_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.826     1.953    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X48Y19         FDCE                                         r  clockinit/initbase/NotQ_reg_C/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clockinit/initbase/NotQ_reg_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.280ns  (logic 0.256ns (11.206%)  route 2.025ns (88.794%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=55, routed)          1.712     1.921    clockinit/initbase/btnC_IBUF
    SLICE_X49Y19         LUT2 (Prop_lut2_I0_O)        0.046     1.967 f  clockinit/initbase/NotQ_reg_LDC_i_1__15/O
                         net (fo=2, routed)           0.313     2.280    clockinit/initbase/NotQ_reg_LDC_i_1__15_n_0
    SLICE_X49Y19         FDPE                                         f  clockinit/initbase/NotQ_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.826     1.953    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X49Y19         FDPE                                         r  clockinit/initbase/NotQ_reg_P/C





