Timing Analyzer report for air_hdmi_test_top
Sat Dec 31 02:40:48 2022
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 35. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; air_hdmi_test_top                                      ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.6%      ;
;     Processor 3            ;   8.0%      ;
;     Processor 4            ;   5.5%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; peridot_air.sdc ; OK     ; Sat Dec 31 02:40:46 2022 ;
+-----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.461 ; 74.29 MHz  ; 0.000 ; 6.730  ; 50.00      ; 35        ; 52          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2.692  ; 371.43 MHz ; 0.000 ; 1.346  ; 50.00      ; 7         ; 52          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 102.45 MHz ; 102.45 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 382.12 MHz ; 382.12 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.075 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.700 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.431 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.483 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.205 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.446 ; 0.000         ;
; CLOCK_50                                          ; 9.858 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.075 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.114     ; 2.046      ;
; 0.333 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.115     ; 2.112      ;
; 0.364 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.116     ; 1.627      ;
; 0.381 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.116     ; 1.610      ;
; 0.427 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.700      ;
; 0.459 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.667      ;
; 0.518 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.119     ; 1.470      ;
; 0.593 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.107     ; 1.535      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.107     ; 1.531      ;
; 0.620 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.831      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.974      ;
; 0.673 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.941      ;
; 0.699 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.118     ; 1.746      ;
; 0.728 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.724      ;
; 0.736 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.877      ;
; 0.741 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.870      ;
; 0.746 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.865      ;
; 0.747 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.864      ;
; 0.759 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.852      ;
; 0.761 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.850      ;
; 0.770 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.682      ;
; 0.811 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.640      ;
; 0.832 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.779      ;
; 0.836 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.119     ; 1.608      ;
; 0.838 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.179     ; 1.676      ;
; 0.850 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.762      ;
; 0.850 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.762      ;
; 0.851 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.761      ;
; 0.851 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.761      ;
; 0.852 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.760      ;
; 0.853 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.759      ;
; 0.853 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.759      ;
; 0.854 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.760      ;
; 0.859 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.190     ; 1.644      ;
; 0.863 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.177     ; 1.653      ;
; 0.864 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.188     ; 1.641      ;
; 0.864 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.748      ;
; 0.922 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.119     ; 1.522      ;
; 0.935 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.676      ;
; 0.955 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.656      ;
; 1.034 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.578      ;
; 1.049 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.466      ;
; 1.052 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.463      ;
; 1.054 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.191     ; 1.448      ;
; 1.057 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.557      ;
; 1.058 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.191     ; 1.444      ;
; 1.070 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.540      ;
; 1.071 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.539      ;
; 1.072 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.191     ; 1.430      ;
; 1.076 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.191     ; 1.426      ;
; 1.077 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.191     ; 1.425      ;
; 1.079 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.191     ; 1.423      ;
; 1.080 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.435      ;
; 1.081 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.191     ; 1.421      ;
; 1.082 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.191     ; 1.420      ;
; 1.089 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.426      ;
; 1.090 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.191     ; 1.412      ;
; 1.092 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.423      ;
; 1.094 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.421      ;
; 1.094 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.421      ;
; 1.096 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.187     ; 1.410      ;
; 1.097 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.184     ; 1.412      ;
; 1.107 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.503      ;
; 1.108 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.503      ;
; 1.110 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.405      ;
; 1.112 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.500      ;
; 1.113 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.402      ;
; 1.115 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.400      ;
; 1.138 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.473      ;
; 1.139 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.376      ;
; 1.145 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.466      ;
; 1.160 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.454      ;
; 1.190 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.421      ;
; 1.190 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.421      ;
; 1.192 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.419      ;
; 1.196 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.415      ;
; 1.196 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.415      ;
; 1.197 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.414      ;
; 1.197 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.414      ;
; 1.213 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.302      ;
; 1.225 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.386      ;
; 1.228 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.383      ;
; 1.234 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.377      ;
; 1.273 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.191     ; 1.229      ;
; 1.273 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.338      ;
; 1.280 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.191     ; 1.222      ;
; 1.293 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.222      ;
; 1.308 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.303      ;
; 1.345 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.266      ;
; 1.383 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.228      ;
; 1.425 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.186      ;
; 1.443 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.167      ;
; 1.445 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.165      ;
; 1.446 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.164      ;
; 1.453 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.157      ;
; 1.541 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.070      ;
; 1.542 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.069      ;
; 1.542 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.069      ;
; 1.543 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.068      ;
; 1.543 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.068      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.700 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.046     ; 9.716      ;
; 3.710 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.046     ; 9.706      ;
; 3.772 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 9.612      ;
; 3.869 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 9.515      ;
; 3.888 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.046     ; 9.528      ;
; 3.940 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 9.443      ;
; 3.961 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 9.410      ;
; 3.967 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 9.404      ;
; 3.972 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 9.412      ;
; 3.989 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 9.382      ;
; 4.069 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 9.315      ;
; 4.094 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.046     ; 9.322      ;
; 4.105 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 9.266      ;
; 4.133 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 9.251      ;
; 4.138 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 9.233      ;
; 4.140 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 9.243      ;
; 4.151 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 9.232      ;
; 4.162 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.491     ; 8.809      ;
; 4.166 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.491     ; 8.805      ;
; 4.168 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[4]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.491     ; 8.803      ;
; 4.203 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.491     ; 8.768      ;
; 4.209 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[13]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.491     ; 8.762      ;
; 4.216 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 9.155      ;
; 4.223 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 9.148      ;
; 4.248 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 9.136      ;
; 4.264 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 9.120      ;
; 4.276 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 9.095      ;
; 4.284 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.467     ; 8.711      ;
; 4.301 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 9.082      ;
; 4.307 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.046     ; 9.109      ;
; 4.308 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 9.075      ;
; 4.317 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 9.066      ;
; 4.317 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.046     ; 9.099      ;
; 4.318 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 9.053      ;
; 4.328 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[111] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.467     ; 8.667      ;
; 4.337 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.491     ; 8.634      ;
; 4.340 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[16]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.491     ; 8.631      ;
; 4.353 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.046     ; 9.063      ;
; 4.354 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 9.017      ;
; 4.372 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 9.010      ;
; 4.445 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 8.970      ;
; 4.445 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 8.926      ;
; 4.455 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 8.960      ;
; 4.464 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 8.920      ;
; 4.470 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.913      ;
; 4.481 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 8.890      ;
; 4.486 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 8.885      ;
; 4.495 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.046     ; 8.921      ;
; 4.496 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.486     ; 8.480      ;
; 4.500 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.486     ; 8.476      ;
; 4.501 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[55]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.468     ; 8.493      ;
; 4.502 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[4]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.486     ; 8.474      ;
; 4.521 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.870      ;
; 4.529 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.853      ;
; 4.536 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.488     ; 8.438      ;
; 4.537 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.486     ; 8.439      ;
; 4.540 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.488     ; 8.434      ;
; 4.542 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[4]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.488     ; 8.432      ;
; 4.543 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[13]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.486     ; 8.433      ;
; 4.553 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.830      ;
; 4.577 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.488     ; 8.397      ;
; 4.583 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[13]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.488     ; 8.391      ;
; 4.587 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[148] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.469     ; 8.406      ;
; 4.587 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[140] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.469     ; 8.406      ;
; 4.608 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[6]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.783      ;
; 4.633 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 8.782      ;
; 4.643 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[7]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.740      ;
; 4.643 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 8.741      ;
; 4.647 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.487     ; 8.328      ;
; 4.651 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[167] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.468     ; 8.343      ;
; 4.651 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.487     ; 8.324      ;
; 4.652 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 8.719      ;
; 4.653 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[4]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.487     ; 8.322      ;
; 4.657 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 8.714      ;
; 4.671 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.486     ; 8.305      ;
; 4.674 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[16]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.486     ; 8.302      ;
; 4.675 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.716      ;
; 4.675 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.716      ;
; 4.688 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.487     ; 8.287      ;
; 4.689 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[12]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 8.706      ;
; 4.693 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[7]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.046     ; 8.723      ;
; 4.694 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[13]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.487     ; 8.281      ;
; 4.698 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[12]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.081     ; 8.683      ;
; 4.701 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.046     ; 8.715      ;
; 4.703 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.474     ; 8.285      ;
; 4.707 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.474     ; 8.281      ;
; 4.708 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 8.663      ;
; 4.709 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[166] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.468     ; 8.285      ;
; 4.709 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[4]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.474     ; 8.279      ;
; 4.711 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.488     ; 8.263      ;
; 4.712 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.671      ;
; 4.714 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[16]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.488     ; 8.260      ;
; 4.714 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.677      ;
; 4.714 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.677      ;
; 4.730 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 8.641      ;
; 4.731 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[54]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.468     ; 8.263      ;
; 4.735 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 8.636      ;
; 4.740 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[7]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.643      ;
; 4.741 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.047     ; 8.674      ;
; 4.743 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[145] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.469     ; 8.250      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.431 ; logo_overlay:u_logo|pix_out_reg[23]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.170      ;
; 0.434 ; logo_overlay:u_logo|pix_out_reg[20]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.173      ;
; 0.436 ; logo_overlay:u_logo|pix_out_reg[2]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.175      ;
; 0.445 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.173      ;
; 0.448 ; logo_overlay:u_logo|pix_out_reg[9]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.186      ;
; 0.449 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.180      ;
; 0.449 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.181      ;
; 0.449 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[7]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.177      ;
; 0.452 ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; video_syncgen:u_vga|areastate.CYAN                                                                                                     ; video_syncgen:u_vga|areastate.CYAN                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; video_syncgen:u_vga|areastate.GREEN                                                                                                    ; video_syncgen:u_vga|areastate.GREEN                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                  ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                  ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                    ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[10]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[10]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; logo_overlay:u_logo|x_enable_reg                                                                                                       ; logo_overlay:u_logo|x_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.REDLAMP                                                                                                  ; video_syncgen:u_vga|areastate.REDLAMP                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.GRAY                                                                                                     ; video_syncgen:u_vga|areastate.GRAY                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.WHITE                                                                                                    ; video_syncgen:u_vga|areastate.WHITE                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|request_reg                                                                                                        ; video_syncgen:u_vga|request_reg                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; logo_overlay:u_logo|y_enable_reg                                                                                                       ; logo_overlay:u_logo|y_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|hblank_reg                                                                                                         ; video_syncgen:u_vga|hblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                  ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                   ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fs_timing_reg                                                                                                                          ; fs_timing_reg                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|request_reg                                                                                                               ; hdmi_tx:u_tx|request_reg                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RED                                                                                                      ; video_syncgen:u_vga|areastate.RED                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.BLUE                                                                                                     ; video_syncgen:u_vga|areastate.BLUE                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|hsync_reg                                                                                                          ; video_syncgen:u_vga|hsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; logo_overlay:u_logo|vec_y_reg                                                                                                          ; logo_overlay:u_logo|vec_y_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|vsync_reg                                                                                                          ; video_syncgen:u_vga|vsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|vblank_reg                                                                                                         ; video_syncgen:u_vga|vblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.186      ;
; 0.455 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.187      ;
; 0.457 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.188      ;
; 0.457 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.189      ;
; 0.464 ; ms_counter_reg[0]                                                                                                                      ; ms_counter_reg[0]                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; melodychime:u_chime|tempo_led_reg                                                                                                      ; melodychime:u_chime|tempo_led_reg                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.468 ; logo_overlay:u_logo|pix_out_reg[5]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.207      ;
; 0.472 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[3]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.200      ;
; 0.472 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[5]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.200      ;
; 0.476 ; logo_overlay:u_logo|pix_out_reg[6]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.215      ;
; 0.482 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.209      ;
; 0.484 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.215      ;
; 0.484 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.216      ;
; 0.484 ; melodychime:u_chime|start_in_reg[1]                                                                                                    ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.484 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[1]                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.777      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.483 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.777      ;
; 0.500 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.796      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.710 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.004      ;
; 0.720 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.137      ;
; 0.730 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.174      ; 1.135      ;
; 0.732 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.174      ; 1.137      ;
; 0.740 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.034      ;
; 0.745 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.039      ;
; 0.765 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.770 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.065      ;
; 0.776 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.193      ;
; 0.825 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.242      ;
; 0.825 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.242      ;
; 0.827 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.244      ;
; 0.829 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.246      ;
; 0.836 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.174      ; 1.241      ;
; 0.847 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.174      ; 1.252      ;
; 0.859 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.276      ;
; 0.863 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.174      ; 1.268      ;
; 0.864 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.281      ;
; 0.865 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.282      ;
; 0.867 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.284      ;
; 0.868 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.285      ;
; 0.871 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.174      ; 1.276      ;
; 0.873 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.174      ; 1.278      ;
; 0.874 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.291      ;
; 0.877 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.174      ; 1.282      ;
; 0.878 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.174      ; 1.283      ;
; 0.882 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.174      ; 1.287      ;
; 0.885 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.174      ; 1.290      ;
; 0.891 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.185      ;
; 0.898 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.192      ;
; 0.907 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.180      ; 1.318      ;
; 0.910 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.177      ; 1.318      ;
; 0.914 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.331      ;
; 0.929 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.224      ;
; 0.954 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.248      ;
; 0.992 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.286      ;
; 0.995 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.289      ;
; 1.032 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.326      ;
; 1.037 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.331      ;
; 1.039 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.333      ;
; 1.043 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.337      ;
; 1.044 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.338      ;
; 1.044 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.338      ;
; 1.049 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.343      ;
; 1.054 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.175      ; 1.460      ;
; 1.054 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.351      ;
; 1.057 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.350      ;
; 1.058 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.351      ;
; 1.086 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.380      ;
; 1.091 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.385      ;
; 1.095 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.513      ;
; 1.095 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.185      ; 1.511      ;
; 1.101 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.396      ;
; 1.103 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.396      ;
; 1.132 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.426      ;
; 1.144 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.177      ; 1.552      ;
; 1.179 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.476      ;
; 1.200 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.346      ;
; 1.202 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.497      ;
; 1.219 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.513      ;
; 1.255 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.410      ;
; 1.256 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.550      ;
; 1.256 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.550      ;
; 1.287 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.584      ;
; 1.308 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.454      ;
; 1.309 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.604      ;
; 1.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 1.470      ;
; 1.323 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.469      ;
; 1.331 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.626      ;
; 1.331 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.626      ;
; 1.332 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.627      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 23.433 ns




+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 111.04 MHz ; 111.04 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 407.66 MHz ; 402.09 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.239 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.455 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.448 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.205 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.446 ; 0.000         ;
; CLOCK_50                                          ; 9.855 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.239 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.111     ; 1.927      ;
; 0.467 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.112     ; 1.988      ;
; 0.513 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.104     ; 1.542      ;
; 0.552 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.620      ;
; 0.576 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.104     ; 1.479      ;
; 0.591 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.581      ;
; 0.651 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.400      ;
; 0.716 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.745      ;
; 0.735 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.101     ; 1.441      ;
; 0.738 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.069     ; 1.887      ;
; 0.753 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.101     ; 1.423      ;
; 0.769 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.069     ; 1.856      ;
; 0.816 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.104     ; 1.648      ;
; 0.841 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.102     ; 1.624      ;
; 0.850 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.774      ;
; 0.867 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.754      ;
; 0.871 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.750      ;
; 0.872 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.749      ;
; 0.905 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.716      ;
; 0.907 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.714      ;
; 0.914 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.102     ; 1.551      ;
; 0.931 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.529      ;
; 0.932 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.604      ;
; 0.934 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.687      ;
; 0.945 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.676      ;
; 0.945 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.676      ;
; 0.946 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.675      ;
; 0.946 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.675      ;
; 0.947 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.674      ;
; 0.948 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.673      ;
; 0.948 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.673      ;
; 0.957 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.102     ; 1.508      ;
; 0.959 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.661      ;
; 0.960 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.169     ; 1.565      ;
; 0.967 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.166     ; 1.561      ;
; 0.969 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.568      ;
; 0.997 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.627      ;
; 1.027 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.433      ;
; 1.028 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.594      ;
; 1.065 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.556      ;
; 1.121 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.499      ;
; 1.147 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.477      ;
; 1.163 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.169     ; 1.362      ;
; 1.173 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.364      ;
; 1.174 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.362      ;
; 1.174 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.350      ;
; 1.184 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.437      ;
; 1.186 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.166     ; 1.342      ;
; 1.187 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.433      ;
; 1.189 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.432      ;
; 1.190 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.163     ; 1.341      ;
; 1.190 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.431      ;
; 1.198 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.423      ;
; 1.217 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.320      ;
; 1.218 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.306      ;
; 1.221 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.303      ;
; 1.222 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.398      ;
; 1.223 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.169     ; 1.302      ;
; 1.224 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.169     ; 1.301      ;
; 1.224 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.397      ;
; 1.226 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.169     ; 1.299      ;
; 1.228 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.169     ; 1.297      ;
; 1.229 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.169     ; 1.296      ;
; 1.234 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.302      ;
; 1.235 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.301      ;
; 1.237 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.387      ;
; 1.238 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.298      ;
; 1.240 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.297      ;
; 1.240 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.297      ;
; 1.240 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.296      ;
; 1.240 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.296      ;
; 1.241 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.296      ;
; 1.266 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.355      ;
; 1.267 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.354      ;
; 1.272 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.349      ;
; 1.277 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.344      ;
; 1.283 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.338      ;
; 1.283 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.338      ;
; 1.284 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.337      ;
; 1.292 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.329      ;
; 1.292 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.329      ;
; 1.294 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.243      ;
; 1.296 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.325      ;
; 1.338 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.283      ;
; 1.370 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.251      ;
; 1.397 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.127      ;
; 1.401 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.170     ; 1.123      ;
; 1.410 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.127      ;
; 1.447 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.174      ;
; 1.511 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.110      ;
; 1.550 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.071      ;
; 1.551 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.070      ;
; 1.552 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.069      ;
; 1.553 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.067      ;
; 1.558 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.063      ;
; 1.603 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.017      ;
; 1.651 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 0.969      ;
; 1.651 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 0.969      ;
; 1.652 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 0.969      ;
; 1.652 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 0.968      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.455 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.937      ;
; 4.535 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 8.889      ;
; 4.535 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 8.889      ;
; 4.560 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.832      ;
; 4.617 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.774      ;
; 4.631 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.752      ;
; 4.643 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.749      ;
; 4.683 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.701      ;
; 4.729 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 8.695      ;
; 4.748 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.644      ;
; 4.748 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.636      ;
; 4.752 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.631      ;
; 4.768 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.624      ;
; 4.787 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 8.247      ;
; 4.791 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 8.243      ;
; 4.793 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[4]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 8.241      ;
; 4.805 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.586      ;
; 4.812 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.572      ;
; 4.818 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 8.216      ;
; 4.824 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[13]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 8.210      ;
; 4.836 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.547      ;
; 4.845 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.545      ;
; 4.849 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.408     ; 8.206      ;
; 4.869 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[111] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.408     ; 8.186      ;
; 4.873 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.519      ;
; 4.907 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 8.517      ;
; 4.908 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.484      ;
; 4.930 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.461      ;
; 4.933 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.451      ;
; 4.951 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 8.083      ;
; 4.954 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[16]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 8.080      ;
; 4.954 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.436      ;
; 4.957 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.426      ;
; 4.985 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.405      ;
; 4.993 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.391      ;
; 5.011 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 8.378      ;
; 5.014 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 8.410      ;
; 5.014 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 8.410      ;
; 5.022 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 8.398      ;
; 5.022 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 8.398      ;
; 5.059 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[55]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.410     ; 7.994      ;
; 5.064 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.320      ;
; 5.080 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.303      ;
; 5.094 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.296      ;
; 5.096 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.296      ;
; 5.098 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.427     ; 7.938      ;
; 5.102 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.427     ; 7.934      ;
; 5.104 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[4]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.427     ; 7.932      ;
; 5.111 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.272      ;
; 5.124 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 8.300      ;
; 5.129 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.427     ; 7.907      ;
; 5.135 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[13]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.427     ; 7.901      ;
; 5.142 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[140] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.410     ; 7.911      ;
; 5.143 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[148] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.410     ; 7.910      ;
; 5.143 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.891      ;
; 5.147 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.887      ;
; 5.149 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[4]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.885      ;
; 5.151 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 8.238      ;
; 5.174 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.860      ;
; 5.180 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[13]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.854      ;
; 5.182 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 8.216      ;
; 5.182 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 8.216      ;
; 5.191 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[12]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.060     ; 8.212      ;
; 5.193 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.198      ;
; 5.198 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[167] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.409     ; 7.856      ;
; 5.205 ; video_syncgen:u_vga|vcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.187      ;
; 5.215 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.169      ;
; 5.217 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 8.207      ;
; 5.221 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.171      ;
; 5.225 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 8.195      ;
; 5.232 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.428     ; 7.803      ;
; 5.233 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 8.165      ;
; 5.233 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 8.165      ;
; 5.236 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.428     ; 7.799      ;
; 5.238 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[4]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.428     ; 7.797      ;
; 5.261 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.123      ;
; 5.262 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[166] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.409     ; 7.792      ;
; 5.262 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.427     ; 7.774      ;
; 5.263 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.428     ; 7.772      ;
; 5.265 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 8.155      ;
; 5.265 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[16]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.427     ; 7.771      ;
; 5.265 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 8.155      ;
; 5.269 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a1~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[13]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.428     ; 7.766      ;
; 5.281 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 8.111      ;
; 5.285 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[7]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.105      ;
; 5.285 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.098      ;
; 5.289 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[54]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.410     ; 7.764      ;
; 5.290 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 8.111      ;
; 5.290 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[12]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.101      ;
; 5.292 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.092      ;
; 5.299 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.418     ; 7.746      ;
; 5.302 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.088      ;
; 5.303 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.418     ; 7.742      ;
; 5.304 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[145] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.410     ; 7.749      ;
; 5.305 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[4]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.418     ; 7.740      ;
; 5.307 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.727      ;
; 5.310 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[16]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 7.724      ;
; 5.316 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.067      ;
; 5.321 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[6]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 8.070      ;
; 5.329 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.080     ; 8.054      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                  ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[10]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[10]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.CYAN                                                                                                     ; video_syncgen:u_vga|areastate.CYAN                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.GREEN                                                                                                    ; video_syncgen:u_vga|areastate.GREEN                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                  ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.WHITE                                                                                                    ; video_syncgen:u_vga|areastate.WHITE                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                    ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                  ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                   ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fs_timing_reg                                                                                                                          ; fs_timing_reg                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|request_reg                                                                                                               ; hdmi_tx:u_tx|request_reg                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|hsync_reg                                                                                                          ; video_syncgen:u_vga|hsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; logo_overlay:u_logo|x_enable_reg                                                                                                       ; logo_overlay:u_logo|x_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.REDLAMP                                                                                                  ; video_syncgen:u_vga|areastate.REDLAMP                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.GRAY                                                                                                     ; video_syncgen:u_vga|areastate.GRAY                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|request_reg                                                                                                        ; video_syncgen:u_vga|request_reg                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; logo_overlay:u_logo|y_enable_reg                                                                                                       ; logo_overlay:u_logo|y_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; logo_overlay:u_logo|vec_y_reg                                                                                                          ; logo_overlay:u_logo|vec_y_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|vsync_reg                                                                                                          ; video_syncgen:u_vga|vsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|vblank_reg                                                                                                         ; video_syncgen:u_vga|vblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|hblank_reg                                                                                                         ; video_syncgen:u_vga|hblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RED                                                                                                      ; video_syncgen:u_vga|areastate.RED                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.BLUE                                                                                                     ; video_syncgen:u_vga|areastate.BLUE                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.408 ; logo_overlay:u_logo|pix_out_reg[23]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.065      ;
; 0.411 ; logo_overlay:u_logo|pix_out_reg[20]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.068      ;
; 0.414 ; logo_overlay:u_logo|pix_out_reg[2]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.071      ;
; 0.416 ; ms_counter_reg[0]                                                                                                                      ; ms_counter_reg[0]                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; melodychime:u_chime|tempo_led_reg                                                                                                      ; melodychime:u_chime|tempo_led_reg                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.422 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.070      ;
; 0.423 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.075      ;
; 0.423 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.075      ;
; 0.426 ; logo_overlay:u_logo|pix_out_reg[9]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.082      ;
; 0.427 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[7]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.075      ;
; 0.431 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.083      ;
; 0.431 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.083      ;
; 0.432 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.084      ;
; 0.432 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.084      ;
; 0.443 ; logo_overlay:u_logo|pix_out_reg[5]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.100      ;
; 0.447 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[3]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.095      ;
; 0.448 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[1]                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.448 ; melodychime:u_chime|start_in_reg[1]                                                                                                    ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; logo_overlay:u_logo|pix_out_reg[6]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.106      ;
; 0.449 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[2]                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[1]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.450 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[5]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.098      ;
; 0.455 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.102      ;
; 0.456 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.108      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.448 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.716      ;
; 0.469 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.740      ;
; 0.596 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.865      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.868      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.868      ;
; 0.600 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.869      ;
; 0.601 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.869      ;
; 0.626 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.895      ;
; 0.663 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.040      ;
; 0.674 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.152      ; 1.040      ;
; 0.682 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.152      ; 1.048      ;
; 0.689 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.958      ;
; 0.692 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.069      ;
; 0.695 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.963      ;
; 0.701 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.969      ;
; 0.702 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.970      ;
; 0.704 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.972      ;
; 0.731 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.108      ;
; 0.737 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.114      ;
; 0.739 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.116      ;
; 0.739 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.116      ;
; 0.747 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.152      ; 1.113      ;
; 0.756 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.152      ; 1.122      ;
; 0.765 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.152      ; 1.131      ;
; 0.777 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.154      ;
; 0.779 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.152      ; 1.145      ;
; 0.780 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.158      ;
; 0.783 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.161      ;
; 0.784 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.162      ;
; 0.784 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.162      ;
; 0.792 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.152      ; 1.158      ;
; 0.793 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.171      ;
; 0.794 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.152      ; 1.160      ;
; 0.795 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.064      ;
; 0.796 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.152      ; 1.162      ;
; 0.798 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.152      ; 1.164      ;
; 0.802 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.152      ; 1.168      ;
; 0.811 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.080      ;
; 0.813 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.156      ; 1.183      ;
; 0.813 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.157      ; 1.184      ;
; 0.813 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.191      ;
; 0.823 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.092      ;
; 0.841 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.110      ;
; 0.875 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.144      ;
; 0.879 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.148      ;
; 0.908 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.177      ;
; 0.913 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.182      ;
; 0.914 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.183      ;
; 0.934 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.202      ;
; 0.935 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.153      ; 1.302      ;
; 0.936 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.204      ;
; 0.936 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.205      ;
; 0.937 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.206      ;
; 0.937 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.206      ;
; 0.938 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.211      ;
; 0.943 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.212      ;
; 0.970 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.239      ;
; 0.973 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.241      ;
; 0.974 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.352      ;
; 0.977 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.355      ;
; 0.986 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.255      ;
; 0.992 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.260      ;
; 1.015 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.284      ;
; 1.026 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.156      ; 1.396      ;
; 1.056 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.328      ;
; 1.075 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.344      ;
; 1.078 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.207      ;
; 1.085 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.354      ;
; 1.110 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.379      ;
; 1.135 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 1.266      ;
; 1.144 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.412      ;
; 1.159 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.431      ;
; 1.165 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.434      ;
; 1.175 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.304      ;
; 1.176 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.445      ;
; 1.177 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.446      ;
; 1.178 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.447      ;
; 1.179 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.448      ;
; 1.179 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.448      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 23.651 ns




+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.539 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.240 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.141 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.692 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.464 ; 0.000         ;
; CLOCK_50                                          ; 9.423 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.539 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.064     ; 0.887      ;
; 1.662 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.064     ; 0.905      ;
; 1.666 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.057     ; 0.718      ;
; 1.671 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.057     ; 0.713      ;
; 1.732 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.699      ;
; 1.741 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.057     ; 0.692      ;
; 1.747 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.057     ; 0.686      ;
; 1.758 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.886      ;
; 1.766 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.615      ;
; 1.773 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.057     ; 0.660      ;
; 1.775 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.034     ; 0.870      ;
; 1.788 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.034     ; 0.857      ;
; 1.794 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.849      ;
; 1.799 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.844      ;
; 1.800 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.843      ;
; 1.801 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.842      ;
; 1.803 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.840      ;
; 1.824 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.750      ;
; 1.833 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.057     ; 0.741      ;
; 1.839 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.057     ; 0.735      ;
; 1.844 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.057     ; 0.730      ;
; 1.850 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.033     ; 0.796      ;
; 1.851 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.742      ;
; 1.851 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.792      ;
; 1.852 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.791      ;
; 1.852 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.791      ;
; 1.852 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.791      ;
; 1.853 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.790      ;
; 1.854 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.789      ;
; 1.855 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.788      ;
; 1.858 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.784      ;
; 1.861 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.057     ; 0.713      ;
; 1.863 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.731      ;
; 1.864 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.779      ;
; 1.865 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.730      ;
; 1.872 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.089     ; 0.718      ;
; 1.883 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.760      ;
; 1.912 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.660      ;
; 1.923 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.649      ;
; 1.931 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.712      ;
; 1.938 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.705      ;
; 1.943 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.034     ; 0.702      ;
; 1.954 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.087     ; 0.638      ;
; 1.957 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.090     ; 0.632      ;
; 1.958 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 0.638      ;
; 1.959 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.636      ;
; 1.960 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.681      ;
; 1.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.634      ;
; 1.962 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.679      ;
; 1.964 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.090     ; 0.625      ;
; 1.965 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.090     ; 0.624      ;
; 1.966 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.090     ; 0.623      ;
; 1.968 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.090     ; 0.621      ;
; 1.969 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.090     ; 0.620      ;
; 1.970 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.090     ; 0.619      ;
; 1.971 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.624      ;
; 1.971 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.090     ; 0.618      ;
; 1.971 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.672      ;
; 1.974 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.621      ;
; 1.975 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.620      ;
; 1.976 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.619      ;
; 1.977 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.618      ;
; 1.978 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.090     ; 0.611      ;
; 1.982 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.659      ;
; 1.989 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.606      ;
; 1.989 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.606      ;
; 1.990 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.605      ;
; 1.991 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.034     ; 0.654      ;
; 1.994 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.647      ;
; 1.997 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.645      ;
; 2.002 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.640      ;
; 2.004 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.638      ;
; 2.004 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.638      ;
; 2.005 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.638      ;
; 2.009 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.633      ;
; 2.010 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.632      ;
; 2.011 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.631      ;
; 2.012 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.630      ;
; 2.017 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.578      ;
; 2.024 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.618      ;
; 2.028 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.614      ;
; 2.037 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.558      ;
; 2.059 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.584      ;
; 2.061 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.090     ; 0.528      ;
; 2.067 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.090     ; 0.522      ;
; 2.067 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.576      ;
; 2.073 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.522      ;
; 2.081 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.562      ;
; 2.095 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.547      ;
; 2.112 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.530      ;
; 2.128 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.513      ;
; 2.130 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.511      ;
; 2.131 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.510      ;
; 2.133 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.509      ;
; 2.138 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.503      ;
; 2.180 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.461      ;
; 2.192 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.450      ;
; 2.192 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.450      ;
; 2.194 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.448      ;
; 2.194 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.448      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 9.240 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.014     ; 4.194      ;
; 9.245 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.014     ; 4.189      ;
; 9.280 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 4.133      ;
; 9.324 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.014     ; 4.110      ;
; 9.350 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 4.062      ;
; 9.373 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 4.040      ;
; 9.379 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 4.031      ;
; 9.385 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 4.028      ;
; 9.403 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 4.007      ;
; 9.408 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.014     ; 4.026      ;
; 9.418 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.014     ; 4.016      ;
; 9.423 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.014     ; 4.011      ;
; 9.436 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.973      ;
; 9.443 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.969      ;
; 9.450 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 3.963      ;
; 9.460 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.949      ;
; 9.468 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.943      ;
; 9.478 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 3.935      ;
; 9.490 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.920      ;
; 9.497 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.225     ; 3.726      ;
; 9.498 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.225     ; 3.725      ;
; 9.501 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.225     ; 3.722      ;
; 9.502 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.014     ; 3.932      ;
; 9.504 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[4]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.225     ; 3.719      ;
; 9.505 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[13]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.225     ; 3.718      ;
; 9.510 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 3.903      ;
; 9.520 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.892      ;
; 9.530 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.014     ; 3.904      ;
; 9.538 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.872      ;
; 9.540 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.871      ;
; 9.547 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.862      ;
; 9.550 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.860      ;
; 9.555 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 3.858      ;
; 9.556 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.854      ;
; 9.561 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.848      ;
; 9.573 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.838      ;
; 9.579 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.015     ; 3.854      ;
; 9.580 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.830      ;
; 9.584 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.015     ; 3.849      ;
; 9.585 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[12]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.028     ; 3.835      ;
; 9.585 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.824      ;
; 9.586 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.014     ; 3.848      ;
; 9.592 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.225     ; 3.631      ;
; 9.595 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a6~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[16]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.225     ; 3.628      ;
; 9.597 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.813      ;
; 9.603 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a21                          ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[7]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.191     ; 3.654      ;
; 9.603 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 3.810      ;
; 9.607 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.802      ;
; 9.610 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.800      ;
; 9.629 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 3.793      ;
; 9.634 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a20                          ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[7]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.191     ; 3.623      ;
; 9.641 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.015     ; 3.792      ;
; 9.642 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 3.776      ;
; 9.642 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 3.776      ;
; 9.644 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.767      ;
; 9.646 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.015     ; 3.787      ;
; 9.648 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 3.770      ;
; 9.648 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 3.770      ;
; 9.654 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.755      ;
; 9.655 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[6]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 3.767      ;
; 9.663 ; video_syncgen:u_vga|vcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.752      ;
; 9.663 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.015     ; 3.770      ;
; 9.667 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.743      ;
; 9.668 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[7]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.743      ;
; 9.668 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.224     ; 3.556      ;
; 9.669 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.213     ; 3.566      ;
; 9.669 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.224     ; 3.555      ;
; 9.672 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.224     ; 3.552      ;
; 9.672 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.737      ;
; 9.673 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[12]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.736      ;
; 9.674 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[7]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.014     ; 3.760      ;
; 9.675 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[4]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.224     ; 3.549      ;
; 9.676 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a7~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[13]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.224     ; 3.548      ;
; 9.680 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.036     ; 3.732      ;
; 9.680 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.035     ; 3.733      ;
; 9.686 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.729      ;
; 9.692 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a17                          ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[7]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.191     ; 3.565      ;
; 9.694 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a21                          ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.191     ; 3.563      ;
; 9.698 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.713      ;
; 9.699 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.223     ; 3.526      ;
; 9.700 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.223     ; 3.525      ;
; 9.703 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.223     ; 3.522      ;
; 9.706 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[4]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.223     ; 3.519      ;
; 9.707 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[13]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.223     ; 3.518      ;
; 9.708 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.014     ; 3.726      ;
; 9.711 ; video_syncgen:u_vga|vcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[8]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.024     ; 3.713      ;
; 9.712 ; video_syncgen:u_vga|vcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[1]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.023     ; 3.713      ;
; 9.712 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[12]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.697      ;
; 9.720 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a19                          ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[7]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.191     ; 3.537      ;
; 9.722 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|areastate.RED                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.034     ; 3.692      ;
; 9.725 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a20                          ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.191     ; 3.532      ;
; 9.725 ; video_syncgen:u_vga|vcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[20]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 3.694      ;
; 9.725 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.015     ; 3.708      ;
; 9.727 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.683      ;
; 9.732 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[1]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.677      ;
; 9.734 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[8]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.024     ; 3.690      ;
; 9.735 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[1]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.023     ; 3.690      ;
; 9.738 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[7]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.672      ;
; 9.739 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[111] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.213     ; 3.496      ;
; 9.742 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|cnt[4]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.667      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.141 ; logo_overlay:u_logo|pix_out_reg[23]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.468      ;
; 0.143 ; logo_overlay:u_logo|pix_out_reg[20]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.470      ;
; 0.144 ; logo_overlay:u_logo|pix_out_reg[2]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.471      ;
; 0.154 ; logo_overlay:u_logo|pix_out_reg[9]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.156 ; logo_overlay:u_logo|pix_out_reg[5]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.156 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.157 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.483      ;
; 0.159 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.481      ;
; 0.159 ; logo_overlay:u_logo|pix_out_reg[6]                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_datain_reg0         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.488      ;
; 0.161 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.489      ;
; 0.162 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.163 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[7]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.169 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[3]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.491      ;
; 0.169 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[5]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.491      ;
; 0.169 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.497      ;
; 0.170 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.496      ;
; 0.173 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.495      ;
; 0.175 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.503      ;
; 0.176 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.183 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[4]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.505      ;
; 0.183 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[6]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.505      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                  ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                  ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                   ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|request_reg                                                                                                               ; hdmi_tx:u_tx|request_reg                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logo_overlay:u_logo|x_enable_reg                                                                                                       ; logo_overlay:u_logo|x_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.CYAN                                                                                                     ; video_syncgen:u_vga|areastate.CYAN                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.GREEN                                                                                                    ; video_syncgen:u_vga|areastate.GREEN                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                  ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.REDLAMP                                                                                                  ; video_syncgen:u_vga|areastate.REDLAMP                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND2                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.WHITE                                                                                                    ; video_syncgen:u_vga|areastate.WHITE                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|request_reg                                                                                                        ; video_syncgen:u_vga|request_reg                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; logo_overlay:u_logo|y_enable_reg                                                                                                       ; logo_overlay:u_logo|y_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|vsync_reg                                                                                                          ; video_syncgen:u_vga|vsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|vblank_reg                                                                                                         ; video_syncgen:u_vga|vblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|hblank_reg                                                                                                         ; video_syncgen:u_vga|hblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                    ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fs_timing_reg                                                                                                                          ; fs_timing_reg                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.RED                                                                                                      ; video_syncgen:u_vga|areastate.RED                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.BLUE                                                                                                     ; video_syncgen:u_vga|areastate.BLUE                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|hsync_reg                                                                                                          ; video_syncgen:u_vga|hsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[10]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[10]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.GRAY                                                                                                     ; video_syncgen:u_vga|areastate.GRAY                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logo_overlay:u_logo|vec_y_reg                                                                                                          ; logo_overlay:u_logo|vec_y_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; hdmi_tx:u_tx|active_reg[10]                                                                                                            ; hdmi_tx:u_tx|active_reg[9]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.197 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.250 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.441      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.441      ;
; 0.256 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.441      ;
; 0.268 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.284 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.475      ;
; 0.294 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.487      ;
; 0.296 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.488      ;
; 0.298 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.490      ;
; 0.300 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.491      ;
; 0.300 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.485      ;
; 0.302 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.488      ;
; 0.303 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.305 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.425      ;
; 0.308 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.499      ;
; 0.311 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.496      ;
; 0.312 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.503      ;
; 0.312 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.503      ;
; 0.312 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.503      ;
; 0.313 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.504      ;
; 0.314 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.505      ;
; 0.318 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.503      ;
; 0.319 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.504      ;
; 0.320 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.505      ;
; 0.320 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.505      ;
; 0.320 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.505      ;
; 0.321 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.082      ; 0.506      ;
; 0.329 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.520      ;
; 0.335 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.456      ;
; 0.345 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.089      ; 0.537      ;
; 0.348 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.537      ;
; 0.357 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.479      ;
; 0.366 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.488      ;
; 0.372 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.494      ;
; 0.392 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.513      ;
; 0.395 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.516      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.083      ; 0.587      ;
; 0.404 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.525      ;
; 0.409 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.530      ;
; 0.409 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.530      ;
; 0.410 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.531      ;
; 0.410 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.531      ;
; 0.410 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.531      ;
; 0.411 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.602      ;
; 0.415 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.605      ;
; 0.416 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.537      ;
; 0.418 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.538      ;
; 0.419 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.539      ;
; 0.420 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.540      ;
; 0.421 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.543      ;
; 0.422 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.547      ;
; 0.428 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.549      ;
; 0.430 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.619      ;
; 0.432 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.552      ;
; 0.443 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.565      ;
; 0.469 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.593      ;
; 0.470 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.592      ;
; 0.485 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.607      ;
; 0.495 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.003      ; 0.556      ;
; 0.507 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.633      ;
; 0.508 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.630      ;
; 0.521 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.643      ;
; 0.522 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.003      ; 0.583      ;
; 0.539 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.005      ; 0.601      ;
; 0.540 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.662      ;
; 0.541 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.663      ;
; 0.542 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.664      ;
; 0.542 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.664      ;
; 0.543 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.003      ; 0.604      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 25.366 ns




+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 0.075 ; 0.141 ; N/A      ; N/A     ; 0.205               ;
;  CLOCK_50                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 3.700 ; 0.141 ; N/A      ; N/A     ; 6.446               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.075 ; 0.193 ; N/A      ; N/A     ; 0.205               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------+
; Input Transition Times                                        ;
+------------+--------------+-----------------+-----------------+
; Pin        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------+--------------+-----------------+-----------------+
; EPCS_DATA0 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT0    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW_CD_N    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[4]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[5]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[6]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[7]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[8]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[9]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[10] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[11] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[12] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[13] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[14] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[15] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[2]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[3]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[4]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[5]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[6]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[8]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[16]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[17]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[18]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[19]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[20]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[21]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[22]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[23]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[24]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[25]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[26]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[27]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[7]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[9]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[10]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[11]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[12]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[13]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[14]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[15]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.19 V              ; -0.556 V            ; 1.09 V                               ; 0.537 V                              ; 8.25e-11 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.19 V             ; -0.556 V           ; 1.09 V                              ; 0.537 V                             ; 8.25e-11 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.72 V              ; -0.574 V            ; 1.53 V                               ; 0.56 V                               ; 7.07e-11 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.72 V             ; -0.574 V           ; 1.53 V                              ; 0.56 V                              ; 7.07e-11 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 3.74 V              ; -0.499 V            ; 0.73 V                               ; 0.479 V                              ; 1.04e-10 s                  ; 1.94e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 3.74 V             ; -0.499 V           ; 0.73 V                              ; 0.479 V                             ; 1.04e-10 s                 ; 1.94e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 4.23 V              ; -0.407 V            ; 1.1 V                                ; 0.386 V                              ; 8.86e-11 s                  ; 1.76e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 4.23 V             ; -0.407 V           ; 1.1 V                               ; 0.386 V                             ; 8.86e-11 s                 ; 1.76e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 4.92 V              ; -0.773 V            ; 1.4 V                                ; 0.752 V                              ; 9.17e-11 s                  ; 1.09e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 4.92 V             ; -0.773 V           ; 1.4 V                               ; 0.752 V                             ; 9.17e-11 s                 ; 1.09e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 5.29 V              ; -0.942 V            ; 1.69 V                               ; 0.906 V                              ; 8.34e-11 s                  ; 9.66e-11 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 5.29 V             ; -0.942 V           ; 1.69 V                              ; 0.906 V                             ; 8.34e-11 s                 ; 9.66e-11 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 97173    ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 93       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 97173    ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 93       ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLOCK_50                                          ; CLOCK_50                                          ; Base      ; Constrained ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RESET_N    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; D[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RESET_N    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; D[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sat Dec 31 02:40:44 2022
Info: Command: quartus_sta air_hdmi_test_top -c air_hdmi_test_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity hdmi_tx_audiopacket_submodule
        Info (332166): set_false_path -to [get_registers {*hdmi_tx_audiopacket_submodule:*|pcm_fs_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*hdmi_tx_audiopacket_submodule:*|pcmdata_reg[*]}]
Info (332104): Reading SDC File: 'peridot_air.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 35 -multiply_by 52 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[0]} {u_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7 -multiply_by 52 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[1]} {u_pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at peridot_air.sdc(22): u0|altpll_component|auto_generated|pll1|clk[0] could not be matched with a node File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 22
Warning (332049): Ignored create_generated_clock at peridot_air.sdc(33): Argument -source is an empty collection File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 33
    Info (332050): create_generated_clock -name sdrclk_out_clock -source $sdrclk_nodes File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 33
Warning (332174): Ignored filter at peridot_air.sdc(34): sdrclk_out_clock could not be matched with a clock File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 34
Warning (332049): Ignored set_output_delay at peridot_air.sdc(34): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 34
    Info (332050): set_output_delay -clock sdrclk_out_clock 0 $sdrclk_ports File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 34
Warning (332049): Ignored create_generated_clock at peridot_air.sdc(36): Argument -source is an empty collection File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 36
    Info (332050): create_generated_clock -name sdram_clock -offset $sdrclk_iodelay -source $sdrclk_nodes File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 36
Warning (332174): Ignored filter at peridot_air.sdc(37): sdram_clock could not be matched with a clock File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 37
Warning (332049): Ignored set_output_delay at peridot_air.sdc(37): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 37
    Info (332050): set_output_delay -clock sdram_clock -max $sdram_tsu [get_ports SDR_*] File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 37
Warning (332049): Ignored set_output_delay at peridot_air.sdc(38): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 38
    Info (332050): set_output_delay -clock sdram_clock -min $sdram_th [get_ports SDR_*] File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 38
Warning (332049): Ignored set_input_delay at peridot_air.sdc(39): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 39
    Info (332050): set_input_delay -clock sdram_clock [expr $sdram_tco - $sdrclk_period] [get_ports SDR_DQ\[*\]] File: C:/PROJECT/temp/hdmi_tx/hw/ubshield_hdmi_test/peridot_air.sdc Line: 39
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.075               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.700               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.431               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.483               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.446               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.433 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.239
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.239               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.455               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.448               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.446               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.651 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.539
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.539               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.240               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.141               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.692               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.464               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 25.366 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4794 megabytes
    Info: Processing ended: Sat Dec 31 02:40:48 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


