#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Sep  1 20:03:46 2021
# Process ID: 16856
# Current directory: C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.runs/synth_1
# Command line: vivado.exe -log RISCV_Black_Box_Translator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV_Black_Box_Translator.tcl
# Log file: C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.runs/synth_1/RISCV_Black_Box_Translator.vds
# Journal file: C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RISCV_Black_Box_Translator.tcl -notrace
Command: synth_design -top RISCV_Black_Box_Translator -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30632
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1485.309 ; gain = 127.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCV_Black_Box_Translator' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/RISCV_Black_Box_Translator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'MCU2' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/MCU2.vhd:75]
INFO: [Synth 8-638] synthesizing module 'IF_STAGE' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/IF_STAGE.vhd:57]
INFO: [Synth 8-638] synthesizing module 'program_counter' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/program_counter.vhd:19]
INFO: [Synth 8-638] synthesizing module 'mux_2_1' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_2_1.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_2_1.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'mux_2_1' (1#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_2_1.vhd:12]
INFO: [Synth 8-638] synthesizing module 'reg32b' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg32b.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'reg32b' (2#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg32b.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (3#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/program_counter.vhd:19]
INFO: [Synth 8-638] synthesizing module 'progmem_interface' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/progmem_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'progmem_interface' (4#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/progmem_interface.vhd:16]
INFO: [Synth 8-638] synthesizing module 'IF_ID_DIV' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/IF_ID_DIV.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'IF_ID_DIV' (5#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/IF_ID_DIV.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'IF_STAGE' (6#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/IF_STAGE.vhd:57]
INFO: [Synth 8-638] synthesizing module 'ID_STAGE' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/ID_STAGE.vhd:82]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/controller.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'controller' (7#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/controller.vhd:41]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/register_file.vhd:22]
INFO: [Synth 8-226] default block is never used [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/register_file.vhd:63]
INFO: [Synth 8-638] synthesizing module 'reg32b_falling_edge' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg32b_falling_edge.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'reg32b_falling_edge' (8#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg32b_falling_edge.vhd:12]
INFO: [Synth 8-638] synthesizing module 'reg32b_falling_edge__parameterized0' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg32b_falling_edge.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'reg32b_falling_edge__parameterized0' (8#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg32b_falling_edge.vhd:12]
INFO: [Synth 8-638] synthesizing module 'mux_32_1' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_32_1.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_32_1.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'mux_32_1' (9#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_32_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'register_file' (10#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/register_file.vhd:22]
INFO: [Synth 8-638] synthesizing module 'CSR_Regfile' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/CSR/CSR_Regfile.vhd:54]
INFO: [Synth 8-638] synthesizing module 'CSR_hpmcounter' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/CSR/CSR_hpmcounter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'CSR_TIMER_ARRAY' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/CSR/CSR_TIMER_ARRAY.vhd:45]
INFO: [Synth 8-638] synthesizing module 'DEMUX_32_1' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/DEMUX_32_1.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'DEMUX_32_1' (11#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/DEMUX_32_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'mux_32_32' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_32_32.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'mux_32_32' (12#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_32_32.vhd:73]
INFO: [Synth 8-638] synthesizing module 'CSR_TIMER' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/CSR/CSR_TIMER.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CSR_TIMER' (13#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/CSR/CSR_TIMER.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CSR_TIMER_ARRAY' (14#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/CSR/CSR_TIMER_ARRAY.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'CSR_hpmcounter' (15#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/CSR/CSR_hpmcounter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'CSR_MISA_REG' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/CSR/CSR_MISA_REG.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'CSR_MISA_REG' (16#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/CSR/CSR_MISA_REG.vhd:45]
INFO: [Synth 8-638] synthesizing module 'CSR_MVENDORID_REG' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/CSR/CSR_MVENDORID_REG.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'CSR_MVENDORID_REG' (17#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/CSR/CSR_MVENDORID_REG.vhd:39]
INFO: [Synth 8-638] synthesizing module 'CSR_MARCHID_REG' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/CSR/CSR_MARCHID_REG.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'CSR_MARCHID_REG' (18#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/CSR/CSR_MARCHID_REG.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'CSR_Regfile' (19#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/CSR/CSR_Regfile.vhd:54]
INFO: [Synth 8-638] synthesizing module 'ID_EX_DIV' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/ID_EX_DIV.vhd:80]
INFO: [Synth 8-638] synthesizing module 'reg4b' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg4b.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'reg4b' (20#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg4b.vhd:12]
INFO: [Synth 8-638] synthesizing module 'reg1b' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg1b.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'reg1b' (21#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg1b.vhd:12]
INFO: [Synth 8-638] synthesizing module 'reg3b' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg3b.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'reg3b' (22#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg3b.vhd:12]
INFO: [Synth 8-638] synthesizing module 'reg2b' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg2b.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'reg2b' (23#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg2b.vhd:12]
INFO: [Synth 8-638] synthesizing module 'reg5b' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg5b.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'reg5b' (24#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg5b.vhd:12]
INFO: [Synth 8-638] synthesizing module 'reg12b' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg12b.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'reg12b' (25#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Register/reg12b.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ID_EX_DIV' (26#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/ID_EX_DIV.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'ID_STAGE' (27#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/ID_STAGE.vhd:82]
INFO: [Synth 8-638] synthesizing module 'EX_STAGE' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/EX_STAGE.vhd:107]
INFO: [Synth 8-638] synthesizing module 'jump_target_unit' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/jump_target_unit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (28#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'jump_target_unit' (29#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/jump_target_unit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'forwarding_unit' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/forwarding_unit.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'forwarding_unit' (30#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/forwarding_unit.vhd:23]
INFO: [Synth 8-638] synthesizing module 'forwarding_unit_CSR' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/forwarding_unit_CSR.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'forwarding_unit_CSR' (31#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/forwarding_unit_CSR.vhd:48]
INFO: [Synth 8-638] synthesizing module 'mux_5_1' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_5_1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_5_1' (32#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_5_1.vhd:12]
INFO: [Synth 8-638] synthesizing module 'mux_3_1' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_3_1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_3_1' (33#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_3_1.vhd:12]
INFO: [Synth 8-638] synthesizing module 'mux_4_1' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_4_1.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_4_1.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'mux_4_1' (34#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_4_1.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/ALU.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ALU' (35#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/ALU.vhd:16]
INFO: [Synth 8-638] synthesizing module 'EX_MEM_DIV' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/EX_MEM_DIV.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'EX_MEM_DIV' (36#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/EX_MEM_DIV.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'EX_STAGE' (37#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/EX_STAGE.vhd:107]
INFO: [Synth 8-638] synthesizing module 'MEM_STAGE' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/MEM_STAGE.vhd:73]
INFO: [Synth 8-638] synthesizing module 'flushing_unit' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/flushing_unit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'flushing_unit' (38#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/flushing_unit.vhd:13]
INFO: [Synth 8-638] synthesizing module 'datamem_interface' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/datamem_interface.vhd:19]
INFO: [Synth 8-637] synthesizing blackbox instance 'blockRam_mem' of component 'blk_mem_gen_0' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/datamem_interface.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'datamem_interface' (39#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/datamem_interface.vhd:19]
INFO: [Synth 8-638] synthesizing module 'MEM_WB_DIV' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/MEM_WB_DIV.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MEM_WB_DIV' (40#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/MEM_WB_DIV.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MEM_STAGE' (41#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/MEM_STAGE.vhd:73]
INFO: [Synth 8-638] synthesizing module 'WB_STAGE' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/WB_STAGE.vhd:50]
INFO: [Synth 8-638] synthesizing module 'mux_3_1__parameterized0' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_3_1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_3_1__parameterized0' (41#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Mux/mux_3_1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'WB_STAGE' (42#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Stage/WB_STAGE.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'MCU2' (43#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/MCU2.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Acumulator' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Acumulator.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Acumulator' (44#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Acumulator.vhd:37]
INFO: [Synth 8-638] synthesizing module 'Slider_mux' [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Slider_mux.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Slider_mux' (45#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/Slider_mux.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'RISCV_Black_Box_Translator' (46#1) [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/sources_1/imports/new/RISCV_Black_Box_Translator.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1567.602 ; gain = 209.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1585.473 ; gain = 227.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1585.473 ; gain = 227.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1585.473 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/constrs_1/new/master.xdc]
Finished Parsing XDC File [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/constrs_1/new/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.srcs/constrs_1/new/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RISCV_Black_Box_Translator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RISCV_Black_Box_Translator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1722.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1722.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1722.707 ; gain = 364.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1722.707 ; gain = 364.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1722.707 ; gain = 364.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1722.707 ; gain = 364.785
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'mcu/ID_stg/CSR/MARCHID' (CSR_MARCHID_REG) to 'mcu/ID_stg/CSR/MIMPID'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 32    
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 32    
	               32 Bit    Registers := 50    
	               12 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input   64 Bit        Muxes := 32    
	   2 Input   64 Bit        Muxes := 64    
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 73    
	   3 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 1     
	  32 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	  44 Input    6 Bit        Muxes := 1     
	  14 Input    5 Bit        Muxes := 1     
	  11 Input    5 Bit        Muxes := 3     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 73    
	  11 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1828.676 ; gain = 470.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2230.688 ; gain = 872.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 2501.926 ; gain = 1144.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 2527.398 ; gain = 1169.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 2542.035 ; gain = 1184.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 2542.035 ; gain = 1184.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 2542.035 ; gain = 1184.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2542.035 ; gain = 1184.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2542.035 ; gain = 1184.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2542.035 ; gain = 1184.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_0_bbox |     1|
|2     |BUFG               |     1|
|3     |CARRY8             |   291|
|4     |LUT1               |    38|
|5     |LUT2               |   207|
|6     |LUT3               |  2223|
|7     |LUT4               |   194|
|8     |LUT5               |   301|
|9     |LUT6               |  2504|
|10    |MUXF7              |   601|
|11    |MUXF8              |    31|
|12    |FDRE               |  3778|
|13    |IBUF               |     1|
|14    |OBUF               |     8|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2542.035 ; gain = 1184.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 2542.035 ; gain = 1046.879
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 2542.035 ; gain = 1184.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.279 . Memory (MB): peak = 2555.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 925 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2570.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete, checksum: adf59c4
INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 2570.984 ; gain = 1407.547
INFO: [Common 17-1381] The checkpoint 'C:/Users/Brice/Documents/GitHub/RISC-V-Completion-project/project_2.runs/synth_1/RISCV_Black_Box_Translator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISCV_Black_Box_Translator_utilization_synth.rpt -pb RISCV_Black_Box_Translator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  1 20:05:14 2021...
