[
	{
		"original_line": "phase shift at the 1db compression point, and a specified", 
		"bug_line": "phase shift at the 1db compression point, and a specified */",
		"error_description": "Prematurely closes the block comment with '*/', causing subsequent lines to be uncommented and interpreted as invalid VerilogA code."
	},
	{
		"original_line": "  tmp = pow(rho/cmp,shp);", 
		"bug_line": "  tmp = pow(rho/cmp,shp;",
		"error_description": "Missing closing parenthesis for the pow function call. The function requires two arguments enclosed in parentheses, and removing the closing parenthesis creates unbalanced parentheses and invalid syntax."
	},
	{
		"original_line": "cmp = sqrt(pow(10,(cpdb+1)/10)*2*rout*0.001)/a;", 
		"bug_line": "cmp = sqrt(pow(10,(cpdb+1)/10)*2*rout*0.001)/a",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "  else if (V(Q_in) > 0) theta = `PI/2;", 
		"bug_line": "  else if (V(Q_in) > 0 theta = `PI/2;",
		"error_description": "Missing closing parenthesis for the condition in the else-if statement. The condition '(V(Q_in) > 0' is missing its closing parenthesis, causing a syntax error due to unmatched parentheses."
	},
	{
		"original_line": "G_in*gpv is a voltage numerically equal to the voltage gain.", 
		"bug_line": "G_in*gpv is a voltage numerically equal to the */ voltage gain;",
		"error_description": "Inserted '*/' to prematurely terminate the block comment, causing the rest of the line ('voltage gain;') and subsequent commented lines to be interpreted as invalid VerilogA code with an unterminated string and illegal semicolon."
	},
	{
		"original_line": "beyond the point where the slope of the transfer curve", 
		"bug_line": "beyond the point where the slope of the transfer curve `",
		"error_description": "Unterminated grave accent (`) symbol creates an invalid compiler directive, as the backtick has special meaning in VerilogA for directives but isn't followed by a valid directive name."
	},
	{
		"original_line": "`define PI 3.1415926535897932384626433", 
		"bug_line": "define PI 3.1415926535897932384626433",
		"error_description": "Missing backtick (`) before 'define' makes this an invalid compiler directive. VerilogA requires `define for macro definitions."
	},
	{
		"original_line": "parameter real gpv = 1 from (0:inf);", 
		"bug_line": "parameter real gpv = 1 from (0:inf;",
		"error_description": "Missing closing parenthesis ')' in range expression. The opening '(' at (0:inf) is never closed, causing a syntax error due to mismatched parentheses."
	},
	{
		"original_line": "analog begin", 
		"bug_line": "analogbegin",
		"error_description": "Missing space between 'analog' and 'begin' keywords, causing unrecognized token 'analogbegin'"
	},
	{
		"original_line": "parameter real psinf = 2 from (pscp:inf);", 
		"bug_line": "parameter real psinf = 2 from (pscp:inf;",
		"error_description": "Missing closing parenthesis in range expression, causing unmatched parentheses syntax error."
	},
	{
		"original_line": "I(Q_in) <+ V(Q_in)/rin;", 
		"bug_line": "I(Q_in) <+ V(Q_in)/rin",
		"error_description": "Missing semicolon at the end of the contribution statement, causing a syntax error as the next token 'I(I_out)' will be parsed as part of the same incomplete statement."
	},
	{
		"original_line": "cpdb 	= 1 db compression point, measured in dbm,", 
		"bug_line": "cpdb 	= 1 db compression point, measured in dbm;",
		"error_description": "Replaced trailing comma with semicolon, creating invalid syntax within comment block (semicolon is not a valid comment character)"
	},
	{
		"original_line": "parameter real rout = 50 from (0:inf);", 
		"bug_line": "parameter real rout = 50 from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing syntax error due to unterminated statement before the next parameter declaration."
	},
	{
		"original_line": "analog begin", 
		"bug_line": "analg begin",
		"error_description": "Misspelled 'analog' keyword as 'analg', causing unrecognized block declaration syntax error"
	},
	{
		"original_line": "parameter real pscp = 0.7 from (0:inf);", 
		"bug_line": "parameter real pscp = 0.7 from (0:inf;",
		"error_description": "Mismatched parentheses: The closing ')' is missing in the range expression, causing unbalanced parentheses."
	},
	{
		"original_line": "I(Q_in) <+ white_noise(noise_current*noise_current, "VGA_BB_q");", 
		"bug_line": "I(Q_in) <+ white_noise(noise_current*noise_current, "VGA_BB_q);",
		"error_description": "Unterminated string literal due to missing closing double quote"
	},
	{
		"original_line": "real rho;", 
		"bug_line": "real rho",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "theta = theta + cw*(1+beta)*pscp*tmp/(1+beta*tmp);", 
		"bug_line": "theta = theta + cw*(1+beta)*pscp*tmp/(1+beta*tmp)",
		"error_description": "Missing semicolon at statement termination"
	},
	{
		"original_line": "electrical I_in;", 
		"bug_line": "electrical I_in",
		"error_description": "Missing semicolon at the end of the declaration statement"
	},
	{
		"original_line": "real cmp;", 
		"bug_line": "real cmp",
		"error_description": "Missing semicolon at the end of the variable declaration"
	}
]