ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f7xx_ll_fmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.FMC_NORSRAM_Init,"ax",%progbits
  18              		.align	1
  19              		.global	FMC_NORSRAM_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-sp-d16
  26              	FMC_NORSRAM_Init:
  27              	.LVL0:
  28              	.LFB138:
  29              		.file 1 "Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c"
   1:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
   2:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
   3:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @file    stm32f7xx_ll_fmc.c
   4:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief   FMC Low Layer HAL module driver.
   6:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *    
   7:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *          This file provides firmware functions to manage the following 
   8:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *          functionalities of the Flexible Memory Controller (FMC) peripheral memories:
   9:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Initialization/de-initialization functions
  10:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Peripheral Control functions 
  11:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Peripheral State functions
  12:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         
  13:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim
  14:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
  15:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         ##### FMC peripheral features #####
  16:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
  17:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] The Flexible memory controller (FMC) includes three memory controllers:
  18:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) The NOR/PSRAM memory controller
  19:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) The NAND memory controller
  20:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) The Synchronous DRAM (SDRAM) controller 
  21:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        
  22:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] The FMC functional block makes the interface with synchronous and asynchronous static
  23:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        memories, SDRAM memories, and 16-bit PC memory cards. Its main purposes are:
  24:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) to translate AHB transactions into the appropriate external device protocol
  25:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) to meet the access time requirements of the external memory devices
  26:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****    
  27:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] All external memories share the addresses, data and control signals with the controller.
  28:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        Each external device is accessed by means of a unique Chip Select. The FMC performs
  29:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        only one access at a time to an external device.
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 2


  30:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        The main features of the FMC controller are the following:
  31:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Interface with static-memory mapped devices including:
  32:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Static random access memory (SRAM)
  33:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Read-only memory (ROM)
  34:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) NOR Flash memory/OneNAND Flash memory
  35:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) PSRAM (4 memory banks)
  36:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) 16-bit PC Card compatible devices
  37:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  38:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 data
  39:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Interface with synchronous DRAM (SDRAM) memories
  40:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Independent Chip Select control for each memory bank
  41:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Independent configuration for each memory bank
  42:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     
  43:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @endverbatim
  44:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
  45:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @attention
  46:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  47:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  48:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  49:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  50:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * are permitted provided that the following conditions are met:
  51:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  52:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *      this list of conditions and the following disclaimer.
  53:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  54:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *      this list of conditions and the following disclaimer in the documentation
  55:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *      and/or other materials provided with the distribution.
  56:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  57:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *      may be used to endorse or promote products derived from this software
  58:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *      without specific prior written permission.
  59:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  60:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  61:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  62:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  63:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  64:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  65:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  66:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  67:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  68:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  69:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  70:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  71:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
  72:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */ 
  73:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  74:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Includes ------------------------------------------------------------------*/
  75:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #include "stm32f7xx_hal.h"
  76:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  77:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup STM32F7xx_HAL_Driver
  78:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  79:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  80:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  81:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL  FMC Low Layer
  82:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief FMC driver modules
  83:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  84:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  85:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  86:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #if defined (HAL_SRAM_MODULE_ENABLED) || defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_NAND_MODULE
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 3


  87:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  88:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  89:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private define ------------------------------------------------------------*/
  90:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private macro -------------------------------------------------------------*/
  91:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private variables ---------------------------------------------------------*/
  92:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private function prototypes -----------------------------------------------*/
  93:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Exported functions --------------------------------------------------------*/
  94:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  95:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions FMC Low Layer Exported Functions
  96:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  97:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  98:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  99:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NORSRAM FMC Low Layer NOR SRAM Exported Functions
 100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  NORSRAM Controller functions 
 101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 102:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim 
 103:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================   
 104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ##### How to use NORSRAM device driver #####
 105:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 107:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] 
 108:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NORSRAM banks in order
 109:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the NORSRAM external devices.
 110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       
 111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank reset using the function FMC_NORSRAM_DeInit() 
 112:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank control configuration using the function FMC_NORSRAM_Init()
 113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank timing configuration using the function FMC_NORSRAM_Timing_Init()
 114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank extended timing configuration using the function 
 115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NORSRAM_Extended_Timing_Init()
 116:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank enable/disable write operation using the functions
 117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NORSRAM_WriteOperation_Enable()/FMC_NORSRAM_WriteOperation_Disable()
 118:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         
 119:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 121:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 123:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        
 124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_NORSRAM_Exported_Functions_Group1 Initialization and de-initialization functio
 125:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    Initialization and Configuration functions 
 126:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim    
 128:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 129:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 131:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]  
 132:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 133:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NORSRAM interface
 134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC NORSRAM interface 
 135:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs    
 136:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 138:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 141:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 142:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM device according to the specified
 143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_NORSRAM_InitTypeDef
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 4


 144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 145:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init Pointer to NORSRAM Initialization structure   
 146:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef* Init)
 149:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** { 
  30              		.loc 1 149 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 149 1 is_stmt 0 view .LVU1
  36 0000 70B4     		push	{r4, r5, r6}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 12
  39              		.cfi_offset 4, -12
  40              		.cfi_offset 5, -8
  41              		.cfi_offset 6, -4
 150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
  42              		.loc 1 150 3 is_stmt 1 view .LVU2
  43              	.LVL1:
 151:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 152:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  44              		.loc 1 153 3 view .LVU3
 154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Init->NSBank));
  45              		.loc 1 154 3 view .LVU4
 155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MUX(Init->DataAddressMux));
  46              		.loc 1 155 3 view .LVU5
 156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MEMORY(Init->MemoryType));
  47              		.loc 1 156 3 view .LVU6
 157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
  48              		.loc 1 157 3 view .LVU7
 158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_BURSTMODE(Init->BurstAccessMode));
  49              		.loc 1 158 3 view .LVU8
 159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(Init->WaitSignalPolarity));
  50              		.loc 1 159 3 view .LVU9
 160:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
  51              		.loc 1 160 3 view .LVU10
 161:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(Init->WriteOperation));
  52              		.loc 1 161 3 view .LVU11
 162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(Init->WaitSignal));
  53              		.loc 1 162 3 view .LVU12
 163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(Init->ExtendedMode));
  54              		.loc 1 163 3 view .LVU13
 164:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(Init->AsynchronousWait));
  55              		.loc 1 164 3 view .LVU14
 165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(Init->WriteBurst));
  56              		.loc 1 165 3 view .LVU15
 166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock)); 
  57              		.loc 1 166 3 view .LVU16
 167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  58              		.loc 1 167 3 view .LVU17
 168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  59              		.loc 1 168 3 view .LVU18
 169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 170:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the BTCR register value */
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 5


 171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->BTCR[Init->NSBank];
  60              		.loc 1 171 3 view .LVU19
  61              		.loc 1 171 27 is_stmt 0 view .LVU20
  62 0002 0C68     		ldr	r4, [r1]
  63              		.loc 1 171 8 view .LVU21
  64 0004 50F82430 		ldr	r3, [r0, r4, lsl #2]
  65              	.LVL2:
 172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
 174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
 175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_BCR1_MBKEN     | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
  66              		.loc 1 175 3 is_stmt 1 view .LVU22
  67              		.loc 1 175 8 is_stmt 0 view .LVU23
  68 0008 1C4E     		ldr	r6, .L8
  69 000a 1E40     		ands	r6, r6, r3
  70              	.LVL3:
 176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_MWID      | FMC_BCR1_FACCEN   | FMC_BCR1_BURSTEN  | \
 177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_WAITPOL   | FMC_BCR1_CPSIZE    | FMC_BCR1_WAITCFG  | \
 178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
 179:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_ASYNCWAIT | FMC_BCR1_CBURSTRW | FMC_BCR1_CCLKEN | FMC_BCR1_WFDIS));
 180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set NORSRAM device control parameters */
 182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Init->DataAddressMux       |\
  71              		.loc 1 182 3 is_stmt 1 view .LVU24
  72              		.loc 1 182 26 is_stmt 0 view .LVU25
  73 000c 4A68     		ldr	r2, [r1, #4]
 183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
  74              		.loc 1 183 25 view .LVU26
  75 000e 8D68     		ldr	r5, [r1, #8]
 182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
  76              		.loc 1 182 49 view .LVU27
  77 0010 42EA0503 		orr	r3, r2, r5
 184:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryDataWidth      |\
  78              		.loc 1 184 25 view .LVU28
  79 0014 CA68     		ldr	r2, [r1, #12]
 183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
  80              		.loc 1 183 48 view .LVU29
  81 0016 1343     		orrs	r3, r3, r2
 185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->BurstAccessMode      |\
  82              		.loc 1 185 25 view .LVU30
  83 0018 0A69     		ldr	r2, [r1, #16]
 184:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryDataWidth      |\
  84              		.loc 1 184 48 view .LVU31
  85 001a 1343     		orrs	r3, r3, r2
 186:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalPolarity   |\
  86              		.loc 1 186 25 view .LVU32
  87 001c 4A69     		ldr	r2, [r1, #20]
 185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->BurstAccessMode      |\
  88              		.loc 1 185 48 view .LVU33
  89 001e 1343     		orrs	r3, r3, r2
 187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalActive     |\
  90              		.loc 1 187 25 view .LVU34
  91 0020 8A69     		ldr	r2, [r1, #24]
 186:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalPolarity   |\
  92              		.loc 1 186 48 view .LVU35
  93 0022 1343     		orrs	r3, r3, r2
 188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteOperation       |\
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 6


  94              		.loc 1 188 25 view .LVU36
  95 0024 CA69     		ldr	r2, [r1, #28]
 187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalActive     |\
  96              		.loc 1 187 48 view .LVU37
  97 0026 1343     		orrs	r3, r3, r2
 189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignal           |\
  98              		.loc 1 189 25 view .LVU38
  99 0028 0A6A     		ldr	r2, [r1, #32]
 188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteOperation       |\
 100              		.loc 1 188 48 view .LVU39
 101 002a 1343     		orrs	r3, r3, r2
 190:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ExtendedMode         |\
 102              		.loc 1 190 25 view .LVU40
 103 002c 4A6A     		ldr	r2, [r1, #36]
 189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignal           |\
 104              		.loc 1 189 48 view .LVU41
 105 002e 1343     		orrs	r3, r3, r2
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->AsynchronousWait     |\
 106              		.loc 1 191 25 view .LVU42
 107 0030 8A6A     		ldr	r2, [r1, #40]
 190:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ExtendedMode         |\
 108              		.loc 1 190 48 view .LVU43
 109 0032 1343     		orrs	r3, r3, r2
 192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteBurst           |\
 110              		.loc 1 192 25 view .LVU44
 111 0034 CA6A     		ldr	r2, [r1, #44]
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->AsynchronousWait     |\
 112              		.loc 1 191 48 view .LVU45
 113 0036 1343     		orrs	r3, r3, r2
 193:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ContinuousClock      |\
 114              		.loc 1 193 25 view .LVU46
 115 0038 0A6B     		ldr	r2, [r1, #48]
 192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteBurst           |\
 116              		.loc 1 192 48 view .LVU47
 117 003a 1343     		orrs	r3, r3, r2
 194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->PageSize             |\
 118              		.loc 1 194 25 view .LVU48
 119 003c 8A6B     		ldr	r2, [r1, #56]
 193:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ContinuousClock      |\
 120              		.loc 1 193 48 view .LVU49
 121 003e 1343     		orrs	r3, r3, r2
 195:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteFifo);
 122              		.loc 1 195 25 view .LVU50
 123 0040 4A6B     		ldr	r2, [r1, #52]
 194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->PageSize             |\
 124              		.loc 1 194 48 view .LVU51
 125 0042 1343     		orrs	r3, r3, r2
 182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
 126              		.loc 1 182 8 view .LVU52
 127 0044 3343     		orrs	r3, r3, r6
 128              	.LVL4:
 196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     
 197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 129              		.loc 1 197 3 is_stmt 1 view .LVU53
 130              		.loc 1 197 5 is_stmt 0 view .LVU54
 131 0046 082D     		cmp	r5, #8
 132 0048 0ED0     		beq	.L6
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 7


 133              	.L2:
 198:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr |= (uint32_t)FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 201:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 202:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Init->NSBank] = tmpr;
 134              		.loc 1 202 3 is_stmt 1 view .LVU55
 135              		.loc 1 202 30 is_stmt 0 view .LVU56
 136 004a 40F82430 		str	r3, [r0, r4, lsl #2]
 203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 204:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
 205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BAN
 137              		.loc 1 205 3 is_stmt 1 view .LVU57
 138              		.loc 1 205 11 is_stmt 0 view .LVU58
 139 004e 0B6B     		ldr	r3, [r1, #48]
 140              	.LVL5:
 141              		.loc 1 205 5 view .LVU59
 142 0050 B3F5801F 		cmp	r3, #1048576
 143 0054 0BD0     		beq	.L7
 144              	.LVL6:
 145              	.L3:
 206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   { 
 207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Init->NSBank != FMC_NORSRAM_BANK1)
 146              		.loc 1 209 3 is_stmt 1 view .LVU60
 147              		.loc 1 209 10 is_stmt 0 view .LVU61
 148 0056 0B68     		ldr	r3, [r1]
 149              		.loc 1 209 5 view .LVU62
 150 0058 1BB1     		cbz	r3, .L4
 210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);              
 151              		.loc 1 211 5 is_stmt 1 view .LVU63
 152              		.loc 1 211 37 is_stmt 0 view .LVU64
 153 005a 0368     		ldr	r3, [r0]
 154              		.loc 1 211 55 view .LVU65
 155 005c 4A6B     		ldr	r2, [r1, #52]
 156              		.loc 1 211 37 view .LVU66
 157 005e 1343     		orrs	r3, r3, r2
 158 0060 0360     		str	r3, [r0]
 159              	.L4:
 212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 160              		.loc 1 214 3 is_stmt 1 view .LVU67
 215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 161              		.loc 1 215 1 is_stmt 0 view .LVU68
 162 0062 0020     		movs	r0, #0
 163              	.LVL7:
 164              		.loc 1 215 1 view .LVU69
 165 0064 70BC     		pop	{r4, r5, r6}
 166              	.LCFI1:
 167              		.cfi_remember_state
 168              		.cfi_restore 6
 169              		.cfi_restore 5
 170              		.cfi_restore 4
 171              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 8


 172 0066 7047     		bx	lr
 173              	.LVL8:
 174              	.L6:
 175              	.LCFI2:
 176              		.cfi_restore_state
 199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 177              		.loc 1 199 5 is_stmt 1 view .LVU70
 199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 178              		.loc 1 199 10 is_stmt 0 view .LVU71
 179 0068 43F04003 		orr	r3, r3, #64
 180              	.LVL9:
 199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 181              		.loc 1 199 10 view .LVU72
 182 006c EDE7     		b	.L2
 183              	.LVL10:
 184              	.L7:
 205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   { 
 185              		.loc 1 205 73 discriminator 1 view .LVU73
 186 006e 0A68     		ldr	r2, [r1]
 205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   { 
 187              		.loc 1 205 65 discriminator 1 view .LVU74
 188 0070 002A     		cmp	r2, #0
 189 0072 F0D0     		beq	.L3
 207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 190              		.loc 1 207 5 is_stmt 1 view .LVU75
 207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 191              		.loc 1 207 37 is_stmt 0 view .LVU76
 192 0074 0268     		ldr	r2, [r0]
 193 0076 1343     		orrs	r3, r3, r2
 194 0078 0360     		str	r3, [r0]
 195              	.LVL11:
 207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 196              		.loc 1 207 37 view .LVU77
 197 007a ECE7     		b	.L3
 198              	.L9:
 199              		.align	2
 200              	.L8:
 201 007c 8004C0FF 		.word	-4193152
 202              		.cfi_endproc
 203              	.LFE138:
 205              		.section	.text.FMC_NORSRAM_DeInit,"ax",%progbits
 206              		.align	1
 207              		.global	FMC_NORSRAM_DeInit
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 211              		.fpu fpv5-sp-d16
 213              	FMC_NORSRAM_DeInit:
 214              	.LVL12:
 215              	.LFB139:
 216:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 219:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitialize the FMC_NORSRAM peripheral 
 220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 221:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  ExDevice Pointer to NORSRAM extended mode device instance  
 222:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number  
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 9


 223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 224:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExD
 226:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 216              		.loc 1 226 1 is_stmt 1 view -0
 217              		.cfi_startproc
 218              		@ args = 0, pretend = 0, frame = 0
 219              		@ frame_needed = 0, uses_anonymous_args = 0
 220              		@ link register save eliminated.
 221              		.loc 1 226 1 is_stmt 0 view .LVU79
 222 0000 10B4     		push	{r4}
 223              	.LCFI3:
 224              		.cfi_def_cfa_offset 4
 225              		.cfi_offset 4, -4
 227:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 226              		.loc 1 228 3 is_stmt 1 view .LVU80
 229:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
 227              		.loc 1 229 3 view .LVU81
 230:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 228              		.loc 1 230 3 view .LVU82
 231:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 232:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable the FMC_NORSRAM device */
 233:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Bank);
 229              		.loc 1 233 3 view .LVU83
 230 0002 50F82230 		ldr	r3, [r0, r2, lsl #2]
 231 0006 23F00103 		bic	r3, r3, #1
 232 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 234:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 235:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* De-initialize the FMC_NORSRAM device */
 236:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK1 */
 237:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Bank == FMC_NORSRAM_BANK1)
 233              		.loc 1 237 3 view .LVU84
 234              		.loc 1 237 5 is_stmt 0 view .LVU85
 235 000e 72B9     		cbnz	r2, .L11
 238:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 239:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030DB;    
 236              		.loc 1 239 5 is_stmt 1 view .LVU86
 237              		.loc 1 239 24 is_stmt 0 view .LVU87
 238 0010 43F2DB03 		movw	r3, #12507
 239 0014 40F82230 		str	r3, [r0, r2, lsl #2]
 240              	.L12:
 240:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
 242:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
 243:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {   
 244:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030D2; 
 245:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 246:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 247:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank + 1] = 0x0FFFFFFF;
 241              		.loc 1 247 3 is_stmt 1 view .LVU88
 242              		.loc 1 247 21 is_stmt 0 view .LVU89
 243 0018 541C     		adds	r4, r2, #1
 244              		.loc 1 247 26 view .LVU90
 245 001a 6FF07043 		mvn	r3, #-268435456
 246 001e 40F82430 		str	r3, [r0, r4, lsl #2]
 248:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ExDevice->BWTR[Bank]   = 0x0FFFFFFF;
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 10


 247              		.loc 1 248 3 is_stmt 1 view .LVU91
 248              		.loc 1 248 26 is_stmt 0 view .LVU92
 249 0022 41F82230 		str	r3, [r1, r2, lsl #2]
 249:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****    
 250:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 250              		.loc 1 250 3 is_stmt 1 view .LVU93
 251:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 251              		.loc 1 251 1 is_stmt 0 view .LVU94
 252 0026 0020     		movs	r0, #0
 253              	.LVL13:
 254              		.loc 1 251 1 view .LVU95
 255 0028 5DF8044B 		ldr	r4, [sp], #4
 256              	.LCFI4:
 257              		.cfi_remember_state
 258              		.cfi_restore 4
 259              		.cfi_def_cfa_offset 0
 260 002c 7047     		bx	lr
 261              	.LVL14:
 262              	.L11:
 263              	.LCFI5:
 264              		.cfi_restore_state
 244:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 265              		.loc 1 244 5 is_stmt 1 view .LVU96
 244:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 266              		.loc 1 244 24 is_stmt 0 view .LVU97
 267 002e 43F2D203 		movw	r3, #12498
 268 0032 40F82230 		str	r3, [r0, r2, lsl #2]
 269 0036 EFE7     		b	.L12
 270              		.cfi_endproc
 271              	.LFE139:
 273              		.section	.text.FMC_NORSRAM_Timing_Init,"ax",%progbits
 274              		.align	1
 275              		.global	FMC_NORSRAM_Timing_Init
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
 279              		.fpu fpv5-sp-d16
 281              	FMC_NORSRAM_Timing_Init:
 282              	.LVL15:
 283              	.LFB140:
 252:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 254:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Timing according to the specified
 256:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 257:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 258:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 259:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number  
 260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 261:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *T
 263:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 284              		.loc 1 263 1 is_stmt 1 view -0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 0
 287              		@ frame_needed = 0, uses_anonymous_args = 0
 288              		@ link register save eliminated.
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 11


 289              		.loc 1 263 1 is_stmt 0 view .LVU99
 290 0000 30B4     		push	{r4, r5}
 291              	.LCFI6:
 292              		.cfi_def_cfa_offset 8
 293              		.cfi_offset 4, -8
 294              		.cfi_offset 5, -4
 264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
 295              		.loc 1 264 3 is_stmt 1 view .LVU100
 296              	.LVL16:
 265:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 266:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 297              		.loc 1 267 3 view .LVU101
 268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 298              		.loc 1 268 3 view .LVU102
 269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 299              		.loc 1 269 3 view .LVU103
 270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 300              		.loc 1 270 3 view .LVU104
 271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 301              		.loc 1 271 3 view .LVU105
 272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 302              		.loc 1 272 3 view .LVU106
 273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 303              		.loc 1 273 3 view .LVU107
 274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 304              		.loc 1 274 3 view .LVU108
 275:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 305              		.loc 1 275 3 view .LVU109
 276:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the BTCR register value */
 278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->BTCR[Bank + 1];
 306              		.loc 1 278 3 view .LVU110
 307              		.loc 1 278 28 is_stmt 0 view .LVU111
 308 0002 0132     		adds	r2, r2, #1
 309              	.LVL17:
 310              		.loc 1 278 8 view .LVU112
 311 0004 50F82240 		ldr	r4, [r0, r2, lsl #2]
 312              	.LVL18:
 279:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 280:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
 281:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_BTR1_ADDSET  | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | \
 313              		.loc 1 281 3 is_stmt 1 view .LVU113
 314              		.loc 1 281 8 is_stmt 0 view .LVU114
 315 0008 04F04044 		and	r4, r4, #-1073741824
 316              	.LVL19:
 282:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | \
 283:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BTR1_ACCMOD));
 284:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set FMC_NORSRAM device timing parameters */  
 286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 317              		.loc 1 286 3 is_stmt 1 view .LVU115
 318              		.loc 1 286 28 is_stmt 0 view .LVU116
 319 000c 0B68     		ldr	r3, [r1]
 287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 320              		.loc 1 287 28 view .LVU117
 321 000e 4D68     		ldr	r5, [r1, #4]
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 12


 286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 322              		.loc 1 286 64 view .LVU118
 323 0010 43EA0513 		orr	r3, r3, r5, lsl #4
 288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->DataSetupTime) << 8)            |\
 324              		.loc 1 288 28 view .LVU119
 325 0014 8D68     		ldr	r5, [r1, #8]
 287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 326              		.loc 1 287 62 view .LVU120
 327 0016 43EA0523 		orr	r3, r3, r5, lsl #8
 289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->BusTurnAroundDuration) << 16)   |\
 328              		.loc 1 289 28 view .LVU121
 329 001a CD68     		ldr	r5, [r1, #12]
 288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->DataSetupTime) << 8)            |\
 330              		.loc 1 288 62 view .LVU122
 331 001c 43EA0543 		orr	r3, r3, r5, lsl #16
 290:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    (((Timing->CLKDivision)-1) << 20)         |\
 332              		.loc 1 290 29 view .LVU123
 333 0020 0D69     		ldr	r5, [r1, #16]
 334              		.loc 1 290 43 view .LVU124
 335 0022 013D     		subs	r5, r5, #1
 289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->BusTurnAroundDuration) << 16)   |\
 336              		.loc 1 289 62 view .LVU125
 337 0024 43EA0553 		orr	r3, r3, r5, lsl #20
 291:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    (((Timing->DataLatency)-2) << 24)         |\
 338              		.loc 1 291 29 view .LVU126
 339 0028 4D69     		ldr	r5, [r1, #20]
 340              		.loc 1 291 43 view .LVU127
 341 002a 023D     		subs	r5, r5, #2
 290:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    (((Timing->CLKDivision)-1) << 20)         |\
 342              		.loc 1 290 62 view .LVU128
 343 002c 43EA0563 		orr	r3, r3, r5, lsl #24
 292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Timing->AccessMode)
 344              		.loc 1 292 28 view .LVU129
 345 0030 8D69     		ldr	r5, [r1, #24]
 286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 346              		.loc 1 286 11 view .LVU130
 347 0032 2B43     		orrs	r3, r3, r5
 286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 348              		.loc 1 286 8 view .LVU131
 349 0034 2343     		orrs	r3, r3, r4
 350              	.LVL20:
 293:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     );
 294:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 295:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank + 1] = tmpr;
 351              		.loc 1 295 3 is_stmt 1 view .LVU132
 352              		.loc 1 295 26 is_stmt 0 view .LVU133
 353 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 296:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 297:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
 298:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 354              		.loc 1 298 3 is_stmt 1 view .LVU134
 355              		.loc 1 298 6 is_stmt 0 view .LVU135
 356 003a 0368     		ldr	r3, [r0]
 357              	.LVL21:
 358              		.loc 1 298 5 view .LVU136
 359 003c 13F4801F 		tst	r3, #1048576
 360 0040 07D0     		beq	.L15
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 13


 299:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 300:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1] & ~(((uint32_t)0x0F) << 20)); 
 361              		.loc 1 300 5 is_stmt 1 view .LVU137
 362              		.loc 1 300 35 is_stmt 0 view .LVU138
 363 0042 4368     		ldr	r3, [r0, #4]
 364              		.loc 1 300 10 view .LVU139
 365 0044 23F47003 		bic	r3, r3, #15728640
 366              	.LVL22:
 301:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr |= (uint32_t)(((Timing->CLKDivision)-1) << 20);
 367              		.loc 1 301 5 is_stmt 1 view .LVU140
 368              		.loc 1 301 32 is_stmt 0 view .LVU141
 369 0048 0A69     		ldr	r2, [r1, #16]
 370              	.LVL23:
 371              		.loc 1 301 46 view .LVU142
 372 004a 013A     		subs	r2, r2, #1
 373              		.loc 1 301 10 view .LVU143
 374 004c 43EA0253 		orr	r3, r3, r2, lsl #20
 375              	.LVL24:
 302:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1 + 1] = tmpr;
 376              		.loc 1 302 5 is_stmt 1 view .LVU144
 377              		.loc 1 302 41 is_stmt 0 view .LVU145
 378 0050 4360     		str	r3, [r0, #4]
 379              	.LVL25:
 380              	.L15:
 303:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }  
 304:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 305:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;   
 381              		.loc 1 305 3 is_stmt 1 view .LVU146
 306:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 382              		.loc 1 306 1 is_stmt 0 view .LVU147
 383 0052 0020     		movs	r0, #0
 384              	.LVL26:
 385              		.loc 1 306 1 view .LVU148
 386 0054 30BC     		pop	{r4, r5}
 387              	.LCFI7:
 388              		.cfi_restore 5
 389              		.cfi_restore 4
 390              		.cfi_def_cfa_offset 0
 391 0056 7047     		bx	lr
 392              		.cfi_endproc
 393              	.LFE140:
 395              		.section	.text.FMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 396              		.align	1
 397              		.global	FMC_NORSRAM_Extended_Timing_Init
 398              		.syntax unified
 399              		.thumb
 400              		.thumb_func
 401              		.fpu fpv5-sp-d16
 403              	FMC_NORSRAM_Extended_Timing_Init:
 404              	.LVL27:
 405              	.LFB141:
 307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 308:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 309:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Extended mode Timing according to the specified
 310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 311:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 14


 313:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number  
 314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 315:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSR
 317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {  
 406              		.loc 1 317 1 is_stmt 1 view -0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 0
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 410              		@ link register save eliminated.
 318:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
 411              		.loc 1 318 3 view .LVU150
 319:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 320:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 321:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
 412              		.loc 1 321 3 view .LVU151
 322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 323:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 324:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 413              		.loc 1 324 3 view .LVU152
 414              		.loc 1 324 5 is_stmt 0 view .LVU153
 415 0000 B3F5804F 		cmp	r3, #16384
 416 0004 05D0     		beq	.L24
 325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 326:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Check the parameters */
 327:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(Device));  
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 332:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 333:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 334:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 335:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));  
 336:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 337:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Get the BWTR register value */
 338:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr = Device->BWTR[Bank];
 339:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 340:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
 341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 342:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                          FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 343:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 345:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->DataSetupTime) << 8)            |\
 347:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->BusTurnAroundDuration) << 16)   |\
 348:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       (Timing->AccessMode));
 349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BWTR[Bank] = tmpr;
 351:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 352:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
 353:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 354:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFF;
 417              		.loc 1 354 5 is_stmt 1 view .LVU154
 418              		.loc 1 354 24 is_stmt 0 view .LVU155
 419 0006 6FF07043 		mvn	r3, #-268435456
 420              	.LVL28:
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 15


 421              		.loc 1 354 24 view .LVU156
 422 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 355:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }   
 356:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 357:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 423              		.loc 1 357 3 is_stmt 1 view .LVU157
 358:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 424              		.loc 1 358 1 is_stmt 0 view .LVU158
 425 000e 0020     		movs	r0, #0
 426              	.LVL29:
 427              		.loc 1 358 1 view .LVU159
 428 0010 7047     		bx	lr
 429              	.LVL30:
 430              	.L24:
 317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
 431              		.loc 1 317 1 view .LVU160
 432 0012 30B4     		push	{r4, r5}
 433              	.LCFI8:
 434              		.cfi_def_cfa_offset 8
 435              		.cfi_offset 4, -8
 436              		.cfi_offset 5, -4
 327:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 437              		.loc 1 327 5 is_stmt 1 view .LVU161
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 438              		.loc 1 328 5 view .LVU162
 329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 439              		.loc 1 329 5 view .LVU163
 330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 440              		.loc 1 330 5 view .LVU164
 331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 441              		.loc 1 331 5 view .LVU165
 332:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 442              		.loc 1 332 5 view .LVU166
 333:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 443              		.loc 1 333 5 view .LVU167
 334:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));  
 444              		.loc 1 334 5 view .LVU168
 335:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 445              		.loc 1 335 5 view .LVU169
 338:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 446              		.loc 1 338 5 view .LVU170
 338:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 447              		.loc 1 338 10 is_stmt 0 view .LVU171
 448 0014 50F82230 		ldr	r3, [r0, r2, lsl #2]
 449              	.LVL31:
 341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                          FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 450              		.loc 1 341 5 is_stmt 1 view .LVU172
 341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                          FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 451              		.loc 1 341 10 is_stmt 0 view .LVU173
 452 0018 094C     		ldr	r4, .L25
 453 001a 1C40     		ands	r4, r4, r3
 454              	.LVL32:
 344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 455              		.loc 1 344 5 is_stmt 1 view .LVU174
 344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 456              		.loc 1 344 30 is_stmt 0 view .LVU175
 457 001c 0B68     		ldr	r3, [r1]
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 16


 345:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->DataSetupTime) << 8)            |\
 458              		.loc 1 345 31 view .LVU176
 459 001e 4D68     		ldr	r5, [r1, #4]
 344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 460              		.loc 1 344 65 view .LVU177
 461 0020 43EA0513 		orr	r3, r3, r5, lsl #4
 346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->BusTurnAroundDuration) << 16)   |\
 462              		.loc 1 346 31 view .LVU178
 463 0024 8D68     		ldr	r5, [r1, #8]
 345:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->DataSetupTime) << 8)            |\
 464              		.loc 1 345 65 view .LVU179
 465 0026 43EA0523 		orr	r3, r3, r5, lsl #8
 347:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       (Timing->AccessMode));
 466              		.loc 1 347 31 view .LVU180
 467 002a CD68     		ldr	r5, [r1, #12]
 346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->BusTurnAroundDuration) << 16)   |\
 468              		.loc 1 346 65 view .LVU181
 469 002c 43EA0543 		orr	r3, r3, r5, lsl #16
 348:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 470              		.loc 1 348 30 view .LVU182
 471 0030 8969     		ldr	r1, [r1, #24]
 472              	.LVL33:
 347:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       (Timing->AccessMode));
 473              		.loc 1 347 65 view .LVU183
 474 0032 0B43     		orrs	r3, r3, r1
 344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 475              		.loc 1 344 10 view .LVU184
 476 0034 2343     		orrs	r3, r3, r4
 477              	.LVL34:
 350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 478              		.loc 1 350 5 is_stmt 1 view .LVU185
 350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 479              		.loc 1 350 24 is_stmt 0 view .LVU186
 480 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 357:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 481              		.loc 1 357 3 is_stmt 1 view .LVU187
 482              		.loc 1 358 1 is_stmt 0 view .LVU188
 483 003a 0020     		movs	r0, #0
 484              	.LVL35:
 485              		.loc 1 358 1 view .LVU189
 486 003c 30BC     		pop	{r4, r5}
 487              	.LCFI9:
 488              		.cfi_restore 5
 489              		.cfi_restore 4
 490              		.cfi_def_cfa_offset 0
 491 003e 7047     		bx	lr
 492              	.L26:
 493              		.align	2
 494              	.L25:
 495 0040 0000F0CF 		.word	-806354944
 496              		.cfi_endproc
 497              	.LFE141:
 499              		.section	.text.FMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 500              		.align	1
 501              		.global	FMC_NORSRAM_WriteOperation_Enable
 502              		.syntax unified
 503              		.thumb
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 17


 504              		.thumb_func
 505              		.fpu fpv5-sp-d16
 507              	FMC_NORSRAM_WriteOperation_Enable:
 508              	.LVL36:
 509              	.LFB142:
 359:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 360:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 361:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 363:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_NORSRAM_Private_Functions_Group2
 364:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *  @brief   management functions 
 365:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *
 366:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim   
 367:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 368:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ##### FMC_NORSRAM Control functions #####
 369:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================  
 370:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 371:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC NORSRAM interface.
 373:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 374:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 375:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 377:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 379:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NORSRAM write operation.
 380:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 381:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number   
 382:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 384:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 385:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 510              		.loc 1 385 1 is_stmt 1 view -0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 387:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 515              		.loc 1 387 3 view .LVU191
 388:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 516              		.loc 1 388 3 view .LVU192
 389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 390:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable write operation */
 391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank] |= FMC_WRITE_OPERATION_ENABLE; 
 517              		.loc 1 391 3 view .LVU193
 518              		.loc 1 391 22 is_stmt 0 view .LVU194
 519 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 520 0004 43F48053 		orr	r3, r3, #4096
 521 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 392:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 522              		.loc 1 393 3 is_stmt 1 view .LVU195
 394:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 523              		.loc 1 394 1 is_stmt 0 view .LVU196
 524 000c 0020     		movs	r0, #0
 525              	.LVL37:
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 18


 526              		.loc 1 394 1 view .LVU197
 527 000e 7047     		bx	lr
 528              		.cfi_endproc
 529              	.LFE142:
 531              		.section	.text.FMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 532              		.align	1
 533              		.global	FMC_NORSRAM_WriteOperation_Disable
 534              		.syntax unified
 535              		.thumb
 536              		.thumb_func
 537              		.fpu fpv5-sp-d16
 539              	FMC_NORSRAM_WriteOperation_Disable:
 540              	.LVL38:
 541              	.LFB143:
 395:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 397:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NORSRAM write operation.
 398:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 399:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number   
 400:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 401:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 402:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 403:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** { 
 542              		.loc 1 403 1 is_stmt 1 view -0
 543              		.cfi_startproc
 544              		@ args = 0, pretend = 0, frame = 0
 545              		@ frame_needed = 0, uses_anonymous_args = 0
 546              		@ link register save eliminated.
 404:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 405:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 547              		.loc 1 405 3 view .LVU199
 406:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 548              		.loc 1 406 3 view .LVU200
 407:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable write operation */
 409:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank] &= ~FMC_WRITE_OPERATION_ENABLE; 
 549              		.loc 1 409 3 view .LVU201
 550              		.loc 1 409 22 is_stmt 0 view .LVU202
 551 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 552 0004 23F48053 		bic	r3, r3, #4096
 553 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 410:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 411:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 554              		.loc 1 411 3 is_stmt 1 view .LVU203
 412:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 555              		.loc 1 412 1 is_stmt 0 view .LVU204
 556 000c 0020     		movs	r0, #0
 557              	.LVL39:
 558              		.loc 1 412 1 view .LVU205
 559 000e 7047     		bx	lr
 560              		.cfi_endproc
 561              	.LFE143:
 563              		.section	.text.FMC_NAND_Init,"ax",%progbits
 564              		.align	1
 565              		.global	FMC_NAND_Init
 566              		.syntax unified
 567              		.thumb
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 19


 568              		.thumb_func
 569              		.fpu fpv5-sp-d16
 571              	FMC_NAND_Init:
 572              	.LVL40:
 573              	.LFB144:
 413:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 414:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 415:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 417:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 418:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 419:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 420:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 421:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 422:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NAND FMC Low Layer NAND Exported Functions
 423:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    NAND Controller functions 
 424:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 425:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim 
 426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 427:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     ##### How to use NAND device driver #####
 428:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 429:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 430:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NAND banks in order
 431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the NAND external devices.
 432:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 433:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank reset using the function FMC_NAND_DeInit() 
 434:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank control configuration using the function FMC_NAND_Init()
 435:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank common space timing configuration using the function 
 436:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_CommonSpace_Timing_Init()
 437:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank attribute space timing configuration using the function 
 438:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_AttributeSpace_Timing_Init()
 439:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank enable/disable ECC correction feature using the functions
 440:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_ECC_Enable()/FMC_NAND_ECC_Disable()
 441:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank get ECC correction code using the function FMC_NAND_GetECC()    
 442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 443:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 444:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 445:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 446:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 447:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_NAND_Exported_Functions_Group1 Initialization and de-initialization functions
 448:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *  @brief    Initialization and Configuration functions 
 449:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *
 450:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim    
 451:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 452:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 453:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 454:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]  
 455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NAND interface
 457:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC NAND interface 
 458:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 459:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         
 460:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 462:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 464:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 20


 465:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND device according to the specified
 466:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_NAND_HandleTypeDef
 467:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init Pointer to NAND Initialization structure
 469:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 470:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)
 472:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 574              		.loc 1 472 1 is_stmt 1 view -0
 575              		.cfi_startproc
 576              		@ args = 0, pretend = 0, frame = 0
 577              		@ frame_needed = 0, uses_anonymous_args = 0
 578              		@ link register save eliminated.
 579              		.loc 1 472 1 is_stmt 0 view .LVU207
 580 0000 10B4     		push	{r4}
 581              	.LCFI10:
 582              		.cfi_def_cfa_offset 4
 583              		.cfi_offset 4, -4
 473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr  = 0; 
 584              		.loc 1 473 3 is_stmt 1 view .LVU208
 585              	.LVL41:
 474:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 475:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 476:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 586              		.loc 1 476 3 view .LVU209
 477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Init->NandBank));
 587              		.loc 1 477 3 view .LVU210
 478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
 588              		.loc 1 478 3 view .LVU211
 479:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 589              		.loc 1 479 3 view .LVU212
 480:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
 590              		.loc 1 480 3 view .LVU213
 481:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
 591              		.loc 1 481 3 view .LVU214
 482:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
 592              		.loc 1 482 3 view .LVU215
 483:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));   
 593              		.loc 1 483 3 view .LVU216
 484:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 485:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the NAND bank 3 register value */
 486:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->PCR;
 594              		.loc 1 486 3 view .LVU217
 595              		.loc 1 486 8 is_stmt 0 view .LVU218
 596 0002 0368     		ldr	r3, [r0]
 597              	.LVL42:
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 488:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
 489:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PCR_PWAITEN  | FMC_PCR_PBKEN | FMC_PCR_PTYP | \
 598              		.loc 1 489 3 is_stmt 1 view .LVU219
 599              		.loc 1 489 8 is_stmt 0 view .LVU220
 600 0004 0B4A     		ldr	r2, .L31
 601 0006 1A40     		ands	r2, r2, r3
 602              	.LVL43:
 490:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PCR_PWID | FMC_PCR_ECCEN | FMC_PCR_TCLR | \
 491:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PCR_TAR | FMC_PCR_ECCPS));  
 492:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set NAND device control parameters */
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 21


 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Init->Waitfeature                |\
 603              		.loc 1 493 3 is_stmt 1 view .LVU221
 604              		.loc 1 493 26 is_stmt 0 view .LVU222
 605 0008 4B68     		ldr	r3, [r1, #4]
 494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       FMC_PCR_MEMORY_TYPE_NAND         |\
 495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->MemoryDataWidth            |\
 606              		.loc 1 495 27 view .LVU223
 607 000a 8C68     		ldr	r4, [r1, #8]
 494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       FMC_PCR_MEMORY_TYPE_NAND         |\
 608              		.loc 1 494 56 view .LVU224
 609 000c 2343     		orrs	r3, r3, r4
 496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->EccComputation             |\
 610              		.loc 1 496 27 view .LVU225
 611 000e CC68     		ldr	r4, [r1, #12]
 495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->EccComputation             |\
 612              		.loc 1 495 56 view .LVU226
 613 0010 2343     		orrs	r3, r3, r4
 497:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->ECCPageSize                |\
 614              		.loc 1 497 27 view .LVU227
 615 0012 0C69     		ldr	r4, [r1, #16]
 496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->EccComputation             |\
 616              		.loc 1 496 56 view .LVU228
 617 0014 2343     		orrs	r3, r3, r4
 498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Init->TCLRSetupTime) << 9)     |\
 618              		.loc 1 498 29 view .LVU229
 619 0016 4C69     		ldr	r4, [r1, #20]
 497:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->ECCPageSize                |\
 620              		.loc 1 497 56 view .LVU230
 621 0018 43EA4423 		orr	r3, r3, r4, lsl #9
 499:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Init->TARSetupTime) << 13));   
 622              		.loc 1 499 29 view .LVU231
 623 001c 8969     		ldr	r1, [r1, #24]
 624              	.LVL44:
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       FMC_PCR_MEMORY_TYPE_NAND         |\
 625              		.loc 1 493 11 view .LVU232
 626 001e 43EA4133 		orr	r3, r3, r1, lsl #13
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       FMC_PCR_MEMORY_TYPE_NAND         |\
 627              		.loc 1 493 8 view .LVU233
 628 0022 1343     		orrs	r3, r3, r2
 629 0024 43F00803 		orr	r3, r3, #8
 630              	.LVL45:
 500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR  = tmpr;
 631              		.loc 1 502 5 is_stmt 1 view .LVU234
 632              		.loc 1 502 18 is_stmt 0 view .LVU235
 633 0028 0360     		str	r3, [r0]
 503:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 634              		.loc 1 504 3 is_stmt 1 view .LVU236
 505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 506:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 635              		.loc 1 506 1 is_stmt 0 view .LVU237
 636 002a 0020     		movs	r0, #0
 637              	.LVL46:
 638              		.loc 1 506 1 view .LVU238
 639 002c 5DF8044B 		ldr	r4, [sp], #4
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 22


 640              	.LCFI11:
 641              		.cfi_restore 4
 642              		.cfi_def_cfa_offset 0
 643 0030 7047     		bx	lr
 644              	.L32:
 645 0032 00BF     		.align	2
 646              	.L31:
 647 0034 8101F0FF 		.word	-1048191
 648              		.cfi_endproc
 649              	.LFE144:
 651              		.section	.text.FMC_NAND_CommonSpace_Timing_Init,"ax",%progbits
 652              		.align	1
 653              		.global	FMC_NAND_CommonSpace_Timing_Init
 654              		.syntax unified
 655              		.thumb
 656              		.thumb_func
 657              		.fpu fpv5-sp-d16
 659              	FMC_NAND_CommonSpace_Timing_Init:
 660              	.LVL47:
 661              	.LFB145:
 507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 508:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Common space Timing according to the specified
 510:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 511:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 512:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 513:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number   
 514:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 515:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 516:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTyp
 517:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 662              		.loc 1 517 1 is_stmt 1 view -0
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 0
 665              		@ frame_needed = 0, uses_anonymous_args = 0
 666              		@ link register save eliminated.
 518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;  
 667              		.loc 1 518 3 view .LVU240
 519:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 520:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 521:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 668              		.loc 1 521 3 view .LVU241
 522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 669              		.loc 1 522 3 view .LVU242
 523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 670              		.loc 1 523 3 view .LVU243
 524:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 671              		.loc 1 524 3 view .LVU244
 525:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 672              		.loc 1 525 3 view .LVU245
 526:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 673              		.loc 1 526 3 view .LVU246
 527:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 528:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the NAND bank 3 register value */
 529:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->PMEM;
 674              		.loc 1 529 3 view .LVU247
 675              		.loc 1 529 8 is_stmt 0 view .LVU248
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 23


 676 0000 8368     		ldr	r3, [r0, #8]
 677              	.LVL48:
 530:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 531:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
 532:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PMEM_MEMSET3  | FMC_PMEM_MEMWAIT3 | FMC_PMEM_MEMHOLD3 | \
 678              		.loc 1 532 3 is_stmt 1 view .LVU249
 533:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PMEM_MEMHIZ3)); 
 534:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set FMC_NAND device timing parameters */
 535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                  |\
 679              		.loc 1 535 3 view .LVU250
 680              		.loc 1 535 28 is_stmt 0 view .LVU251
 681 0002 0B68     		ldr	r3, [r1]
 536:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8)     |\
 682              		.loc 1 536 32 view .LVU252
 683 0004 4A68     		ldr	r2, [r1, #4]
 684              	.LVL49:
 535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8)     |\
 685              		.loc 1 535 57 view .LVU253
 686 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 537:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->HoldSetupTime) << 16)    |\
 687              		.loc 1 537 32 view .LVU254
 688 000a 8A68     		ldr	r2, [r1, #8]
 536:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8)     |\
 689              		.loc 1 536 59 view .LVU255
 690 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 538:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->HiZSetupTime) << 24)
 691              		.loc 1 538 32 view .LVU256
 692 0010 CA68     		ldr	r2, [r1, #12]
 537:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->HoldSetupTime) << 16)    |\
 693              		.loc 1 537 59 view .LVU257
 694 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 695              	.LVL50:
 539:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        );
 540:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                             
 541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 542:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PMEM = tmpr;
 696              		.loc 1 542 5 is_stmt 1 view .LVU258
 697              		.loc 1 542 18 is_stmt 0 view .LVU259
 698 0016 8360     		str	r3, [r0, #8]
 543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 544:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 699              		.loc 1 544 3 is_stmt 1 view .LVU260
 545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 700              		.loc 1 545 1 is_stmt 0 view .LVU261
 701 0018 0020     		movs	r0, #0
 702              	.LVL51:
 703              		.loc 1 545 1 view .LVU262
 704 001a 7047     		bx	lr
 705              		.cfi_endproc
 706              	.LFE145:
 708              		.section	.text.FMC_NAND_AttributeSpace_Timing_Init,"ax",%progbits
 709              		.align	1
 710              		.global	FMC_NAND_AttributeSpace_Timing_Init
 711              		.syntax unified
 712              		.thumb
 713              		.thumb_func
 714              		.fpu fpv5-sp-d16
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 24


 716              	FMC_NAND_AttributeSpace_Timing_Init:
 717              	.LVL52:
 718              	.LFB146:
 546:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 547:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 548:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Attribute space Timing according to the specified
 549:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 550:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 551:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 552:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number 
 553:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 555:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_Timing
 556:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 719              		.loc 1 556 1 is_stmt 1 view -0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 0
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 723              		@ link register save eliminated.
 557:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;  
 724              		.loc 1 557 3 view .LVU264
 558:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 559:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 725              		.loc 1 560 3 view .LVU265
 561:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 726              		.loc 1 561 3 view .LVU266
 562:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 727              		.loc 1 562 3 view .LVU267
 563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 728              		.loc 1 563 3 view .LVU268
 564:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 729              		.loc 1 564 3 view .LVU269
 565:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 730              		.loc 1 565 3 view .LVU270
 566:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 567:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the NAND bank 3 register value */
 568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->PATT;
 731              		.loc 1 568 3 view .LVU271
 732              		.loc 1 568 8 is_stmt 0 view .LVU272
 733 0000 C368     		ldr	r3, [r0, #12]
 734              	.LVL53:
 569:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 570:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
 571:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PATT_ATTSET3  | FMC_PATT_ATTWAIT3 | FMC_PATT_ATTHOLD3 | \
 735              		.loc 1 571 3 is_stmt 1 view .LVU273
 572:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PATT_ATTHIZ3));
 573:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set FMC_NAND device timing parameters */
 574:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                  |\
 736              		.loc 1 574 3 view .LVU274
 737              		.loc 1 574 28 is_stmt 0 view .LVU275
 738 0002 0B68     		ldr	r3, [r1]
 575:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8)     |\
 739              		.loc 1 575 28 view .LVU276
 740 0004 4A68     		ldr	r2, [r1, #4]
 741              	.LVL54:
 574:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8)     |\
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 25


 742              		.loc 1 574 57 view .LVU277
 743 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->HoldSetupTime) << 16)    |\
 744              		.loc 1 576 28 view .LVU278
 745 000a 8A68     		ldr	r2, [r1, #8]
 575:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8)     |\
 746              		.loc 1 575 55 view .LVU279
 747 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 577:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->HiZSetupTime) << 24));
 748              		.loc 1 577 28 view .LVU280
 749 0010 CA68     		ldr	r2, [r1, #12]
 576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->HoldSetupTime) << 16)    |\
 750              		.loc 1 576 55 view .LVU281
 751 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 752              	.LVL55:
 578:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        
 579:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 580:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PATT = tmpr;
 753              		.loc 1 580 5 is_stmt 1 view .LVU282
 754              		.loc 1 580 18 is_stmt 0 view .LVU283
 755 0016 C360     		str	r3, [r0, #12]
 581:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 582:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 756              		.loc 1 582 3 is_stmt 1 view .LVU284
 583:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 757              		.loc 1 583 1 is_stmt 0 view .LVU285
 758 0018 0020     		movs	r0, #0
 759              	.LVL56:
 760              		.loc 1 583 1 view .LVU286
 761 001a 7047     		bx	lr
 762              		.cfi_endproc
 763              	.LFE146:
 765              		.section	.text.FMC_NAND_DeInit,"ax",%progbits
 766              		.align	1
 767              		.global	FMC_NAND_DeInit
 768              		.syntax unified
 769              		.thumb
 770              		.thumb_func
 771              		.fpu fpv5-sp-d16
 773              	FMC_NAND_DeInit:
 774              	.LVL57:
 775              	.LFB147:
 584:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 585:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 586:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_NAND device 
 587:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 588:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 589:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 590:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 591:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)
 592:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 776              		.loc 1 592 1 is_stmt 1 view -0
 777              		.cfi_startproc
 778              		@ args = 0, pretend = 0, frame = 0
 779              		@ frame_needed = 0, uses_anonymous_args = 0
 780              		@ link register save eliminated.
 593:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 26


 594:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 781              		.loc 1 594 3 view .LVU288
 595:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 782              		.loc 1 595 3 view .LVU289
 596:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       
 597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable the NAND Bank */
 598:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __FMC_NAND_DISABLE(Device);
 783              		.loc 1 598 3 view .LVU290
 784 0000 0368     		ldr	r3, [r0]
 785 0002 23F00403 		bic	r3, r3, #4
 786 0006 0360     		str	r3, [r0]
 599:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 600:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Set the FMC_NAND_BANK3 registers to their reset values */
 601:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR  = 0x00000018U;
 787              		.loc 1 601 5 view .LVU291
 788              		.loc 1 601 18 is_stmt 0 view .LVU292
 789 0008 1823     		movs	r3, #24
 790 000a 0360     		str	r3, [r0]
 602:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SR   = 0x00000040U;
 791              		.loc 1 602 5 is_stmt 1 view .LVU293
 792              		.loc 1 602 18 is_stmt 0 view .LVU294
 793 000c 4023     		movs	r3, #64
 794 000e 4360     		str	r3, [r0, #4]
 603:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PMEM = 0xFCFCFCFCU;
 795              		.loc 1 603 5 is_stmt 1 view .LVU295
 796              		.loc 1 603 18 is_stmt 0 view .LVU296
 797 0010 4FF0FC33 		mov	r3, #-50529028
 798 0014 8360     		str	r3, [r0, #8]
 604:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PATT = 0xFCFCFCFCU; 
 799              		.loc 1 604 5 is_stmt 1 view .LVU297
 800              		.loc 1 604 18 is_stmt 0 view .LVU298
 801 0016 C360     		str	r3, [r0, #12]
 605:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 606:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 802              		.loc 1 606 3 is_stmt 1 view .LVU299
 607:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 803              		.loc 1 607 1 is_stmt 0 view .LVU300
 804 0018 0020     		movs	r0, #0
 805              	.LVL58:
 806              		.loc 1 607 1 view .LVU301
 807 001a 7047     		bx	lr
 808              		.cfi_endproc
 809              	.LFE147:
 811              		.section	.text.FMC_NAND_ECC_Enable,"ax",%progbits
 812              		.align	1
 813              		.global	FMC_NAND_ECC_Enable
 814              		.syntax unified
 815              		.thumb
 816              		.thumb_func
 817              		.fpu fpv5-sp-d16
 819              	FMC_NAND_ECC_Enable:
 820              	.LVL59:
 821              	.LFB148:
 608:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 609:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 610:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 27


 612:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 613:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup HAL_FMC_NAND_Group3 Control functions 
 614:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief   management functions 
 615:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 616:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim   
 617:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 618:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ##### FMC_NAND Control functions #####
 619:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================  
 620:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 621:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 622:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC NAND interface.
 623:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 624:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 625:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 626:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */ 
 627:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 628:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 629:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 630:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NAND ECC feature.
 631:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 632:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 633:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 634:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */    
 635:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 636:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 822              		.loc 1 636 1 is_stmt 1 view -0
 823              		.cfi_startproc
 824              		@ args = 0, pretend = 0, frame = 0
 825              		@ frame_needed = 0, uses_anonymous_args = 0
 826              		@ link register save eliminated.
 637:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 638:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 827              		.loc 1 638 3 view .LVU303
 639:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 828              		.loc 1 639 3 view .LVU304
 640:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 641:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable ECC feature */
 642:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR |= FMC_PCR_ECCEN;
 829              		.loc 1 642 5 view .LVU305
 830              		.loc 1 642 17 is_stmt 0 view .LVU306
 831 0000 0368     		ldr	r3, [r0]
 832 0002 43F04003 		orr	r3, r3, #64
 833 0006 0360     		str	r3, [r0]
 643:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 644:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 834              		.loc 1 644 3 is_stmt 1 view .LVU307
 645:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 835              		.loc 1 645 1 is_stmt 0 view .LVU308
 836 0008 0020     		movs	r0, #0
 837              	.LVL60:
 838              		.loc 1 645 1 view .LVU309
 839 000a 7047     		bx	lr
 840              		.cfi_endproc
 841              	.LFE148:
 843              		.section	.text.FMC_NAND_ECC_Disable,"ax",%progbits
 844              		.align	1
 845              		.global	FMC_NAND_ECC_Disable
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 28


 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 849              		.fpu fpv5-sp-d16
 851              	FMC_NAND_ECC_Disable:
 852              	.LVL61:
 853              	.LFB149:
 646:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 647:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 648:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 649:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 650:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 651:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 652:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 653:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */  
 654:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)  
 655:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {  
 854              		.loc 1 655 1 is_stmt 1 view -0
 855              		.cfi_startproc
 856              		@ args = 0, pretend = 0, frame = 0
 857              		@ frame_needed = 0, uses_anonymous_args = 0
 858              		@ link register save eliminated.
 656:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 657:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 859              		.loc 1 657 3 view .LVU311
 658:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 860              		.loc 1 658 3 view .LVU312
 659:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 660:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable ECC feature */
 661:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR &= ~FMC_PCR_ECCEN;
 861              		.loc 1 661 5 view .LVU313
 862              		.loc 1 661 17 is_stmt 0 view .LVU314
 863 0000 0368     		ldr	r3, [r0]
 864 0002 23F04003 		bic	r3, r3, #64
 865 0006 0360     		str	r3, [r0]
 662:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 663:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 866              		.loc 1 663 3 is_stmt 1 view .LVU315
 664:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 867              		.loc 1 664 1 is_stmt 0 view .LVU316
 868 0008 0020     		movs	r0, #0
 869              	.LVL62:
 870              		.loc 1 664 1 view .LVU317
 871 000a 7047     		bx	lr
 872              		.cfi_endproc
 873              	.LFE149:
 875              		.section	.text.FMC_NAND_GetECC,"ax",%progbits
 876              		.align	1
 877              		.global	FMC_NAND_GetECC
 878              		.syntax unified
 879              		.thumb
 880              		.thumb_func
 881              		.fpu fpv5-sp-d16
 883              	FMC_NAND_GetECC:
 884              	.LVL63:
 885              	.LFB150:
 665:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 29


 666:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 667:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 668:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 669:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  ECCval Pointer to ECC value
 670:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timeout Timeout wait value  
 672:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 673:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 674:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32
 675:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 886              		.loc 1 675 1 is_stmt 1 view -0
 887              		.cfi_startproc
 888              		@ args = 0, pretend = 0, frame = 0
 889              		@ frame_needed = 0, uses_anonymous_args = 0
 890              		.loc 1 675 1 is_stmt 0 view .LVU319
 891 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 892              	.LCFI12:
 893              		.cfi_def_cfa_offset 24
 894              		.cfi_offset 3, -24
 895              		.cfi_offset 4, -20
 896              		.cfi_offset 5, -16
 897              		.cfi_offset 6, -12
 898              		.cfi_offset 7, -8
 899              		.cfi_offset 14, -4
 900 0002 0446     		mov	r4, r0
 901 0004 0E46     		mov	r6, r1
 902 0006 1D46     		mov	r5, r3
 676:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tickstart = 0;
 903              		.loc 1 676 3 is_stmt 1 view .LVU320
 904              	.LVL64:
 677:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 678:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 679:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 905              		.loc 1 679 3 view .LVU321
 680:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 906              		.loc 1 680 3 view .LVU322
 681:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 682:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get tick */ 
 683:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 907              		.loc 1 683 3 view .LVU323
 908              		.loc 1 683 15 is_stmt 0 view .LVU324
 909 0008 FFF7FEFF 		bl	HAL_GetTick
 910              	.LVL65:
 911              		.loc 1 683 15 view .LVU325
 912 000c 0746     		mov	r7, r0
 913              	.LVL66:
 684:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 685:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Wait until FIFO is empty */
 686:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   while(__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 914              		.loc 1 686 3 is_stmt 1 view .LVU326
 915              	.L40:
 916              		.loc 1 686 8 view .LVU327
 917              		.loc 1 686 9 is_stmt 0 view .LVU328
 918 000e 6268     		ldr	r2, [r4, #4]
 919              		.loc 1 686 8 view .LVU329
 920 0010 12F0400F 		tst	r2, #64
 921 0014 0AD1     		bne	.L45
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 30


 687:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 688:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Check for the Timeout */
 689:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     if(Timeout != HAL_MAX_DELAY)
 922              		.loc 1 689 5 is_stmt 1 view .LVU330
 923              		.loc 1 689 7 is_stmt 0 view .LVU331
 924 0016 B5F1FF3F 		cmp	r5, #-1
 925 001a F8D0     		beq	.L40
 690:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     {
 691:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 926              		.loc 1 691 7 is_stmt 1 view .LVU332
 927              		.loc 1 691 9 is_stmt 0 view .LVU333
 928 001c 25B1     		cbz	r5, .L41
 929              		.loc 1 691 28 discriminator 1 view .LVU334
 930 001e FFF7FEFF 		bl	HAL_GetTick
 931              	.LVL67:
 932              		.loc 1 691 42 discriminator 1 view .LVU335
 933 0022 C01B     		subs	r0, r0, r7
 934              		.loc 1 691 24 discriminator 1 view .LVU336
 935 0024 A842     		cmp	r0, r5
 936 0026 F2D9     		bls	.L40
 937              	.L41:
 692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       {
 693:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         return HAL_TIMEOUT;
 938              		.loc 1 693 9 is_stmt 1 view .LVU337
 939              		.loc 1 693 16 is_stmt 0 view .LVU338
 940 0028 0320     		movs	r0, #3
 941 002a 02E0     		b	.L42
 942              	.L45:
 694:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       }
 695:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     }  
 696:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 697:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 698:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the ECCR register value */
 699:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *ECCval = (uint32_t)Device->ECCR;
 943              		.loc 1 699 3 is_stmt 1 view .LVU339
 944              		.loc 1 699 29 is_stmt 0 view .LVU340
 945 002c 6369     		ldr	r3, [r4, #20]
 946              		.loc 1 699 11 view .LVU341
 947 002e 3360     		str	r3, [r6]
 700:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 701:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 948              		.loc 1 701 3 is_stmt 1 view .LVU342
 949              		.loc 1 701 10 is_stmt 0 view .LVU343
 950 0030 0020     		movs	r0, #0
 951              	.L42:
 702:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 952              		.loc 1 702 1 view .LVU344
 953 0032 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 954              		.loc 1 702 1 view .LVU345
 955              		.cfi_endproc
 956              	.LFE150:
 958              		.section	.text.FMC_SDRAM_Init,"ax",%progbits
 959              		.align	1
 960              		.global	FMC_SDRAM_Init
 961              		.syntax unified
 962              		.thumb
 963              		.thumb_func
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 31


 964              		.fpu fpv5-sp-d16
 966              	FMC_SDRAM_Init:
 967              	.LVL68:
 968              	.LFB151:
 703:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 704:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 705:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 706:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 707:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 708:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 709:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 710:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 711:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 712:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_SDRAM
 713:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    SDRAM Controller functions 
 714:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim 
 716:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 717:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                      ##### How to use SDRAM device driver #####
 718:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 719:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] 
 720:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC SDRAM banks in order
 721:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the SDRAM external devices.
 722:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 723:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank reset using the function FMC_SDRAM_DeInit() 
 724:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank control configuration using the function FMC_SDRAM_Init()
 725:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank timing configuration using the function FMC_SDRAM_Timing_Init()
 726:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank enable/disable write operation using the functions
 727:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_SDRAM_WriteOperation_Enable()/FMC_SDRAM_WriteOperation_Disable()   
 728:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank send command using the function FMC_SDRAM_SendCommand()      
 729:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        
 730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 731:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 732:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****          
 734:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAM_Private_Functions_Group1
 735:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions 
 736:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 737:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim    
 738:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 739:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 740:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 741:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]  
 742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 743:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC SDRAM interface
 744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC SDRAM interface 
 745:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 746:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         
 747:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 748:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 749:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 750:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 751:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 752:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device according to the specified
 753:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_SDRAM_InitTypeDef
 754:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 755:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init Pointer to SDRAM Initialization structure   
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 32


 756:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 757:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 758:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
 759:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 969              		.loc 1 759 1 is_stmt 1 view -0
 970              		.cfi_startproc
 971              		@ args = 0, pretend = 0, frame = 0
 972              		@ frame_needed = 0, uses_anonymous_args = 0
 973              		@ link register save eliminated.
 974              		.loc 1 759 1 is_stmt 0 view .LVU347
 975 0000 30B4     		push	{r4, r5}
 976              	.LCFI13:
 977              		.cfi_def_cfa_offset 8
 978              		.cfi_offset 4, -8
 979              		.cfi_offset 5, -4
 760:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr1 = 0;
 980              		.loc 1 760 3 is_stmt 1 view .LVU348
 981              	.LVL69:
 761:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr2 = 0;
 982              		.loc 1 761 3 view .LVU349
 762:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 983              		.loc 1 764 3 view .LVU350
 765:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Init->SDBank));
 984              		.loc 1 765 3 view .LVU351
 766:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COLUMNBITS_NUMBER(Init->ColumnBitsNumber));
 985              		.loc 1 766 3 view .LVU352
 767:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWBITS_NUMBER(Init->RowBitsNumber));
 986              		.loc 1 767 3 view .LVU353
 768:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDMEMORY_WIDTH(Init->MemoryDataWidth));
 987              		.loc 1 768 3 view .LVU354
 769:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_INTERNALBANK_NUMBER(Init->InternalBankNumber));
 988              		.loc 1 769 3 view .LVU355
 770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CAS_LATENCY(Init->CASLatency));
 989              		.loc 1 770 3 view .LVU356
 771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_PROTECTION(Init->WriteProtection));
 990              		.loc 1 771 3 view .LVU357
 772:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
 991              		.loc 1 772 3 view .LVU358
 773:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
 992              		.loc 1 773 3 view .LVU359
 774:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   
 993              		.loc 1 774 3 view .LVU360
 775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 776:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set SDRAM bank configuration parameters */
 777:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (Init->SDBank != FMC_SDRAM_BANK2) 
 994              		.loc 1 777 3 view .LVU361
 995              		.loc 1 777 11 is_stmt 0 view .LVU362
 996 0002 0B68     		ldr	r3, [r1]
 997              		.loc 1 777 6 view .LVU363
 998 0004 012B     		cmp	r3, #1
 999 0006 18D0     		beq	.L47
 778:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 779:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 1000              		.loc 1 779 5 is_stmt 1 view .LVU364
 1001              		.loc 1 779 11 is_stmt 0 view .LVU365
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 33


 1002 0008 0368     		ldr	r3, [r0]
 1003              	.LVL70:
 780:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 781:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
 782:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 1004              		.loc 1 782 5 is_stmt 1 view .LVU366
 1005              		.loc 1 782 11 is_stmt 0 view .LVU367
 1006 000a 194A     		ldr	r2, .L50
 1007 000c 1A40     		ands	r2, r2, r3
 1008              	.LVL71:
 783:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
 784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 785:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 1009              		.loc 1 786 5 is_stmt 1 view .LVU368
 1010              		.loc 1 786 29 is_stmt 0 view .LVU369
 1011 000e 4B68     		ldr	r3, [r1, #4]
 787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 1012              		.loc 1 787 29 view .LVU370
 1013 0010 8C68     		ldr	r4, [r1, #8]
 786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 1014              		.loc 1 786 50 view .LVU371
 1015 0012 2343     		orrs	r3, r3, r4
 788:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->MemoryDataWidth    |\
 1016              		.loc 1 788 29 view .LVU372
 1017 0014 CC68     		ldr	r4, [r1, #12]
 787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 1018              		.loc 1 787 50 view .LVU373
 1019 0016 2343     		orrs	r3, r3, r4
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->InternalBankNumber |\
 1020              		.loc 1 789 29 view .LVU374
 1021 0018 0C69     		ldr	r4, [r1, #16]
 788:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->MemoryDataWidth    |\
 1022              		.loc 1 788 50 view .LVU375
 1023 001a 2343     		orrs	r3, r3, r4
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->CASLatency         |\
 1024              		.loc 1 790 29 view .LVU376
 1025 001c 4C69     		ldr	r4, [r1, #20]
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->InternalBankNumber |\
 1026              		.loc 1 789 50 view .LVU377
 1027 001e 2343     		orrs	r3, r3, r4
 791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->WriteProtection    |\
 1028              		.loc 1 791 29 view .LVU378
 1029 0020 8C69     		ldr	r4, [r1, #24]
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->CASLatency         |\
 1030              		.loc 1 790 50 view .LVU379
 1031 0022 2343     		orrs	r3, r3, r4
 792:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->SDClockPeriod      |\
 1032              		.loc 1 792 29 view .LVU380
 1033 0024 CC69     		ldr	r4, [r1, #28]
 791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->WriteProtection    |\
 1034              		.loc 1 791 50 view .LVU381
 1035 0026 2343     		orrs	r3, r3, r4
 793:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1036              		.loc 1 793 29 view .LVU382
 1037 0028 0C6A     		ldr	r4, [r1, #32]
 792:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->SDClockPeriod      |\
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 34


 1038              		.loc 1 792 50 view .LVU383
 1039 002a 2343     		orrs	r3, r3, r4
 794:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadPipeDelay
 1040              		.loc 1 794 29 view .LVU384
 1041 002c 496A     		ldr	r1, [r1, #36]
 1042              	.LVL72:
 793:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1043              		.loc 1 793 50 view .LVU385
 1044 002e 0B43     		orrs	r3, r3, r1
 786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 1045              		.loc 1 786 11 view .LVU386
 1046 0030 1343     		orrs	r3, r3, r2
 1047              	.LVL73:
 795:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         );                                      
 796:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 1048              		.loc 1 796 5 is_stmt 1 view .LVU387
 1049              		.loc 1 796 35 is_stmt 0 view .LVU388
 1050 0032 0360     		str	r3, [r0]
 1051              	.LVL74:
 1052              	.L48:
 797:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 798:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */                      
 799:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear SDCLK, RBURST, and RPIPE bits */
 803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 804:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 806:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadPipeDelay);
 808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 811:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 813:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
 814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 815:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 818:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->MemoryDataWidth     |\
 819:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->InternalBankNumber  |\
 820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->CASLatency          |\
 821:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->WriteProtection);
 822:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 823:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 824:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 826:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 827:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1053              		.loc 1 827 3 is_stmt 1 view .LVU389
 828:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1054              		.loc 1 828 1 is_stmt 0 view .LVU390
 1055 0034 0020     		movs	r0, #0
 1056              	.LVL75:
 1057              		.loc 1 828 1 view .LVU391
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 35


 1058 0036 30BC     		pop	{r4, r5}
 1059              	.LCFI14:
 1060              		.cfi_remember_state
 1061              		.cfi_restore 5
 1062              		.cfi_restore 4
 1063              		.cfi_def_cfa_offset 0
 1064 0038 7047     		bx	lr
 1065              	.LVL76:
 1066              	.L47:
 1067              	.LCFI15:
 1068              		.cfi_restore_state
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1069              		.loc 1 800 5 is_stmt 1 view .LVU392
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1070              		.loc 1 800 11 is_stmt 0 view .LVU393
 1071 003a 0468     		ldr	r4, [r0]
 1072              	.LVL77:
 803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1073              		.loc 1 803 5 is_stmt 1 view .LVU394
 803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1074              		.loc 1 803 11 is_stmt 0 view .LVU395
 1075 003c 24F4F844 		bic	r4, r4, #31744
 1076              	.LVL78:
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1077              		.loc 1 805 5 is_stmt 1 view .LVU396
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1078              		.loc 1 805 29 is_stmt 0 view .LVU397
 1079 0040 CB69     		ldr	r3, [r1, #28]
 806:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadPipeDelay);
 1080              		.loc 1 806 29 view .LVU398
 1081 0042 0A6A     		ldr	r2, [r1, #32]
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1082              		.loc 1 805 50 view .LVU399
 1083 0044 1A43     		orrs	r2, r2, r3
 807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1084              		.loc 1 807 29 view .LVU400
 1085 0046 4B6A     		ldr	r3, [r1, #36]
 806:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadPipeDelay);
 1086              		.loc 1 806 50 view .LVU401
 1087 0048 1A43     		orrs	r2, r2, r3
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1088              		.loc 1 805 11 view .LVU402
 1089 004a 2243     		orrs	r2, r2, r4
 1090              	.LVL79:
 809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1091              		.loc 1 809 5 is_stmt 1 view .LVU403
 809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1092              		.loc 1 809 11 is_stmt 0 view .LVU404
 1093 004c 4368     		ldr	r3, [r0, #4]
 1094              	.LVL80:
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
 1095              		.loc 1 812 5 is_stmt 1 view .LVU405
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
 1096              		.loc 1 812 11 is_stmt 0 view .LVU406
 1097 004e 084C     		ldr	r4, .L50
 1098 0050 1C40     		ands	r4, r4, r3
 1099              	.LVL81:
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 36


 816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 1100              		.loc 1 816 5 is_stmt 1 view .LVU407
 816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 1101              		.loc 1 816 29 is_stmt 0 view .LVU408
 1102 0052 4B68     		ldr	r3, [r1, #4]
 817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->MemoryDataWidth     |\
 1103              		.loc 1 817 28 view .LVU409
 1104 0054 8D68     		ldr	r5, [r1, #8]
 816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 1105              		.loc 1 816 50 view .LVU410
 1106 0056 2B43     		orrs	r3, r3, r5
 818:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->InternalBankNumber  |\
 1107              		.loc 1 818 28 view .LVU411
 1108 0058 CD68     		ldr	r5, [r1, #12]
 817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->MemoryDataWidth     |\
 1109              		.loc 1 817 50 view .LVU412
 1110 005a 2B43     		orrs	r3, r3, r5
 819:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->CASLatency          |\
 1111              		.loc 1 819 28 view .LVU413
 1112 005c 0D69     		ldr	r5, [r1, #16]
 818:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->InternalBankNumber  |\
 1113              		.loc 1 818 50 view .LVU414
 1114 005e 2B43     		orrs	r3, r3, r5
 820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->WriteProtection);
 1115              		.loc 1 820 28 view .LVU415
 1116 0060 4D69     		ldr	r5, [r1, #20]
 819:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->CASLatency          |\
 1117              		.loc 1 819 50 view .LVU416
 1118 0062 2B43     		orrs	r3, r3, r5
 821:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 1119              		.loc 1 821 28 view .LVU417
 1120 0064 8969     		ldr	r1, [r1, #24]
 1121              	.LVL82:
 820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->WriteProtection);
 1122              		.loc 1 820 50 view .LVU418
 1123 0066 0B43     		orrs	r3, r3, r1
 816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 1124              		.loc 1 816 11 view .LVU419
 1125 0068 2343     		orrs	r3, r3, r4
 1126              	.LVL83:
 823:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 1127              		.loc 1 823 5 is_stmt 1 view .LVU420
 823:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 1128              		.loc 1 823 35 is_stmt 0 view .LVU421
 1129 006a 0260     		str	r2, [r0]
 824:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 1130              		.loc 1 824 5 is_stmt 1 view .LVU422
 824:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 1131              		.loc 1 824 35 is_stmt 0 view .LVU423
 1132 006c 4360     		str	r3, [r0, #4]
 1133 006e E1E7     		b	.L48
 1134              	.L51:
 1135              		.align	2
 1136              	.L50:
 1137 0070 0080FFFF 		.word	-32768
 1138              		.cfi_endproc
 1139              	.LFE151:
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 37


 1141              		.section	.text.FMC_SDRAM_Timing_Init,"ax",%progbits
 1142              		.align	1
 1143              		.global	FMC_SDRAM_Timing_Init
 1144              		.syntax unified
 1145              		.thumb
 1146              		.thumb_func
 1147              		.fpu fpv5-sp-d16
 1149              	FMC_SDRAM_Timing_Init:
 1150              	.LVL84:
 1151              	.LFB152:
 829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 832:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device timing according to the specified
 833:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_SDRAM_TimingTypeDef
 834:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
 836:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank SDRAM bank number   
 837:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 838:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing,
 840:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1152              		.loc 1 840 1 is_stmt 1 view -0
 1153              		.cfi_startproc
 1154              		@ args = 0, pretend = 0, frame = 0
 1155              		@ frame_needed = 0, uses_anonymous_args = 0
 1156              		@ link register save eliminated.
 1157              		.loc 1 840 1 is_stmt 0 view .LVU425
 1158 0000 30B4     		push	{r4, r5}
 1159              	.LCFI16:
 1160              		.cfi_def_cfa_offset 8
 1161              		.cfi_offset 4, -8
 1162              		.cfi_offset 5, -4
 841:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr1 = 0;
 1163              		.loc 1 841 3 is_stmt 1 view .LVU426
 1164              	.LVL85:
 842:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr2 = 0;
 1165              		.loc 1 842 3 view .LVU427
 843:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 844:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 845:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1166              		.loc 1 845 3 view .LVU428
 846:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_LOADTOACTIVE_DELAY(Timing->LoadToActiveDelay));
 1167              		.loc 1 846 3 view .LVU429
 847:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXITSELFREFRESH_DELAY(Timing->ExitSelfRefreshDelay));
 1168              		.loc 1 847 3 view .LVU430
 848:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SELFREFRESH_TIME(Timing->SelfRefreshTime));
 1169              		.loc 1 848 3 view .LVU431
 849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWCYCLE_DELAY(Timing->RowCycleDelay));
 1170              		.loc 1 849 3 view .LVU432
 850:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_RECOVERY_TIME(Timing->WriteRecoveryTime));
 1171              		.loc 1 850 3 view .LVU433
 851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
 1172              		.loc 1 851 3 view .LVU434
 852:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
 1173              		.loc 1 852 3 view .LVU435
 853:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 38


 1174              		.loc 1 853 3 view .LVU436
 854:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 855:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set SDRAM device timing parameters */ 
 856:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (Bank != FMC_SDRAM_BANK2) 
 1175              		.loc 1 856 3 view .LVU437
 1176              		.loc 1 856 6 is_stmt 0 view .LVU438
 1177 0002 012A     		cmp	r2, #1
 1178 0004 21D0     		beq	.L53
 857:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 858:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 1179              		.loc 1 858 5 is_stmt 1 view .LVU439
 1180              		.loc 1 858 11 is_stmt 0 view .LVU440
 1181 0006 8268     		ldr	r2, [r0, #8]
 1182              	.LVL86:
 859:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
 861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 1183              		.loc 1 861 5 is_stmt 1 view .LVU441
 1184              		.loc 1 861 11 is_stmt 0 view .LVU442
 1185 0008 02F07042 		and	r2, r2, #-268435456
 1186              	.LVL87:
 862:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRCD));
 864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 1187              		.loc 1 865 5 is_stmt 1 view .LVU443
 1188              		.loc 1 865 33 is_stmt 0 view .LVU444
 1189 000c 0B68     		ldr	r3, [r1]
 1190              		.loc 1 865 53 view .LVU445
 1191 000e 013B     		subs	r3, r3, #1
 866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 1192              		.loc 1 866 33 view .LVU446
 1193 0010 4C68     		ldr	r4, [r1, #4]
 1194              		.loc 1 866 56 view .LVU447
 1195 0012 013C     		subs	r4, r4, #1
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 1196              		.loc 1 865 67 view .LVU448
 1197 0014 43EA0413 		orr	r3, r3, r4, lsl #4
 867:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)      |\
 1198              		.loc 1 867 33 view .LVU449
 1199 0018 8C68     		ldr	r4, [r1, #8]
 1200              		.loc 1 867 51 view .LVU450
 1201 001a 013C     		subs	r4, r4, #1
 866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 1202              		.loc 1 866 66 view .LVU451
 1203 001c 43EA0423 		orr	r3, r3, r4, lsl #8
 868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RowCycleDelay)-1) << 12)       |\
 1204              		.loc 1 868 33 view .LVU452
 1205 0020 CC68     		ldr	r4, [r1, #12]
 1206              		.loc 1 868 49 view .LVU453
 1207 0022 013C     		subs	r4, r4, #1
 867:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)      |\
 1208              		.loc 1 867 66 view .LVU454
 1209 0024 43EA0433 		orr	r3, r3, r4, lsl #12
 869:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)    |\
 1210              		.loc 1 869 33 view .LVU455
 1211 0028 0C69     		ldr	r4, [r1, #16]
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 39


 1212              		.loc 1 869 53 view .LVU456
 1213 002a 013C     		subs	r4, r4, #1
 868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RowCycleDelay)-1) << 12)       |\
 1214              		.loc 1 868 66 view .LVU457
 1215 002c 43EA0443 		orr	r3, r3, r4, lsl #16
 870:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RPDelay)-1) << 20)             |\
 1216              		.loc 1 870 33 view .LVU458
 1217 0030 4C69     		ldr	r4, [r1, #20]
 1218              		.loc 1 870 43 view .LVU459
 1219 0032 013C     		subs	r4, r4, #1
 869:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)    |\
 1220              		.loc 1 869 66 view .LVU460
 1221 0034 43EA0453 		orr	r3, r3, r4, lsl #20
 871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1) << 24));
 1222              		.loc 1 871 33 view .LVU461
 1223 0038 8969     		ldr	r1, [r1, #24]
 1224              	.LVL88:
 1225              		.loc 1 871 44 view .LVU462
 1226 003a 0139     		subs	r1, r1, #1
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 1227              		.loc 1 865 14 view .LVU463
 1228 003c 43EA0163 		orr	r3, r3, r1, lsl #24
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 1229              		.loc 1 865 11 view .LVU464
 1230 0040 1343     		orrs	r3, r3, r2
 1231              	.LVL89:
 872:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 1232              		.loc 1 872 5 is_stmt 1 view .LVU465
 1233              		.loc 1 872 35 is_stmt 0 view .LVU466
 1234 0042 8360     		str	r3, [r0, #8]
 1235              	.LVL90:
 1236              	.L54:
 873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 874:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear TRC and TRP bits */
 879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 880:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 883:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 884:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 885:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 886:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
 887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 888:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRCD));
 890:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)       |\
 894:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)     |\
 895:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1) << 24));   
 896:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 897:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 40


 898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 899:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 900:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 901:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1237              		.loc 1 901 3 is_stmt 1 view .LVU467
 902:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1238              		.loc 1 902 1 is_stmt 0 view .LVU468
 1239 0044 0020     		movs	r0, #0
 1240              	.LVL91:
 1241              		.loc 1 902 1 view .LVU469
 1242 0046 30BC     		pop	{r4, r5}
 1243              	.LCFI17:
 1244              		.cfi_remember_state
 1245              		.cfi_restore 5
 1246              		.cfi_restore 4
 1247              		.cfi_def_cfa_offset 0
 1248 0048 7047     		bx	lr
 1249              	.LVL92:
 1250              	.L53:
 1251              	.LCFI18:
 1252              		.cfi_restore_state
 876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1253              		.loc 1 876 5 is_stmt 1 view .LVU470
 876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1254              		.loc 1 876 11 is_stmt 0 view .LVU471
 1255 004a 8368     		ldr	r3, [r0, #8]
 1256              	.LVL93:
 879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1257              		.loc 1 879 5 is_stmt 1 view .LVU472
 879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1258              		.loc 1 879 11 is_stmt 0 view .LVU473
 1259 004c 114C     		ldr	r4, .L56
 1260 004e 1C40     		ands	r4, r4, r3
 1261              	.LVL94:
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 1262              		.loc 1 881 5 is_stmt 1 view .LVU474
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 1263              		.loc 1 881 34 is_stmt 0 view .LVU475
 1264 0050 CA68     		ldr	r2, [r1, #12]
 1265              	.LVL95:
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 1266              		.loc 1 881 50 view .LVU476
 1267 0052 551E     		subs	r5, r2, #1
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1268              		.loc 1 882 34 view .LVU477
 1269 0054 4B69     		ldr	r3, [r1, #20]
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1270              		.loc 1 882 44 view .LVU478
 1271 0056 5A1E     		subs	r2, r3, #1
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1272              		.loc 1 882 48 view .LVU479
 1273 0058 1205     		lsls	r2, r2, #20
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 1274              		.loc 1 881 14 view .LVU480
 1275 005a 42EA0532 		orr	r2, r2, r5, lsl #12
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 1276              		.loc 1 881 11 view .LVU481
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 41


 1277 005e 2243     		orrs	r2, r2, r4
 1278              	.LVL96:
 884:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1279              		.loc 1 884 5 is_stmt 1 view .LVU482
 884:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1280              		.loc 1 884 11 is_stmt 0 view .LVU483
 1281 0060 C468     		ldr	r4, [r0, #12]
 1282              	.LVL97:
 887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 1283              		.loc 1 887 5 is_stmt 1 view .LVU484
 887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 1284              		.loc 1 887 11 is_stmt 0 view .LVU485
 1285 0062 04F07044 		and	r4, r4, #-268435456
 1286              	.LVL98:
 891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1287              		.loc 1 891 5 is_stmt 1 view .LVU486
 891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1288              		.loc 1 891 33 is_stmt 0 view .LVU487
 1289 0066 0B68     		ldr	r3, [r1]
 891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1290              		.loc 1 891 53 view .LVU488
 1291 0068 013B     		subs	r3, r3, #1
 892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)       |\
 1292              		.loc 1 892 33 view .LVU489
 1293 006a 4D68     		ldr	r5, [r1, #4]
 892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)       |\
 1294              		.loc 1 892 56 view .LVU490
 1295 006c 013D     		subs	r5, r5, #1
 891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1296              		.loc 1 891 67 view .LVU491
 1297 006e 43EA0513 		orr	r3, r3, r5, lsl #4
 893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)     |\
 1298              		.loc 1 893 33 view .LVU492
 1299 0072 8D68     		ldr	r5, [r1, #8]
 893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)     |\
 1300              		.loc 1 893 51 view .LVU493
 1301 0074 013D     		subs	r5, r5, #1
 892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)       |\
 1302              		.loc 1 892 67 view .LVU494
 1303 0076 43EA0523 		orr	r3, r3, r5, lsl #8
 894:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1) << 24));   
 1304              		.loc 1 894 33 view .LVU495
 1305 007a 0D69     		ldr	r5, [r1, #16]
 894:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1) << 24));   
 1306              		.loc 1 894 53 view .LVU496
 1307 007c 013D     		subs	r5, r5, #1
 893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)     |\
 1308              		.loc 1 893 67 view .LVU497
 1309 007e 43EA0543 		orr	r3, r3, r5, lsl #16
 895:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 1310              		.loc 1 895 33 view .LVU498
 1311 0082 8969     		ldr	r1, [r1, #24]
 1312              	.LVL99:
 895:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 1313              		.loc 1 895 44 view .LVU499
 1314 0084 0139     		subs	r1, r1, #1
 891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 42


 1315              		.loc 1 891 14 view .LVU500
 1316 0086 43EA0163 		orr	r3, r3, r1, lsl #24
 891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1317              		.loc 1 891 11 view .LVU501
 1318 008a 2343     		orrs	r3, r3, r4
 1319              	.LVL100:
 897:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 1320              		.loc 1 897 5 is_stmt 1 view .LVU502
 897:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 1321              		.loc 1 897 35 is_stmt 0 view .LVU503
 1322 008c 8260     		str	r2, [r0, #8]
 898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 1323              		.loc 1 898 5 is_stmt 1 view .LVU504
 898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 1324              		.loc 1 898 35 is_stmt 0 view .LVU505
 1325 008e C360     		str	r3, [r0, #12]
 1326 0090 D8E7     		b	.L54
 1327              	.L57:
 1328 0092 00BF     		.align	2
 1329              	.L56:
 1330 0094 FF0F0FFF 		.word	-15790081
 1331              		.cfi_endproc
 1332              	.LFE152:
 1334              		.section	.text.FMC_SDRAM_DeInit,"ax",%progbits
 1335              		.align	1
 1336              		.global	FMC_SDRAM_DeInit
 1337              		.syntax unified
 1338              		.thumb
 1339              		.thumb_func
 1340              		.fpu fpv5-sp-d16
 1342              	FMC_SDRAM_DeInit:
 1343              	.LVL101:
 1344              	.LFB153:
 903:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 904:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 905:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_SDRAM peripheral 
 906:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 908:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 910:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1345              		.loc 1 910 1 is_stmt 1 view -0
 1346              		.cfi_startproc
 1347              		@ args = 0, pretend = 0, frame = 0
 1348              		@ frame_needed = 0, uses_anonymous_args = 0
 1349              		@ link register save eliminated.
 1350              		.loc 1 910 1 is_stmt 0 view .LVU507
 1351 0000 0346     		mov	r3, r0
 911:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1352              		.loc 1 912 3 is_stmt 1 view .LVU508
 913:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1353              		.loc 1 913 3 view .LVU509
 914:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 915:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* De-initialize the SDRAM device */
 916:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCR[Bank] = 0x000002D0;
 1354              		.loc 1 916 3 view .LVU510
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 43


 1355              		.loc 1 916 22 is_stmt 0 view .LVU511
 1356 0002 4FF43472 		mov	r2, #720
 1357 0006 40F82120 		str	r2, [r0, r1, lsl #2]
 917:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDTR[Bank] = 0x0FFFFFFF;    
 1358              		.loc 1 917 3 is_stmt 1 view .LVU512
 1359              		.loc 1 917 22 is_stmt 0 view .LVU513
 1360 000a 0231     		adds	r1, r1, #2
 1361              	.LVL102:
 1362              		.loc 1 917 22 view .LVU514
 1363 000c 6FF07042 		mvn	r2, #-268435456
 1364 0010 40F82120 		str	r2, [r0, r1, lsl #2]
 918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCMR      = 0x00000000;
 1365              		.loc 1 918 3 is_stmt 1 view .LVU515
 1366              		.loc 1 918 22 is_stmt 0 view .LVU516
 1367 0014 0020     		movs	r0, #0
 1368              	.LVL103:
 1369              		.loc 1 918 22 view .LVU517
 1370 0016 1861     		str	r0, [r3, #16]
 919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDRTR      = 0x00000000;
 1371              		.loc 1 919 3 is_stmt 1 view .LVU518
 1372              		.loc 1 919 22 is_stmt 0 view .LVU519
 1373 0018 5861     		str	r0, [r3, #20]
 920:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDSR       = 0x00000000;
 1374              		.loc 1 920 3 is_stmt 1 view .LVU520
 1375              		.loc 1 920 22 is_stmt 0 view .LVU521
 1376 001a 9861     		str	r0, [r3, #24]
 921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 922:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1377              		.loc 1 922 3 is_stmt 1 view .LVU522
 923:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1378              		.loc 1 923 1 is_stmt 0 view .LVU523
 1379 001c 7047     		bx	lr
 1380              		.cfi_endproc
 1381              	.LFE153:
 1383              		.section	.text.FMC_SDRAM_WriteProtection_Enable,"ax",%progbits
 1384              		.align	1
 1385              		.global	FMC_SDRAM_WriteProtection_Enable
 1386              		.syntax unified
 1387              		.thumb
 1388              		.thumb_func
 1389              		.fpu fpv5-sp-d16
 1391              	FMC_SDRAM_WriteProtection_Enable:
 1392              	.LVL104:
 1393              	.LFB154:
 924:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 925:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 926:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 927:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 928:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 929:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAMPrivate_Functions_Group2
 930:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief   management functions 
 931:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim   
 933:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 934:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ##### FMC_SDRAM Control functions #####
 935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================  
 936:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 44


 937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC SDRAM interface.
 939:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 940:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 942:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 944:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_SDRAM write protection.
 946:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 947:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank SDRAM bank number 
 948:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 949:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 950:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 951:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** { 
 1394              		.loc 1 951 1 is_stmt 1 view -0
 1395              		.cfi_startproc
 1396              		@ args = 0, pretend = 0, frame = 0
 1397              		@ frame_needed = 0, uses_anonymous_args = 0
 1398              		@ link register save eliminated.
 952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1399              		.loc 1 953 3 view .LVU525
 954:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1400              		.loc 1 954 3 view .LVU526
 955:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable write protection */
 957:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCR[Bank] |= FMC_SDRAM_WRITE_PROTECTION_ENABLE;
 1401              		.loc 1 957 3 view .LVU527
 1402              		.loc 1 957 22 is_stmt 0 view .LVU528
 1403 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 1404 0004 43F40073 		orr	r3, r3, #512
 1405 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 959:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 1406              		.loc 1 959 3 is_stmt 1 view .LVU529
 960:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1407              		.loc 1 960 1 is_stmt 0 view .LVU530
 1408 000c 0020     		movs	r0, #0
 1409              	.LVL105:
 1410              		.loc 1 960 1 view .LVU531
 1411 000e 7047     		bx	lr
 1412              		.cfi_endproc
 1413              	.LFE154:
 1415              		.section	.text.FMC_SDRAM_WriteProtection_Disable,"ax",%progbits
 1416              		.align	1
 1417              		.global	FMC_SDRAM_WriteProtection_Disable
 1418              		.syntax unified
 1419              		.thumb
 1420              		.thumb_func
 1421              		.fpu fpv5-sp-d16
 1423              	FMC_SDRAM_WriteProtection_Disable:
 1424              	.LVL106:
 1425              	.LFB155:
 961:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 962:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_SDRAM write protection.
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 45


 964:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  hsdram FMC_SDRAM handle
 965:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 966:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 967:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 968:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1426              		.loc 1 968 1 is_stmt 1 view -0
 1427              		.cfi_startproc
 1428              		@ args = 0, pretend = 0, frame = 0
 1429              		@ frame_needed = 0, uses_anonymous_args = 0
 1430              		@ link register save eliminated.
 969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1431              		.loc 1 970 3 view .LVU533
 971:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1432              		.loc 1 971 3 view .LVU534
 972:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable write protection */
 974:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCR[Bank] &= ~FMC_SDRAM_WRITE_PROTECTION_ENABLE;
 1433              		.loc 1 974 3 view .LVU535
 1434              		.loc 1 974 22 is_stmt 0 view .LVU536
 1435 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 1436 0004 23F40073 		bic	r3, r3, #512
 1437 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 975:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1438              		.loc 1 976 3 is_stmt 1 view .LVU537
 977:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1439              		.loc 1 977 1 is_stmt 0 view .LVU538
 1440 000c 0020     		movs	r0, #0
 1441              	.LVL107:
 1442              		.loc 1 977 1 view .LVU539
 1443 000e 7047     		bx	lr
 1444              		.cfi_endproc
 1445              	.LFE155:
 1447              		.section	.text.FMC_SDRAM_SendCommand,"ax",%progbits
 1448              		.align	1
 1449              		.global	FMC_SDRAM_SendCommand
 1450              		.syntax unified
 1451              		.thumb
 1452              		.thumb_func
 1453              		.fpu fpv5-sp-d16
 1455              	FMC_SDRAM_SendCommand:
 1456              	.LVL108:
 1457              	.LFB156:
 978:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 979:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 980:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Send Command to the FMC SDRAM bank
 981:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Command Pointer to SDRAM command structure   
 983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
 984:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
 985:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL state
 986:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */  
 987:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Comman
 988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1458              		.loc 1 988 1 is_stmt 1 view -0
 1459              		.cfi_startproc
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 46


 1460              		@ args = 0, pretend = 0, frame = 8
 1461              		@ frame_needed = 0, uses_anonymous_args = 0
 1462              		@ link register save eliminated.
 1463              		.loc 1 988 1 is_stmt 0 view .LVU541
 1464 0000 10B4     		push	{r4}
 1465              	.LCFI19:
 1466              		.cfi_def_cfa_offset 4
 1467              		.cfi_offset 4, -4
 1468 0002 83B0     		sub	sp, sp, #12
 1469              	.LCFI20:
 1470              		.cfi_def_cfa_offset 16
 1471 0004 0246     		mov	r2, r0
 1472              	.LVL109:
 989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __IO uint32_t tmpr = 0;
 1473              		.loc 1 989 3 is_stmt 1 view .LVU542
 1474              		.loc 1 989 17 is_stmt 0 view .LVU543
 1475 0006 0020     		movs	r0, #0
 1476              	.LVL110:
 1477              		.loc 1 989 17 view .LVU544
 1478 0008 0190     		str	r0, [sp, #4]
 990:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 991:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 992:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1479              		.loc 1 992 3 is_stmt 1 view .LVU545
 993:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_MODE(Command->CommandMode));
 1480              		.loc 1 993 3 view .LVU546
 994:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
 1481              		.loc 1 994 3 view .LVU547
 995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
 1482              		.loc 1 995 3 view .LVU548
 996:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  
 1483              		.loc 1 996 3 view .LVU549
 997:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set command register */
 999:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = (uint32_t)((Command->CommandMode)                  |\
 1484              		.loc 1 999 3 view .LVU550
 1485              		.loc 1 999 29 is_stmt 0 view .LVU551
 1486 000a 0B68     		ldr	r3, [r1]
1000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1487              		.loc 1 1000 29 view .LVU552
 1488 000c 4C68     		ldr	r4, [r1, #4]
 999:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1489              		.loc 1 999 61 view .LVU553
 1490 000e 2343     		orrs	r3, r3, r4
1001:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (((Command->AutoRefreshNumber)-1) << 5) |\
 1491              		.loc 1 1001 31 view .LVU554
 1492 0010 8C68     		ldr	r4, [r1, #8]
 1493              		.loc 1 1001 51 view .LVU555
 1494 0012 013C     		subs	r4, r4, #1
1000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1495              		.loc 1 1000 61 view .LVU556
 1496 0014 43EA4413 		orr	r3, r3, r4, lsl #5
1002:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     ((Command->ModeRegisterDefinition) << 9)
 1497              		.loc 1 1002 30 view .LVU557
 1498 0018 C968     		ldr	r1, [r1, #12]
 1499              	.LVL111:
 999:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 47


 1500              		.loc 1 999 10 view .LVU558
 1501 001a 43EA4123 		orr	r3, r3, r1, lsl #9
 999:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1502              		.loc 1 999 8 view .LVU559
 1503 001e 0193     		str	r3, [sp, #4]
1003:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     );
1004:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
1005:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCMR = tmpr;
 1504              		.loc 1 1005 3 is_stmt 1 view .LVU560
 1505              		.loc 1 1005 17 is_stmt 0 view .LVU561
 1506 0020 019B     		ldr	r3, [sp, #4]
 1507 0022 1361     		str	r3, [r2, #16]
1006:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1007:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 1508              		.loc 1 1007 3 is_stmt 1 view .LVU562
1008:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1509              		.loc 1 1008 1 is_stmt 0 view .LVU563
 1510 0024 03B0     		add	sp, sp, #12
 1511              	.LCFI21:
 1512              		.cfi_def_cfa_offset 4
 1513              		@ sp needed
 1514 0026 5DF8044B 		ldr	r4, [sp], #4
 1515              	.LCFI22:
 1516              		.cfi_restore 4
 1517              		.cfi_def_cfa_offset 0
 1518 002a 7047     		bx	lr
 1519              		.cfi_endproc
 1520              	.LFE156:
 1522              		.section	.text.FMC_SDRAM_ProgramRefreshRate,"ax",%progbits
 1523              		.align	1
 1524              		.global	FMC_SDRAM_ProgramRefreshRate
 1525              		.syntax unified
 1526              		.thumb
 1527              		.thumb_func
 1528              		.fpu fpv5-sp-d16
 1530              	FMC_SDRAM_ProgramRefreshRate:
 1531              	.LVL112:
 1532              	.LFB157:
1009:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1010:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
1011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Program the SDRAM Memory Refresh rate.
1012:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance  
1013:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  RefreshRate The SDRAM refresh rate value.       
1014:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL state
1015:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1016:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
1017:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1533              		.loc 1 1017 1 is_stmt 1 view -0
 1534              		.cfi_startproc
 1535              		@ args = 0, pretend = 0, frame = 0
 1536              		@ frame_needed = 0, uses_anonymous_args = 0
 1537              		@ link register save eliminated.
1018:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1019:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1538              		.loc 1 1019 3 view .LVU565
1020:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
 1539              		.loc 1 1020 3 view .LVU566
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 48


1021:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1022:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set the refresh rate in command register */
1023:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDRTR |= (RefreshRate<<1);
 1540              		.loc 1 1023 3 view .LVU567
 1541              		.loc 1 1023 17 is_stmt 0 view .LVU568
 1542 0000 4369     		ldr	r3, [r0, #20]
 1543 0002 43EA4103 		orr	r3, r3, r1, lsl #1
 1544 0006 4361     		str	r3, [r0, #20]
1024:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1025:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;   
 1545              		.loc 1 1025 3 is_stmt 1 view .LVU569
1026:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1546              		.loc 1 1026 1 is_stmt 0 view .LVU570
 1547 0008 0020     		movs	r0, #0
 1548              	.LVL113:
 1549              		.loc 1 1026 1 view .LVU571
 1550 000a 7047     		bx	lr
 1551              		.cfi_endproc
 1552              	.LFE157:
 1554              		.section	.text.FMC_SDRAM_SetAutoRefreshNumber,"ax",%progbits
 1555              		.align	1
 1556              		.global	FMC_SDRAM_SetAutoRefreshNumber
 1557              		.syntax unified
 1558              		.thumb
 1559              		.thumb_func
 1560              		.fpu fpv5-sp-d16
 1562              	FMC_SDRAM_SetAutoRefreshNumber:
 1563              	.LVL114:
 1564              	.LFB158:
1027:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1028:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
1029:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Set the Number of consecutive SDRAM Memory auto Refresh commands.
1030:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance  
1031:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  AutoRefreshNumber Specifies the auto Refresh number.       
1032:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval None
1033:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1034:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNum
1035:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1565              		.loc 1 1035 1 is_stmt 1 view -0
 1566              		.cfi_startproc
 1567              		@ args = 0, pretend = 0, frame = 0
 1568              		@ frame_needed = 0, uses_anonymous_args = 0
 1569              		@ link register save eliminated.
1036:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1037:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1570              		.loc 1 1037 3 view .LVU573
1038:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(AutoRefreshNumber));
 1571              		.loc 1 1038 3 view .LVU574
1039:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1040:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set the Auto-refresh number in command register */
1041:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCMR |= (AutoRefreshNumber << 5); 
 1572              		.loc 1 1041 3 view .LVU575
 1573              		.loc 1 1041 17 is_stmt 0 view .LVU576
 1574 0000 0369     		ldr	r3, [r0, #16]
 1575 0002 43EA4113 		orr	r3, r3, r1, lsl #5
 1576 0006 0361     		str	r3, [r0, #16]
1042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 49


1043:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 1577              		.loc 1 1043 3 is_stmt 1 view .LVU577
1044:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1578              		.loc 1 1044 1 is_stmt 0 view .LVU578
 1579 0008 0020     		movs	r0, #0
 1580              	.LVL115:
 1581              		.loc 1 1044 1 view .LVU579
 1582 000a 7047     		bx	lr
 1583              		.cfi_endproc
 1584              	.LFE158:
 1586              		.section	.text.FMC_SDRAM_GetModeStatus,"ax",%progbits
 1587              		.align	1
 1588              		.global	FMC_SDRAM_GetModeStatus
 1589              		.syntax unified
 1590              		.thumb
 1591              		.thumb_func
 1592              		.fpu fpv5-sp-d16
 1594              	FMC_SDRAM_GetModeStatus:
 1595              	.LVL116:
 1596              	.LFB159:
1045:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1046:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
1047:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Returns the indicated FMC SDRAM bank mode status.
1048:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance  
1049:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank Defines the FMC SDRAM bank. This parameter can be 
1050:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM. 
1051:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval The FMC SDRAM bank mode status, could be on of the following values:
1052:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         FMC_SDRAM_NORMAL_MODE, FMC_SDRAM_SELF_REFRESH_MODE or 
1053:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         FMC_SDRAM_POWER_DOWN_MODE.           
1054:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1055:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1056:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1597              		.loc 1 1056 1 is_stmt 1 view -0
 1598              		.cfi_startproc
 1599              		@ args = 0, pretend = 0, frame = 0
 1600              		@ frame_needed = 0, uses_anonymous_args = 0
 1601              		@ link register save eliminated.
1057:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpreg = 0;
 1602              		.loc 1 1057 3 view .LVU581
1058:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1059:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1060:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 1603              		.loc 1 1060 3 view .LVU582
1061:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 1604              		.loc 1 1061 3 view .LVU583
1062:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1063:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the corresponding bank mode */
1064:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Bank == FMC_SDRAM_BANK1)
 1605              		.loc 1 1064 3 view .LVU584
 1606              		.loc 1 1064 5 is_stmt 0 view .LVU585
 1607 0000 19B9     		cbnz	r1, .L66
1065:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
1066:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpreg = (uint32_t)(Device->SDSR & FMC_SDSR_MODES1); 
 1608              		.loc 1 1066 5 is_stmt 1 view .LVU586
 1609              		.loc 1 1066 31 is_stmt 0 view .LVU587
 1610 0002 8069     		ldr	r0, [r0, #24]
 1611              	.LVL117:
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 50


 1612              		.loc 1 1066 12 view .LVU588
 1613 0004 00F00600 		and	r0, r0, #6
 1614              	.LVL118:
 1615              		.loc 1 1066 12 view .LVU589
 1616 0008 7047     		bx	lr
 1617              	.LVL119:
 1618              	.L66:
1067:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
1068:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
1069:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
1070:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpreg = ((uint32_t)(Device->SDSR & FMC_SDSR_MODES2) >> 2);
 1619              		.loc 1 1070 5 is_stmt 1 view .LVU590
 1620              		.loc 1 1070 32 is_stmt 0 view .LVU591
 1621 000a 8069     		ldr	r0, [r0, #24]
 1622              	.LVL120:
 1623              		.loc 1 1070 58 view .LVU592
 1624 000c 8008     		lsrs	r0, r0, #2
 1625              		.loc 1 1070 12 view .LVU593
 1626 000e 00F00600 		and	r0, r0, #6
 1627              	.LVL121:
1071:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
1072:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1073:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Return the mode status */
1074:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return tmpreg;
 1628              		.loc 1 1074 3 is_stmt 1 view .LVU594
1075:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1629              		.loc 1 1075 1 is_stmt 0 view .LVU595
 1630 0012 7047     		bx	lr
 1631              		.cfi_endproc
 1632              	.LFE159:
 1634              		.text
 1635              	.Letext0:
 1636              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 1637              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 1638              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 1639              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 1640              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 1641              		.file 7 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 1642              		.file 8 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 1643              		.file 9 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\lib\\gcc\\arm-none-eabi
 1644              		.file 10 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 1645              		.file 11 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 1646              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 1647              		.file 13 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 1648              		.file 14 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s 			page 51


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f7xx_ll_fmc.c
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:18     .text.FMC_NORSRAM_Init:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:26     .text.FMC_NORSRAM_Init:00000000 FMC_NORSRAM_Init
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:201    .text.FMC_NORSRAM_Init:0000007c $d
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:206    .text.FMC_NORSRAM_DeInit:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:213    .text.FMC_NORSRAM_DeInit:00000000 FMC_NORSRAM_DeInit
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:274    .text.FMC_NORSRAM_Timing_Init:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:281    .text.FMC_NORSRAM_Timing_Init:00000000 FMC_NORSRAM_Timing_Init
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:396    .text.FMC_NORSRAM_Extended_Timing_Init:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:403    .text.FMC_NORSRAM_Extended_Timing_Init:00000000 FMC_NORSRAM_Extended_Timing_Init
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:495    .text.FMC_NORSRAM_Extended_Timing_Init:00000040 $d
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:500    .text.FMC_NORSRAM_WriteOperation_Enable:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:507    .text.FMC_NORSRAM_WriteOperation_Enable:00000000 FMC_NORSRAM_WriteOperation_Enable
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:532    .text.FMC_NORSRAM_WriteOperation_Disable:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:539    .text.FMC_NORSRAM_WriteOperation_Disable:00000000 FMC_NORSRAM_WriteOperation_Disable
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:564    .text.FMC_NAND_Init:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:571    .text.FMC_NAND_Init:00000000 FMC_NAND_Init
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:647    .text.FMC_NAND_Init:00000034 $d
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:652    .text.FMC_NAND_CommonSpace_Timing_Init:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:659    .text.FMC_NAND_CommonSpace_Timing_Init:00000000 FMC_NAND_CommonSpace_Timing_Init
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:709    .text.FMC_NAND_AttributeSpace_Timing_Init:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:716    .text.FMC_NAND_AttributeSpace_Timing_Init:00000000 FMC_NAND_AttributeSpace_Timing_Init
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:766    .text.FMC_NAND_DeInit:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:773    .text.FMC_NAND_DeInit:00000000 FMC_NAND_DeInit
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:812    .text.FMC_NAND_ECC_Enable:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:819    .text.FMC_NAND_ECC_Enable:00000000 FMC_NAND_ECC_Enable
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:844    .text.FMC_NAND_ECC_Disable:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:851    .text.FMC_NAND_ECC_Disable:00000000 FMC_NAND_ECC_Disable
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:876    .text.FMC_NAND_GetECC:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:883    .text.FMC_NAND_GetECC:00000000 FMC_NAND_GetECC
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:959    .text.FMC_SDRAM_Init:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:966    .text.FMC_SDRAM_Init:00000000 FMC_SDRAM_Init
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1137   .text.FMC_SDRAM_Init:00000070 $d
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1142   .text.FMC_SDRAM_Timing_Init:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1149   .text.FMC_SDRAM_Timing_Init:00000000 FMC_SDRAM_Timing_Init
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1330   .text.FMC_SDRAM_Timing_Init:00000094 $d
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1335   .text.FMC_SDRAM_DeInit:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1342   .text.FMC_SDRAM_DeInit:00000000 FMC_SDRAM_DeInit
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1384   .text.FMC_SDRAM_WriteProtection_Enable:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1391   .text.FMC_SDRAM_WriteProtection_Enable:00000000 FMC_SDRAM_WriteProtection_Enable
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1416   .text.FMC_SDRAM_WriteProtection_Disable:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1423   .text.FMC_SDRAM_WriteProtection_Disable:00000000 FMC_SDRAM_WriteProtection_Disable
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1448   .text.FMC_SDRAM_SendCommand:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1455   .text.FMC_SDRAM_SendCommand:00000000 FMC_SDRAM_SendCommand
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1523   .text.FMC_SDRAM_ProgramRefreshRate:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1530   .text.FMC_SDRAM_ProgramRefreshRate:00000000 FMC_SDRAM_ProgramRefreshRate
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1555   .text.FMC_SDRAM_SetAutoRefreshNumber:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1562   .text.FMC_SDRAM_SetAutoRefreshNumber:00000000 FMC_SDRAM_SetAutoRefreshNumber
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1587   .text.FMC_SDRAM_GetModeStatus:00000000 $t
C:\Users\Nina\AppData\Local\Temp\cc0VZwOu.s:1594   .text.FMC_SDRAM_GetModeStatus:00000000 FMC_SDRAM_GetModeStatus

UNDEFINED SYMBOLS
HAL_GetTick
