-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
-- Date        : Wed Jun 24 01:21:04 2020
-- Host        : MSI running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/projects/VGA_item_test/VGA_item_test.srcs/sources_1/ip/pic_data/pic_data_sim_netlist.vhdl
-- Design      : pic_data
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pic_data_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_ena : out STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pic_data_bindec : entity is "bindec";
end pic_data_bindec;

architecture STRUCTURE of pic_data_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pic_data_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pic_data_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end pic_data_blk_mem_gen_mux;

architecture STRUCTURE of pic_data_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => DOADO(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7),
      I5 => sel_pipe_d1(0),
      O => douta(7)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0),
      I5 => sel_pipe_d1(0),
      O => douta(8)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => DOADO(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      I5 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => DOADO(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1),
      I5 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => DOADO(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2),
      I5 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => DOADO(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3),
      I5 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => DOADO(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4),
      I5 => sel_pipe_d1(0),
      O => douta(4)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => DOADO(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5),
      I5 => sel_pipe_d1(0),
      O => douta(5)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => DOADO(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6),
      I5 => sel_pipe_d1(0),
      O => douta(6)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pic_data_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pic_data_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end pic_data_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of pic_data_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFF000000000000000000000000FFFFFFFF000000000000000000000000",
      INIT_01 => X"FFFFFFFF000000000000000000000000FFFFFFFF000000000000000000000000",
      INIT_02 => X"0FFFFFF00FFFFFFF00000000000000000FFFFFF00FFFFFFF0000000000000000",
      INIT_03 => X"0FFFFFF00FFFFFFF00000000000000000FFFFFF00FFFFFFF0000000000000000",
      INIT_04 => X"0FFFFFF00FFFFFFF00000000000000000FFFFFF00FFFFFFF0000000000000000",
      INIT_05 => X"0FFFFFF00FFFFFFF00000000000000000FFFFFF00FFFFFFF0000000000000000",
      INIT_06 => X"0FFFFFF00FFFFFFF00000000000000000FFFFFF00FFFFFFF0000000000000000",
      INIT_07 => X"0FFFFFF00FFFFFFF00000000000000000FFFFFF00FFFFFFF0000000000000000",
      INIT_08 => X"0FFFFFF00FFFFFFF00000000000000000FFFFFF00FFFFFFF0000000000000000",
      INIT_09 => X"0FFFFFF00FFFFFFF00000000000000000FFFFFF00FFFFFFF0000000000000000",
      INIT_0A => X"0FFFFFF00FFFFFFF00000000000000000FFFFFF00FFFFFFF0000000000000000",
      INIT_0B => X"0FFFFFF00FFFFFFF00000000000000000FFFFFF00FFFFFFF0000000000000000",
      INIT_0C => X"0FFFFFF00FFFFFFF00000000000000000FFFFFF00FFFFFFF0000000000000000",
      INIT_0D => X"0FFFFFF00FFFFFFF00000000000000000FFFFFF00FFFFFFF0000000000000000",
      INIT_0E => X"0FFFFFFF0FFFFFFF00000000000000000FFFFFFF0FFFFFFF0000000000000000",
      INIT_0F => X"0FFFFFFF0FFFFFFF00000000000000000FFFFFFF0FFFFFFF0000000000000000",
      INIT_10 => X"0000C00000030000000000000000000000000000000000000000000000000000",
      INIT_11 => X"00007800001E000000000000000000000000F000000F00000000000000000000",
      INIT_12 => X"00083C00003C1000000000000000000000007C00003E00000000000000000000",
      INIT_13 => X"0000060000600000000000000000000000000E00007000000000000000000000",
      INIT_14 => X"001C000000003800000000000000000000000000000000000000000000000000",
      INIT_15 => X"00080000000010000000000000000000001C0000000038000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000F00000037EC000000000000000000000660000001B800",
      INIT_1A => X"00000000000000000031F4000058950000000000000000000019F80000666600",
      INIT_1B => X"00000000000000000030F100011AC94000000000000000000070F20001D78080",
      INIT_1C => X"000000000000000003A0F3F006096A0000000000000000000030F1E00689E9E0",
      INIT_1D => X"00000000000000000FC07BF01C2DAA04000000000000000007C07BF00E6D6A00",
      INIT_1E => X"00000000000000002FC0010C306C09E000000000000000002FC02004384C69C0",
      INIT_1F => X"00000000000000003FF0001C301A3B0000000000000000003FF0010C307FB9E0",
      INIT_20 => X"00000000000380003FFC766C203F918800000000000000002FF0043C30185580",
      INIT_21 => X"00000000001FF0003FFFE20E348FF86A00000000000FE0003FE0153C201FF048",
      INIT_22 => X"00000000003FF8002F9FA08A34E0121A00000000003FF8003FDCA10A3021B43A",
      INIT_23 => X"00000000007FFC003E301C3A312330D200044000007FFC003F1FE85A20CFF19A",
      INIT_24 => X"000440000000000030CFF11E26AFF26200000000000000003C74EA1E270000E2",
      INIT_25 => X"0000000000000000013FF2463CBFF23A0003800000000000399384862C13842A",
      INIT_26 => X"00000000000000001C8EB01E228EB0820000000000000000164FF936394FF91A",
      INIT_27 => X"000000000000000003988F461B988FE20000000000000000098D2C06358D2CC2",
      INIT_28 => X"000000000000000027A007F627A007F6000000000000000003D083F213D083F6",
      INIT_29 => X"00000000000000003FA903F63FA903F600000000000000002FBB3FFE2FBB3FFE",
      INIT_2A => X"00000000000000003F918BF63F918BF600000000000000003FD103F63FD103F6",
      INIT_2B => X"00000000000000000F2FFAF20F2FFAF200000000000000003F0306F23F0306F2",
      INIT_2C => X"000000000000000030003FF230003FF200000000000000000F800FF20F800FF2",
      INIT_2D => X"000000000000000030C0027830C002780000000000000000067FFFFE067FFFFE",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"00000000000380000000C0000003000000000000000000000000000000000000",
      INIT_31 => X"00000000001FF00000007800001E000000000000000FE0000000F000000F0000",
      INIT_32 => X"00000000003FF80000083C00003C100000000000003FF80000007C00003E0000",
      INIT_33 => X"00000000007FFC00000006000060000000044000007FFC0000000E0000700000",
      INIT_34 => X"0004400000000000001C00000000380000000000000000000000000000000000",
      INIT_35 => X"000000000000000000080000000010000003800000000000001C000000003800",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 1) => B"000000000000000",
      DIADI(0) => dina(0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pic_data_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pic_data_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \pic_data_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \pic_data_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000",
      INIT_01 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000",
      INIT_02 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000",
      INIT_03 => X"FFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000",
      INIT_04 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_05 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_06 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_07 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_08 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_09 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_0A => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_0B => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_0C => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_0D => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_0E => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_0F => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_10 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_11 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_12 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_13 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_14 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_15 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_16 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_17 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_18 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_19 => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_1A => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_1B => X"00FFFFFFFFFFFF0000FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_1C => X"00FFFFFFFFFFFFFF00FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_1D => X"00FFFFFFFFFFFFFF00FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_1E => X"00FFFFFFFFFFFFFF00FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_1F => X"00FFFFFFFFFFFFFF00FFFFFFFFFFFFFF00000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"00000000000000000000000000000000000001AAAA4000000000015410000000",
      INIT_33 => X"0000000000000000000000000000000000000EAAFF9000000000049555000000",
      INIT_34 => X"0000000000000000000000000000000000003BFFFFA400000000133FFA400000",
      INIT_35 => X"000000000000000000000000000000000000EBFFFFE5000000004703FD400000",
      INIT_36 => X"000000000000000000000000000000000003ABFFFFF9400000010743FE544000",
      INIT_37 => X"00000000000000000000000000000000000EFBFFFFFD500000045750FE540000",
      INIT_38 => X"00000000000000000000000000000000003BFBFFFFFEA80000015454FE540000",
      INIT_39 => X"0000000000000000000000000000000000EFFBFFFFF95600004694543E500100",
      INIT_3A => X"0000000000000000000000000000000003BFFFFFFFF95640011694543E500100",
      INIT_3B => X"0000000000000000000000000000000006FFFFFFFFFAAA50045AA4540E515500",
      INIT_3C => X"0000000000000000000000000000000007FFFFFFFFFAAA40016AA8554E500000",
      INIT_3D => X"0000000000000000000000000000000007FFFFFFFFFAAA8001AAA85552500000",
      INIT_3E => X"0000000000000000000000000000000007FFFFFFFFFAAA8001AAAB5552500000",
      INIT_3F => X"0000000000000000000000000000000007FFFFFFFFFEA98001AAAB5552500000",
      INIT_40 => X"0000000000000000000000000000000007FFFFFFFFEFA58001AAAB5542440000",
      INIT_41 => X"0000000000000000000000000000000007FFFFFFFFEBD68402AAAB0002540004",
      INIT_42 => X"0000000000000000000000000000000007FFFFFFFFAEF58402AAA9AAAA554004",
      INIT_43 => X"0000000000000000000000000000000007FFF9AAAAABFE84019A640001154004",
      INIT_44 => X"0000000000000000000000000000000007FFE9AFBAAAFF8401AA905411455004",
      INIT_45 => X"0000000000000000000000000000000007FFA9AABAAABF84019A005555515404",
      INIT_46 => X"0000000000000000000000000000000007FEA955566AAE8402A9040001541404",
      INIT_47 => X"0000000000000000000000000000000007FAA555555AAA8401A4555555550444",
      INIT_48 => X"0000000000000000000000000000000007EA95800156AA84028056FFFFD50144",
      INIT_49 => X"0000000000000000000000000000000007EA55000055AA840241510000454044",
      INIT_4A => X"0000000000000000000000000000000006A9555555556A840105555555415004",
      INIT_4B => X"0000000000000000000000000000000006A9555555555A840005155555505004",
      INIT_4C => X"0000000000000000000000000000000005955555555555840014555555541404",
      INIT_4D => X"00000000000000000000000000000000055555FC00555544015155FC00550544",
      INIT_4E => X"0000000000000000000000000000000005555757E685554400455757E6850144",
      INIT_4F => X"0000000000000000000000000000000005555D57D560454404155D57D5600044",
      INIT_50 => X"0000000000000000000000000000000005557903C068000405557903C0680014",
      INIT_51 => X"0000000000000000000000000000000008557A03006800E408557A03006800E4",
      INIT_52 => X"000000000000000000000000000000000D557BFC0FF800E40D557BFC0FF800E4",
      INIT_53 => X"000000000000000000000000000000000D557A6B2AA800240D557A6B2AA80024",
      INIT_54 => X"000000000000000000000000000000000D557902006800240D55790200680024",
      INIT_55 => X"000000000000000000000000000000000D557902C02800240D557902C0280024",
      INIT_56 => X"000000000000000000000000000000000D557AA72AA900340D557AA72AA90034",
      INIT_57 => X"000000000000000000000000000000000D557BFFFFF900340D557BFFFFF90034",
      INIT_58 => X"000000000000000000000000000000000D555555550000340D55555555000034",
      INIT_59 => X"0000000000000000000000000000000008555555500000340855555550000034",
      INIT_5A => X"000000000000000000000000000000000BFC3FFFFFFFFFE40BFC3FFFFFFFFFE4",
      INIT_5B => X"0000000000000000000000000000000004555555555555500455555555555550",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000A80000000000000000000000000000002000000000000000080000000",
      INIT_62 => X"000000AAA800000000000000000000000000002A0000000000000000A8000000",
      INIT_63 => X"000002AAAA0000000000000000000000000000AA8000000000000002AA000000",
      INIT_64 => X"00000AAAAA8000000000000000000000000002AA8000000000000002AA800000",
      INIT_65 => X"00000AAAAA80000000000000000000000000022AA00000000000000AA8800000",
      INIT_66 => X"00002A8A8AA00000000000000000000000000AAAAA000000000000AAAAA00000",
      INIT_67 => X"00002AAAAAA00000000000000000000000000AAAAA800000000002AAAAA00000",
      INIT_68 => X"00002AAAAAA0000000002AAAAAA0000000000AAAAAA8000000002AAAAAA00000",
      INIT_69 => X"00000A8A8A80000000000AAAAA8000000000000AAAA0000000000AAAA0000000",
      INIT_6A => X"00000AA02A80000000000AAAAA8000000000000AAAA0000000000AAAA0000000",
      INIT_6B => X"000002AAAA000000000002AAAA0000000000002AAA800000000002AAA8000000",
      INIT_6C => X"000000AAA8000000000000AAA80000000000002AAA000000000000AAA8000000",
      INIT_6D => X"002A000A8002A000002A000A8002A000000A8002A00000000000000A8002A000",
      INIT_6E => X"0000A80200A800000000A80200A8000000002A00800000000000000200A80000",
      INIT_6F => X"00000A820A80000000000A820A800000000002A080000000000000020A800000",
      INIT_70 => X"0000002AA00000000000002AA00000000000000AA80000000000002AA0000000",
      INIT_71 => X"00000002000000000000000200000000000000008A000000000000A200000000",
      INIT_72 => X"000000020000000000000002000000000000000080A0000000000A0200000000",
      INIT_73 => X"0000000200000000000000020000000000000000800A00000000A00200000000",
      INIT_74 => X"00000002000000000000000200000000000000008000A000000A000200000000",
      INIT_75 => X"0000000200000000000000020000000000000000800008000020000200000000",
      INIT_76 => X"0000000200000000000000020000000000000000800000000000000200000000",
      INIT_77 => X"0000000200000000000000020000000000000000800000000000000200000000",
      INIT_78 => X"0000000880000000000000088000000000000002200000000000000880000000",
      INIT_79 => X"0000002020000000000000202000000000000008080000000000002020000000",
      INIT_7A => X"0000008008000000000000800800000000000020020000000000008008000000",
      INIT_7B => X"0000020002000000000002000200000000000080008000000000020002000000",
      INIT_7C => X"0000080000800000000008000080000000000200002000000000080000800000",
      INIT_7D => X"0000200000200000000020000020000000000800000800000000200000200000",
      INIT_7E => X"0000800000080000000080000008000000002000000200000000800000080000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pic_data_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pic_data_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \pic_data_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \pic_data_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000",
      INITP_01 => X"FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000",
      INITP_02 => X"FFFFFFF00FFFFFFF0000000000000000FFFFFFF00FFFFFFF0000000000000000",
      INITP_03 => X"FFFFFFF00FFFFFFF0000000000000000FFFFFFF00FFFFFFF0000000000000000",
      INITP_04 => X"FFFFFFF00FFFFFFF0000000000000000FFFFFFF00FFFFFFF0000000000000000",
      INITP_05 => X"FFFFFFF00FFFFFFF0000000000000000FFFFFFF00FFFFFFF0000000000000000",
      INITP_06 => X"FFFFFFF00FFFFFFF0000000000000000FFFFFFF00FFFFFFF0000000000000000",
      INITP_07 => X"FFFFFFF00FFFFFFF0000000000000000FFFFFFF00FFFFFFF0000000000000000",
      INITP_08 => X"FFFFFFF00FFFFFFF0000000000000000FFFFFFF00FFFFFFF0000000000000000",
      INITP_09 => X"FFFFFFF00FFFFFFF0000000000000000FFFFFFF00FFFFFFF0000000000000000",
      INITP_0A => X"FFFFFFF00FFFFFFF0000000000000000FFFFFFF00FFFFFFF0000000000000000",
      INITP_0B => X"FFFFFFF00FFFFFFF0000000000000000FFFFFFF00FFFFFFF0000000000000000",
      INITP_0C => X"FFFFFFF00FFFFFFF0000000000000000FFFFFFF00FFFFFFF0000000000000000",
      INITP_0D => X"FFFFFFF00FFFFFFF0000000000000000FFFFFFF00FFFFFFF0000000000000000",
      INITP_0E => X"F0000000000000000000000000000000F0000000000000000000000000000000",
      INITP_0F => X"F0000000000000000000000000000000F0000000000000000000000000000000",
      INIT_00 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_01 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_02 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_03 => X"E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1",
      INIT_04 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_05 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_06 => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_07 => X"E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1",
      INIT_08 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_09 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_0A => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_0B => X"E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1",
      INIT_0C => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_0D => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_0E => X"E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0",
      INIT_0F => X"E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1",
      INIT_10 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_11 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_12 => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_13 => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_14 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_15 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_16 => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_17 => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_18 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_19 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_1A => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_1B => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_1C => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_1D => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_1E => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_1F => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_20 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_21 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_22 => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_23 => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_24 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_25 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_26 => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_27 => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_28 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_29 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_2A => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_2B => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_2C => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_2D => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_2E => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_2F => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_30 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_31 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_32 => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_33 => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_34 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_35 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_36 => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_37 => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_38 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_39 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_3A => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_3B => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_3C => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_3D => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_3E => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_3F => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_40 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_41 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_42 => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_43 => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_44 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_45 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_46 => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_47 => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_48 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_49 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_4A => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_4B => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_4C => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_4D => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_4E => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_4F => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_50 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_51 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_52 => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_53 => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_54 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_55 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_56 => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_57 => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_58 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_59 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_5A => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_5B => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_5C => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_5D => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_5E => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_5F => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_60 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_61 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_62 => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_63 => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_64 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_65 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_66 => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_67 => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_68 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_69 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_6A => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_6B => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_6C => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_6D => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_6E => X"1E1E1E1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0E0E0E",
      INIT_6F => X"FEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F0F0F0F",
      INIT_70 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_71 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_72 => X"1E1E1E1E01010101010101010101010101010101010101010101010101010101",
      INIT_73 => X"FEFEFEFE1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_74 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_75 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_76 => X"1E1E1E1E01010101010101010101010101010101010101010101010101010101",
      INIT_77 => X"FEFEFEFE1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_78 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_79 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_7A => X"1E1E1E1E01010101010101010101010101010101010101010101010101010101",
      INIT_7B => X"FEFEFEFE1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_7C => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_7D => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_7E => X"1E1E1E1E01010101010101010101010101010101010101010101010101010101",
      INIT_7F => X"FEFEFEFE1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pic_data_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pic_data_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \pic_data_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \pic_data_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0001000000008000000000000000000000000000000000000000000000000000",
      INITP_01 => X"000F80000001F0000000000000000000000700000000E0000000000000000000",
      INITP_02 => X"0017C0000003E8000000000000000000001F80000001F8000000000000000000",
      INITP_03 => X"003FF800001FFC000000000000000000003FF000000FFC000000000000000000",
      INITP_04 => X"0003FC00003FC0000000000000000000003FFE00007FFC000000000000000000",
      INITP_05 => X"0007F800001FE00000000000000000000003FC00003FC0000000000000000000",
      INITP_06 => X"0381C000000381C000000000000000000007F000000FE0000000000000000000",
      INITP_07 => X"001C80000001380000000000000000000070800000010E000000000000000000",
      INITP_08 => X"0000B000000D000000000000000000000003E0000007C0000000000000000000",
      INITP_09 => X"0000830000C1000000080000003FFC0000008C000031000000000000001FF800",
      INITP_0A => X"0000802004010000001FE00000FFFF00000080C003010000001FE000007FFE00",
      INITP_0B => X"0000800000010000001FE00003FFFFC00000800000010000001FE00001FFFF80",
      INITP_0C => X"0002200000044000001FE0000FFFFFF00001400000028000001FE00007FFFFE0",
      INITP_0D => X"0008080000101000001FE0003FFFFFFC0004100000082000001FE0001FFFFFF8",
      INITP_0E => X"0020020000400400003FF0003FFFFFFC0010040000200800003FE0003FFFFFFC",
      INITP_0F => X"0000000000000000001FF0003FFFFFFC0040010000800200003FF0003FFFFFFC",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"00000000000000000000000000222222FE220000000000000000000000000000",
      INIT_07 => X"000000000000000000000000000022FE22222200000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"00000000000000000000002222222222FEFEFE22000000000000000000000000",
      INIT_0B => X"00000000000000000000000022FEFEFE22222222220000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"000000000000000000002222222222FEFEFEFEFE220000000000000000000000",
      INIT_0F => X"000000000000000000000022FEFEFEFEFE222222222200000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"000000000000000000002222222222FEFEFEFEFEFE0000000000000000000000",
      INIT_13 => X"0000000000000000000000FEFEFEFEFEFE222222222200000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000002222222222FEFEFEFEFE22FE2200000000000000000000",
      INIT_17 => X"0000000000000000000022FE22FEFEFEFEFE2222222222000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"000000000000000000222222FEFEFEFEFEFEFEFEFEFE00000000000000000000",
      INIT_1B => X"00000000000000000000FEFEFEFEFEFEFEFEFEFE222222000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000002222FEFEFEFEFEFEFEFEFEFEFE00000000000000000000",
      INIT_1F => X"00000000000000000000FEFEFEFEFEFEFEFEFEFEFE2222000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"000000000000000000FEFEFEFEFEFEFEFEFEFEFEFEFE00000000000000000000",
      INIT_23 => X"00000000000000000000FEFEFEFEFEFEFEFEFEFEFEFEFE000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"00000000000000000022FEFEFEFEFEFEFEFE2222222200000000000000000000",
      INIT_27 => X"0000000000000000000022222222FEFEFEFEFEFEFEFE22000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"00000000000000000000FEFEFEFEFEFEFEFE2222220000000000000000000000",
      INIT_2B => X"0000000000000000000000222222FEFEFEFEFEFEFEFE00000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000022FEFEFEFEFEFEFEFE22000000000000000000000000",
      INIT_2F => X"00000000000000000000000022FEFEFEFEFEFEFEFE2200000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"000000000000000000000022FEFEFEFEFEFEFE00000000000000000000000000",
      INIT_33 => X"00000000000000000000000000FEFEFEFEFEFEFE220000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000022FEFEFE220000000000FEFEFE000000000000",
      INIT_37 => X"000000000000FEFEFE000000000022FEFEFE2200000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"000000000000000000000000000000FE00000000FEFEFE000000000000000000",
      INIT_3B => X"000000000000000000FEFEFE00000000FE000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"000000000000000000000000000000FE0000FEFEFE0000000000000000000000",
      INIT_3F => X"0000000000000000000000FEFEFE0000FE000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"00000000000000000000000000FEFEFEFEFE0000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000FEFEFEFEFE00000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"000000000000000000000000FEFE00FE00000000000000000000000000000000",
      INIT_47 => X"00000000000000000000000000000000FE00FEFE000000000000000000000000",
      INIT_48 => X"0000000000000000000000141432323230505050320000000000000000000000",
      INIT_49 => X"00000000000000000000004F91D5F5F3F3F5D5914F0000000000000000000000",
      INIT_4A => X"00000000000000000000FEFE000000FE00000000000000000000000000000000",
      INIT_4B => X"00000000000000000000000000000000FE000000FEFE00000000000000000000",
      INIT_4C => X"000000000000000000005650747272709090908E6C4E00000000000000000000",
      INIT_4D => X"00000000000000000000D79117F7F7D5D7D7D7B5914F00000000000000000000",
      INIT_4E => X"0000000000000000FEFE0000000000FE00000000000000000000000000000000",
      INIT_4F => X"00000000000000000000000000000000FE0000000000FEFE0000000000000000",
      INIT_50 => X"0000000000000000005450B6BBD6B6D4D4D4D2D08C6C2C000000000000000000",
      INIT_51 => X"000000000000000000D791397B7B5B3B3B3B1BF9B7914F000000000000000000",
      INIT_52 => X"000000000000FEFE00000000000000FE00000000000000000000000000000000",
      INIT_53 => X"00000000000000000000000000000000FE00000000000000FEFE000000000000",
      INIT_54 => X"000000000000000054506ED6DBD9D9D4D4D4F4CEAA88282A0000000000000000",
      INIT_55 => X"0000000000000000D791B55B7B7B7B5B3B3B3BD9B9974D4F0000000000000000",
      INIT_56 => X"0000000000FE000000000000000000FE00000000000000000000000000000000",
      INIT_57 => X"00000000000000000000000000000000FE000000000000000000FE0000000000",
      INIT_58 => X"00000000000000544E6C8ED6DBDBD9D6F4F4F4CECAA88A284E00000000000000",
      INIT_59 => X"00000000000000D79195D75B7B5B7B5B3B3B3BF9B9B9B74D4F00000000000000",
      INIT_5A => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_5B => X"00000000000000000000000000000000FE000000000000000000000000000000",
      INIT_5C => X"000000000000544E8E8C8CD6FDDBDBF9F4F4F2CECAA8A8460406000000000000",
      INIT_5D => X"000000000000D791B5B7F75B7B5B7B7B5B3B3BFBDBB9B995714F000000000000",
      INIT_5E => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_5F => X"00000000000000000000000000000000FE000000000000000000000000000000",
      INIT_60 => X"0000000000526E8ECEAC8CD7FDFBFBF9F4F4F2CECAA8A8848484840000000000",
      INIT_61 => X"0000000000D791B5D9B7F95B7B5B7B7B5B3D3BFBDBB9B9999999990000000000",
      INIT_62 => X"0000000000000000000000000000FE00FE000000000000000000000000000000",
      INIT_63 => X"000000000000000000000000000000FE00FE0000000000000000000000000000",
      INIT_64 => X"00000000746CF0F0EEAC8AD7FDFBFBF9F7F4F2CCC8A884422020208800000000",
      INIT_65 => X"00000000D791D9FBDBD9F95B7B5B5B7B5B5B3BFBDBB99975555555B700000000",
      INIT_66 => X"00000000000000000000000000FE000000FE0000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000FE000000FE00000000000000000000000000",
      INIT_68 => X"000000746CF0EEF0EECCAAF5FDFBFBF9F9F4F2ECE8A884404040208808000000",
      INIT_69 => X"000000D791D9D9FBFBD9F95B7B5B5B5B5B5B3BFBDDB99955575555B74F000000",
      INIT_6A => X"000000000000000000000000FE0000000000FE00000000000000000000000000",
      INIT_6B => X"00000000000000000000000000FE0000000000FE000000000000000000000000",
      INIT_6C => X"0000546CF0F0F0EEEEEECCF7FDFBF9F9F9F7F4ECEAA88486A6848688042C0000",
      INIT_6D => X"00004591D9D9FBDBFBFBF95B7B5B5B5B7B5B3BFBDBB99999BBB9B9B74F4F0000",
      INIT_6E => X"0000000000000000000000FE00000000000000FE000000000000000000000000",
      INIT_6F => X"000000000000000000000000FE00000000000000FE0000000000000000000000",
      INIT_70 => X"00006CD0F0F0F0EEEEEEAEF7FDFBFBFBFBF9F4CECAA862646464644224280000",
      INIT_71 => X"00002DD7D9D9F9FBFBFB195B7B7B5B5B7B7B3BF9D9B977979797777751090000",
      INIT_72 => X"00000000000000000000FE000000000000000000FE0000000000000000000000",
      INIT_73 => X"0000000000000000000000FE000000000000000000FE00000000000000000000",
      INIT_74 => X"00006CD0EEEEEEEEEEEECED7FDFBFBFBFBFBF7CECAA864846464646284280000",
      INIT_75 => X"00002DD7F9D9D9FBFBFB1B5B7B7B5B5B7B7B5B19D9B977999797977779090000",
      INIT_76 => X"000000000000000000FE0000000000000000000000FE00000000000000000000",
      INIT_77 => X"00000000000000000000FE0000000000000000000000FE000000000000000000",
      INIT_78 => X"00006CD0EEEEEEEEEEEECEF6FDFBFBFBFBFBF9CECAA862846464644284280000",
      INIT_79 => X"00002DD7F9FBFBFBFBFB1B5B7B7B7B5B7B7B7B1BD9B977999777977579090000",
      INIT_7A => X"0000000000000000FE00000000000000000000000000FE000000000000000000",
      INIT_7B => X"000000000000000000FE00000000000000000000000000FE0000000000000000",
      INIT_7C => X"00006CD0EEEEEEEEEEEEEEF4FDFBFBF9FBFBF9EECAA8A6846264644284280000",
      INIT_7D => X"00002DD7FBFBFBFBFBFBFB5B7B7B7B5B7B7B7B1BDBB999997777777579090000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pic_data_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pic_data_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \pic_data_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \pic_data_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0003800000000000003FF0003FFFFFFC0000000000000000001FF0003FFFFFFC",
      INITP_01 => X"001FF00000000000000000003FFFFFFC000FE00000000000000780003FFFFFFC",
      INITP_02 => X"003FF80000000000000000003FFFFFFC003FF80000000000000000003FFFFFFC",
      INITP_03 => X"007FFC0000000000000000003FFFFFFC007BBC0000000000000000003FFFFFFC",
      INITP_04 => X"003BB800003FF800001FF8003FFFFFFC007FFC00007FFC00000800003FFFFFFC",
      INITP_05 => X"001FF000001FF000007FFE003FFFFFFC003C7800003FF800003FFC003FFFFFFC",
      INITP_06 => X"070381C0070381C001FFFF803FFFFFFC000FE000000FE00000FFFF003FFFFFFC",
      INITP_07 => X"003938000039380027E187E03FE187FC00E10E0000E10E0003F18FC03FF18FFC",
      INITP_08 => X"00010000000100003FC185FC3FC185FC0007C0000007C0002FC181F83FC181FC",
      INITP_09 => X"00010000000100003FC181FC3FC181FC00010000000100003FFFFDFC3FFFFDFC",
      INITP_0A => X"00010000000100003FC083FC3FC083FC00010000000100003FC081FC3FC081FC",
      INITP_0B => X"00010000000100003FFFFFFC3FFFFFFC00010000000100003FC183FC3FC183FC",
      INITP_0C => X"00044000000440003FFFFFFC3FFFFFFC00028000000280003FFFFFFC3FFFFFFC",
      INITP_0D => X"0010100000101000000000000000000000082000000820003FFFFFF83FFFFFF8",
      INITP_0E => X"0040040000400400000000000000000000200800002008000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000800200008002000000000000000000",
      INIT_00 => X"1A1A6CD0EEEEEEEEEEEEEEF4FDFBF9F9F9F9F7EECAA8A8A66442424284281A1A",
      INIT_01 => X"1A1A2DD7FBFBFBFBFBFBFB5B9B7B7B7B7B7B5B1BDB99B9999777757579091A1A",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"1A1A6CD0EEEEEEEEEEEEF0F6F7F7F7F7F7F7F5EEA888A8A6A64242428628B81A",
      INIT_05 => X"1A1A2DD7FBFBFBFBFBFB1B5B7B7D7D7D7D5B5B1BB997B799997575779909B81A",
      INIT_06 => X"0000000000000000000000000000222222000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000FEFEFE000000000000000000000000000000",
      INIT_08 => X"1A1A6CD0EEEEEEEEEEF0EEAAAEAEACCECEAECEEE66A8A8A8A6A642428428B61A",
      INIT_09 => X"1A1A2DD7FBFBDBDBFBFBFBB9F9191B1B1BF9FBFB97B9B9B9B99975759909B61A",
      INIT_0A => X"0000000000000000000000002222222222222200000000000000000000000000",
      INIT_0B => X"000000000000000000000000FEFEFEFEFEFEFE00000000000000000000000000",
      INIT_0C => X"1A1A6CF0EEEEEEEEEEEE8A4486868686868686686666A8A8A8A6A642A628B41A",
      INIT_0D => X"1A1A2DD7DBD9FBFBD9FBB77397979797979797B79597B9B9B99999759909B41A",
      INIT_0E => X"0000000000000000000000222222222222222222000000000000000000000000",
      INIT_0F => X"0000000000000000000000FEFEFEFEFEFEFEFEFE000000000000000000000000",
      INIT_10 => X"1A1A6CD0EEF0EEEEEE886644A8A8A8A6A6A8A668666666A8A8A8A6A6A608B21A",
      INIT_11 => X"1A1A2DD7FBFBDBFBDBB77573B9B9B99999B999B7979597B9B9B999999709B21A",
      INIT_12 => X"0000000000000000000022222222222222222222220000000000000000000000",
      INIT_13 => X"00000000000000000000FEFEFEFEFEFEFEFEFEFEFE0000000000000000000000",
      INIT_14 => X"1A1A6CCEF0EEEEEE88666644A888A8A8A6A8866846666666A8A8A8A88808B21A",
      INIT_15 => X"1A1A2DD7FBD9FBFB97959773B9B9B9B9B9B9B9B795979597B9B9B9999707B21A",
      INIT_16 => X"0000000000000000000022222222222222222222220000000000000000000000",
      INIT_17 => X"00000000000000000000FEFEFEFEFEFEFEFEFEFEFE0000000000000000000000",
      INIT_18 => X"1A1A6CD0EEF0EEA86666664444444444444444684646666666A8A8888808B01A",
      INIT_19 => X"1A1A2DD7D9FBFBB79595977395959595959595B79595979595B9B9979709B01A",
      INIT_1A => X"0000000000000000002222222222222222222222222200000000000000000000",
      INIT_1B => X"000000000000000000FEFEFEFE22FEFEFE22FEFEFEFE00000000000000000000",
      INIT_1C => X"1A1A6CD0EEEE886666664828080A0A0A08082A28284646666666A8888808AE18",
      INIT_1D => X"1A1A2DD7FBFB97959797B5B5B1B1B1B1B1B1B3B3939595979595B997B709AE18",
      INIT_1E => X"0000000000000000002222222222222222222222222200000000000000000000",
      INIT_1F => X"000000000000000000FEFEFEFEFEFEFEFEFEFEFEFEFE00000000000000000000",
      INIT_20 => X"1A1A6CEEEE8866666648282A4E503030305050504E284846666666A88828AE18",
      INIT_21 => X"1A1A2DD9FB977597B7B5B5D515AFADADAFAFAFB1F5919395959595B9B709AE18",
      INIT_22 => X"000000000000000000FEFEFEFEFEFEFEFEFEFEFEFEFE00000000000000000000",
      INIT_23 => X"000000000000000000FEFEFEFEFEFEFEFEFEFEFEFEFE00000000000000000000",
      INIT_24 => X"18186CCEC86666464828B7B9B797979797979797B793282846666686A828AC18",
      INIT_25 => X"18182DF9B9979595B5B5D1B9B797979797979797B7B1B19395979797B909AC18",
      INIT_26 => X"00000000000000000000FEFEFEFEFEFEFEFEFEFEFE0000000000000000000000",
      INIT_27 => X"00000000000000000000FEFEFE22FEFEFE22FEFEFE0000000000000000000000",
      INIT_28 => X"18186C8A8666664628B9B9B9B9B9B9B9B9B9B9B9B9B79328466666646628AC18",
      INIT_29 => X"18182DB797979795B5D1B9B9B9B9B9B9B9B9B9B9B957D391959597759509AC18",
      INIT_2A => X"00000000000000000000FEFEFEFEFEFEFEFEFEFEFE0000000000000000000000",
      INIT_2B => X"00000000000000000000FEFEFEFE222222FEFEFEFE0000000000000000000000",
      INIT_2C => X"1818484866664648B7B9B9B9B9B9B9B9B9B9B9B9B9B9B793284666666628AC16",
      INIT_2D => X"18182F93979595B5D1B9B9B9B9B9B9B9B9B9B9B9B9B999D3919595959509AC16",
      INIT_2E => X"0000000000000000000000FEFEFEFEFEFEFEFEFE000000000000000000000000",
      INIT_2F => X"0000000000000000000000FEFEFEFEFEFEFEFEFE000000000000000000000000",
      INIT_30 => X"18184848664826B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7932848464828AC16",
      INIT_31 => X"18182F93959593D1B9B9B9B9B9B9B9B9B9B9B9B9B9B9B979D39393959509AC16",
      INIT_32 => X"000000000000000000000000FEFEFEFEFEFEFE00000000000000000000000000",
      INIT_33 => X"000000000000000000000000FEFEFEFEFEFEFE00000000000000000000000000",
      INIT_34 => X"181848484628B7B9B9B9B9B9505252757775779797B9B9B7979328282828AC16",
      INIT_35 => X"18182F939593D1B9B9B9B9B9505252757775779797B9B9B977B191939309AC16",
      INIT_36 => X"0000000000FEFEFE000000000000FEFEFE000000000000FEFEFE000000000000",
      INIT_37 => X"0000000000FEFEFE000000000000FEFEFE000000000000FEFEFE000000000000",
      INIT_38 => X"1818482828B7B9B9B9B9B930CACAA83030ECCAEC0E97B7B7979793282828AC16",
      INIT_39 => X"18182F91B3D1B9B9B9B9B930CACAA83030ECCAEC0E97B7B99775B1B19309AC16",
      INIT_3A => X"0000000000000000FEFEFE00000000FE00000000FEFEFE000000000000000000",
      INIT_3B => X"0000000000000000FEFEFE00000000FE00000000FEFEFE000000000000000000",
      INIT_3C => X"16160E08B7B9D9B9B9B930CAA8A8A62E50A8A886CA0E9797979797930828AC16",
      INIT_3D => X"16160E8FD1B9D9B9B9B930CAA8A8A62E50A8A886CA0E9797979775B19109AC16",
      INIT_3E => X"00000000000000000000FEFEFE0000FE0000FEFEFE0000000000000000000000",
      INIT_3F => X"00000000000000000000FEFEFE0000FE0000FEFEFE0000000000000000000000",
      INIT_40 => X"16160E0CB9D9B9B9B930CCA82020200E3020202088CAEC9797979797930AAC16",
      INIT_41 => X"16160ED1B9D9B9B9B930CCA82020200E3020202088CAEC9797979797736DAC16",
      INIT_42 => X"00000000000000000000000000FEFEFEFEFE0000000000000000000000000000",
      INIT_43 => X"00000000000000000000000000FEFEFEFEFE0000000000000000000000000000",
      INIT_44 => X"16165497B9B9B9B9B90EECCA2020200E53202020A80EEC9797979797502EAC16",
      INIT_45 => X"16165497B9B9B9B9B90EECCA2020200E53202020A80EEC9797979797502EAC16",
      INIT_46 => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_47 => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_48 => X"161676DBB9B9B9B9B90E0E3030303077535532525252EE97979597977230AC16",
      INIT_49 => X"161676DBB9B9B9B9B90E0E3030303077535532525252EE97979597977230AC16",
      INIT_4A => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_4B => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_4C => X"161656BBB9B9B9B9B930ECCAAACAAA3033AACACCCCECEE97979797977530AC16",
      INIT_4D => X"161656BBB9B9B9B9B930ECCAAACAAA3033AACACCCCECEE97979797977530AC16",
      INIT_4E => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_4F => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_50 => X"161656BBB9B9B9B9B930CA86000020CA1120202086CCEE97979797977510AC16",
      INIT_51 => X"161656BBB9B9B9B9B930CA86000020CA1120202086CCEE97979797977510AC16",
      INIT_52 => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_53 => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_54 => X"161656BBB9B9B9B9B930ECA8000000CA1020202066CC0E97979797977510AC16",
      INIT_55 => X"161656BBB9B9B9B9B930ECA8000000CA1020202066CC0E97979797977510AC16",
      INIT_56 => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_57 => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_58 => X"161658BBB9B9B9B9B92EECECCACCCA3053CACCCAECEE0E97979797977510AC16",
      INIT_59 => X"161658BBB9B9B9B9B92EECECCACCCA3053CACCCAECEE0E97979797977510AC16",
      INIT_5A => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_5B => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_5C => X"161658BBB9B9B9B9B9300E305030505252305252300E0E97979797977510AC16",
      INIT_5D => X"161658BBB9B9B9B9B9300E305030505252305252300E0E97979797977510AC16",
      INIT_5E => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_5F => X"000000000000000000000000000000FE00000000000000000000000000000000",
      INIT_60 => X"161658BBBBB9B9B9B9B9B9B9B9B9B9B9B9B9979797979797979797977510AC16",
      INIT_61 => X"161658BBBBB9B9B9B9B9B9B9B9B9B9B9B9B9979797979797979797977510AC16",
      INIT_62 => X"0000000000000000000000000000FE00FE000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000FE00FE000000000000000000000000000000",
      INIT_64 => X"161638799999B9B9B9B9B9B9B9B999999799979797777777979797975510AC16",
      INIT_65 => X"161638799999B9B9B9B9B9B9B9B999999799979797777777979797975510AC16",
      INIT_66 => X"00000000000000000000000000FE000000FE0000000000000000000000000000",
      INIT_67 => X"00000000000000000000000000FE000000FE0000000000000000000000000000",
      INIT_68 => X"1616163634545455555454545454345454343434343454343454345434F0AC16",
      INIT_69 => X"1616163634545455555454545454345454343434343454343454345434F0AC16",
      INIT_6A => X"000000000000000000000000FE0000000000FE00000000000000000000000000",
      INIT_6B => X"000000000000000000000000FE0000000000FE00000000000000000000000000",
      INIT_6C => X"1616D6B0ACACACACACAEACAEAEAEAEACAEAEAEAEAEAEAEACACAEAEACACAC1616",
      INIT_6D => X"1616D6B0ACACACACACAEACAEAEAEAEACAEAEAEAEAEAEAEACACAEAEACACAC1616",
      INIT_6E => X"0000000000000000000000FE00000000000000FE000000000000000000000000",
      INIT_6F => X"0000000000000000000000FE00000000000000FE000000000000000000000000",
      INIT_70 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_71 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_72 => X"00000000000000000000FE000000000000000000FE0000000000000000000000",
      INIT_73 => X"00000000000000000000FE000000000000000000FE0000000000000000000000",
      INIT_74 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_75 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_76 => X"000000000000000000FE0000000000000000000000FE00000000000000000000",
      INIT_77 => X"000000000000000000FE0000000000000000000000FE00000000000000000000",
      INIT_78 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_79 => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_7A => X"0000000000000000FE00000000000000000000000000FE000000000000000000",
      INIT_7B => X"0000000000000000FE00000000000000000000000000FE000000000000000000",
      INIT_7C => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_7D => X"1616161616161616161616161616161616161616161616161616161616161616",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pic_data_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pic_data_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \pic_data_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \pic_data_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0003800000000000000100000000800000000000000000000000000000000000",
      INITP_01 => X"001FF00000000000000F80000001F000000FE00000000000000700000000E000",
      INITP_02 => X"003FF800000000000017C0000003E800003FF80000000000001F80000001F800",
      INITP_03 => X"007FFC0000000000003FF800001FFC00007BBC0000000000003FF000000FFC00",
      INITP_04 => X"003BB800003FF8000003FC00003FC000007FFC00007FFC00003FFE00007FFC00",
      INITP_05 => X"001FF000001FF0000007F800001FE000003C7800003FF8000003FC00003FC000",
      INITP_06 => X"070381C0070381C00381C000000381C0000FE000000FE0000007F000000FE000",
      INITP_07 => X"0039380000393800001C80000001380000E10E0000E10E000070800000010E00",
      INITP_08 => X"00010000000100000000B000000D00000007C0000007C0000003E0000007C000",
      INITP_09 => X"00010000000100000000830000C10000000100000001000000008C0000310000",
      INITP_0A => X"000100000001000000008020040100000001000000010000000080C003010000",
      INITP_0B => X"0001000000010000000080000001000000010000000100000000800000010000",
      INITP_0C => X"0004400000044000000220000004400000028000000280000001400000028000",
      INITP_0D => X"0010100000101000000808000010100000082000000820000004100000082000",
      INITP_0E => X"0040040000400400002002000040040000200800002008000010040000200800",
      INITP_0F => X"0000000000000000000000000000000000800200008002000040010000800200",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"00000000000000000000000000222222EE220000000000000000000000000000",
      INIT_05 => X"000000000000000000000000000022EE22222200000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000222222000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000EEEEEE000000000000000000000000000000",
      INIT_08 => X"00000000000000000000002222222222EEEEEE22000000000000000000000000",
      INIT_09 => X"00000000000000000000000022EEEEEE22222222220000000000000000000000",
      INIT_0A => X"0000000000000000000000002222222222222200000000000000000000000000",
      INIT_0B => X"000000000000000000000000EEEEEEEEEEEEEE00000000000000000000000000",
      INIT_0C => X"000000000000000000002222222222EEEEEEEEEE220000000000000000000000",
      INIT_0D => X"000000000000000000000022EEEEEEEEEE222222222200000000000000000000",
      INIT_0E => X"0000000000000000000000222222222222222222000000000000000000000000",
      INIT_0F => X"0000000000000000000000EEEEEEEEEEEEEEEEEE000000000000000000000000",
      INIT_10 => X"000000000000000000002222222222EEEEEEEEEEEE0000000000000000000000",
      INIT_11 => X"0000000000000000000000EEEEEEEEEEEE222222222200000000000000000000",
      INIT_12 => X"0000000000000000000022222222222222222222220000000000000000000000",
      INIT_13 => X"00000000000000000000EEEEEEEEEEEEEEEEEEEEEE0000000000000000000000",
      INIT_14 => X"0000000000000000002222222222EEEEEEEEEE22EE2200000000000000000000",
      INIT_15 => X"0000000000000000000022EE22EEEEEEEEEE2222222222000000000000000000",
      INIT_16 => X"0000000000000000000022222222222222222222220000000000000000000000",
      INIT_17 => X"00000000000000000000EEEEEEEEEEEEEEEEEEEEEE0000000000000000000000",
      INIT_18 => X"000000000000000000222222EEEEEEEEEEEEEEEEEEEE00000000000000000000",
      INIT_19 => X"00000000000000000000EEEEEEEEEEEEEEEEEEEE222222000000000000000000",
      INIT_1A => X"0000000000000000002222222222222222222222222200000000000000000000",
      INIT_1B => X"000000000000000000EEEEEEEE22EEEEEE22EEEEEEEE00000000000000000000",
      INIT_1C => X"0000000000000000002222EEEEEEEEEEEEEEEEEEEEEE00000000000000000000",
      INIT_1D => X"00000000000000000000EEEEEEEEEEEEEEEEEEEEEE2222000000000000000000",
      INIT_1E => X"0000000000000000002222222222222222222222222200000000000000000000",
      INIT_1F => X"000000000000000000EEEEEEEEEEEEEEEEEEEEEEEEEE00000000000000000000",
      INIT_20 => X"000000000000000000EEEEEEEEEEEEEEEEEEEEEEEEEE00000000000000000000",
      INIT_21 => X"00000000000000000000EEEEEEEEEEEEEEEEEEEEEEEEEE000000000000000000",
      INIT_22 => X"000000000000000000EEEEEEEEEEEEEEEEEEEEEEEEEE00000000000000000000",
      INIT_23 => X"000000000000000000EEEEEEEEEEEEEEEEEEEEEEEEEE00000000000000000000",
      INIT_24 => X"00000000000000000022EEEEEEEEEEEEEEEE2222222200000000000000000000",
      INIT_25 => X"0000000000000000000022222222EEEEEEEEEEEEEEEE22000000000000000000",
      INIT_26 => X"00000000000000000000EEEEEEEEEEEEEEEEEEEEEE0000000000000000000000",
      INIT_27 => X"00000000000000000000EEEEEE22EEEEEE22EEEEEE0000000000000000000000",
      INIT_28 => X"00000000000000000000EEEEEEEEEEEEEEEE2222220000000000000000000000",
      INIT_29 => X"0000000000000000000000222222EEEEEEEEEEEEEEEE00000000000000000000",
      INIT_2A => X"00000000000000000000EEEEEEEEEEEEEEEEEEEEEE0000000000000000000000",
      INIT_2B => X"00000000000000000000EEEEEEEE222222EEEEEEEE0000000000000000000000",
      INIT_2C => X"0000000000000000000022EEEEEEEEEEEEEEEE22000000000000000000000000",
      INIT_2D => X"00000000000000000000000022EEEEEEEEEEEEEEEE2200000000000000000000",
      INIT_2E => X"0000000000000000000000EEEEEEEEEEEEEEEEEE000000000000000000000000",
      INIT_2F => X"0000000000000000000000EEEEEEEEEEEEEEEEEE000000000000000000000000",
      INIT_30 => X"000000000000000000000022EEEEEEEEEEEEEE00000000000000000000000000",
      INIT_31 => X"00000000000000000000000000EEEEEEEEEEEEEE220000000000000000000000",
      INIT_32 => X"000000000000000000000000EEEEEEEEEEEEEE00000000000000000000000000",
      INIT_33 => X"000000000000000000000000EEEEEEEEEEEEEE00000000000000000000000000",
      INIT_34 => X"0000000000000000000000000022EEEEEE220000000000EEEEEE000000000000",
      INIT_35 => X"000000000000EEEEEE000000000022EEEEEE2200000000000000000000000000",
      INIT_36 => X"0000000000EEEEEE000000000000EEEEEE000000000000EEEEEE000000000000",
      INIT_37 => X"0000000000EEEEEE000000000000EEEEEE000000000000EEEEEE000000000000",
      INIT_38 => X"000000000000000000000000000000EE00000000EEEEEE000000000000000000",
      INIT_39 => X"000000000000000000EEEEEE00000000EE000000000000000000000000000000",
      INIT_3A => X"0000000000000000EEEEEE00000000EE00000000EEEEEE000000000000000000",
      INIT_3B => X"0000000000000000EEEEEE00000000EE00000000EEEEEE000000000000000000",
      INIT_3C => X"000000000000000000000000000000EE0000EEEEEE0000000000000000000000",
      INIT_3D => X"0000000000000000000000EEEEEE0000EE000000000000000000000000000000",
      INIT_3E => X"00000000000000000000EEEEEE0000EE0000EEEEEE0000000000000000000000",
      INIT_3F => X"00000000000000000000EEEEEE0000EE0000EEEEEE0000000000000000000000",
      INIT_40 => X"00000000000000000000000000EEEEEEEEEE0000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000EEEEEEEEEE00000000000000000000000000",
      INIT_42 => X"00000000000000000000000000EEEEEEEEEE0000000000000000000000000000",
      INIT_43 => X"00000000000000000000000000EEEEEEEEEE0000000000000000000000000000",
      INIT_44 => X"000000000000000000000000EEEE00EE00000000000000000000000000000000",
      INIT_45 => X"00000000000000000000000000000000EE00EEEE000000000000000000000000",
      INIT_46 => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_47 => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_48 => X"00000000000000000000EEEE000000EE00000000000000000000000000000000",
      INIT_49 => X"00000000000000000000000000000000EE000000EEEE00000000000000000000",
      INIT_4A => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_4B => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_4C => X"0000000000000000EEEE0000000000EE00000000000000000000000000000000",
      INIT_4D => X"00000000000000000000000000000000EE0000000000EEEE0000000000000000",
      INIT_4E => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_4F => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_50 => X"000000000000EEEE00000000000000EE00000000000000000000000000000000",
      INIT_51 => X"00000000000000000000000000000000EE00000000000000EEEE000000000000",
      INIT_52 => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_53 => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_54 => X"0000000000EE000000000000000000EE00000000000000000000000000000000",
      INIT_55 => X"00000000000000000000000000000000EE000000000000000000EE0000000000",
      INIT_56 => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_57 => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_58 => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_59 => X"00000000000000000000000000000000EE000000000000000000000000000000",
      INIT_5A => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_5B => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_5C => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_5D => X"00000000000000000000000000000000EE000000000000000000000000000000",
      INIT_5E => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_5F => X"000000000000000000000000000000EE00000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000EE00EE000000000000000000000000000000",
      INIT_61 => X"000000000000000000000000000000EE00EE0000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000EE00EE000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000EE00EE000000000000000000000000000000",
      INIT_64 => X"00000000000000000000000000EE000000EE0000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000EE000000EE00000000000000000000000000",
      INIT_66 => X"00000000000000000000000000EE000000EE0000000000000000000000000000",
      INIT_67 => X"00000000000000000000000000EE000000EE0000000000000000000000000000",
      INIT_68 => X"000000000000000000000000EE0000000000EE00000000000000000000000000",
      INIT_69 => X"00000000000000000000000000EE0000000000EE000000000000000000000000",
      INIT_6A => X"000000000000000000000000EE0000000000EE00000000000000000000000000",
      INIT_6B => X"000000000000000000000000EE0000000000EE00000000000000000000000000",
      INIT_6C => X"0000000000000000000000EE00000000000000EE000000000000000000000000",
      INIT_6D => X"000000000000000000000000EE00000000000000EE0000000000000000000000",
      INIT_6E => X"0000000000000000000000EE00000000000000EE000000000000000000000000",
      INIT_6F => X"0000000000000000000000EE00000000000000EE000000000000000000000000",
      INIT_70 => X"00000000000000000000EE000000000000000000EE0000000000000000000000",
      INIT_71 => X"0000000000000000000000EE000000000000000000EE00000000000000000000",
      INIT_72 => X"00000000000000000000EE000000000000000000EE0000000000000000000000",
      INIT_73 => X"00000000000000000000EE000000000000000000EE0000000000000000000000",
      INIT_74 => X"000000000000000000EE0000000000000000000000EE00000000000000000000",
      INIT_75 => X"00000000000000000000EE0000000000000000000000EE000000000000000000",
      INIT_76 => X"000000000000000000EE0000000000000000000000EE00000000000000000000",
      INIT_77 => X"000000000000000000EE0000000000000000000000EE00000000000000000000",
      INIT_78 => X"0000000000000000EE00000000000000000000000000EE000000000000000000",
      INIT_79 => X"000000000000000000EE00000000000000000000000000EE0000000000000000",
      INIT_7A => X"0000000000000000EE00000000000000000000000000EE000000000000000000",
      INIT_7B => X"0000000000000000EE00000000000000000000000000EE000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pic_data_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pic_data_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end pic_data_blk_mem_gen_prim_width;

architecture STRUCTURE of pic_data_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.pic_data_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(0) => dina(0),
      douta(0) => douta(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pic_data_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pic_data_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \pic_data_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \pic_data_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\pic_data_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pic_data_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pic_data_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \pic_data_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \pic_data_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\pic_data_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pic_data_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pic_data_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \pic_data_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \pic_data_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\pic_data_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pic_data_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pic_data_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \pic_data_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \pic_data_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\pic_data_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \pic_data_blk_mem_gen_prim_width__parameterized4\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \pic_data_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \pic_data_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \pic_data_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\pic_data_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_ena => ram_ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pic_data_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pic_data_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end pic_data_blk_mem_gen_generic_cstr;

architecture STRUCTURE of pic_data_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_ena : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.pic_data_bindec
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena_array(0) => ena_array(0),
      ram_ena => ram_ena
    );
\has_mux_a.A\: entity work.pic_data_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[4].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[2].ram.r_n_8\,
      DOADO(7) => \ramloop[5].ram.r_n_0\,
      DOADO(6) => \ramloop[5].ram.r_n_1\,
      DOADO(5) => \ramloop[5].ram.r_n_2\,
      DOADO(4) => \ramloop[5].ram.r_n_3\,
      DOADO(3) => \ramloop[5].ram.r_n_4\,
      DOADO(2) => \ramloop[5].ram.r_n_5\,
      DOADO(1) => \ramloop[5].ram.r_n_6\,
      DOADO(0) => \ramloop[5].ram.r_n_7\,
      DOPADOP(0) => \ramloop[5].ram.r_n_8\,
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(8 downto 0) => douta(11 downto 3)
    );
\ramloop[0].ram.r\: entity work.pic_data_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(0) => dina(0),
      douta(0) => douta(0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\pic_data_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(2 downto 1),
      douta(1 downto 0) => douta(2 downto 1),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\pic_data_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[2].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[2].ram.r_n_8\,
      ena_array(0) => ena_array(0),
      wea(0) => wea(0)
    );
\ramloop[3].ram.r\: entity work.\pic_data_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[3].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[3].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[3].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[3].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[3].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[3].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[3].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[3].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[3].ram.r_n_8\,
      wea(0) => wea(0)
    );
\ramloop[4].ram.r\: entity work.\pic_data_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      \douta[10]\(7) => \ramloop[4].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[4].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[4].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[4].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[4].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[4].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[4].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[4].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[4].ram.r_n_8\,
      wea(0) => wea(0)
    );
\ramloop[5].ram.r\: entity work.\pic_data_blk_mem_gen_prim_width__parameterized4\
     port map (
      DOADO(7) => \ramloop[5].ram.r_n_0\,
      DOADO(6) => \ramloop[5].ram.r_n_1\,
      DOADO(5) => \ramloop[5].ram.r_n_2\,
      DOADO(4) => \ramloop[5].ram.r_n_3\,
      DOADO(3) => \ramloop[5].ram.r_n_4\,
      DOADO(2) => \ramloop[5].ram.r_n_5\,
      DOADO(1) => \ramloop[5].ram.r_n_6\,
      DOADO(0) => \ramloop[5].ram.r_n_7\,
      DOPADOP(0) => \ramloop[5].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      ram_ena => ram_ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pic_data_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pic_data_blk_mem_gen_top : entity is "blk_mem_gen_top";
end pic_data_blk_mem_gen_top;

architecture STRUCTURE of pic_data_blk_mem_gen_top is
begin
\valid.cstr\: entity work.pic_data_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pic_data_blk_mem_gen_v8_3_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pic_data_blk_mem_gen_v8_3_3_synth : entity is "blk_mem_gen_v8_3_3_synth";
end pic_data_blk_mem_gen_v8_3_3_synth;

architecture STRUCTURE of pic_data_blk_mem_gen_v8_3_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.pic_data_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pic_data_blk_mem_gen_v8_3_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of pic_data_blk_mem_gen_v8_3_3 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of pic_data_blk_mem_gen_v8_3_3 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of pic_data_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of pic_data_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of pic_data_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of pic_data_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of pic_data_blk_mem_gen_v8_3_3 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of pic_data_blk_mem_gen_v8_3_3 : entity is "5";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of pic_data_blk_mem_gen_v8_3_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of pic_data_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of pic_data_blk_mem_gen_v8_3_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of pic_data_blk_mem_gen_v8_3_3 : entity is "Estimated Power for IP     :     6.227749 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of pic_data_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of pic_data_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of pic_data_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of pic_data_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of pic_data_blk_mem_gen_v8_3_3 : entity is "pic_data.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of pic_data_blk_mem_gen_v8_3_3 : entity is "pic_data.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of pic_data_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of pic_data_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of pic_data_blk_mem_gen_v8_3_3 : entity is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of pic_data_blk_mem_gen_v8_3_3 : entity is 16384;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of pic_data_blk_mem_gen_v8_3_3 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of pic_data_blk_mem_gen_v8_3_3 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of pic_data_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of pic_data_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of pic_data_blk_mem_gen_v8_3_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of pic_data_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of pic_data_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of pic_data_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of pic_data_blk_mem_gen_v8_3_3 : entity is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of pic_data_blk_mem_gen_v8_3_3 : entity is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of pic_data_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of pic_data_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of pic_data_blk_mem_gen_v8_3_3 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of pic_data_blk_mem_gen_v8_3_3 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of pic_data_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of pic_data_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_v8_3_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of pic_data_blk_mem_gen_v8_3_3 : entity is "yes";
end pic_data_blk_mem_gen_v8_3_3;

architecture STRUCTURE of pic_data_blk_mem_gen_v8_3_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.pic_data_blk_mem_gen_v8_3_3_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity pic_data is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of pic_data : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of pic_data : entity is "pic_data,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of pic_data : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of pic_data : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end pic_data;

architecture STRUCTURE of pic_data is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "5";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.227749 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "pic_data.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "pic_data.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16384;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16384;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16384;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16384;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.pic_data_blk_mem_gen_v8_3_3
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
