// Seed: 1931430186
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wor id_3,
    output wire id_4,
    input wand id_5,
    input tri id_6,
    output uwire id_7,
    output supply0 id_8,
    input supply1 id_9,
    output tri id_10,
    input wor id_11,
    output tri1 id_12,
    input tri id_13,
    output wand id_14,
    output supply1 id_15,
    input wand id_16,
    input wire id_17,
    output supply1 id_18,
    input uwire id_19,
    input wor id_20
    , id_42,
    output wor id_21,
    input uwire id_22,
    input uwire id_23,
    output uwire id_24,
    input supply0 id_25,
    input tri id_26,
    input tri id_27,
    output supply1 id_28,
    input wire id_29,
    output wire id_30,
    output tri1 id_31,
    input supply1 id_32,
    input tri1 id_33,
    input tri id_34,
    output wand id_35,
    output supply0 id_36,
    input wand id_37,
    output wor id_38,
    input wire id_39,
    input wire id_40
);
  assign id_35 = id_42;
endmodule
module module_2 (
    input tri0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    output supply0 id_4,
    output wor id_5,
    input wor id_6,
    output supply0 id_7,
    input tri id_8,
    output tri1 module_1,
    output tri1 id_10,
    input supply1 id_11,
    output uwire id_12,
    input tri1 id_13,
    input supply1 id_14,
    input tri1 id_15,
    output wor id_16,
    input tri id_17,
    input wor id_18,
    output wor id_19
);
  wire id_21 = id_21;
  module_0(
      id_2,
      id_1,
      id_2,
      id_3,
      id_5,
      id_17,
      id_13,
      id_12,
      id_2,
      id_8,
      id_5,
      id_0,
      id_10,
      id_18,
      id_16,
      id_7,
      id_8,
      id_6,
      id_10,
      id_14,
      id_1,
      id_4,
      id_18,
      id_14,
      id_2,
      id_13,
      id_0,
      id_0,
      id_2,
      id_17,
      id_5,
      id_5,
      id_11,
      id_6,
      id_18,
      id_3,
      id_7,
      id_1,
      id_7,
      id_0,
      id_14
  );
  final begin
    id_2 = 1'b0;
  end
  assign id_12 = ~id_18;
endmodule
