vendor_name = ModelSim
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/mem_programa.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd.bak
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.qsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.qpf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.cmp
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ALU_1/ALU.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform4.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform3.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform2.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform1.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Waveform.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd.bak
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.inc
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/RP.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/R2.inc
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/R2.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/R1.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/qmegawiz_errors_log.txt
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.qsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.qpf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Dec.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf.bak
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.tdf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/busmux16to1.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/Waveform.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd.bak
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.qsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.qpf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/UControl/UControl.bsf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/UniversalShiftRegister.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro_2.bdf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/ElMicro.bdf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/ElMicro/Dec.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/MiQro_EVA.bdf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/Waveform.vwf
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/Waveform1.vwf
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/DanielC/Desktop/Proyecto/MiQroEVA/MiQroV11/MiQro_EVA/db/MiQro_EVA.cbx.xml
design_name = ALU
instance = comp, \NZVC[0]~output\, NZVC[0]~output, ALU, 1
instance = comp, \NZVC[1]~output\, NZVC[1]~output, ALU, 1
instance = comp, \NZVC[2]~output\, NZVC[2]~output, ALU, 1
instance = comp, \NZVC[3]~output\, NZVC[3]~output, ALU, 1
instance = comp, \NZVC[4]~output\, NZVC[4]~output, ALU, 1
instance = comp, \NZVC[5]~output\, NZVC[5]~output, ALU, 1
instance = comp, \NZVC[6]~output\, NZVC[6]~output, ALU, 1
instance = comp, \Result[0]~output\, Result[0]~output, ALU, 1
instance = comp, \Result[1]~output\, Result[1]~output, ALU, 1
instance = comp, \Result[2]~output\, Result[2]~output, ALU, 1
instance = comp, \Result[3]~output\, Result[3]~output, ALU, 1
instance = comp, \Result[4]~output\, Result[4]~output, ALU, 1
instance = comp, \Result[5]~output\, Result[5]~output, ALU, 1
instance = comp, \Result[6]~output\, Result[6]~output, ALU, 1
instance = comp, \Result[7]~output\, Result[7]~output, ALU, 1
instance = comp, \A[7]~input\, A[7]~input, ALU, 1
instance = comp, \B[7]~input\, B[7]~input, ALU, 1
instance = comp, \B[6]~input\, B[6]~input, ALU, 1
instance = comp, \A[6]~input\, A[6]~input, ALU, 1
instance = comp, \B[5]~input\, B[5]~input, ALU, 1
instance = comp, \A[5]~input\, A[5]~input, ALU, 1
instance = comp, \A[4]~input\, A[4]~input, ALU, 1
instance = comp, \B[4]~input\, B[4]~input, ALU, 1
instance = comp, \A[3]~input\, A[3]~input, ALU, 1
instance = comp, \B[3]~input\, B[3]~input, ALU, 1
instance = comp, \A[2]~input\, A[2]~input, ALU, 1
instance = comp, \B[2]~input\, B[2]~input, ALU, 1
instance = comp, \B[1]~input\, B[1]~input, ALU, 1
instance = comp, \A[1]~input\, A[1]~input, ALU, 1
instance = comp, \B[0]~input\, B[0]~input, ALU, 1
instance = comp, \A[0]~input\, A[0]~input, ALU, 1
instance = comp, \Add1~5\, Add1~5, ALU, 1
instance = comp, \Add1~25\, Add1~25, ALU, 1
instance = comp, \Add1~29\, Add1~29, ALU, 1
instance = comp, \Add1~17\, Add1~17, ALU, 1
instance = comp, \Add1~13\, Add1~13, ALU, 1
instance = comp, \Add1~9\, Add1~9, ALU, 1
instance = comp, \Add1~21\, Add1~21, ALU, 1
instance = comp, \Add1~1\, Add1~1, ALU, 1
instance = comp, \ALU_Sel[1]~input\, ALU_Sel[1]~input, ALU, 1
instance = comp, \ALU_Sel[0]~input\, ALU_Sel[0]~input, ALU, 1
instance = comp, \ALU_Sel[2]~input\, ALU_Sel[2]~input, ALU, 1
instance = comp, \Mux2~0\, Mux2~0, ALU, 1
instance = comp, \Mux1~0\, Mux1~0, ALU, 1
instance = comp, \Add0~5\, Add0~5, ALU, 1
instance = comp, \Add0~25\, Add0~25, ALU, 1
instance = comp, \Add0~29\, Add0~29, ALU, 1
instance = comp, \Add0~17\, Add0~17, ALU, 1
instance = comp, \Add0~13\, Add0~13, ALU, 1
instance = comp, \Add0~9\, Add0~9, ALU, 1
instance = comp, \Add0~21\, Add0~21, ALU, 1
instance = comp, \Add0~1\, Add0~1, ALU, 1
instance = comp, \Mux10~0\, Mux10~0, ALU, 1
instance = comp, \Mux1~1\, Mux1~1, ALU, 1
instance = comp, \Mux9~0\, Mux9~0, ALU, 1
instance = comp, \Mux2~1\, Mux2~1, ALU, 1
instance = comp, \Mux3~0\, Mux3~0, ALU, 1
instance = comp, \Mux3~1\, Mux3~1, ALU, 1
instance = comp, \Mux5~0\, Mux5~0, ALU, 1
instance = comp, \Mux5~1\, Mux5~1, ALU, 1
instance = comp, \Mux6~0\, Mux6~0, ALU, 1
instance = comp, \Mux6~1\, Mux6~1, ALU, 1
instance = comp, \Equal1~1\, Equal1~1, ALU, 1
instance = comp, \Mux2~2\, Mux2~2, ALU, 1
instance = comp, \Mux7~0\, Mux7~0, ALU, 1
instance = comp, \Mux7~1\, Mux7~1, ALU, 1
instance = comp, \Equal1~0\, Equal1~0, ALU, 1
instance = comp, \Mux4~0\, Mux4~0, ALU, 1
instance = comp, \Mux4~1\, Mux4~1, ALU, 1
instance = comp, \Mux8~0\, Mux8~0, ALU, 1
instance = comp, \Equal1~2\, Equal1~2, ALU, 1
instance = comp, \Add1~33\, Add1~33, ALU, 1
instance = comp, \Mux10~1\, Mux10~1, ALU, 1
instance = comp, \Equal0~0\, Equal0~0, ALU, 1
instance = comp, \LessThan0~2\, LessThan0~2, ALU, 1
instance = comp, \LessThan0~0\, LessThan0~0, ALU, 1
instance = comp, \LessThan0~1\, LessThan0~1, ALU, 1
instance = comp, \LessThan0~3\, LessThan0~3, ALU, 1
instance = comp, \LessThan1~0\, LessThan1~0, ALU, 1
instance = comp, \LessThan1~1\, LessThan1~1, ALU, 1
instance = comp, \LessThan1~2\, LessThan1~2, ALU, 1
instance = comp, \LessThan1~3\, LessThan1~3, ALU, 1
instance = comp, \Equal0~1\, Equal0~1, ALU, 1
instance = comp, \Equal0~2\, Equal0~2, ALU, 1
instance = comp, \Equal0~3\, Equal0~3, ALU, 1
instance = comp, \Mux2~3\, Mux2~3, ALU, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, ALU, 1
