multiline_comment|/*&n; *  setup.c, Setup for the ZAO Networks Capcella.&n; *&n; *  Copyright (C) 2002-2003  Yoichi Yuasa &lt;yuasa@hh.iij4u.or.jp&gt;&n; *&n; *  This program is free software; you can redistribute it and/or modify&n; *  it under the terms of the GNU General Public License as published by&n; *  the Free Software Foundation; either version 2 of the License, or&n; *  (at your option) any later version.&n; *&n; *  This program is distributed in the hope that it will be useful,&n; *  but WITHOUT ANY WARRANTY; without even the implied warranty of&n; *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the&n; *  GNU General Public License for more details.&n; *&n; *  You should have received a copy of the GNU General Public License&n; *  along with this program; if not, write to the Free Software&n; *  Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/major.h&gt;
macro_line|#include &lt;linux/kdev_t.h&gt;
macro_line|#include &lt;linux/root_dev.h&gt;
macro_line|#include &lt;asm/pci_channel.h&gt;
macro_line|#include &lt;asm/time.h&gt;
macro_line|#include &lt;asm/vr41xx/capcella.h&gt;
macro_line|#ifdef CONFIG_BLK_DEV_INITRD
r_extern
r_int
r_int
id|initrd_start
comma
id|initrd_end
suffix:semicolon
r_extern
r_void
op_star
id|__rd_start
comma
op_star
id|__rd_end
suffix:semicolon
macro_line|#endif
macro_line|#ifdef CONFIG_PCI
DECL|variable|vr41xx_pci_io_resource
r_static
r_struct
id|resource
id|vr41xx_pci_io_resource
op_assign
(brace
l_string|&quot;PCI I/O space&quot;
comma
id|VR41XX_PCI_IO_START
comma
id|VR41XX_PCI_IO_END
comma
id|IORESOURCE_IO
)brace
suffix:semicolon
DECL|variable|vr41xx_pci_mem_resource
r_static
r_struct
id|resource
id|vr41xx_pci_mem_resource
op_assign
(brace
l_string|&quot;PCI memory space&quot;
comma
id|VR41XX_PCI_MEM_START
comma
id|VR41XX_PCI_MEM_END
comma
id|IORESOURCE_MEM
)brace
suffix:semicolon
r_extern
r_struct
id|pci_ops
id|vr41xx_pci_ops
suffix:semicolon
DECL|variable|vr41xx_controller
r_struct
id|pci_controller
id|vr41xx_controller
op_assign
(brace
dot
id|pci_ops
op_assign
op_amp
id|vr41xx_pci_ops
comma
dot
id|io_resource
op_assign
op_amp
id|vr41xx_pci_io_resource
comma
dot
id|mem_resource
op_assign
op_amp
id|vr41xx_pci_mem_resource
comma
)brace
suffix:semicolon
DECL|variable|vr41xx_pci_mem1
r_struct
id|vr41xx_pci_address_space
id|vr41xx_pci_mem1
op_assign
(brace
id|VR41XX_PCI_MEM1_BASE
comma
id|VR41XX_PCI_MEM1_MASK
comma
id|IO_MEM1_RESOURCE_START
)brace
suffix:semicolon
DECL|variable|vr41xx_pci_mem2
r_struct
id|vr41xx_pci_address_space
id|vr41xx_pci_mem2
op_assign
(brace
id|VR41XX_PCI_MEM2_BASE
comma
id|VR41XX_PCI_MEM2_MASK
comma
id|IO_MEM2_RESOURCE_START
)brace
suffix:semicolon
DECL|variable|vr41xx_pci_io
r_struct
id|vr41xx_pci_address_space
id|vr41xx_pci_io
op_assign
(brace
id|VR41XX_PCI_IO_BASE
comma
id|VR41XX_PCI_IO_MASK
comma
id|IO_PORT_RESOURCE_START
)brace
suffix:semicolon
DECL|variable|pci_address_map
r_static
r_struct
id|vr41xx_pci_address_map
id|pci_address_map
op_assign
(brace
op_amp
id|vr41xx_pci_mem1
comma
op_amp
id|vr41xx_pci_mem2
comma
op_amp
id|vr41xx_pci_io
)brace
suffix:semicolon
macro_line|#endif
DECL|function|zao_capcella_setup
r_static
r_void
id|__init
id|zao_capcella_setup
c_func
(paren
r_void
)paren
(brace
id|set_io_port_base
c_func
(paren
id|IO_PORT_BASE
)paren
suffix:semicolon
id|ioport_resource.start
op_assign
id|IO_PORT_RESOURCE_START
suffix:semicolon
id|ioport_resource.end
op_assign
id|IO_PORT_RESOURCE_END
suffix:semicolon
id|iomem_resource.start
op_assign
id|IO_MEM1_RESOURCE_START
suffix:semicolon
id|iomem_resource.end
op_assign
id|IO_MEM2_RESOURCE_END
suffix:semicolon
macro_line|#ifdef CONFIG_BLK_DEV_INITRD
id|ROOT_DEV
op_assign
id|Root_RAM0
suffix:semicolon
id|initrd_start
op_assign
(paren
r_int
r_int
)paren
op_amp
id|__rd_start
suffix:semicolon
id|initrd_end
op_assign
(paren
r_int
r_int
)paren
op_amp
id|__rd_end
suffix:semicolon
macro_line|#endif
id|board_time_init
op_assign
id|vr41xx_time_init
suffix:semicolon
id|board_timer_setup
op_assign
id|vr41xx_timer_setup
suffix:semicolon
id|vr41xx_bcu_init
c_func
(paren
)paren
suffix:semicolon
id|vr41xx_cmu_init
c_func
(paren
)paren
suffix:semicolon
id|vr41xx_pmu_init
c_func
(paren
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_SERIAL_8250
id|vr41xx_siu_init
c_func
(paren
id|SIU_RS232C
comma
l_int|0
)paren
suffix:semicolon
id|vr41xx_dsiu_init
c_func
(paren
)paren
suffix:semicolon
macro_line|#endif
macro_line|#ifdef CONFIG_PCI
id|vr41xx_pciu_init
c_func
(paren
op_amp
id|pci_address_map
)paren
suffix:semicolon
macro_line|#endif
)brace
DECL|variable|zao_capcella_setup
id|early_initcall
c_func
(paren
id|zao_capcella_setup
)paren
suffix:semicolon
eof
