Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 14 14:56:51 2023
| Host         : LAPTOP-3H7KH1IM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_mudule_control_sets_placed.rpt
| Design       : Top_mudule
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------+------------------+------------------+----------------+
|    Clock Signal    |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+----------------+------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG |                |                  |                1 |              1 |
|  sys_clk_IBUF_BUFG | LED[3]_i_1_n_0 | LED[3]_i_2_n_0   |                1 |              4 |
|  sys_clk_IBUF_BUFG | n_reset_IBUF   | cnt[31]_i_1_n_0  |                8 |             31 |
+--------------------+----------------+------------------+------------------+----------------+


