###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 20:47:58 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.941
= Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.043 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.189 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.034 | 0.060 |   0.886 |    1.250 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.098 | 0.082 |   0.969 |    1.332 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.017 | 0.063 |   1.032 |    1.396 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.488 | 0.318 |   1.350 |    1.714 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1    | 0.087 | 0.128 |   1.478 |    1.842 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1    | 0.066 | 0.090 |   1.569 |    1.932 | 
     | \intadd_0/U3                   | C ^ -> YC ^      | FAX1    | 0.081 | 0.098 |   1.667 |    2.030 | 
     | \intadd_0/U2                   | C ^ -> YC ^      | FAX1    | 0.088 | 0.104 |   1.771 |    2.135 | 
     | U547                           | A ^ -> Y ^       | XOR2X1  | 0.071 | 0.064 |   1.835 |    2.199 | 
     | U548                           | A ^ -> Y ^       | XNOR2X1 | 0.074 | 0.063 |   1.898 |    2.261 | 
     | U549                           | B ^ -> Y v       | MUX2X1  | 0.032 | 0.043 |   1.941 |    2.305 | 
     | \wchrsp_fifo/depth_left_reg[5] | D v              | DFFSR   | 0.032 | 0.000 |   1.941 |    2.305 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.364 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.364 | 
     | FECTS_clks_clk___L2_I2         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.364 | 
     | \wchrsp_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.364 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.873
= Slack Time                    0.432
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                |                  |        |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+--------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |        | 0.105 |       |   0.679 |    1.111 | 
     | U511                           | A ^ -> Y ^       | AND2X2 | 0.192 | 0.147 |   0.826 |    1.258 | 
     | U267                           | B ^ -> Y ^       | AND2X2 | 0.034 | 0.060 |   0.886 |    1.319 | 
     | U448                           | A ^ -> Y v       | INVX1  | 0.098 | 0.082 |   0.969 |    1.401 | 
     | U234                           | B v -> Y v       | OR2X2  | 0.017 | 0.063 |   1.032 |    1.464 | 
     | U510                           | A v -> Y ^       | INVX1  | 0.488 | 0.318 |   1.350 |    1.782 | 
     | \intadd_0/U5                   | C ^ -> YC ^      | FAX1   | 0.087 | 0.128 |   1.478 |    1.911 | 
     | \intadd_0/U4                   | C ^ -> YC ^      | FAX1   | 0.066 | 0.090 |   1.569 |    2.001 | 
     | \intadd_0/U3                   | C ^ -> YC ^      | FAX1   | 0.081 | 0.098 |   1.667 |    2.099 | 
     | \intadd_0/U2                   | C ^ -> YS v      | FAX1   | 0.014 | 0.090 |   1.757 |    2.189 | 
     | U540                           | B v -> Y ^       | MUX2X1 | 0.072 | 0.068 |   1.824 |    2.257 | 
     | U541                           | A ^ -> Y v       | INVX1  | 0.030 | 0.048 |   1.872 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[4] | D v              | DFFSR  | 0.030 | 0.000 |   1.873 |    2.305 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.432 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.432 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.432 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.432 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.814
= Slack Time                    0.490
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.169 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.315 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.034 | 0.060 |   0.886 |    1.376 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.098 | 0.082 |   0.969 |    1.458 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.017 | 0.063 |   1.032 |    1.522 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.488 | 0.318 |   1.350 |    1.840 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.139 | 0.154 |   1.504 |    1.994 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.030 | 0.061 |   1.565 |    2.055 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.107 | 0.103 |   1.668 |    2.158 | 
     | U542                           | S v -> Y ^       | MUX2X1  | 0.099 | 0.100 |   1.769 |    2.258 | 
     | U543                           | A ^ -> Y v       | INVX1   | 0.013 | 0.046 |   1.814 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[3] | D v              | DFFSR   | 0.013 | 0.000 |   1.814 |    2.304 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.490 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.490 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.490 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.490 | 
     +--------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (v) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.139
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.311
- Arrival Time                  1.817
= Slack Time                    0.494
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.144 | 
     | U511                           | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.264 | 
     | U267                           | B v -> Y v       | AND2X2  | 0.049 | 0.099 |   0.869 |    1.363 | 
     | U448                           | A v -> Y ^       | INVX1   | 0.130 | 0.109 |   0.978 |    1.472 | 
     | U234                           | B ^ -> Y ^       | OR2X2   | 0.024 | 0.060 |   1.038 |    1.532 | 
     | U510                           | A ^ -> Y v       | INVX1   | 0.310 | 0.214 |   1.252 |    1.746 | 
     | U539                           | C v -> Y ^       | AOI21X1 | 0.052 | 0.116 |   1.369 |    1.862 | 
     | FE_OFCC78_n403                 | A ^ -> Y ^       | BUFX2   | 0.015 | 0.039 |   1.407 |    1.901 | 
     | U452                           | A ^ -> Y ^       | BUFX2   | 0.180 | 0.140 |   1.548 |    2.041 | 
     | U451                           | A ^ -> Y v       | INVX1   | 0.025 | 0.087 |   1.635 |    2.128 | 
     | U379                           | A v -> Y v       | AND2X2  | 0.011 | 0.039 |   1.674 |    2.167 | 
     | U378                           | A v -> Y ^       | INVX1   | 0.478 | 0.006 |   1.680 |    2.173 | 
     | U546                           | C ^ -> Y v       | OAI21X1 | 0.156 | 0.138 |   1.817 |    2.311 | 
     | \wchrsp_fifo/depth_left_reg[1] | D v              | DFFSR   | 0.156 | 0.000 |   1.817 |    2.311 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.494 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.494 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.494 | 
     | \wchrsp_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.494 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.773
= Slack Time                    0.531
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.210 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.357 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.034 | 0.060 |   0.886 |    1.418 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.098 | 0.082 |   0.969 |    1.500 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.017 | 0.063 |   1.032 |    1.563 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.488 | 0.318 |   1.350 |    1.881 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.139 | 0.154 |   1.504 |    2.035 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.030 | 0.061 |   1.565 |    2.096 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.107 | 0.103 |   1.668 |    2.199 | 
     | U544                           | S v -> Y ^       | MUX2X1  | 0.054 | 0.071 |   1.739 |    2.270 | 
     | U545                           | A ^ -> Y v       | INVX1   | 0.018 | 0.034 |   1.773 |    2.304 | 
     | \wchrsp_fifo/depth_left_reg[2] | D v              | DFFSR   | 0.018 | 0.000 |   1.773 |    2.304 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.531 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.531 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.531 | 
     | \wchrsp_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.531 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.734
= Slack Time                    0.572
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.251 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.398 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.034 | 0.060 |   0.886 |    1.458 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.098 | 0.082 |   0.969 |    1.540 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.017 | 0.063 |   1.032 |    1.604 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.488 | 0.318 |   1.350 |    1.922 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.139 | 0.154 |   1.504 |    2.076 | 
     | FE_OFCC78_n403                 | A v -> Y v       | BUFX2   | 0.030 | 0.061 |   1.565 |    2.137 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.107 | 0.103 |   1.668 |    2.240 | 
     | U550                           | A v -> Y v       | XNOR2X1 | 0.042 | 0.065 |   1.733 |    2.305 | 
     | \wchrsp_fifo/depth_left_reg[0] | D v              | DFFSR   | 0.042 | 0.000 |   1.734 |    2.305 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.572 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.572 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.572 | 
     | \wchrsp_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.572 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.711
= Slack Time                    0.594
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.244 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.364 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.455 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.910 |    1.504 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.698 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.030 | 0.100 |   1.205 |    1.799 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.492 | 0.317 |   1.522 |    2.116 | 
     | U525                            | S ^ -> Y ^       | MUX2X1  | 0.087 | 0.136 |   1.658 |    2.252 | 
     | U526                            | A ^ -> Y v       | INVX1   | 0.030 | 0.053 |   1.711 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[2] | D v              | DFFSR   | 0.030 | 0.000 |   1.711 |    2.305 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.594 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.594 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.594 | 
     | \wchaddr_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.594 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.701
= Slack Time                    0.603
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.253 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.373 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.464 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.911 |    1.514 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.708 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.030 | 0.100 |   1.205 |    1.808 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.492 | 0.317 |   1.522 |    2.125 | 
     | U523                            | S ^ -> Y ^       | MUX2X1  | 0.082 | 0.133 |   1.655 |    2.258 | 
     | U524                            | A ^ -> Y v       | INVX1   | 0.022 | 0.046 |   1.701 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[3] | D v              | DFFSR   | 0.022 | 0.000 |   1.701 |    2.304 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.603 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.603 | 
     | FECTS_clks_clk___L2_I7          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.603 | 
     | \wchaddr_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.603 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.698
= Slack Time                    0.606
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.256 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.376 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.467 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.910 |    1.517 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.711 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.030 | 0.100 |   1.205 |    1.811 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.492 | 0.317 |   1.522 |    2.128 | 
     | U528                            | S ^ -> Y ^       | MUX2X1  | 0.087 | 0.136 |   1.658 |    2.264 | 
     | U529                            | A ^ -> Y v       | INVX1   | 0.011 | 0.040 |   1.698 |    2.304 | 
     | \wchaddr_fifo/depth_left_reg[1] | D v              | DFFSR   | 0.011 | 0.000 |   1.698 |    2.304 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.606 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.606 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.606 | 
     | \wchaddr_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.606 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.691
= Slack Time                    0.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.268 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.388 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.479 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.910 |    1.528 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.722 | 
     | \intadd_1/U5                    | C ^ -> YC ^      | FAX1    | 0.072 | 0.129 |   1.234 |    1.851 | 
     | \intadd_1/U4                    | C ^ -> YC ^      | FAX1    | 0.082 | 0.099 |   1.333 |    1.951 | 
     | \intadd_1/U3                    | C ^ -> YC ^      | FAX1    | 0.116 | 0.123 |   1.456 |    2.073 | 
     | \intadd_1/U2                    | C ^ -> YC ^      | FAX1    | 0.051 | 0.083 |   1.539 |    2.157 | 
     | U532                            | A ^ -> Y ^       | XOR2X1  | 0.064 | 0.053 |   1.592 |    2.210 | 
     | U533                            | A ^ -> Y ^       | XNOR2X1 | 0.051 | 0.051 |   1.644 |    2.261 | 
     | U534                            | A ^ -> Y v       | MUX2X1  | 0.098 | 0.046 |   1.690 |    2.308 | 
     | \wchaddr_fifo/depth_left_reg[5] | D v              | DFFSR   | 0.098 | 0.000 |   1.691 |    2.308 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.618 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.618 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.618 | 
     | \wchaddr_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.618 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.673
= Slack Time                    0.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.286 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.406 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.497 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.911 |    1.546 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.740 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.030 | 0.100 |   1.205 |    1.841 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.492 | 0.317 |   1.522 |    2.158 | 
     | U531                            | A ^ -> Y v       | OAI21X1 | 0.098 | 0.151 |   1.673 |    2.308 | 
     | \wchaddr_fifo/depth_left_reg[4] | D v              | DFFSR   | 0.098 | 0.000 |   1.673 |    2.308 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.636 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.636 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.636 | 
     | \wchaddr_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.636 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[0] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (v) triggered by  leading edge 
of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.664
= Slack Time                    0.644
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.294 | 
     | U511                            | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.414 | 
     | U266                            | B v -> Y v       | AND2X2  | 0.048 | 0.091 |   0.861 |    1.505 | 
     | U430                            | A v -> Y ^       | INVX1   | 0.037 | 0.050 |   0.911 |    1.555 | 
     | U513                            | A ^ -> Y ^       | AND2X2  | 0.311 | 0.194 |   1.105 |    1.749 | 
     | U521                            | A ^ -> Y v       | INVX1   | 0.030 | 0.100 |   1.205 |    1.849 | 
     | U522                            | C v -> Y ^       | OAI21X1 | 0.492 | 0.317 |   1.522 |    2.166 | 
     | U527                            | A ^ -> Y v       | XOR2X1  | 0.098 | 0.142 |   1.664 |    2.308 | 
     | \wchaddr_fifo/depth_left_reg[0] | D v              | DFFSR   | 0.098 | 0.000 |   1.664 |    2.308 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.644 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.644 | 
     | FECTS_clks_clk___L2_I3          | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.644 | 
     | \wchaddr_fifo/depth_left_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.644 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \burst_addr_d_reg[6] /CLK 
Endpoint:   \burst_addr_d_reg[6] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.354
- Arrival Time                  1.666
= Slack Time                    0.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                  |         |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+---------+-------+-------+---------+----------| 
     |                             | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.367 | 
     | U518                        | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.460 | 
     | U304                        | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.522 | 
     | U302                        | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.637 | 
     | U258                        | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    1.900 | 
     | U626                        | C ^ -> Y v       | OAI21X1 | 0.221 | 0.196 |   1.408 |    2.096 | 
     | U627                        | C v -> Y ^       | AOI21X1 | 0.187 | 0.171 |   1.578 |    2.266 | 
     | FE_OFCC72_burst_addr_nxt_6_ | A ^ -> Y ^       | BUFX4   | 0.035 | 0.026 |   1.605 |    2.292 | 
     | U321                        | A ^ -> Y ^       | BUFX2   | 0.047 | 0.061 |   1.665 |    2.353 | 
     | \burst_addr_d_reg[6]        | D ^              | DFFSR   | 0.047 | 0.001 |   1.666 |    2.354 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.688 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.688 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.688 | 
     | \burst_addr_d_reg[6]   | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.688 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \burst_addr_d_reg[15] /CLK 
Endpoint:   \burst_addr_d_reg[15] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.306
- Arrival Time                  1.616
= Slack Time                    0.690
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.340 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.444 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.503 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.647 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.820 | 
     | U637                  | C v -> Y ^       | OAI21X1 | 0.160 | 0.344 |   1.474 |    2.164 | 
     | U345                  | B ^ -> Y ^       | OR2X2   | 0.054 | 0.082 |   1.556 |    2.246 | 
     | U344                  | A ^ -> Y v       | INVX1   | 0.054 | 0.059 |   1.615 |    2.305 | 
     | \burst_addr_d_reg[15] | D v              | DFFSR   | 0.054 | 0.001 |   1.616 |    2.306 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.690 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.690 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.690 | 
     | \burst_addr_d_reg[15]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.690 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \burst_addr_d_reg[20] /CLK 
Endpoint:   \burst_addr_d_reg[20] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.614
= Slack Time                    0.690
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.340 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.444 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.503 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.647 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.820 | 
     | U642                  | C v -> Y ^       | OAI21X1 | 0.170 | 0.353 |   1.483 |    2.173 | 
     | U355                  | B ^ -> Y ^       | OR2X2   | 0.065 | 0.090 |   1.574 |    2.264 | 
     | U354                  | A ^ -> Y v       | INVX1   | 0.021 | 0.040 |   1.614 |    2.304 | 
     | \burst_addr_d_reg[20] | D v              | DFFSR   | 0.021 | 0.000 |   1.614 |    2.304 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.690 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.690 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.690 | 
     | \burst_addr_d_reg[20]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.690 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \burst_addr_d_reg[5] /CLK 
Endpoint:   \burst_addr_d_reg[5] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.095
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.355
- Arrival Time                  1.663
= Slack Time                    0.691
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                             |                  |         |       |       |  Time   |   Time   | 
     |-----------------------------+------------------+---------+-------+-------+---------+----------| 
     |                             | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.371 | 
     | U518                        | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.464 | 
     | U304                        | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.526 | 
     | U302                        | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.640 | 
     | U258                        | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    1.903 | 
     | U416                        | A ^ -> Y ^       | AND2X2  | 0.216 | 0.087 |   1.299 |    1.990 | 
     | U415                        | A ^ -> Y v       | INVX1   | 0.114 | 0.149 |   1.448 |    2.139 | 
     | U625                        | C v -> Y ^       | AOI22X1 | 0.114 | 0.110 |   1.557 |    2.249 | 
     | FE_OFCC73_burst_addr_nxt_5_ | A ^ -> Y ^       | BUFX2   | 0.032 | 0.051 |   1.608 |    2.299 | 
     | U319                        | A ^ -> Y ^       | BUFX2   | 0.039 | 0.055 |   1.663 |    2.354 | 
     | \burst_addr_d_reg[5]        | D ^              | DFFSR   | 0.039 | 0.001 |   1.663 |    2.355 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.691 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.691 | 
     | FECTS_clks_clk___L2_I0 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.691 | 
     | \burst_addr_d_reg[5]   | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.691 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \burst_addr_d_reg[12] /CLK 
Endpoint:   \burst_addr_d_reg[12] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.612
= Slack Time                    0.692
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.342 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.447 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.814 |    1.506 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.958 |    1.650 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.822 | 
     | U634                  | C v -> Y ^       | OAI21X1 | 0.170 | 0.351 |   1.481 |    2.173 | 
     | U339                  | B ^ -> Y ^       | OR2X2   | 0.061 | 0.087 |   1.569 |    2.261 | 
     | U338                  | A ^ -> Y v       | INVX1   | 0.027 | 0.044 |   1.612 |    2.304 | 
     | \burst_addr_d_reg[12] | D v              | DFFSR   | 0.027 | 0.000 |   1.612 |    2.305 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.692 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.692 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.692 | 
     | \burst_addr_d_reg[12]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.692 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \burst_addr_d_reg[14] /CLK 
Endpoint:   \burst_addr_d_reg[14] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.611
= Slack Time                    0.693
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.343 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.447 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.507 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.651 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.823 | 
     | U636                  | C v -> Y ^       | OAI21X1 | 0.161 | 0.344 |   1.474 |    2.167 | 
     | U343                  | B ^ -> Y ^       | OR2X2   | 0.076 | 0.099 |   1.572 |    2.265 | 
     | U342                  | A ^ -> Y v       | INVX1   | 0.012 | 0.038 |   1.611 |    2.304 | 
     | \burst_addr_d_reg[14] | D v              | DFFSR   | 0.012 | 0.000 |   1.611 |    2.304 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.693 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.693 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.693 | 
     | \burst_addr_d_reg[14]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.693 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \burst_addr_d_reg[18] /CLK 
Endpoint:   \burst_addr_d_reg[18] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.632
= Slack Time                    0.697
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.376 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.773 |    1.469 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.531 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.646 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    1.909 | 
     | U640                  | C ^ -> Y v       | OAI21X1 | 0.229 | 0.293 |   1.505 |    2.202 | 
     | U351                  | B v -> Y v       | OR2X2   | 0.060 | 0.096 |   1.602 |    2.298 | 
     | U350                  | A v -> Y ^       | INVX1   | 0.478 | 0.030 |   1.632 |    2.328 | 
     | \burst_addr_d_reg[18] | D ^              | DFFSR   | 0.478 | 0.000 |   1.632 |    2.328 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.697 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.697 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.697 | 
     | \burst_addr_d_reg[18]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.697 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \burst_addr_d_reg[16] /CLK 
Endpoint:   \burst_addr_d_reg[16] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.606
= Slack Time                    0.699
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.349 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.453 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.814 |    1.512 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.958 |    1.656 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.829 | 
     | U638                  | C v -> Y ^       | OAI21X1 | 0.159 | 0.344 |   1.474 |    2.173 | 
     | U347                  | B ^ -> Y ^       | OR2X2   | 0.064 | 0.090 |   1.564 |    2.263 | 
     | U346                  | A ^ -> Y v       | INVX1   | 0.022 | 0.041 |   1.606 |    2.304 | 
     | \burst_addr_d_reg[16] | D v              | DFFSR   | 0.022 | 0.000 |   1.606 |    2.304 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.699 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.699 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.699 | 
     | \burst_addr_d_reg[16]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.699 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \burst_addr_d_reg[19] /CLK 
Endpoint:   \burst_addr_d_reg[19] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.605
= Slack Time                    0.699
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.349 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.453 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.512 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.656 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.829 | 
     | U641                  | C v -> Y ^       | OAI21X1 | 0.161 | 0.346 |   1.477 |    2.175 | 
     | U353                  | B ^ -> Y ^       | OR2X2   | 0.068 | 0.093 |   1.569 |    2.268 | 
     | U352                  | A ^ -> Y v       | INVX1   | 0.012 | 0.036 |   1.605 |    2.304 | 
     | \burst_addr_d_reg[19] | D v              | DFFSR   | 0.012 | 0.000 |   1.605 |    2.304 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.699 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.699 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.699 | 
     | \burst_addr_d_reg[19]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.699 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \burst_addr_d_reg[29] /CLK 
Endpoint:   \burst_addr_d_reg[29] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.306
- Arrival Time                  1.604
= Slack Time                    0.702
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.352 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.456 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.515 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.659 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.832 | 
     | U651                  | C v -> Y ^       | OAI21X1 | 0.167 | 0.334 |   1.464 |    2.166 | 
     | U373                  | B ^ -> Y ^       | OR2X2   | 0.051 | 0.080 |   1.544 |    2.245 | 
     | U372                  | A ^ -> Y v       | INVX1   | 0.056 | 0.060 |   1.604 |    2.305 | 
     | \burst_addr_d_reg[29] | D v              | DFFSR   | 0.056 | 0.001 |   1.604 |    2.306 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.702 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.702 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.702 | 
     | \burst_addr_d_reg[29]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.702 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \burst_addr_d_reg[22] /CLK 
Endpoint:   \burst_addr_d_reg[22] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.597
= Slack Time                    0.707
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.357 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.461 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.520 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.664 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.837 | 
     | U644                  | C v -> Y ^       | OAI21X1 | 0.158 | 0.345 |   1.475 |    2.182 | 
     | U359                  | B ^ -> Y ^       | OR2X2   | 0.063 | 0.088 |   1.564 |    2.270 | 
     | U358                  | A ^ -> Y v       | INVX1   | 0.012 | 0.033 |   1.597 |    2.304 | 
     | \burst_addr_d_reg[22] | D v              | DFFSR   | 0.012 | 0.000 |   1.597 |    2.304 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.707 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.707 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.707 | 
     | \burst_addr_d_reg[22]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.707 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \burst_addr_d_reg[24] /CLK 
Endpoint:   \burst_addr_d_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.594
= Slack Time                    0.709
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.359 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.464 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.523 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.667 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.839 | 
     | U646                  | C v -> Y ^       | OAI21X1 | 0.172 | 0.355 |   1.485 |    2.194 | 
     | U363                  | B ^ -> Y ^       | OR2X2   | 0.051 | 0.080 |   1.564 |    2.274 | 
     | U362                  | A ^ -> Y v       | INVX1   | 0.012 | 0.030 |   1.594 |    2.304 | 
     | \burst_addr_d_reg[24] | D v              | DFFSR   | 0.012 | 0.000 |   1.594 |    2.304 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.709 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.709 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.709 | 
     | \burst_addr_d_reg[24]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.709 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \burst_addr_d_reg[11] /CLK 
Endpoint:   \burst_addr_d_reg[11] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.618
= Slack Time                    0.711
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.390 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.483 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.545 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.660 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    1.923 | 
     | U633                  | C ^ -> Y v       | OAI21X1 | 0.230 | 0.292 |   1.504 |    2.215 | 
     | U337                  | B v -> Y v       | OR2X2   | 0.054 | 0.088 |   1.592 |    2.303 | 
     | U336                  | A v -> Y ^       | INVX1   | 0.478 | 0.026 |   1.618 |    2.328 | 
     | \burst_addr_d_reg[11] | D ^              | DFFSR   | 0.478 | 0.000 |   1.618 |    2.328 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.711 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.711 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.711 | 
     | \burst_addr_d_reg[11]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.711 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \burst_addr_d_reg[28] /CLK 
Endpoint:   \burst_addr_d_reg[28] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.589
= Slack Time                    0.715
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.365 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.469 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.528 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.672 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.845 | 
     | U650                  | C v -> Y ^       | OAI21X1 | 0.157 | 0.339 |   1.469 |    2.183 | 
     | U371                  | B ^ -> Y ^       | OR2X2   | 0.062 | 0.087 |   1.556 |    2.271 | 
     | U370                  | A ^ -> Y v       | INVX1   | 0.011 | 0.033 |   1.589 |    2.304 | 
     | \burst_addr_d_reg[28] | D v              | DFFSR   | 0.011 | 0.000 |   1.589 |    2.304 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.715 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.715 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.715 | 
     | \burst_addr_d_reg[28]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.715 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \burst_addr_d_reg[21] /CLK 
Endpoint:   \burst_addr_d_reg[21] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.588
= Slack Time                    0.716
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.366 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.471 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.530 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.674 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.846 | 
     | U643                  | C v -> Y ^       | OAI21X1 | 0.159 | 0.345 |   1.475 |    2.192 | 
     | U357                  | B ^ -> Y ^       | OR2X2   | 0.049 | 0.077 |   1.553 |    2.269 | 
     | U356                  | A ^ -> Y v       | INVX1   | 0.021 | 0.035 |   1.588 |    2.304 | 
     | \burst_addr_d_reg[21] | D v              | DFFSR   | 0.021 | 0.000 |   1.588 |    2.304 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.716 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.716 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.716 | 
     | \burst_addr_d_reg[21]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.716 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \burst_addr_d_reg[13] /CLK 
Endpoint:   \burst_addr_d_reg[13] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.587
= Slack Time                    0.717
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.367 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.472 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.531 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.675 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.847 | 
     | U635                  | C v -> Y ^       | OAI21X1 | 0.154 | 0.339 |   1.469 |    2.187 | 
     | U341                  | B ^ -> Y ^       | OR2X2   | 0.055 | 0.082 |   1.551 |    2.269 | 
     | U340                  | A ^ -> Y v       | INVX1   | 0.018 | 0.035 |   1.587 |    2.304 | 
     | \burst_addr_d_reg[13] | D v              | DFFSR   | 0.018 | 0.000 |   1.587 |    2.304 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.717 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.717 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.717 | 
     | \burst_addr_d_reg[13]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.717 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \burst_addr_d_reg[17] /CLK 
Endpoint:   \burst_addr_d_reg[17] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.610
= Slack Time                    0.719
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.398 | 
     | U518                  | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.491 | 
     | U304                  | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.553 | 
     | U302                  | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.668 | 
     | U258                  | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    1.931 | 
     | U639                  | C ^ -> Y v       | OAI21X1 | 0.232 | 0.296 |   1.508 |    2.226 | 
     | U349                  | B v -> Y v       | OR2X2   | 0.046 | 0.078 |   1.586 |    2.304 | 
     | U348                  | A v -> Y ^       | INVX1   | 0.478 | 0.024 |   1.609 |    2.328 | 
     | \burst_addr_d_reg[17] | D ^              | DFFSR   | 0.478 | 0.000 |   1.610 |    2.328 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.719 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.719 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.719 | 
     | \burst_addr_d_reg[17]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.719 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \burst_addr_d_reg[23] /CLK 
Endpoint:   \burst_addr_d_reg[23] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.586
= Slack Time                    0.719
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.369 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.474 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.533 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.677 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.849 | 
     | U645                  | C v -> Y ^       | OAI21X1 | 0.154 | 0.343 |   1.473 |    2.192 | 
     | U361                  | B ^ -> Y ^       | OR2X2   | 0.041 | 0.072 |   1.544 |    2.264 | 
     | U360                  | A ^ -> Y v       | INVX1   | 0.034 | 0.041 |   1.585 |    2.305 | 
     | \burst_addr_d_reg[23] | D v              | DFFSR   | 0.034 | 0.000 |   1.586 |    2.305 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.719 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.719 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.719 | 
     | \burst_addr_d_reg[23]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.719 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \burst_addr_d_reg[27] /CLK 
Endpoint:   \burst_addr_d_reg[27] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.580
= Slack Time                    0.723
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.373 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.478 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.537 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.681 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.853 | 
     | U649                  | C v -> Y ^       | OAI21X1 | 0.160 | 0.338 |   1.468 |    2.192 | 
     | U369                  | B ^ -> Y ^       | OR2X2   | 0.053 | 0.081 |   1.549 |    2.273 | 
     | U368                  | A ^ -> Y v       | INVX1   | 0.013 | 0.031 |   1.580 |    2.304 | 
     | \burst_addr_d_reg[27] | D v              | DFFSR   | 0.013 | 0.000 |   1.580 |    2.304 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.723 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.723 | 
     | FECTS_clks_clk___L2_I5 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.723 | 
     | \burst_addr_d_reg[27]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.723 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \burst_addr_d_reg[10] /CLK 
Endpoint:   \burst_addr_d_reg[10] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.576
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.379 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.483 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.814 |    1.542 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.958 |    1.686 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.859 | 
     | U632                  | C v -> Y ^       | OAI21X1 | 0.154 | 0.339 |   1.470 |    2.198 | 
     | U335                  | B ^ -> Y ^       | OR2X2   | 0.040 | 0.071 |   1.540 |    2.269 | 
     | U334                  | A ^ -> Y v       | INVX1   | 0.026 | 0.035 |   1.576 |    2.304 | 
     | \burst_addr_d_reg[10] | D v              | DFFSR   | 0.026 | 0.000 |   1.576 |    2.305 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.729 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.729 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.729 | 
     | \burst_addr_d_reg[10]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.729 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \burst_addr_d_reg[31] /CLK 
Endpoint:   \burst_addr_d_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.093
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.357
- Arrival Time                  1.600
= Slack Time                    0.757
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Instance           |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |                  |         |       |       |  Time   |   Time   | 
     |------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                              | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.436 | 
     | U518                         | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.773 |    1.529 | 
     | U304                         | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.591 | 
     | U302                         | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.706 | 
     | U258                         | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    1.969 | 
     | U653                         | C ^ -> Y v       | OAI21X1 | 0.221 | 0.231 |   1.443 |    2.200 | 
     | U654                         | C v -> Y ^       | AOI21X1 | 0.042 | 0.084 |   1.527 |    2.283 | 
     | FE_OFCC71_burst_addr_nxt_31_ | A ^ -> Y ^       | BUFX2   | 0.012 | 0.036 |   1.563 |    2.320 | 
     | U323                         | A ^ -> Y ^       | BUFX2   | 0.013 | 0.037 |   1.600 |    2.357 | 
     | \burst_addr_d_reg[31]        | D ^              | DFFSR   | 0.013 | 0.000 |   1.600 |    2.357 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.757 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.757 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.757 | 
     | \burst_addr_d_reg[31]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.757 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \burst_addr_d_reg[30] /CLK 
Endpoint:   \burst_addr_d_reg[30] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.529
= Slack Time                    0.777
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.427 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.531 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.590 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.734 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.907 | 
     | U652                  | C v -> Y ^       | OAI21X1 | 0.168 | 0.284 |   1.414 |    2.190 | 
     | U375                  | B ^ -> Y ^       | OR2X2   | 0.038 | 0.069 |   1.483 |    2.259 | 
     | U374                  | A ^ -> Y v       | INVX1   | 0.042 | 0.046 |   1.528 |    2.305 | 
     | \burst_addr_d_reg[30] | D v              | DFFSR   | 0.042 | 0.000 |   1.529 |    2.305 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.777 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.777 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.777 | 
     | \burst_addr_d_reg[30]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.777 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \burst_addr_d_reg[8] /CLK 
Endpoint:   \burst_addr_d_reg[8] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.540
= Slack Time                    0.789
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                  |         |       |       |  Time   |   Time   | 
     |----------------------+------------------+---------+-------+-------+---------+----------| 
     |                      | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.468 | 
     | U518                 | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.561 | 
     | U304                 | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.623 | 
     | U302                 | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.738 | 
     | U258                 | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.001 | 
     | U630                 | C ^ -> Y v       | OAI21X1 | 0.222 | 0.235 |   1.447 |    2.236 | 
     | U331                 | B v -> Y v       | OR2X2   | 0.041 | 0.075 |   1.522 |    2.311 | 
     | U330                 | A v -> Y ^       | INVX1   | 0.478 | 0.017 |   1.539 |    2.328 | 
     | \burst_addr_d_reg[8] | D ^              | DFFSR   | 0.478 | 0.000 |   1.540 |    2.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.789 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.789 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.789 | 
     | \burst_addr_d_reg[8]   | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.789 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \burst_addr_d_reg[26] /CLK 
Endpoint:   \burst_addr_d_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.510
= Slack Time                    0.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.444 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.548 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.607 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.751 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.924 | 
     | U648                  | C v -> Y ^       | OAI21X1 | 0.157 | 0.283 |   1.413 |    2.207 | 
     | U367                  | B ^ -> Y ^       | OR2X2   | 0.034 | 0.066 |   1.479 |    2.273 | 
     | U366                  | A ^ -> Y v       | INVX1   | 0.023 | 0.031 |   1.510 |    2.304 | 
     | \burst_addr_d_reg[26] | D v              | DFFSR   | 0.023 | 0.000 |   1.510 |    2.304 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.794 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.794 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.794 | 
     | \burst_addr_d_reg[26]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.794 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \burst_addr_d_reg[9] /CLK 
Endpoint:   \burst_addr_d_reg[9] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID           (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.328
- Arrival Time                  1.533
= Slack Time                    0.796
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |       Instance       |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                      |                  |         |       |       |  Time   |   Time   | 
     |----------------------+------------------+---------+-------+-------+---------+----------| 
     |                      | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.475 | 
     | U518                 | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.772 |    1.568 | 
     | U304                 | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.630 | 
     | U302                 | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.745 | 
     | U258                 | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.008 | 
     | U631                 | C ^ -> Y v       | OAI21X1 | 0.220 | 0.234 |   1.446 |    2.241 | 
     | U333                 | B v -> Y v       | OR2X2   | 0.038 | 0.072 |   1.518 |    2.314 | 
     | U332                 | A v -> Y ^       | INVX1   | 0.478 | 0.015 |   1.533 |    2.328 | 
     | \burst_addr_d_reg[9] | D ^              | DFFSR   | 0.478 | 0.000 |   1.533 |    2.328 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.796 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.796 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.796 | 
     | \burst_addr_d_reg[9]   | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.796 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \burst_addr_d_reg[25] /CLK 
Endpoint:   \burst_addr_d_reg[25] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID            (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.495
= Slack Time                    0.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                       |                  |         |       |       |  Time   |   Time   | 
     |-----------------------+------------------+---------+-------+-------+---------+----------| 
     |                       | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.459 | 
     | U518                  | A v -> Y ^       | INVX1   | 0.111 | 0.104 |   0.754 |    1.564 | 
     | U304                  | B ^ -> Y ^       | OR2X2   | 0.023 | 0.059 |   0.813 |    1.623 | 
     | U302                  | B ^ -> Y ^       | OR2X2   | 0.170 | 0.144 |   0.957 |    1.767 | 
     | U258                  | A ^ -> Y v       | INVX4   | 0.508 | 0.173 |   1.130 |    1.939 | 
     | U647                  | C v -> Y ^       | OAI21X1 | 0.147 | 0.276 |   1.406 |    2.215 | 
     | U365                  | B ^ -> Y ^       | OR2X2   | 0.027 | 0.060 |   1.466 |    2.275 | 
     | U364                  | A ^ -> Y v       | INVX1   | 0.023 | 0.029 |   1.495 |    2.304 | 
     | \burst_addr_d_reg[25] | D v              | DFFSR   | 0.023 | 0.000 |   1.495 |    2.304 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.809 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.809 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.809 | 
     | \burst_addr_d_reg[25]  | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.809 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \w_dch_cur_state_reg[0] /CLK 
Endpoint:   \w_dch_cur_state_reg[0] /D (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID              (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.100
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.350
- Arrival Time                  1.476
= Slack Time                    0.875
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |        Instance         |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                  |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------+---------+-------+-------+---------+----------| 
     |                         | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.554 | 
     | U518                    | A ^ -> Y v       | INVX1   | 0.080 | 0.093 |   0.773 |    1.647 | 
     | U304                    | B v -> Y v       | OR2X2   | 0.018 | 0.062 |   0.834 |    1.709 | 
     | U302                    | B v -> Y v       | OR2X2   | 0.102 | 0.115 |   0.949 |    1.824 | 
     | U258                    | A v -> Y ^       | INVX4   | 0.649 | 0.263 |   1.212 |    2.087 | 
     | U665                    | A ^ -> Y v       | OAI21X1 | 0.143 | 0.159 |   1.371 |    2.246 | 
     | U666                    | C v -> Y ^       | OAI21X1 | 0.098 | 0.104 |   1.475 |    2.349 | 
     | \w_dch_cur_state_reg[0] | D ^              | DFFSR   | 0.098 | 0.001 |   1.476 |    2.350 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                         |              |       |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.875 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.875 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.875 | 
     | \w_dch_cur_state_reg[0] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.875 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.419
= Slack Time                    0.885
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                  |         |       |       |  Time   |   Time   | 
     |---------------------------+------------------+---------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.564 | 
     | U511                      | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.711 | 
     | U558                      | B ^ -> Y v       | AOI21X1 | 0.062 | 0.083 |   0.909 |    1.794 | 
     | FE_OFCC76_n516            | A v -> Y v       | BUFX2   | 0.016 | 0.046 |   0.955 |    1.840 | 
     | U426                      | A v -> Y v       | BUFX2   | 0.018 | 0.045 |   1.000 |    1.885 | 
     | U419                      | B v -> Y v       | AND2X2  | 0.015 | 0.040 |   1.040 |    1.925 | 
     | U418                      | A v -> Y ^       | INVX1   | 0.004 | 0.020 |   1.060 |    1.945 | 
     | U261                      | B ^ -> Y ^       | OR2X2   | 0.016 | 0.048 |   1.108 |    1.993 | 
     | U432                      | A ^ -> Y v       | INVX1   | 0.140 | 0.106 |   1.213 |    2.099 | 
     | U262                      | B v -> Y v       | AND2X2  | 0.049 | 0.094 |   1.307 |    2.192 | 
     | U398                      | A v -> Y v       | AND2X2  | 0.014 | 0.046 |   1.354 |    2.239 | 
     | U397                      | A v -> Y ^       | INVX1   | 0.013 | 0.026 |   1.379 |    2.264 | 
     | U676                      | S ^ -> Y v       | MUX2X1  | 0.026 | 0.040 |   1.419 |    2.305 | 
     | \wchrsp_fifo/r_ptr_reg[4] | D v              | DFFSR   | 0.026 | 0.000 |   1.419 |    2.305 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.885 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.885 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.885 | 
     | \wchrsp_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.885 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.392
= Slack Time                    0.912
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                  |         |       |       |  Time   |   Time   | 
     |---------------------------+------------------+---------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.562 | 
     | U511                      | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.682 | 
     | U558                      | B v -> Y ^       | AOI21X1 | 0.054 | 0.094 |   0.864 |    1.776 | 
     | FE_OFCC76_n516            | A ^ -> Y ^       | BUFX2   | 0.018 | 0.041 |   0.905 |    1.817 | 
     | U426                      | A ^ -> Y ^       | BUFX2   | 0.032 | 0.050 |   0.955 |    1.867 | 
     | U419                      | B ^ -> Y ^       | AND2X2  | 0.021 | 0.034 |   0.989 |    1.901 | 
     | U418                      | A ^ -> Y v       | INVX1   | 0.027 | 0.030 |   1.019 |    1.931 | 
     | U261                      | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   1.072 |    1.984 | 
     | U432                      | A v -> Y ^       | INVX1   | 0.196 | 0.141 |   1.213 |    2.125 | 
     | U671                      | C ^ -> Y v       | AOI21X1 | 0.054 | 0.097 |   1.310 |    2.222 | 
     | FE_OFCC77_n165            | A v -> Y v       | BUFX2   | 0.013 | 0.044 |   1.354 |    2.266 | 
     | U324                      | A v -> Y v       | BUFX2   | 0.007 | 0.037 |   1.391 |    2.304 | 
     | \wchrsp_fifo/r_ptr_reg[1] | D v              | DFFSR   | 0.007 | 0.000 |   1.392 |    2.304 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.912 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.912 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.912 | 
     | \wchrsp_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.912 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[2] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.384
= Slack Time                    0.920
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                  |         |       |       |  Time   |   Time   | 
     |---------------------------+------------------+---------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  v |         | 0.072 |       |   0.650 |    1.570 | 
     | U511                      | A v -> Y v       | AND2X2  | 0.160 | 0.120 |   0.770 |    1.690 | 
     | U558                      | B v -> Y ^       | AOI21X1 | 0.054 | 0.094 |   0.864 |    1.785 | 
     | FE_OFCC76_n516            | A ^ -> Y ^       | BUFX2   | 0.018 | 0.041 |   0.905 |    1.825 | 
     | U426                      | A ^ -> Y ^       | BUFX2   | 0.032 | 0.050 |   0.955 |    1.875 | 
     | U419                      | B ^ -> Y ^       | AND2X2  | 0.021 | 0.034 |   0.989 |    1.910 | 
     | U418                      | A ^ -> Y v       | INVX1   | 0.027 | 0.030 |   1.019 |    1.940 | 
     | U261                      | B v -> Y v       | OR2X2   | 0.013 | 0.053 |   1.072 |    1.992 | 
     | U432                      | A v -> Y ^       | INVX1   | 0.196 | 0.141 |   1.213 |    2.133 | 
     | U262                      | B ^ -> Y ^       | AND2X2  | 0.052 | 0.067 |   1.280 |    2.200 | 
     | U474                      | A ^ -> Y v       | INVX1   | 0.024 | 0.038 |   1.318 |    2.238 | 
     | U672                      | C v -> Y ^       | OAI21X1 | 0.048 | 0.030 |   1.348 |    2.268 | 
     | U673                      | A ^ -> Y v       | INVX1   | 0.024 | 0.036 |   1.384 |    2.304 | 
     | \wchrsp_fifo/r_ptr_reg[2] | D v              | DFFSR   | 0.024 | 0.000 |   1.384 |    2.304 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.920 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.920 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.920 | 
     | \wchrsp_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.920 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.368
= Slack Time                    0.937
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                  |         |       |       |  Time   |   Time   | 
     |---------------------------+------------------+---------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.616 | 
     | U511                      | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.762 | 
     | U558                      | B ^ -> Y v       | AOI21X1 | 0.062 | 0.083 |   0.909 |    1.845 | 
     | FE_OFCC76_n516            | A v -> Y v       | BUFX2   | 0.016 | 0.046 |   0.955 |    1.892 | 
     | U426                      | A v -> Y v       | BUFX2   | 0.018 | 0.045 |   1.000 |    1.937 | 
     | U419                      | B v -> Y v       | AND2X2  | 0.015 | 0.040 |   1.040 |    1.977 | 
     | U418                      | A v -> Y ^       | INVX1   | 0.004 | 0.020 |   1.060 |    1.997 | 
     | U261                      | B ^ -> Y ^       | OR2X2   | 0.016 | 0.048 |   1.108 |    2.044 | 
     | U432                      | A ^ -> Y v       | INVX1   | 0.140 | 0.106 |   1.213 |    2.150 | 
     | U262                      | B v -> Y v       | AND2X2  | 0.049 | 0.094 |   1.307 |    2.244 | 
     | U474                      | A v -> Y ^       | INVX1   | 0.009 | 0.032 |   1.339 |    2.276 | 
     | U674                      | B ^ -> Y v       | MUX2X1  | 0.029 | 0.029 |   1.368 |    2.305 | 
     | \wchrsp_fifo/r_ptr_reg[3] | D v              | DFFSR   | 0.029 | 0.000 |   1.368 |    2.305 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.937 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.937 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.937 | 
     | \wchrsp_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.937 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.304
- Arrival Time                  1.366
= Slack Time                    0.939
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                  |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------+---------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.618 | 
     | U511                       | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.764 | 
     | U266                       | B ^ -> Y ^       | AND2X2  | 0.034 | 0.054 |   0.880 |    1.819 | 
     | U430                       | A ^ -> Y v       | INVX1   | 0.042 | 0.045 |   0.925 |    1.863 | 
     | U301                       | A v -> Y v       | OR2X2   | 0.026 | 0.056 |   0.981 |    1.920 | 
     | U300                       | B v -> Y v       | OR2X2   | 0.035 | 0.071 |   1.052 |    1.990 | 
     | U433                       | B v -> Y v       | OR2X2   | 0.011 | 0.053 |   1.105 |    2.043 | 
     | U434                       | A v -> Y ^       | INVX1   | 0.054 | 0.051 |   1.156 |    2.094 | 
     | U429                       | B ^ -> Y ^       | AND2X2  | 0.045 | 0.054 |   1.209 |    2.148 | 
     | U428                       | A ^ -> Y v       | INVX1   | 0.027 | 0.037 |   1.247 |    2.185 | 
     | U682                       | C v -> Y ^       | OAI21X1 | 0.102 | 0.067 |   1.314 |    2.253 | 
     | U683                       | A ^ -> Y v       | INVX1   | 0.020 | 0.051 |   1.365 |    2.304 | 
     | \wchaddr_fifo/r_ptr_reg[2] | D v              | DFFSR   | 0.020 | 0.000 |   1.366 |    2.304 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.939 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.939 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.939 | 
     | \wchaddr_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.939 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[1] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.145
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.305
- Arrival Time                  1.332
= Slack Time                    0.973
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                            |                  |         |       |       |  Time   |   Time   | 
     |----------------------------+------------------+---------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.652 | 
     | U511                       | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.799 | 
     | U266                       | B ^ -> Y ^       | AND2X2  | 0.034 | 0.054 |   0.880 |    1.853 | 
     | U430                       | A ^ -> Y v       | INVX1   | 0.042 | 0.045 |   0.925 |    1.897 | 
     | U301                       | A v -> Y v       | OR2X2   | 0.026 | 0.056 |   0.981 |    1.954 | 
     | U300                       | B v -> Y v       | OR2X2   | 0.035 | 0.071 |   1.052 |    2.024 | 
     | U433                       | B v -> Y v       | OR2X2   | 0.011 | 0.053 |   1.105 |    2.077 | 
     | U434                       | A v -> Y ^       | INVX1   | 0.054 | 0.051 |   1.156 |    2.128 | 
     | U681                       | C ^ -> Y v       | AOI21X1 | 0.252 | 0.029 |   1.185 |    2.157 | 
     | FE_OFCC75_n150             | A v -> Y v       | BUFX2   | 0.088 | 0.082 |   1.267 |    2.239 | 
     | U325                       | A v -> Y v       | BUFX2   | 0.035 | 0.065 |   1.332 |    2.304 | 
     | \wchaddr_fifo/r_ptr_reg[1] | D v              | DFFSR   | 0.035 | 0.001 |   1.332 |    2.305 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.973 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.973 | 
     | FECTS_clks_clk___L2_I4     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.973 | 
     | \wchaddr_fifo/r_ptr_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.973 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[3] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (v) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.335
= Slack Time                    0.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.050
     = Beginpoint Arrival Time            0.650
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                  |        |       |       |  Time   |   Time   | 
     |---------------------------+------------------+--------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  v |        | 0.072 |       |   0.650 |    1.624 | 
     | U511                      | A v -> Y v       | AND2X2 | 0.160 | 0.120 |   0.770 |    1.744 | 
     | U267                      | B v -> Y v       | AND2X2 | 0.049 | 0.099 |   0.869 |    1.843 | 
     | U448                      | A v -> Y ^       | INVX1  | 0.130 | 0.109 |   0.978 |    1.952 | 
     | U554                      | C ^ -> Y v       | NOR3X1 | 0.110 | 0.113 |   1.091 |    2.065 | 
     | U410                      | B v -> Y v       | AND2X2 | 0.040 | 0.081 |   1.172 |    2.146 | 
     | U409                      | A v -> Y ^       | INVX1  | 0.478 | 0.020 |   1.192 |    2.166 | 
     | U667                      | B ^ -> Y v       | MUX2X1 | 0.100 | 0.142 |   1.334 |    2.308 | 
     | \wchrsp_fifo/w_ptr_reg[3] | D v              | DFFSR  | 0.100 | 0.000 |   1.335 |    2.308 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.974 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.974 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.974 | 
     | \wchrsp_fifo/w_ptr_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.974 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.330
= Slack Time                    0.979
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                  |        |       |       |  Time   |   Time   | 
     |----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |        | 0.105 |       |   0.679 |    1.658 | 
     | U511                       | A ^ -> Y ^       | AND2X2 | 0.192 | 0.147 |   0.826 |    1.804 | 
     | U266                       | B ^ -> Y ^       | AND2X2 | 0.034 | 0.054 |   0.880 |    1.859 | 
     | U430                       | A ^ -> Y v       | INVX1  | 0.042 | 0.045 |   0.925 |    1.903 | 
     | U301                       | A v -> Y v       | OR2X2  | 0.026 | 0.056 |   0.981 |    1.959 | 
     | U300                       | B v -> Y v       | OR2X2  | 0.035 | 0.071 |   1.052 |    2.030 | 
     | U433                       | B v -> Y v       | OR2X2  | 0.011 | 0.053 |   1.105 |    2.083 | 
     | U434                       | A v -> Y ^       | INVX1  | 0.054 | 0.051 |   1.156 |    2.134 | 
     | U429                       | B ^ -> Y ^       | AND2X2 | 0.045 | 0.054 |   1.209 |    2.188 | 
     | U402                       | A ^ -> Y ^       | AND2X2 | 0.019 | 0.038 |   1.247 |    2.226 | 
     | U401                       | A ^ -> Y v       | INVX1  | 0.039 | 0.037 |   1.284 |    2.263 | 
     | U686                       | S v -> Y v       | MUX2X1 | 0.098 | 0.045 |   1.330 |    2.308 | 
     | \wchaddr_fifo/r_ptr_reg[4] | D v              | DFFSR  | 0.098 | 0.000 |   1.330 |    2.308 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -0.979 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -0.979 | 
     | FECTS_clks_clk___L2_I5     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -0.979 | 
     | \wchaddr_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -0.979 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \wchaddr_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchaddr_fifo/r_ptr_reg[3] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                 (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.101
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.349
- Arrival Time                  1.346
= Slack Time                    1.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                  |        |       |       |  Time   |   Time   | 
     |----------------------------+------------------+--------+-------+-------+---------+----------| 
     |                            | \w_dch.WVALID  ^ |        | 0.105 |       |   0.679 |    1.682 | 
     | U511                       | A ^ -> Y ^       | AND2X2 | 0.192 | 0.147 |   0.826 |    1.829 | 
     | U266                       | B ^ -> Y ^       | AND2X2 | 0.034 | 0.054 |   0.880 |    1.883 | 
     | U430                       | A ^ -> Y v       | INVX1  | 0.042 | 0.045 |   0.925 |    1.927 | 
     | U301                       | A v -> Y v       | OR2X2  | 0.026 | 0.056 |   0.981 |    1.984 | 
     | U300                       | B v -> Y v       | OR2X2  | 0.035 | 0.071 |   1.052 |    2.054 | 
     | U433                       | B v -> Y v       | OR2X2  | 0.011 | 0.053 |   1.105 |    2.108 | 
     | U434                       | A v -> Y ^       | INVX1  | 0.054 | 0.051 |   1.156 |    2.158 | 
     | U429                       | B ^ -> Y ^       | AND2X2 | 0.045 | 0.054 |   1.210 |    2.212 | 
     | U428                       | A ^ -> Y v       | INVX1  | 0.027 | 0.037 |   1.247 |    2.250 | 
     | U684                       | B v -> Y ^       | MUX2X1 | 0.112 | 0.099 |   1.345 |    2.348 | 
     | \wchaddr_fifo/r_ptr_reg[3] | D ^              | DFFSR  | 0.112 | 0.001 |   1.346 |    2.349 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                            |              |       |       |       |  Time   |   Time   | 
     |----------------------------+--------------+-------+-------+-------+---------+----------| 
     |                            | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.003 | 
     | FECTS_clks_clk___L1_I0     | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.003 | 
     | FECTS_clks_clk___L2_I6     | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.003 | 
     | \wchaddr_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.003 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[4] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.142
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.308
- Arrival Time                  1.285
= Slack Time                    1.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell  |  Slew | Delay | Arrival | Required | 
     |                           |                  |        |       |       |  Time   |   Time   | 
     |---------------------------+------------------+--------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  ^ |        | 0.105 |       |   0.679 |    1.702 | 
     | U511                      | A ^ -> Y ^       | AND2X2 | 0.192 | 0.147 |   0.826 |    1.849 | 
     | U267                      | B ^ -> Y ^       | AND2X2 | 0.034 | 0.060 |   0.886 |    1.909 | 
     | U448                      | A ^ -> Y v       | INVX1  | 0.098 | 0.082 |   0.969 |    1.992 | 
     | U554                      | C v -> Y ^       | NOR3X1 | 0.192 | 0.141 |   1.110 |    2.133 | 
     | U410                      | B ^ -> Y ^       | AND2X2 | 0.046 | 0.061 |   1.171 |    2.194 | 
     | U395                      | A ^ -> Y ^       | AND2X2 | 0.024 | 0.042 |   1.213 |    2.236 | 
     | U396                      | A ^ -> Y v       | INVX1  | 0.028 | 0.031 |   1.245 |    2.268 | 
     | U669                      | S v -> Y v       | MUX2X1 | 0.094 | 0.041 |   1.285 |    2.308 | 
     | \wchrsp_fifo/w_ptr_reg[4] | D v              | DFFSR  | 0.094 | 0.000 |   1.285 |    2.308 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.023 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.023 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.023 | 
     | \wchrsp_fifo/w_ptr_reg[4] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.023 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \wchrsp_fifo/w_ptr_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/w_ptr_reg[1] /D (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID                (^) triggered by  leading edge of 'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Setup                         0.147
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.303
- Arrival Time                  1.260
= Slack Time                    1.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.079
     = Beginpoint Arrival Time            0.679
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |         Instance          |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                           |                  |         |       |       |  Time   |   Time   | 
     |---------------------------+------------------+---------+-------+-------+---------+----------| 
     |                           | \w_dch.WVALID  ^ |         | 0.105 |       |   0.679 |    1.723 | 
     | U511                      | A ^ -> Y ^       | AND2X2  | 0.192 | 0.147 |   0.826 |    1.869 | 
     | U267                      | B ^ -> Y ^       | AND2X2  | 0.034 | 0.060 |   0.886 |    1.930 | 
     | U448                      | A ^ -> Y v       | INVX1   | 0.098 | 0.082 |   0.969 |    2.012 | 
     | U554                      | C v -> Y ^       | NOR3X1  | 0.192 | 0.141 |   1.110 |    2.153 | 
     | U555                      | C ^ -> Y v       | AOI21X1 | 0.030 | 0.077 |   1.186 |    2.230 | 
     | FE_OFCC74_n170            | A v -> Y v       | BUFX2   | 0.009 | 0.040 |   1.226 |    2.270 | 
     | U320                      | A v -> Y v       | BUFX2   | 0.002 | 0.033 |   1.260 |    2.303 | 
     | \wchrsp_fifo/w_ptr_reg[1] | D v              | DFFSR   | 0.002 | 0.000 |   1.260 |    2.303 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.000 |       |   0.000 |   -1.044 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.000 | 0.000 |   0.000 |   -1.044 | 
     | FECTS_clks_clk___L2_I4    | A v -> Y ^   | INVX4 | 0.000 | 0.000 |   0.000 |   -1.044 | 
     | \wchrsp_fifo/w_ptr_reg[1] | CLK ^        | DFFSR | 0.000 | 0.000 |   0.000 |   -1.044 | 
     +---------------------------------------------------------------------------------------+ 

