INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/olha/study/year2_2/acs/fpga/comparator/comparator.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/olha/study/year2_2/acs/fpga/comparator/comparator.srcs/sim_1/new/test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
