
*** Running vivado
    with args -log design_1_config_block_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_config_block_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_config_block_0_0.tcl -notrace
Command: synth_design -top design_1_config_block_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 416.840 ; gain = 103.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_config_block_0_0' [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ip/design_1_config_block_0_0/synth/design_1_config_block_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'config_block' [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block.v:12]
	Parameter ap_ST_fsm_state1 bound to: 30'b000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 30'b000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 30'b000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 30'b000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 30'b000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 30'b000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 30'b000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 30'b000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 30'b000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 30'b000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 30'b000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 30'b000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 30'b000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 30'b000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 30'b000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 30'b000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 30'b000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 30'b000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 30'b000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 30'b000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 30'b000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 30'b000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 30'b000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 30'b000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 30'b000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 30'b000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 30'b000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 30'b001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 30'b010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 30'b100000000000000000000000000000 
	Parameter C_S_AXI_C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_C_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_C_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block.v:115]
INFO: [Synth 8-6157] synthesizing module 'config_block_c_s_axi' [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_c_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_MX_CNT_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_MX_CNT_CTRL bound to: 7'b0010100 
	Parameter ADDR_FST_H_FREQ_DATA_0 bound to: 7'b0011000 
	Parameter ADDR_FST_H_FREQ_CTRL bound to: 7'b0011100 
	Parameter ADDR_ACC_H_FREQ_DATA_0 bound to: 7'b0100000 
	Parameter ADDR_ACC_H_FREQ_CTRL bound to: 7'b0100100 
	Parameter ADDR_RETRK_CNT_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_RETRK_CNT_CTRL bound to: 7'b0101100 
	Parameter ADDR_MTR_DIR_V_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_MTR_DIR_V_CTRL bound to: 7'b0110100 
	Parameter ADDR_HOME_DIR_V_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_HOME_DIR_V_CTRL bound to: 7'b0111100 
	Parameter ADDR_MTR_EN_V_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_MTR_EN_V_CTRL bound to: 7'b1000100 
	Parameter ADDR_MOTOR_COUNT_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_MOTOR_COUNT_CTRL bound to: 7'b1001100 
	Parameter ADDR_START_V_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_START_V_CTRL bound to: 7'b1010100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_c_s_axi.v:264]
INFO: [Synth 8-6155] done synthesizing module 'config_block_c_s_axi' (1#1) [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_c_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'config_block_sdivbkb' [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:182]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 29 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'config_block_sdivbkb_div' [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:90]
	Parameter in0_WIDTH bound to: 25 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'config_block_sdivbkb_div_u' [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:10]
	Parameter in0_WIDTH bound to: 25 - type: integer 
	Parameter in1_WIDTH bound to: 32 - type: integer 
	Parameter out_WIDTH bound to: 32 - type: integer 
	Parameter cal_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'config_block_sdivbkb_div_u' (2#1) [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'config_block_sdivbkb_div' (3#1) [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:90]
INFO: [Synth 8-6155] done synthesizing module 'config_block_sdivbkb' (4#1) [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:182]
INFO: [Synth 8-6155] done synthesizing module 'config_block' (5#1) [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_config_block_0_0' (6#1) [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ip/design_1_config_block_0_0/synth/design_1_config_block_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 471.418 ; gain = 157.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 471.418 ; gain = 157.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 471.418 ; gain = 157.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ip/design_1_config_block_0_0/constraints/config_block_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ip/design_1_config_block_0_0/constraints/config_block_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.runs/design_1_config_block_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.runs/design_1_config_block_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 840.848 ; gain = 1.613
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 840.848 ; gain = 527.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 840.848 ; gain = 527.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.runs/design_1_config_block_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 840.848 ; gain = 527.051
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'config_block_c_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'config_block_c_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'config_block_c_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'config_block_c_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 840.848 ; gain = 527.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 6     
	   2 Input     25 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 20    
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	  31 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module config_block_c_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  16 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module config_block_sdivbkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
Module config_block_sdivbkb_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 1     
Module config_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	  31 Input     30 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'config_block_sdivbkb_U2/config_block_sdivbkb_div_U/start0_reg' into 'config_block_sdivbkb_U1/config_block_sdivbkb_div_U/start0_reg' [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:127]
INFO: [Synth 8-4471] merging register 'config_block_sdivbkb_U2/config_block_sdivbkb_div_U/dividend0_reg[24:0]' into 'config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[24:0]' [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:137]
INFO: [Synth 8-4471] merging register 'config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[24:0]' into 'config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[24:0]' [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:52]
WARNING: [Synth 8-6014] Unused sequential element config_block_sdivbkb_U1/config_block_sdivbkb_div_U/done_reg was removed.  [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:154]
WARNING: [Synth 8-6014] Unused sequential element config_block_sdivbkb_U1/config_block_sdivbkb_div_U/remd_reg was removed.  [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:171]
WARNING: [Synth 8-6014] Unused sequential element config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg was removed.  [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:52]
WARNING: [Synth 8-6014] Unused sequential element config_block_sdivbkb_U2/config_block_sdivbkb_div_U/done_reg was removed.  [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:154]
WARNING: [Synth 8-6014] Unused sequential element config_block_sdivbkb_U2/config_block_sdivbkb_div_U/remd_reg was removed.  [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:171]
WARNING: [Synth 8-6014] Unused sequential element config_block_sdivbkb_U2/config_block_sdivbkb_div_U/start0_reg was removed.  [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:127]
WARNING: [Synth 8-6014] Unused sequential element config_block_sdivbkb_U2/config_block_sdivbkb_div_U/dividend0_reg was removed.  [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:137]
WARNING: [Synth 8-3936] Found unconnected internal register 'config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/remd_tmp_reg' and it is trimmed from '25' to '24' bits. [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/remd_tmp_reg' and it is trimmed from '25' to '24' bits. [c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ipshared/2118/hdl/verilog/config_block_sdivbkb.v:45]
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[0]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[1]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[2]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[3]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[4]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[5]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[6]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[7]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[8]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[9]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[10]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[11]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[12]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[13]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[14]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[15]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[16]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[17]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[18]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[19]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[20]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[21]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[23]' (FD) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[0]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[24] )
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/quot_reg[25]' (FDE) to 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/quot_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/quot_reg[26]' (FDE) to 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/quot_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/quot_reg[27]' (FDE) to 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/quot_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/quot_reg[28]' (FDE) to 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/quot_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/quot_reg[29]' (FDE) to 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/quot_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/quot_reg[30]' (FDE) to 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/quot_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/quot_reg[25]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/quot_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/quot_reg[26]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/quot_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/quot_reg[27]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/quot_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/quot_reg[28]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/quot_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/quot_reg[29]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/quot_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/quot_reg[30]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/quot_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/accurate_homing_freq_1_data_reg_reg[25]' (FDE) to 'inst/accurate_homing_freq_1_data_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/accurate_homing_freq_1_data_reg_reg[26]' (FDE) to 'inst/accurate_homing_freq_1_data_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/accurate_homing_freq_1_data_reg_reg[27]' (FDE) to 'inst/accurate_homing_freq_1_data_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/accurate_homing_freq_1_data_reg_reg[28]' (FDE) to 'inst/accurate_homing_freq_1_data_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/accurate_homing_freq_1_data_reg_reg[29]' (FDE) to 'inst/accurate_homing_freq_1_data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/accurate_homing_freq_1_data_reg_reg[30]' (FDE) to 'inst/accurate_homing_freq_1_data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/fast_homing_freq_1_data_reg_reg[25]' (FDE) to 'inst/fast_homing_freq_1_data_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/fast_homing_freq_1_data_reg_reg[26]' (FDE) to 'inst/fast_homing_freq_1_data_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/fast_homing_freq_1_data_reg_reg[27]' (FDE) to 'inst/fast_homing_freq_1_data_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/fast_homing_freq_1_data_reg_reg[28]' (FDE) to 'inst/fast_homing_freq_1_data_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/fast_homing_freq_1_data_reg_reg[29]' (FDE) to 'inst/fast_homing_freq_1_data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/fast_homing_freq_1_data_reg_reg[30]' (FDE) to 'inst/fast_homing_freq_1_data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[1]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[2]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[3]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[4]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[5]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[6]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[7]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[8]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[9]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[10]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[11]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[12]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[13]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[14]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[15]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[16]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[17]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[18]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[19]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[20]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[21]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[22]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[23]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[24]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[24]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[0]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[1]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[2]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[3]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[4]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[5]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[6]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[7]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[8]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[9]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[10]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[11]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[12]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[13]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[14]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[15]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[16]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[17]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[18]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[19]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[20]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[21]' (FDE) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[23]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[23] )
INFO: [Synth 8-3886] merging instance 'inst/config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[25]' (FDR) to 'inst/config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[25]'
WARNING: [Synth 8-3332] Sequential element (config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[24]) is unused and will be removed from module config_block.
WARNING: [Synth 8-3332] Sequential element (config_block_sdivbkb_U1/config_block_sdivbkb_div_U/dividend0_reg[22]) is unused and will be removed from module config_block.
WARNING: [Synth 8-3332] Sequential element (config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[23]) is unused and will be removed from module config_block.
WARNING: [Synth 8-3332] Sequential element (config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/dividend0_reg[22]) is unused and will be removed from module config_block.
WARNING: [Synth 8-3332] Sequential element (config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/sign0_reg[0]) is unused and will be removed from module config_block.
WARNING: [Synth 8-3332] Sequential element (config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/sign0_reg[0]) is unused and will be removed from module config_block.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 840.848 ; gain = 527.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 840.848 ; gain = 527.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 844.566 ; gain = 530.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 850.348 ; gain = 536.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[25] is being inverted and renamed to config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[25]_inv.
INFO: [Synth 8-5365] Flop config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[26] is being inverted and renamed to config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[26]_inv.
INFO: [Synth 8-5365] Flop config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[27] is being inverted and renamed to config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[27]_inv.
INFO: [Synth 8-5365] Flop config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[28] is being inverted and renamed to config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[28]_inv.
INFO: [Synth 8-5365] Flop config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[29] is being inverted and renamed to config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[29]_inv.
INFO: [Synth 8-5365] Flop config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[30] is being inverted and renamed to config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[30]_inv.
INFO: [Synth 8-5365] Flop config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[31] is being inverted and renamed to config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[31]_inv.
INFO: [Synth 8-5365] Flop config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[25] is being inverted and renamed to config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[25]_inv.
INFO: [Synth 8-5365] Flop config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[26] is being inverted and renamed to config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[26]_inv.
INFO: [Synth 8-5365] Flop config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[27] is being inverted and renamed to config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[27]_inv.
INFO: [Synth 8-5365] Flop config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[28] is being inverted and renamed to config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[28]_inv.
INFO: [Synth 8-5365] Flop config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[29] is being inverted and renamed to config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[29]_inv.
INFO: [Synth 8-5365] Flop config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[30] is being inverted and renamed to config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[30]_inv.
INFO: [Synth 8-5365] Flop config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[31] is being inverted and renamed to config_block_sdivbkb_U2/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/divisor0_reg[31]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 850.348 ; gain = 536.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 850.348 ; gain = 536.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 850.348 ; gain = 536.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 850.348 ; gain = 536.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 850.348 ; gain = 536.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 850.348 ; gain = 536.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|config_block | config_block_sdivbkb_U1/config_block_sdivbkb_div_U/config_block_sdivbkb_div_u_0/r_stage_reg[25] | 25     | 1     | YES          | NO                 | YES               | 0      | 1       | 
+-------------+-------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    48|
|2     |LUT1    |   115|
|3     |LUT2    |    91|
|4     |LUT3    |   294|
|5     |LUT4    |    61|
|6     |LUT5    |    42|
|7     |LUT6    |    71|
|8     |SRLC32E |     1|
|9     |FDRE    |   718|
|10    |FDSE    |    27|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------+------+
|      |Instance                             |Module                       |Cells |
+------+-------------------------------------+-----------------------------+------+
|1     |top                                  |                             |  1468|
|2     |  inst                               |config_block                 |  1468|
|3     |    config_block_c_s_axi_U           |config_block_c_s_axi         |   491|
|4     |    config_block_sdivbkb_U1          |config_block_sdivbkb         |   393|
|5     |      config_block_sdivbkb_div_U     |config_block_sdivbkb_div_1   |   393|
|6     |        config_block_sdivbkb_div_u_0 |config_block_sdivbkb_div_u_2 |   208|
|7     |    config_block_sdivbkb_U2          |config_block_sdivbkb_0       |   363|
|8     |      config_block_sdivbkb_div_U     |config_block_sdivbkb_div     |   363|
|9     |        config_block_sdivbkb_div_u_0 |config_block_sdivbkb_div_u   |   179|
+------+-------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 850.348 ; gain = 536.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 850.348 ; gain = 167.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 850.348 ; gain = 536.551
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
149 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 859.082 ; gain = 556.051
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.runs/design_1_config_block_0_0_synth_1/design_1_config_block_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.srcs/sources_1/bd/design_1/ip/design_1_config_block_0_0/design_1_config_block_0_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/adomy/Documents/EGR4820/senior_project/Scurve_Mahan_PWM_main/scurve_mb/scurve_mb.runs/design_1_config_block_0_0_synth_1/design_1_config_block_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_config_block_0_0_utilization_synth.rpt -pb design_1_config_block_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 859.082 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 19:00:13 2019...
