/*
 * Microcode declarations for Broadcom 802.11abg
 * Networking Adapter Device Driver
 *
 * FILE-CSTYLED
 *
 * Ucode directory: ../
 * Derived from major_rev = 1570, minor_rev = 102
 *
 * Copyright 2019 Broadcom
 *
 * This program is the proprietary software of Broadcom and/or
 * its licensors, and may only be used, duplicated, modified or distributed
 * pursuant to the terms and conditions of a separate, written license
 * agreement executed between you and Broadcom (an "Authorized License").
 * Except as set forth in an Authorized License, Broadcom grants no license
 * (express or implied), right to use, or waiver of any kind with respect to
 * the Software, and Broadcom expressly reserves all rights in and to the
 * Software and all intellectual property rights therein.  IF YOU HAVE NO
 * AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY
 * WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF
 * THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof, and to
 * use this information only in connection with your use of Broadcom
 * integrated circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 * "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR
 * OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL,
 * SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR
 * IN ANY WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
 * IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii)
 * ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF
 * OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY
 * NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *
 * $Id: /tmp/ucrelease_w4jR2Z/ucode_checkout/build/d11ucode_shmdefs_ulp.h Nov. 25, 2019 09:35:53 AM <gk904497> $
 */
// COMMON SHMS
#define	M_PSM_SOFT_REGS	(0x0*2)
#define	M_PSM_SOFT_REGS_SIZE	112
#define	M_PSM2HOST_STATS	(0x70*2)
#define	M_PSM2HOST_STATS_SIZE	64
#define	M_SSID	(0xb0*2)
#define	M_SSID_SIZE	16
#define	M_PSM_SOFT_REGS_EXT	(0xc0*2)
#define	M_PSM_SOFT_REGS_EXT_SIZE	32
#define	M_RT_DIRMAP_A	(0xe0*2)
#define	M_RT_DIRMAP_A_SIZE	16
#define	M_RT_BBRSMAP_A	(0xf0*2)
#define	M_RT_BBRSMAP_A_SIZE	16
#define	M_RT_DIRMAP_B	(0x100*2)
#define	M_RT_DIRMAP_B_SIZE	16
#define	M_RT_BBRSMAP_B	(0x110*2)
#define	M_RT_BBRSMAP_B_SIZE	16
#define	M_EDCF_BLKS	(0x120*2)
#define	M_EDCF_BLKS_SIZE	96
#define	M_AC_TXLMT_BLK	(0x180*2)
#define	M_AC_TXLMT_BLK_SIZE	4
#define	M_PWRIND_BLKS	(0x184*2)
#define	M_PWRIND_BLKS_SIZE	6
#define	M_RESERVED	(0x18a*2)
#define	M_RESERVED_SIZE	2
#define	M_TKIP_TSC_TTAK	(0x18c*2)
#define	M_TKIP_TSC_TTAK_SIZE	35
#define	M_COREMASK_BLK	(0x1b0*2)
#define	M_COREMASK_BLK_SIZE	6
#define	M_SECKINDXALGO_BLK	(0x1b6*2)
#define	M_SECKINDXALGO_BLK_SIZE	68
#define	M_TXFRM_PLCP	(0x1fa*2)
#define	M_TXFRM_PLCP_SIZE	6
#define	M_TSCPN_BLK	(0x200*2)
#define	M_TSCPN_BLK_SIZE	60
#define	M_EAPOLMICKEY_BLK	(0x23c*2)
#define	M_EAPOLMICKEY_BLK_SIZE	8
#define	M_ARC4_KEY	(0x244*2)
#define	M_ARC4_KEY_SIZE	16
#define	M_SMACADDR_BLK	(0x254*2)
#define	M_SMACADDR_BLK_SIZE	6
#define	M_NETPAT_NUM	(0x1af*2)
#define	M_NETPAT_BLK	(0x25a*2)
#define	M_NETPAT_BLK_SIZE	296
#define	M_KEYRC_LAST	(0x382*2)
#define	M_KEYRC_LAST_SIZE	4
#define	M_CTX_GTKMSG2	(0x386*2)
#define	M_CTX_GTKMSG2_SIZE	21
#define	M_SINETABLE_BLK	(0x39c*2)
#define	M_SINETABLE_BLK_SIZE	128
#define	M_PRQFIFO	(0x41c*2)
#define	M_PRQFIFO_SIZE	60
#define	M_TXFRMPLCP_HDR	(0x458*2)
#define	M_TXFRMPLCP_HDR_SIZE	20
#define	M_EPA_DELAY	(0x39b*2)
#define	M_REPLCNT_BLK	(0x46c*2)
#define	M_REPLCNT_BLK_SIZE	4
#define	M_PSM2HOST_STATS_EXT	(0x470*2)
#define	M_PSM2HOST_STATS_EXT_SIZE	16
#define	M_WAKEPULSE_DURN_BLK	(0x480*2)
#define	M_WAKEPULSE_DURN_BLK_SIZE	4
#define	M_RATE_TABLE_A	(0x484*2)
#define	M_RATE_TABLE_A_SIZE	80
#define	M_RATE_TABLE_B	(0x4d4*2)
#define	M_RATE_TABLE_B_SIZE	56
#define	M_RATE_TABLE_N	(0x50c*2)
#define	M_RATE_TABLE_N_SIZE	30
#define	M_RATE_IDX_A	(0x52a*2)
#define	M_RATE_IDX_A_SIZE	8
#define	M_SECRXKEYS_BLK	(0x532*2)
#define	M_SECRXKEYS_BLK_SIZE	40
#define	M_TKMICKEYS_BLK	(0x55a*2)
#define	M_TKMICKEYS_BLK_SIZE	40
#define	M_TKIP_WEPSEED	(0x582*2)
#define	M_TKIP_WEPSEED_SIZE	8
#define	M_CTX_BLKS	(0x58c*2)
#define	M_CTX_BLKS_SIZE	32
#define	M_CRX_BLK	(0x5ac*2)
#define	M_CRX_BLK_SIZE	16
#define	M_RXFRM_BLK	(0x5bc*2)
#define	M_RXFRM_BLK_SIZE	768
#define	M_TXFRM_HDR	(0x8bc*2)
#define	M_TXFRM_HDR_SIZE	182
#define	M_TPL_DTIM	(0x58a*2)
#define	M_TPL_DTIM_SIZE	2
#define	M_BA_BITMAP	(0x972*2)
#define	M_BA_BITMAP_SIZE	4
#define	M_MBS_LGCYPRS_LEN_BLK	(0x976*2)
#define	M_MBS_LGCYPRS_LEN_BLK_SIZE	16
#define	M_ANT2x3GPIO_BLK	(0x986*2)
#define	M_ANT2x3GPIO_BLK_SIZE	2
#define	M_SLOWTIMER_L	(0x988*2)
#define	M_SLOWTIMER_H	(0x989*2)
#define	M_RSP_FRMTYPE	(0x98a*2)
#define	M_PRSRETX_CNT	(0x98b*2)
#define	M_ALT_CTX	(0x98c*2)
#define	M_ALT_TXFINDX	(0x98d*2)
#define	M_IVLOC	(0x98e*2)
#define	M_JSSI_TSTAMP	(0x98f*2)
#define	M_TXCRSEND_TSTAMP	(0x990*2)
#define	M_CCA_TSF0	(0x991*2)
#define	M_CCA_TSF1	(0x992*2)
#define	M_TXPWR_RTADJ	(0x993*2)
#define	M_GOOD_RXANT	(0x994*2)
#define	M_CUR_RXF_INDEX	(0x995*2)
#define	M_BYTES_LEFT	(0x996*2)
#define	M_FRM_SOFAR	(0x997*2)
#define	M_MM_XTRADUR	(0x998*2)
#define	M_HANGTM	(0x999*2)
#define	M_PR80959	(M_HANGTM+(0x0*2))
#define	M_PR80959_OFFSET	(0x0*2)
#define	M_PHYWATCH_TSTAMP	(0x99a*2)
#define	M_NUMMPDU	(0x99b*2)
#define	M_CURR_ANTPAT	(0x99c*2)
#define	M_TSFTMRVALTMP_WD3	(0x99d*2)
#define	M_TSFTMRVALTMP_WD2	(0x99e*2)
#define	M_TSFTMRVALTMP_WD1	(0x99f*2)
#define	M_TSFTMRVALTMP_WD0	(0x9a0*2)
#define	M_LBCN_CNT	(0x9a1*2)
#define	M_MPDUNUM_LEFT	(0x9a2*2)
#define	M_SLEEP_TIME_L	(0x9a3*2)
#define	M_SLEEP_TIME_ML	(0x9a4*2)
#define	M_WOWL_LASTBCN_L	(0x9a5*2)
#define	M_WOWL_LASTBCN_ML	(0x9a6*2)
#define	M_BCN_TSF_L	(0x9a7*2)
#define	M_BCN_TSF_ML	(0x9a8*2)
#define	M_BCN_TSF_MU	(0x9a9*2)
#define	M_BCN_TSF_H	(0x9aa*2)
#define	M_WOWL_LASTWORD	(0x9ab*2)
#define	M_FWMATCH	(0x9ac*2)
#define	M_MD5_XWORD0	(0x9ad*2)
#define	M_MD5_XWORD1	(0x9ae*2)
#define	M_MD5_YWORD0	(0x9af*2)
#define	M_MD5_YWORD1	(0x9b0*2)
#define	M_MD5_ZWORD0	(0x9b1*2)
#define	M_MD5_ZWORD1	(0x9b2*2)
#define	M_WOWL_MSGLEN	(0x9b3*2)
#define	M_RESMSGLEN	(0x9b4*2)
#define	M_L0_BUFFER	(0x9b5*2)
#define	M_L1_BUFFER	(0x9b6*2)
#define	M_R0_BUFFER	(0x9b7*2)
#define	M_R1_BUFFER	(0x9b8*2)
#define	M_WOWLTCLFLAG_BLK	(0x9bc*2)
#define	M_WOWLTCLFLAG_BLK_SIZE	3
#define	M_RXANTPAT_BLK	(0x9b9*2)
#define	M_PREPAYLOAD_BLK	(0x9c0*2)
#define	M_PREPAYLOAD_BLK_SIZE	8
#define	M_TKIP_POSTPAYLOAD_BLK	(0x9c8*2)
#define	M_TKIP_POSTPAYLOAD_BLK_SIZE	4
#define	M_ABCDBUF_BLK	(0x9cc*2)
#define	M_ABCDBUF_BLK_SIZE	20
#define	M_SIPARAMS_BLK	(0x9e0*2)
#define	M_SIPARAMS_BLK_SIZE	64
#define	M_WOWL_OFFLOADCFG_BASE	(0xa20*2)
#define	M_WOWL_OFFLOADCFG_BASE_SIZE	18
#define	M_ARPOFFLOAD_CACHE	(0xa32*2)
#define	M_ARPOFFLOAD_CACHE_SIZE	12
#define	M_PHY_ANTDIV_REG	(0x9ba*2)
#define	M_PHY_ANTDIV_MASK	(0x9bb*2)
#define	M_PHY_EXTLNA_OVR	(0x9bf*2)
#define	M_PHY_PLCPRX_DURATION	(0xa3e*2)
#define	M_CTS_STRT_TIME	(0xa3f*2)
#define	M_HANGTM_H	(0xa40*2)
#define	M_CRSHRXFRMHRST_CNT	(0xa41*2)
#define	M_WAPI_MICKEYS_BLK	(0xa42*2)
#define	M_WAPI_MICKEYS_BLK_SIZE	64
#define	M_RXENSTAT_BLK	(0xa82*2)
#define	M_RXENSTAT_BLK_SIZE	10
#define	M_RXCNT	(0xa8c*2)
#define	M_WOWL_TXBITMAP	(0xa8d*2)
#define	M_WOWL_CURRTX	(0xa8e*2)
#define	M_WOWL_CURRTXLEN	(0xa8f*2)
#define	M_WOWL_CURRTXADDR	(0xa90*2)
#define	M_WOWL_OFFLOAD_TXCTR	(0xa91*2)
#define	M_WOWL_MICOFFSET	(0xa92*2)
#define	M_KEEPALIVE_CURRCTR_0	(0xa93*2)
#define	M_KEEPALIVE_CURRCTR_1	(0xa94*2)
#define	M_NA_CKSUM_L	(0xa95*2)
#define	M_LNA_STATE	(0xa96*2)
#define	M_LASTTX_TSF	(0xa97*2)
#define	M_TKIP_TMP_TTAK	(M_CTX_BLKS+(0x0*2))
#define	M_TKIP_TMP_TTAK_OFFSET	(0x0*2)
#define	M_TXFRM_BLK	(M_RXFRM_BLK+(0x80*2))
#define	M_TXFRM_BLK_OFFSET	(0x80*2)
#define	M_IPADOPAD_BLK	(M_RXFRM_BLK+(0x100*2))
#define	M_IPADOPAD_BLK_OFFSET	(0x100*2)
#define	M_POSTPAYLOAD_BLK	(M_RXFRM_BLK+(0x120*2))
#define	M_POSTPAYLOAD_BLK_OFFSET	(0x120*2)
#define	M_LASTABCDBUF_BLK	(M_RXFRM_BLK+(0x160*2))
#define	M_LASTABCDBUF_BLK_OFFSET	(0x160*2)
#define	M_ABCDBUF_SMLA0	(M_RXFRM_BLK+(0x16a*2))
#define	M_ABCDBUF_SMLA0_OFFSET	(0x16a*2)
#define	M_ABCDBUF_SMLA1	(M_RXFRM_BLK+(0x16b*2))
#define	M_ABCDBUF_SMLA1_OFFSET	(0x16b*2)
#define	M_ABCDBUF_SMLB0	(M_RXFRM_BLK+(0x16c*2))
#define	M_ABCDBUF_SMLB0_OFFSET	(0x16c*2)
#define	M_ABCDBUF_SMLB1	(M_RXFRM_BLK+(0x16d*2))
#define	M_ABCDBUF_SMLB1_OFFSET	(0x16d*2)
#define	M_ARC4_SBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_ARC4_SBOX_OFFSET	(0x180*2)
#define	M_AES_INVSBOX	(M_RXFRM_BLK+(0x180*2))
#define	M_AES_INVSBOX_OFFSET	(0x180*2)
#define	M_AES_KEYW	(M_RXFRM_BLK+(0x200*2))
#define	M_AES_KEYW_OFFSET	(0x200*2)
#define	M_EAPOLKEY_KEYDATA	(M_RXFRM_BLK+(0x258*2))
#define	M_EAPOLKEY_KEYDATA_OFFSET	(0x258*2)
#define	M_AES_B	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_B_OFFSET	(0x26c*2)
#define	M_AES_A	(M_RXFRM_BLK+(0x26c*2))
#define	M_AES_A_OFFSET	(0x26c*2)
#define	M_AES_TMPSTATE	(M_RXFRM_BLK+(0x276*2))
#define	M_AES_TMPSTATE_OFFSET	(0x276*2)
#define	M_AES_TMP0	(M_RXFRM_BLK+(0x286*2))
#define	M_AES_TMP0_OFFSET	(0x286*2)
#define	M_AES_TMP1	(M_RXFRM_BLK+(0x287*2))
#define	M_AES_TMP1_OFFSET	(0x287*2)
#define	M_AES_TMP2	(M_RXFRM_BLK+(0x288*2))
#define	M_AES_TMP2_OFFSET	(0x288*2)
#define	M_KEYUNWRAP_DONE	(M_RXFRM_BLK+(0x28a*2))
#define	M_KEYUNWRAP_DONE_OFFSET	(0x28a*2)
#define	M_PWR_UD_BLK	(0xa98*2)
#define	M_PWR_UD_BLK_SIZE	10
#define	M_TSF_ACTV_L	(0xaa2*2)
#define	M_TSF_ACTV_H	(0xaa3*2)
#define	M_SAVERESTORE_4335_BLK	(0xaa4*2)
#define	M_SAVERESTORE_4335_BLK_SIZE	4
#define	M_BOM_REV_MAJOR	(M_PSM_SOFT_REGS+(0x0*2))
#define	M_BOM_REV_MAJOR_OFFSET	(0x0*2)
#define	M_BOM_REV_MINOR	(M_PSM_SOFT_REGS+(0x1*2))
#define	M_BOM_REV_MINOR_OFFSET	(0x1*2)
#define	M_REV_L	(M_PSM_SOFT_REGS+(0x2*2))
#define	M_REV_L_OFFSET	(0x2*2)
#define	M_REV_H	(M_PSM_SOFT_REGS+(0x3*2))
#define	M_REV_H_OFFSET	(0x3*2)
#define	M_UDIFFS1	(M_PSM_SOFT_REGS+(0x4*2))
#define	M_UDIFFS1_OFFSET	(0x4*2)
#define	M_UCODE_FEATURES	(M_PSM_SOFT_REGS+(0x5*2))
#define	M_UCODE_FEATURES_OFFSET	(0x5*2)
#define	M_DOT11_PHDRDUR	(M_PSM_SOFT_REGS+(0x6*2))
#define	M_DOT11_PHDRDUR_OFFSET	(0x6*2)
#define	M_DOT11_SIFS	(M_PSM_SOFT_REGS+(0x7*2))
#define	M_DOT11_SIFS_OFFSET	(0x7*2)
#define	M_DOT11_SLOT	(M_PSM_SOFT_REGS+(0x8*2))
#define	M_DOT11_SLOT_OFFSET	(0x8*2)
#define	M_DOT11_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x9*2))
#define	M_DOT11_DTIMPERIOD_OFFSET	(0x9*2)
#define	M_SHM_BYT_CNT	(M_PSM_SOFT_REGS+(0xa*2))
#define	M_SHM_BYT_CNT_OFFSET	(0xa*2)
#define	M_MACHW_VER	(M_PSM_SOFT_REGS+(0xb*2))
#define	M_MACHW_VER_OFFSET	(0xb*2)
#define	M_BCN0_FRM_BYTESZ	(M_PSM_SOFT_REGS+(0xc*2))
#define	M_BCN0_FRM_BYTESZ_OFFSET	(0xc*2)
#define	M_BCN1_FRM_BYTESZ	(M_PSM_SOFT_REGS+(0xd*2))
#define	M_BCN1_FRM_BYTESZ_OFFSET	(0xd*2)
#define	M_BCN_TXTSF_OFFSET	(M_PSM_SOFT_REGS+(0xe*2))
#define	M_BCN_TXTSF_OFFSET_OFFSET	(0xe*2)
#define	M_TIMBPOS_INBEACON	(M_PSM_SOFT_REGS+(0xf*2))
#define	M_TIMBPOS_INBEACON_OFFSET	(0xf*2)
#define	M_MAXRXFRM_LEN	(M_PSM_SOFT_REGS+(0x10*2))
#define	M_MAXRXFRM_LEN_OFFSET	(0x10*2)
#define	M_AVAILABLE17	(M_PSM_SOFT_REGS+(0x11*2))
#define	M_AVAILABLE17_OFFSET	(0x11*2)
#define	M_AVAILABLE18	(M_PSM_SOFT_REGS+(0x12*2))
#define	M_AVAILABLE18_OFFSET	(0x12*2)
#define	M_BCMC_TIMEOUT	(M_PSM_SOFT_REGS+(0x13*2))
#define	M_BCMC_TIMEOUT_OFFSET	(0x13*2)
#define	M_PRS_RETRY_THR	(M_PSM_SOFT_REGS+(0x14*2))
#define	M_PRS_RETRY_THR_OFFSET	(0x14*2)
#define	M_PMQADDINT_THSD	(M_PSM_SOFT_REGS+(0x15*2))
#define	M_PMQADDINT_THSD_OFFSET	(0x15*2)
#define	M_PMQCTLWD	(M_PSM_SOFT_REGS+(0x16*2))
#define	M_PMQCTLWD_OFFSET	(0x16*2)
#define	M_TXSCTLWD	(M_PSM_SOFT_REGS+(0x17*2))
#define	M_TXSCTLWD_OFFSET	(0x17*2)
#define	M_CUR_TXF_INDEX	(M_PSM_SOFT_REGS+(0x18*2))
#define	M_CUR_TXF_INDEX_OFFSET	(0x18*2)
#define	M_TXPWR_CUR	(M_PSM_SOFT_REGS+(0x19*2))
#define	M_TXPWR_CUR_OFFSET	(0x19*2)
#define	M_NUM_RXFPADBYTES	(M_PSM_SOFT_REGS+(0x1a*2))
#define	M_NUM_RXFPADBYTES_OFFSET	(0x1a*2)
#define	M_PHY_PLCPTX_DLY	(M_PSM_SOFT_REGS+(0x1b*2))
#define	M_PHY_PLCPTX_DLY_OFFSET	(0x1b*2)
#define	M_PHY_PLCPRX_DLY	(M_PSM_SOFT_REGS+(0x1c*2))
#define	M_PHY_PLCPRX_DLY_OFFSET	(0x1c*2)
#define	M_BCN_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x1d*2))
#define	M_BCN_TPLBLK_SZ_OFFSET	(0x1d*2)
#define	M_WATCHDOG_8TU	(M_PSM_SOFT_REGS+(0x1e*2))
#define	M_WATCHDOG_8TU_OFFSET	(0x1e*2)
#define	M_SEC_VALNUMSOFTMCHTA	(M_PSM_SOFT_REGS+(0x1f*2))
#define	M_SEC_VALNUMSOFTMCHTA_OFFSET	(0x1f*2)
#define	M_UCODE_DBGST	(M_PSM_SOFT_REGS+(0x20*2))
#define	M_UCODE_DBGST_OFFSET	(0x20*2)
#define	M_PRS_TPLBLK_SZ	(M_PSM_SOFT_REGS+(0x21*2))
#define	M_PRS_TPLBLK_SZ_OFFSET	(0x21*2)
#define	M_SFRMTXCNTFBRTHSD	(M_PSM_SOFT_REGS+(0x22*2))
#define	M_SFRMTXCNTFBRTHSD_OFFSET	(0x22*2)
#define	M_LFRMTXCNTFBRTHSD	(M_PSM_SOFT_REGS+(0x23*2))
#define	M_LFRMTXCNTFBRTHSD_OFFSET	(0x23*2)
#define	M_SSID_BYTESZ	(M_PSM_SOFT_REGS+(0x24*2))
#define	M_SSID_BYTESZ_OFFSET	(0x24*2)
#define	M_PRS_FRM_BYTESZ	(M_PSM_SOFT_REGS+(0x25*2))
#define	M_PRS_FRM_BYTESZ_OFFSET	(0x25*2)
#define	M_POSTDTIM0_NOSLPTIME	(M_PSM_SOFT_REGS+(0x26*2))
#define	M_POSTDTIM0_NOSLPTIME_OFFSET	(0x26*2)
#define	M_CCKBOOST_ADJ	(M_PSM_SOFT_REGS+(0x27*2))
#define	M_CCKBOOST_ADJ_OFFSET	(0x27*2)
#define	M_PHYVER	(M_PSM_SOFT_REGS+(0x28*2))
#define	M_PHYVER_OFFSET	(0x28*2)
#define	M_PHYTYPE	(M_PSM_SOFT_REGS+(0x29*2))
#define	M_PHYTYPE_OFFSET	(0x29*2)
#define	M_GTK_KDVER	(M_PSM_SOFT_REGS+(0x2a*2))
#define	M_GTK_KDVER_OFFSET	(0x2a*2)
#define	M_SECKEYS_PTR	(M_PSM_SOFT_REGS+(0x2b*2))
#define	M_SECKEYS_PTR_OFFSET	(0x2b*2)
#define	M_LBCN_TBTT_THRESH	(M_PSM_SOFT_REGS+(0x2c*2))
#define	M_LBCN_TBTT_THRESH_OFFSET	(0x2c*2)
#define	M_IFS_PRICRS	(M_PSM_SOFT_REGS+(0x2d*2))
#define	M_IFS_PRICRS_OFFSET	(0x2d*2)
#define	M_MAX_ANTCNT	(M_PSM_SOFT_REGS+(0x2e*2))
#define	M_MAX_ANTCNT_OFFSET	(0x2e*2)
#define	M_HOST_FLAGS	(M_PSM_SOFT_REGS+(0x2f*2))
#define	M_HOST_FLAGS_OFFSET	(0x2f*2)
#define	M_HOST_FLAGS2	(M_PSM_SOFT_REGS+(0x30*2))
#define	M_HOST_FLAGS2_OFFSET	(0x30*2)
#define	M_HOST_FLAGS3	(M_PSM_SOFT_REGS+(0x31*2))
#define	M_HOST_FLAGS3_OFFSET	(0x31*2)
#define	M_RADIO_PWR	(M_PSM_SOFT_REGS+(0x32*2))
#define	M_RADIO_PWR_OFFSET	(0x32*2)
#define	M_RADAR_REG	(M_PSM_SOFT_REGS+(0x33*2))
#define	M_RADAR_REG_OFFSET	(0x33*2)
#define	M_TSSI_APHY_0	(M_PSM_SOFT_REGS+(0x34*2))
#define	M_TSSI_APHY_0_OFFSET	(0x34*2)
#define	M_TSSI_APHY_1	(M_PSM_SOFT_REGS+(0x35*2))
#define	M_TSSI_APHY_1_OFFSET	(0x35*2)
#define	M_RF_RX_SP_REG1	(M_PSM_SOFT_REGS+(0x36*2))
#define	M_RF_RX_SP_REG1_OFFSET	(0x36*2)
#define	M_PHY_NOISE	(M_PSM_SOFT_REGS+(0x37*2))
#define	M_PHY_NOISE_OFFSET	(0x37*2)
#define	M_TSSI_OFDM_0	(M_PSM_SOFT_REGS+(0x38*2))
#define	M_TSSI_OFDM_0_OFFSET	(0x38*2)
#define	M_TSSI_OFDM_1	(M_PSM_SOFT_REGS+(0x39*2))
#define	M_TSSI_OFDM_1_OFFSET	(0x39*2)
#define	M_PRS_MAXTIME	(M_PSM_SOFT_REGS+(0x3a*2))
#define	M_PRS_MAXTIME_OFFSET	(0x3a*2)
#define	M_INV_DTIMPERIOD	(M_PSM_SOFT_REGS+(0x3b*2))
#define	M_INV_DTIMPERIOD_OFFSET	(0x3b*2)
#define	M_HOST_FLAGS4	(M_PSM_SOFT_REGS+(0x3c*2))
#define	M_HOST_FLAGS4_OFFSET	(0x3c*2)
#define	M_HOST_FLAGS5	(M_PSM_SOFT_REGS+(0x3d*2))
#define	M_HOST_FLAGS5_OFFSET	(0x3d*2)
#define	M_AVAILABLE	(M_PSM_SOFT_REGS+(0x3e*2))
#define	M_AVAILABLE_OFFSET	(0x3e*2)
#define	M_NETPAT_BLK_PTR	(M_PSM_SOFT_REGS+(0x3f*2))
#define	M_NETPAT_BLK_PTR_OFFSET	(0x3f*2)
#define	M_MBURST_SIZE	(M_PSM_SOFT_REGS+(0x40*2))
#define	M_MBURST_SIZE_OFFSET	(0x40*2)
#define	M_MBURST_TXOP	(M_PSM_SOFT_REGS+(0x41*2))
#define	M_MBURST_TXOP_OFFSET	(0x41*2)
#define	M_MBURST_CNT	(M_PSM_SOFT_REGS+(0x42*2))
#define	M_MBURST_CNT_OFFSET	(0x42*2)
#define	M_MBURST_TSTAMP	(M_PSM_SOFT_REGS+(0x43*2))
#define	M_MBURST_TSTAMP_OFFSET	(0x43*2)
#define	M_JSSI_0	(M_PSM_SOFT_REGS+(0x44*2))
#define	M_JSSI_0_OFFSET	(0x44*2)
#define	M_JSSI_1	(M_PSM_SOFT_REGS+(0x45*2))
#define	M_JSSI_1_OFFSET	(0x45*2)
#define	M_JSSI_AUX	(M_PSM_SOFT_REGS+(0x46*2))
#define	M_JSSI_AUX_OFFSET	(0x46*2)
#define	M_PR19544	(M_PSM_SOFT_REGS+(0x47*2))
#define	M_PR19544_OFFSET	(0x47*2)
#define	M_TATID_NUM	(M_PSM_SOFT_REGS+(0x48*2))
#define	M_TATID_NUM_OFFSET	(0x48*2)
#define	M_WOWL_LBCN_THRSH	(M_PSM_SOFT_REGS+(0x49*2))
#define	M_WOWL_LBCN_THRSH_OFFSET	(0x49*2)
#define	M_SYNTHPU_DELAY	(M_PSM_SOFT_REGS+(0x4a*2))
#define	M_SYNTHPU_DELAY_OFFSET	(0x4a*2)
#define	M_PRETBTT	(M_PSM_SOFT_REGS+(0x4b*2))
#define	M_PRETBTT_OFFSET	(0x4b*2)
#define	M_RSP_TXPCTL0	(M_PSM_SOFT_REGS+(0x4c*2))
#define	M_RSP_TXPCTL0_OFFSET	(0x4c*2)
#define	M_RSP_TXPCTL1	(M_PSM_SOFT_REGS+(0x4d*2))
#define	M_RSP_TXPCTL1_OFFSET	(0x4d*2)
#define	M_RSP_TXPCTL2	(M_PSM_SOFT_REGS+(0x4e*2))
#define	M_RSP_TXPCTL2_OFFSET	(0x4e*2)
#define	M_WOWL_OFFLOADCFG_PTR	(M_PSM_SOFT_REGS+(0x4f*2))
#define	M_WOWL_OFFLOADCFG_PTR_OFFSET	(0x4f*2)
#define	M_CURCHANNEL	(M_PSM_SOFT_REGS+(0x50*2))
#define	M_CURCHANNEL_OFFSET	(0x50*2)
#define	M_WAPIMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x51*2))
#define	M_WAPIMICKEYS_PTR_OFFSET	(0x51*2)
#define	M_BCMC_DLY	(M_PSM_SOFT_REGS+(0x52*2))
#define	M_BCMC_DLY_OFFSET	(0x52*2)
#define	M_DEFCLASS_VAL	(M_PSM_SOFT_REGS+(0x53*2))
#define	M_DEFCLASS_VAL_OFFSET	(0x53*2)
#define	M_BCMC_FID	(M_PSM_SOFT_REGS+(0x54*2))
#define	M_BCMC_FID_OFFSET	(0x54*2)
#define	M_TXBCN_DUR	(M_PSM_SOFT_REGS+(0x55*2))
#define	M_TXBCN_DUR_OFFSET	(0x55*2)
#define	M_NRATE_TBL_PTR	(M_PSM_SOFT_REGS+(0x56*2))
#define	M_NRATE_TBL_PTR_OFFSET	(0x56*2)
#define	M_PARTIAL_IPV6CSUM	(M_PSM_SOFT_REGS+(0x57*2))
#define	M_PARTIAL_IPV6CSUM_OFFSET	(0x57*2)
#define	M_WOWL_GPIOSEL	(M_PSM_SOFT_REGS+(0x58*2))
#define	M_WOWL_GPIOSEL_OFFSET	(0x58*2)
#define	M_TKMICKEYS_PTR	(M_PSM_SOFT_REGS+(0x59*2))
#define	M_TKMICKEYS_PTR_OFFSET	(0x59*2)
#define	M_TXPU_OFF	(M_PSM_SOFT_REGS+(0x5a*2))
#define	M_TXPU_OFF_OFFSET	(0x5a*2)
#define	M_PS_MORE_DTIM_TBTT	(M_PSM_SOFT_REGS+(0x5b*2))
#define	M_PS_MORE_DTIM_TBTT_OFFSET	(0x5b*2)
#define	M_CTS_DURATION	(M_PSM_SOFT_REGS+(0x5c*2))
#define	M_CTS_DURATION_OFFSET	(0x5c*2)
#define	M_MIMO_MAXSYM	(M_PSM_SOFT_REGS+(0x5d*2))
#define	M_MIMO_MAXSYM_OFFSET	(0x5d*2)
#define	M_PRQFIFO_RPTR	(M_PSM_SOFT_REGS+(0x5e*2))
#define	M_PRQFIFO_RPTR_OFFSET	(0x5e*2)
#define	M_PRQFIFO_WPTR	(M_PSM_SOFT_REGS+(0x5f*2))
#define	M_PRQFIFO_WPTR_OFFSET	(0x5f*2)
#define	M_MACHW_CAP_L	(M_PSM_SOFT_REGS+(0x60*2))
#define	M_MACHW_CAP_L_OFFSET	(0x60*2)
#define	M_MACHW_CAP_H	(M_PSM_SOFT_REGS+(0x61*2))
#define	M_MACHW_CAP_H_OFFSET	(0x61*2)
#define	M_AID_NBIT	(M_PSM_SOFT_REGS+(0x62*2))
#define	M_AID_NBIT_OFFSET	(0x62*2)
#define	M_MIMO_ANTSEL_RXDFLT	(M_PSM_SOFT_REGS+(0x63*2))
#define	M_MIMO_ANTSEL_RXDFLT_OFFSET	(0x63*2)
#define	M_MIMO_ANTSEL_TXDFLT	(M_PSM_SOFT_REGS+(0x64*2))
#define	M_MIMO_ANTSEL_TXDFLT_OFFSET	(0x64*2)
#define	M_MIMO_ANTSEL_RXUNID	(M_PSM_SOFT_REGS+(0x65*2))
#define	M_MIMO_ANTSEL_RXUNID_OFFSET	(0x65*2)
#define	M_BCN_TXPCTL0	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_BCN_TXPCTL0_OFFSET	(0x66*2)
#define	M_PSP_PCTLWD	(M_PSM_SOFT_REGS+(0x66*2))
#define	M_PSP_PCTLWD_OFFSET	(0x66*2)
#define	M_BCN_TXPCTL1	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_BCN_TXPCTL1_OFFSET	(0x67*2)
#define	M_PSP_PCTL1WD	(M_PSM_SOFT_REGS+(0x67*2))
#define	M_PSP_PCTL1WD_OFFSET	(0x67*2)
#define	M_BCN_TXPCTL2	(M_PSM_SOFT_REGS+(0x68*2))
#define	M_BCN_TXPCTL2_OFFSET	(0x68*2)
#define	M_SECSUITE	(M_PSM_SOFT_REGS+(0x69*2))
#define	M_SECSUITE_OFFSET	(0x69*2)
#define	M_HOST_WOWLBM	(M_PSM_SOFT_REGS+(0x6a*2))
#define	M_HOST_WOWLBM_OFFSET	(0x6a*2)
#define	M_WAKEEVENT_IND	(M_PSM_SOFT_REGS+(0x6b*2))
#define	M_WAKEEVENT_IND_OFFSET	(0x6b*2)
#define	M_WOWL_NOBCN	(M_PSM_SOFT_REGS+(0x6c*2))
#define	M_WOWL_NOBCN_OFFSET	(0x6c*2)
#define	M_WOWL_TEST_CYCLE	(M_PSM_SOFT_REGS+(0x6d*2))
#define	M_WOWL_TEST_CYCLE_OFFSET	(0x6d*2)
#define	M_AESTABLES_PTR	(M_PSM_SOFT_REGS+(0x6e*2))
#define	M_AESTABLES_PTR_OFFSET	(0x6e*2)
#define	M_GTK_ENCALGO	(M_PSM_SOFT_REGS+(0x6f*2))
#define	M_GTK_ENCALGO_OFFSET	(0x6f*2)
#define	M_TXFRAME_CNT	(M_PSM2HOST_STATS+(0x0*2))
#define	M_TXFRAME_CNT_OFFSET	(0x0*2)
#define	M_TXRTSFRM_CNT	(M_PSM2HOST_STATS+(0x1*2))
#define	M_TXRTSFRM_CNT_OFFSET	(0x1*2)
#define	M_TXCTSFRM_CNT	(M_PSM2HOST_STATS+(0x2*2))
#define	M_TXCTSFRM_CNT_OFFSET	(0x2*2)
#define	M_TXACKFRM_CNT	(M_PSM2HOST_STATS+(0x3*2))
#define	M_TXACKFRM_CNT_OFFSET	(0x3*2)
#define	M_TXDNLFRM_CNT	(M_PSM2HOST_STATS+(0x4*2))
#define	M_TXDNLFRM_CNT_OFFSET	(0x4*2)
#define	M_TXBCNFRM_CNT	(M_PSM2HOST_STATS+(0x5*2))
#define	M_TXBCNFRM_CNT_OFFSET	(0x5*2)
#define	M_TXPSPFRM_CNT	(M_PSM2HOST_STATS+(0xb*2))
#define	M_TXPSPFRM_CNT_OFFSET	(0xb*2)
#define	M_TXGTKMSG2_CNT	(M_PSM2HOST_STATS+(0xc*2))
#define	M_TXGTKMSG2_CNT_OFFSET	(0xc*2)
#define	M_TXGTKDONE_CNT	(M_PSM2HOST_STATS+(0xd*2))
#define	M_TXGTKDONE_CNT_OFFSET	(0xd*2)
#define	M_TXF0UNFL_CNT	(M_PSM2HOST_STATS+(0x6*2))
#define	M_TXF0UNFL_CNT_OFFSET	(0x6*2)
#define	M_TXF1UNFL_CNT	(M_PSM2HOST_STATS+(0x7*2))
#define	M_TXF1UNFL_CNT_OFFSET	(0x7*2)
#define	M_TXF2UNFL_CNT	(M_PSM2HOST_STATS+(0x8*2))
#define	M_TXF2UNFL_CNT_OFFSET	(0x8*2)
#define	M_TXF3UNFL_CNT	(M_PSM2HOST_STATS+(0x9*2))
#define	M_TXF3UNFL_CNT_OFFSET	(0x9*2)
#define	M_TXF4UNFL_CNT	(M_PSM2HOST_STATS+(0xa*2))
#define	M_TXF4UNFL_CNT_OFFSET	(0xa*2)
#define	M_TXF5UNFL_CNT	(M_PSM2HOST_STATS+(0xb*2))
#define	M_TXF5UNFL_CNT_OFFSET	(0xb*2)
#define	M_TXAMPDU_CNT	(M_PSM2HOST_STATS+(0xc*2))
#define	M_TXAMPDU_CNT_OFFSET	(0xc*2)
#define	M_TXMPDU_CNT	(M_PSM2HOST_STATS+(0xd*2))
#define	M_TXMPDU_CNT_OFFSET	(0xd*2)
#define	M_TXTPLUNFL_CNT	(M_PSM2HOST_STATS+(0xe*2))
#define	M_TXTPLUNFL_CNT_OFFSET	(0xe*2)
#define	M_TXPHYERR_CNT	(M_PSM2HOST_STATS+(0xf*2))
#define	M_TXPHYERR_CNT_OFFSET	(0xf*2)
#define	M_RXGOODUCAST_CNT	(M_PSM2HOST_STATS+(0x10*2))
#define	M_RXGOODUCAST_CNT_OFFSET	(0x10*2)
#define	M_RXGOODOCAST_CNT	(M_PSM2HOST_STATS+(0x11*2))
#define	M_RXGOODOCAST_CNT_OFFSET	(0x11*2)
#define	M_RXFRMTOOLONG_CNT	(M_PSM2HOST_STATS+(0x12*2))
#define	M_RXFRMTOOLONG_CNT_OFFSET	(0x12*2)
#define	M_RXFRMTOOSHRT_CNT	(M_PSM2HOST_STATS+(0x13*2))
#define	M_RXFRMTOOSHRT_CNT_OFFSET	(0x13*2)
#define	M_RXANYERR_CNT	(M_PSM2HOST_STATS+(0x14*2))
#define	M_RXANYERR_CNT_OFFSET	(0x14*2)
#define	M_RXBADFCS_CNT	(M_PSM2HOST_STATS+(0x15*2))
#define	M_RXBADFCS_CNT_OFFSET	(0x15*2)
#define	M_RXBADPLCP_CNT	(M_PSM2HOST_STATS+(0x16*2))
#define	M_RXBADPLCP_CNT_OFFSET	(0x16*2)
#define	M_RXCRSGLITCH_CNT	(M_PSM2HOST_STATS+(0x17*2))
#define	M_RXCRSGLITCH_CNT_OFFSET	(0x17*2)
#define	M_RXSTRT_CNT	(M_PSM2HOST_STATS+(0x18*2))
#define	M_RXSTRT_CNT_OFFSET	(0x18*2)
#define	M_RXDFRMUCASTMBSS_CNT	(M_PSM2HOST_STATS+(0x19*2))
#define	M_RXDFRMUCASTMBSS_CNT_OFFSET	(0x19*2)
#define	M_RXMFRMUCASTMBSS_CNT	(M_PSM2HOST_STATS+(0x1a*2))
#define	M_RXMFRMUCASTMBSS_CNT_OFFSET	(0x1a*2)
#define	M_RXCFRMUCAST_CNT	(M_PSM2HOST_STATS+(0x1b*2))
#define	M_RXCFRMUCAST_CNT_OFFSET	(0x1b*2)
#define	M_RXRTSUCAST_CNT	(M_PSM2HOST_STATS+(0x1c*2))
#define	M_RXRTSUCAST_CNT_OFFSET	(0x1c*2)
#define	M_RXCTSUCAST_CNT	(M_PSM2HOST_STATS+(0x1d*2))
#define	M_RXCTSUCAST_CNT_OFFSET	(0x1d*2)
#define	M_RXACKUCAST_CNT	(M_PSM2HOST_STATS+(0x1e*2))
#define	M_RXACKUCAST_CNT_OFFSET	(0x1e*2)
#define	M_RXDFRMOCAST_CNT	(M_PSM2HOST_STATS+(0x1f*2))
#define	M_RXDFRMOCAST_CNT_OFFSET	(0x1f*2)
#define	M_RXMFRMOCAST_CNT	(M_PSM2HOST_STATS+(0x20*2))
#define	M_RXMFRMOCAST_CNT_OFFSET	(0x20*2)
#define	M_RXCFRMOCAST_CNT	(M_PSM2HOST_STATS+(0x21*2))
#define	M_RXCFRMOCAST_CNT_OFFSET	(0x21*2)
#define	M_RXRTSOCAST_CNT	(M_PSM2HOST_STATS+(0x22*2))
#define	M_RXRTSOCAST_CNT_OFFSET	(0x22*2)
#define	M_RXCTSOCAST_CNT	(M_PSM2HOST_STATS+(0x23*2))
#define	M_RXCTSOCAST_CNT_OFFSET	(0x23*2)
#define	M_RXDFRMMCAST_CNT	(M_PSM2HOST_STATS+(0x24*2))
#define	M_RXDFRMMCAST_CNT_OFFSET	(0x24*2)
#define	M_RXMFRMMCAST_CNT	(M_PSM2HOST_STATS+(0x25*2))
#define	M_RXMFRMMCAST_CNT_OFFSET	(0x25*2)
#define	M_RXCFRMMCAST_CNT	(M_PSM2HOST_STATS+(0x26*2))
#define	M_RXCFRMMCAST_CNT_OFFSET	(0x26*2)
#define	M_RXBEACONMBSS_CNT	(M_PSM2HOST_STATS+(0x27*2))
#define	M_RXBEACONMBSS_CNT_OFFSET	(0x27*2)
#define	M_RXDFRMUCASTOBSS_CNT	(M_PSM2HOST_STATS+(0x28*2))
#define	M_RXDFRMUCASTOBSS_CNT_OFFSET	(0x28*2)
#define	M_RXBEACONOBSS_CNT	(M_PSM2HOST_STATS+(0x29*2))
#define	M_RXBEACONOBSS_CNT_OFFSET	(0x29*2)
#define	M_RXRSPTMOUT_CNT	(M_PSM2HOST_STATS+(0x2a*2))
#define	M_RXRSPTMOUT_CNT_OFFSET	(0x2a*2)
#define	M_BCNTXCANCL_CNT	(M_PSM2HOST_STATS+(0x2b*2))
#define	M_BCNTXCANCL_CNT_OFFSET	(0x2b*2)
#define	M_RXNODELIM_CNT	(M_PSM2HOST_STATS+(0x2c*2))
#define	M_RXNODELIM_CNT_OFFSET	(0x2c*2)
#define	M_RXF0OVFL_CNT	(M_PSM2HOST_STATS+(0x2d*2))
#define	M_RXF0OVFL_CNT_OFFSET	(0x2d*2)
#define	M_RXF1OVFL_CNT	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_RXF1OVFL_CNT_OFFSET	(0x2e*2)
#define	M_RXHLOVFL_CNT	(M_PSM2HOST_STATS+(0x2f*2))
#define	M_RXHLOVFL_CNT_OFFSET	(0x2f*2)
#define	M_MISSBCN_CNT	(M_PSM2HOST_STATS+(0x30*2))
#define	M_MISSBCN_CNT_OFFSET	(0x30*2)
#define	M_PMQOVFL_CNT	(M_PSM2HOST_STATS+(0x31*2))
#define	M_PMQOVFL_CNT_OFFSET	(0x31*2)
#define	M_RXCGPRQFRM_CNT	(M_PSM2HOST_STATS+(0x32*2))
#define	M_RXCGPRQFRM_CNT_OFFSET	(0x32*2)
#define	M_RXCGPRSQOVFL_CNT	(M_PSM2HOST_STATS+(0x33*2))
#define	M_RXCGPRSQOVFL_CNT_OFFSET	(0x33*2)
#define	M_TXCGPRSFAIL_CNT	(M_PSM2HOST_STATS+(0x34*2))
#define	M_TXCGPRSFAIL_CNT_OFFSET	(0x34*2)
#define	M_TXCGPRSSUC_CNT	(M_PSM2HOST_STATS+(0x35*2))
#define	M_TXCGPRSSUC_CNT_OFFSET	(0x35*2)
#define	M_PRS_TIMEOUT_CNT	(M_PSM2HOST_STATS+(0x36*2))
#define	M_PRS_TIMEOUT_CNT_OFFSET	(0x36*2)
#define	M_TXRTSFAIL_CNT	(M_PSM2HOST_STATS+(0x37*2))
#define	M_TXRTSFAIL_CNT_OFFSET	(0x37*2)
#define	M_TXUCAST_CNT	(M_PSM2HOST_STATS+(0x38*2))
#define	M_TXUCAST_CNT_OFFSET	(0x38*2)
#define	M_TXINRTSTXOP_CNT	(M_PSM2HOST_STATS+(0x39*2))
#define	M_TXINRTSTXOP_CNT_OFFSET	(0x39*2)
#define	M_RXBACK_CNT	(M_PSM2HOST_STATS+(0x3a*2))
#define	M_RXBACK_CNT_OFFSET	(0x3a*2)
#define	M_TXBACK_CNT	(M_PSM2HOST_STATS+(0x3b*2))
#define	M_TXBACK_CNT_OFFSET	(0x3b*2)
#define	M_BPHYGLITCH_CNT	(M_PSM2HOST_STATS+(0x3c*2))
#define	M_BPHYGLITCH_CNT_OFFSET	(0x3c*2)
#define	M_RXDROP20S_CNT	(M_PSM2HOST_STATS+(0x3d*2))
#define	M_RXDROP20S_CNT_OFFSET	(0x3d*2)
#define	M_RXTOOLATE_CNT	(M_PSM2HOST_STATS+(0x3e*2))
#define	M_RXTOOLATE_CNT_OFFSET	(0x3e*2)
#define	M_RXBPHY_BADPLCP_CNT	(M_PSM2HOST_STATS+(0x3f*2))
#define	M_RXBPHY_BADPLCP_CNT_OFFSET	(0x3f*2)
#define	M_GROUPKEY_UPBM	(M_PSM2HOST_STATS+(0x3f*2))
#define	M_GROUPKEY_UPBM_OFFSET	(0x3f*2)
#define	M_WOWL_TMR_L	(M_PSM2HOST_STATS+(0x2d*2))
#define	M_WOWL_TMR_L_OFFSET	(0x2d*2)
#define	M_WOWL_TMR_ML	(M_PSM2HOST_STATS+(0x2e*2))
#define	M_WOWL_TMR_ML_OFFSET	(0x2e*2)
#define	M_ARTENTRY0_ADDR	(M_RATE_TABLE_A+(0x0*2))
#define	M_ARTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_ARTENTRY1_ADDR	(M_RATE_TABLE_A+(0xa*2))
#define	M_ARTENTRY1_ADDR_OFFSET	(0xa*2)
#define	M_ARTENTRY2_ADDR	(M_RATE_TABLE_A+(0x14*2))
#define	M_ARTENTRY2_ADDR_OFFSET	(0x14*2)
#define	M_ARTENTRY3_ADDR	(M_RATE_TABLE_A+(0x1e*2))
#define	M_ARTENTRY3_ADDR_OFFSET	(0x1e*2)
#define	M_ARTENTRY4_ADDR	(M_RATE_TABLE_A+(0x28*2))
#define	M_ARTENTRY4_ADDR_OFFSET	(0x28*2)
#define	M_ARTENTRY5_ADDR	(M_RATE_TABLE_A+(0x32*2))
#define	M_ARTENTRY5_ADDR_OFFSET	(0x32*2)
#define	M_ARTENTRY6_ADDR	(M_RATE_TABLE_A+(0x3c*2))
#define	M_ARTENTRY6_ADDR_OFFSET	(0x3c*2)
#define	M_ARTENTRY7_ADDR	(M_RATE_TABLE_A+(0x46*2))
#define	M_ARTENTRY7_ADDR_OFFSET	(0x46*2)
#define	END_OF_ARATETBL	(M_RATE_TABLE_A+(0x50*2))
#define	END_OF_ARATETBL_OFFSET	(0x50*2)
#define	M_BRTENTRY0_ADDR	(M_RATE_TABLE_B+(0x0*2))
#define	M_BRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_BRTENTRY1_ADDR	(M_RATE_TABLE_B+(0xb*2))
#define	M_BRTENTRY1_ADDR_OFFSET	(0xb*2)
#define	M_BRTENTRY2_ADDR	(M_RATE_TABLE_B+(0x16*2))
#define	M_BRTENTRY2_ADDR_OFFSET	(0x16*2)
#define	M_BRTENTRY3_ADDR	(M_RATE_TABLE_B+(0x21*2))
#define	M_BRTENTRY3_ADDR_OFFSET	(0x21*2)
#define	END_OF_BRATETBL	(M_RATE_TABLE_B+(0x2c*2))
#define	END_OF_BRATETBL_OFFSET	(0x2c*2)
#define	M_NRTENTRY0_ADDR	(M_RATE_TABLE_N+(0x0*2))
#define	M_NRTENTRY0_ADDR_OFFSET	(0x0*2)
#define	M_NRTENTRY1_ADDR	(M_RATE_TABLE_N+(0x3*2))
#define	M_NRTENTRY1_ADDR_OFFSET	(0x3*2)
#define	M_NRTENTRY2_ADDR	(M_RATE_TABLE_N+(0x6*2))
#define	M_NRTENTRY2_ADDR_OFFSET	(0x6*2)
#define	M_NRTENTRY3_ADDR	(M_RATE_TABLE_N+(0x9*2))
#define	M_NRTENTRY3_ADDR_OFFSET	(0x9*2)
#define	M_NRTENTRY4_ADDR	(M_RATE_TABLE_N+(0xc*2))
#define	M_NRTENTRY4_ADDR_OFFSET	(0xc*2)
#define	M_NRTENTRY5_ADDR	(M_RATE_TABLE_N+(0xf*2))
#define	M_NRTENTRY5_ADDR_OFFSET	(0xf*2)
#define	M_NRTENTRY6_ADDR	(M_RATE_TABLE_N+(0x12*2))
#define	M_NRTENTRY6_ADDR_OFFSET	(0x12*2)
#define	M_NRTENTRY7_ADDR	(M_RATE_TABLE_N+(0x15*2))
#define	M_NRTENTRY7_ADDR_OFFSET	(0x15*2)
#define	M_NRTENTRY8_ADDR	(M_RATE_TABLE_N+(0x18*2))
#define	M_NRTENTRY8_ADDR_OFFSET	(0x18*2)
#define	M_NRTENTRY9_ADDR	(M_RATE_TABLE_N+(0x1b*2))
#define	M_NRTENTRY9_ADDR_OFFSET	(0x1b*2)
#define	END_OF_NRATETBL	(M_RATE_TABLE_N+(0x1e*2))
#define	END_OF_NRATETBL_OFFSET	(0x1e*2)
#define	M_ANT2x3GPIO_0	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_ANT2x3GPIO_0_OFFSET	(0x0*2)
#define	M_ANT2x3GPIO_1	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_ANT2x3GPIO_1_OFFSET	(0x1*2)
#define	M_RXFRM_BASE_ADDR	(M_RXFRM_BLK+(0x1*2))
#define	M_RXFRM_BASE_ADDR_OFFSET	(0x1*2)
#define	M_TKIP_WEPSEED0	(M_TKIP_WEPSEED+(0x0*2))
#define	M_TKIP_WEPSEED0_OFFSET	(0x0*2)
#define	M_TKIP_WEPSEED1	(M_TKIP_WEPSEED+(0x1*2))
#define	M_TKIP_WEPSEED1_OFFSET	(0x1*2)
#define	M_TKIP_PPK0	(M_TKIP_WEPSEED+(0x2*2))
#define	M_TKIP_PPK0_OFFSET	(0x2*2)
#define	M_TKIP_PPK1	(M_TKIP_WEPSEED+(0x3*2))
#define	M_TKIP_PPK1_OFFSET	(0x3*2)
#define	M_TKIP_PPK2	(M_TKIP_WEPSEED+(0x4*2))
#define	M_TKIP_PPK2_OFFSET	(0x4*2)
#define	M_TKIP_PPK3	(M_TKIP_WEPSEED+(0x5*2))
#define	M_TKIP_PPK3_OFFSET	(0x5*2)
#define	M_TKIP_PPK4	(M_TKIP_WEPSEED+(0x6*2))
#define	M_TKIP_PPK4_OFFSET	(0x6*2)
#define	M_TKIP_PPK5	(M_TKIP_WEPSEED+(0x7*2))
#define	M_TKIP_PPK5_OFFSET	(0x7*2)
#define	M_KEK	(M_ARC4_KEY+(0x8*2))
#define	M_KEK_OFFSET	(0x8*2)
#define	M_EDCF_QINFO0	(M_EDCF_BLKS+(0x0*2))
#define	M_EDCF_QINFO0_OFFSET	(0x0*2)
#define	M_EDCF_QINFO1	(M_EDCF_BLKS+(0x10*2))
#define	M_EDCF_QINFO1_OFFSET	(0x10*2)
#define	M_EDCF_QINFO2	(M_EDCF_BLKS+(0x20*2))
#define	M_EDCF_QINFO2_OFFSET	(0x20*2)
#define	M_EDCF_QINFO3	(M_EDCF_BLKS+(0x30*2))
#define	M_EDCF_QINFO3_OFFSET	(0x30*2)
#define	M_EDCF_CUR_GAP	(M_EDCF_BLKS+(0x40*2))
#define	M_EDCF_CUR_GAP_OFFSET	(0x40*2)
#define	M_EDCF_CUR_INDEX	(M_EDCF_BLKS+(0x41*2))
#define	M_EDCF_CUR_INDEX_OFFSET	(0x41*2)
#define	M_EDCF_CUR_ADDR	(M_EDCF_BLKS+(0x42*2))
#define	M_EDCF_CUR_ADDR_OFFSET	(0x42*2)
#define	M_EDCF_CUR_BCTX	(M_EDCF_BLKS+(0x43*2))
#define	M_EDCF_CUR_BCTX_OFFSET	(0x43*2)
#define	M_EDCF_NEW_GAP	(M_EDCF_BLKS+(0x44*2))
#define	M_EDCF_NEW_GAP_OFFSET	(0x44*2)
#define	M_EDCF_NEW_INDEX	(M_EDCF_BLKS+(0x45*2))
#define	M_EDCF_NEW_INDEX_OFFSET	(0x45*2)
#define	M_EDCF_NEW_ADDR	(M_EDCF_BLKS+(0x46*2))
#define	M_EDCF_NEW_ADDR_OFFSET	(0x46*2)
#define	M_EDCF_NEW_BCTX	(M_EDCF_BLKS+(0x47*2))
#define	M_EDCF_NEW_BCTX_OFFSET	(0x47*2)
#define	M_EDCF_PRE_INDEX	(M_EDCF_BLKS+(0x48*2))
#define	M_EDCF_PRE_INDEX_OFFSET	(0x48*2)
#define	M_EDCF_PRE_GAP	(M_EDCF_BLKS+(0x49*2))
#define	M_EDCF_PRE_GAP_OFFSET	(0x49*2)
#define	M_EDCF_PRE_ADDR	(M_EDCF_BLKS+(0x4a*2))
#define	M_EDCF_PRE_ADDR_OFFSET	(0x4a*2)
#define	M_EDCF_PRE_BCTX	(M_EDCF_BLKS+(0x4b*2))
#define	M_EDCF_PRE_BCTX_OFFSET	(0x4b*2)
#define	M_EDCF_TIE_COUNT	(M_EDCF_BLKS+(0x4c*2))
#define	M_EDCF_TIE_COUNT_OFFSET	(0x4c*2)
#define	M_EDCF_TIE_MAP	(M_EDCF_BLKS+(0x4d*2))
#define	M_EDCF_TIE_MAP_OFFSET	(0x4d*2)
#define	M_EDCF_QRDY_MAP	(M_EDCF_BLKS+(0x4e*2))
#define	M_EDCF_QRDY_MAP_OFFSET	(0x4e*2)
#define	M_EDCF_BOFF_CTR	(M_EDCF_BLKS+(0x4f*2))
#define	M_EDCF_BOFF_CTR_OFFSET	(0x4f*2)
#define	M_RFLDO_ON_L	(M_EDCF_BLKS+(0x5e*2))
#define	M_RFLDO_ON_L_OFFSET	(0x5e*2)
#define	M_RFLDO_ON_H	(M_EDCF_BLKS+(0x5f*2))
#define	M_RFLDO_ON_H_OFFSET	(0x5f*2)
#define	M_NETPAT_BLK0	(M_NETPAT_BLK+(0x0*2))
#define	M_NETPAT_BLK0_OFFSET	(0x0*2)
#define	M_NETPAT_BLK1	(M_NETPAT_BLK+(0x4a*2))
#define	M_NETPAT_BLK1_OFFSET	(0x4a*2)
#define	M_NETPAT_BLK2	(M_NETPAT_BLK+(0x94*2))
#define	M_NETPAT_BLK2_OFFSET	(0x94*2)
#define	M_NETPAT_BLK3	(M_NETPAT_BLK+(0xde*2))
#define	M_NETPAT_BLK3_OFFSET	(0xde*2)
#define	M_RXFRM_SRA0	(M_SMACADDR_BLK+(0x0*2))
#define	M_RXFRM_SRA0_OFFSET	(0x0*2)
#define	M_RXFRM_SRA1	(M_SMACADDR_BLK+(0x1*2))
#define	M_RXFRM_SRA1_OFFSET	(0x1*2)
#define	M_RXFRM_SRA2	(M_SMACADDR_BLK+(0x2*2))
#define	M_RXFRM_SRA2_OFFSET	(0x2*2)
#define	M_RXFRM_RA0	(M_SMACADDR_BLK+(0x3*2))
#define	M_RXFRM_RA0_OFFSET	(0x3*2)
#define	M_RXFRM_RA1	(M_SMACADDR_BLK+(0x4*2))
#define	M_RXFRM_RA1_OFFSET	(0x4*2)
#define	M_RXFRM_RA2	(M_SMACADDR_BLK+(0x5*2))
#define	M_RXFRM_RA2_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW0	(M_EAPOLMICKEY_BLK+(0x0*2))
#define	M_EAPOLKEY_MICW0_OFFSET	(0x0*2)
#define	M_EAPOLKEY_MICW1	(M_EAPOLMICKEY_BLK+(0x1*2))
#define	M_EAPOLKEY_MICW1_OFFSET	(0x1*2)
#define	M_EAPOLKEY_MICW2	(M_EAPOLMICKEY_BLK+(0x2*2))
#define	M_EAPOLKEY_MICW2_OFFSET	(0x2*2)
#define	M_EAPOLKEY_MICW3	(M_EAPOLMICKEY_BLK+(0x3*2))
#define	M_EAPOLKEY_MICW3_OFFSET	(0x3*2)
#define	M_EAPOLKEY_MICW4	(M_EAPOLMICKEY_BLK+(0x4*2))
#define	M_EAPOLKEY_MICW4_OFFSET	(0x4*2)
#define	M_EAPOLKEY_MICW5	(M_EAPOLMICKEY_BLK+(0x5*2))
#define	M_EAPOLKEY_MICW5_OFFSET	(0x5*2)
#define	M_EAPOLKEY_MICW6	(M_EAPOLMICKEY_BLK+(0x6*2))
#define	M_EAPOLKEY_MICW6_OFFSET	(0x6*2)
#define	M_EAPOLKEY_MICW7	(M_EAPOLMICKEY_BLK+(0x7*2))
#define	M_EAPOLKEY_MICW7_OFFSET	(0x7*2)
#define	M_RXFRM_DA	(M_PREPAYLOAD_BLK+(0x0*2))
#define	M_RXFRM_DA_OFFSET	(0x0*2)
#define	M_RXFRM_SA	(M_PREPAYLOAD_BLK+(0x3*2))
#define	M_RXFRM_SA_OFFSET	(0x3*2)
#define	M_RXRRM_PRIORES	(M_PREPAYLOAD_BLK+(0x6*2))
#define	M_RXRRM_PRIORES_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDA0	(M_ABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_WORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_WORDA1	(M_ABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_WORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_WORDB0	(M_ABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_WORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_WORDB1	(M_ABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_WORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_WORDC0	(M_ABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_WORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_WORDC1	(M_ABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_WORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_WORDD0	(M_ABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_WORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_WORDD1	(M_ABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_WORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_WORDE0	(M_ABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_WORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_WORDE1	(M_ABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_WORDE1_OFFSET	(0x9*2)
#define	M_ABCDBUF_INITWORDA0	(M_ABCDBUF_BLK+(0xa*2))
#define	M_ABCDBUF_INITWORDA0_OFFSET	(0xa*2)
#define	M_ABCDBUF_INITWORDA1	(M_ABCDBUF_BLK+(0xb*2))
#define	M_ABCDBUF_INITWORDA1_OFFSET	(0xb*2)
#define	M_ABCDBUF_INITWORDB0	(M_ABCDBUF_BLK+(0xc*2))
#define	M_ABCDBUF_INITWORDB0_OFFSET	(0xc*2)
#define	M_ABCDBUF_INITWORDB1	(M_ABCDBUF_BLK+(0xd*2))
#define	M_ABCDBUF_INITWORDB1_OFFSET	(0xd*2)
#define	M_ABCDBUF_INITWORDC0	(M_ABCDBUF_BLK+(0xe*2))
#define	M_ABCDBUF_INITWORDC0_OFFSET	(0xe*2)
#define	M_ABCDBUF_INITWORDC1	(M_ABCDBUF_BLK+(0xf*2))
#define	M_ABCDBUF_INITWORDC1_OFFSET	(0xf*2)
#define	M_ABCDBUF_INITWORDD0	(M_ABCDBUF_BLK+(0x10*2))
#define	M_ABCDBUF_INITWORDD0_OFFSET	(0x10*2)
#define	M_ABCDBUF_INITWORDD1	(M_ABCDBUF_BLK+(0x11*2))
#define	M_ABCDBUF_INITWORDD1_OFFSET	(0x11*2)
#define	M_ABCDBUF_INITWORDE0	(M_ABCDBUF_BLK+(0x12*2))
#define	M_ABCDBUF_INITWORDE0_OFFSET	(0x12*2)
#define	M_ABCDBUF_INITWORDE1	(M_ABCDBUF_BLK+(0x13*2))
#define	M_ABCDBUF_INITWORDE1_OFFSET	(0x13*2)
#define	M_ABCDBUF_LWORDA0	(M_LASTABCDBUF_BLK+(0x0*2))
#define	M_ABCDBUF_LWORDA0_OFFSET	(0x0*2)
#define	M_ABCDBUF_LWORDA1	(M_LASTABCDBUF_BLK+(0x1*2))
#define	M_ABCDBUF_LWORDA1_OFFSET	(0x1*2)
#define	M_ABCDBUF_LWORDB0	(M_LASTABCDBUF_BLK+(0x2*2))
#define	M_ABCDBUF_LWORDB0_OFFSET	(0x2*2)
#define	M_ABCDBUF_LWORDB1	(M_LASTABCDBUF_BLK+(0x3*2))
#define	M_ABCDBUF_LWORDB1_OFFSET	(0x3*2)
#define	M_ABCDBUF_LWORDC0	(M_LASTABCDBUF_BLK+(0x4*2))
#define	M_ABCDBUF_LWORDC0_OFFSET	(0x4*2)
#define	M_ABCDBUF_LWORDC1	(M_LASTABCDBUF_BLK+(0x5*2))
#define	M_ABCDBUF_LWORDC1_OFFSET	(0x5*2)
#define	M_ABCDBUF_LWORDD0	(M_LASTABCDBUF_BLK+(0x6*2))
#define	M_ABCDBUF_LWORDD0_OFFSET	(0x6*2)
#define	M_ABCDBUF_LWORDD1	(M_LASTABCDBUF_BLK+(0x7*2))
#define	M_ABCDBUF_LWORDD1_OFFSET	(0x7*2)
#define	M_ABCDBUF_LWORDE0	(M_LASTABCDBUF_BLK+(0x8*2))
#define	M_ABCDBUF_LWORDE0_OFFSET	(0x8*2)
#define	M_ABCDBUF_LWORDE1	(M_LASTABCDBUF_BLK+(0x9*2))
#define	M_ABCDBUF_LWORDE1_OFFSET	(0x9*2)
#define	M_SHA1_W0L	(M_SINETABLE_BLK+(0x0*2))
#define	M_SHA1_W0L_OFFSET	(0x0*2)
#define	M_SHA1_W0R	(M_SINETABLE_BLK+(0x1*2))
#define	M_SHA1_W0R_OFFSET	(0x1*2)
#define	M_SHA1_W1L	(M_SINETABLE_BLK+(0x2*2))
#define	M_SHA1_W1L_OFFSET	(0x2*2)
#define	M_SHA1_W1R	(M_SINETABLE_BLK+(0x3*2))
#define	M_SHA1_W1R_OFFSET	(0x3*2)
#define	M_SHA1_W2L	(M_SINETABLE_BLK+(0x4*2))
#define	M_SHA1_W2L_OFFSET	(0x4*2)
#define	M_SHA1_W2R	(M_SINETABLE_BLK+(0x5*2))
#define	M_SHA1_W2R_OFFSET	(0x5*2)
#define	M_SHA1_W3L	(M_SINETABLE_BLK+(0x6*2))
#define	M_SHA1_W3L_OFFSET	(0x6*2)
#define	M_SHA1_W3R	(M_SINETABLE_BLK+(0x7*2))
#define	M_SHA1_W3R_OFFSET	(0x7*2)
#define	M_SHA1_W4L	(M_SINETABLE_BLK+(0x8*2))
#define	M_SHA1_W4L_OFFSET	(0x8*2)
#define	M_SHA1_W4R	(M_SINETABLE_BLK+(0x9*2))
#define	M_SHA1_W4R_OFFSET	(0x9*2)
#define	M_SHA1_W5L	(M_SINETABLE_BLK+(0xa*2))
#define	M_SHA1_W5L_OFFSET	(0xa*2)
#define	M_SHA1_W5R	(M_SINETABLE_BLK+(0xb*2))
#define	M_SHA1_W5R_OFFSET	(0xb*2)
#define	M_SHA1_W6L	(M_SINETABLE_BLK+(0xc*2))
#define	M_SHA1_W6L_OFFSET	(0xc*2)
#define	M_SHA1_W6R	(M_SINETABLE_BLK+(0xd*2))
#define	M_SHA1_W6R_OFFSET	(0xd*2)
#define	M_SHA1_W7L	(M_SINETABLE_BLK+(0xe*2))
#define	M_SHA1_W7L_OFFSET	(0xe*2)
#define	M_SHA1_W7R	(M_SINETABLE_BLK+(0xf*2))
#define	M_SHA1_W7R_OFFSET	(0xf*2)
#define	M_SHA1_W8L	(M_SINETABLE_BLK+(0x10*2))
#define	M_SHA1_W8L_OFFSET	(0x10*2)
#define	M_SHA1_W8R	(M_SINETABLE_BLK+(0x11*2))
#define	M_SHA1_W8R_OFFSET	(0x11*2)
#define	M_SHA1_W9L	(M_SINETABLE_BLK+(0x12*2))
#define	M_SHA1_W9L_OFFSET	(0x12*2)
#define	M_SHA1_W9R	(M_SINETABLE_BLK+(0x13*2))
#define	M_SHA1_W9R_OFFSET	(0x13*2)
#define	M_SHA1_W10L	(M_SINETABLE_BLK+(0x14*2))
#define	M_SHA1_W10L_OFFSET	(0x14*2)
#define	M_SHA1_W10R	(M_SINETABLE_BLK+(0x15*2))
#define	M_SHA1_W10R_OFFSET	(0x15*2)
#define	M_SHA1_W11L	(M_SINETABLE_BLK+(0x16*2))
#define	M_SHA1_W11L_OFFSET	(0x16*2)
#define	M_SHA1_W11R	(M_SINETABLE_BLK+(0x17*2))
#define	M_SHA1_W11R_OFFSET	(0x17*2)
#define	M_SHA1_W12L	(M_SINETABLE_BLK+(0x18*2))
#define	M_SHA1_W12L_OFFSET	(0x18*2)
#define	M_SHA1_W12R	(M_SINETABLE_BLK+(0x19*2))
#define	M_SHA1_W12R_OFFSET	(0x19*2)
#define	M_SHA1_W13L	(M_SINETABLE_BLK+(0x1a*2))
#define	M_SHA1_W13L_OFFSET	(0x1a*2)
#define	M_SHA1_W13R	(M_SINETABLE_BLK+(0x1b*2))
#define	M_SHA1_W13R_OFFSET	(0x1b*2)
#define	M_SHA1_W14L	(M_SINETABLE_BLK+(0x1c*2))
#define	M_SHA1_W14L_OFFSET	(0x1c*2)
#define	M_SHA1_W14R	(M_SINETABLE_BLK+(0x1d*2))
#define	M_SHA1_W14R_OFFSET	(0x1d*2)
#define	M_SHA1_W15L	(M_SINETABLE_BLK+(0x1e*2))
#define	M_SHA1_W15L_OFFSET	(0x1e*2)
#define	M_SHA1_W15R	(M_SINETABLE_BLK+(0x1f*2))
#define	M_SHA1_W15R_OFFSET	(0x1f*2)
#define	M_DEBUG1	(M_WOWLTCLFLAG_BLK+(0x0*2))
#define	M_DEBUG1_OFFSET	(0x0*2)
#define	M_DEBUG	(M_WOWLTCLFLAG_BLK+(0x1*2))
#define	M_DEBUG_OFFSET	(0x1*2)
#define	M_DEBUG2	(M_WOWLTCLFLAG_BLK+(0x2*2))
#define	M_DEBUG2_OFFSET	(0x2*2)
#define	M_CURR_RXANTSEL	(M_ANT2x3GPIO_BLK+(0x0*2))
#define	M_CURR_RXANTSEL_OFFSET	(0x0*2)
#define	M_CURR_TXANTSEL	(M_ANT2x3GPIO_BLK+(0x1*2))
#define	M_CURR_TXANTSEL_OFFSET	(0x1*2)
#define	M_ANTSWLUT_ADDR	(M_CURR_ANTPAT+(0x0*2))
#define	M_ANTSWLUT_ADDR_OFFSET	(0x0*2)
#define	M_BPHY_MINCRS	(M_TSSI_APHY_0+(0x0*2))
#define	M_BPHY_MINCRS_OFFSET	(0x0*2)
#define	M_TXDC_IDX	(M_TXFRM_HDR+(0x0*2))
#define	M_TXDC_IDX_OFFSET	(0x0*2)
#define	M_DTFRM_DOT11DUR	(M_TXFRM_HDR+(0x1*2))
#define	M_DTFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_LTX_DREAD_FIDX	(M_TXFRM_HDR+(0x2*2))
#define	M_LTX_DREAD_FIDX_OFFSET	(0x2*2)
#define	M_LTX_RSVD	(M_TXFRM_HDR+(0x3*2))
#define	M_LTX_RSVD_OFFSET	(0x3*2)
#define	M_LTX_HDR	(M_TXFRM_HDR+(0x4*2))
#define	M_LTX_HDR_OFFSET	(0x4*2)
#define	M_TXFRM	(M_TXFRM_HDR+(0x38*2))
#define	M_TXFRM_OFFSET	(0x38*2)
#define	M_TXFRM_DOT11DUR	(M_TXFRM+(0x1*2))
#define	M_TXFRM_DOT11DUR_OFFSET	(0x1*2)
#define	M_COREMASK_BPHY	(M_COREMASK_BLK+(0x0*2))
#define	M_COREMASK_BPHY_OFFSET	(0x0*2)
#define	M_COREMASK_OFDM	(M_COREMASK_BLK+(0x1*2))
#define	M_COREMASK_OFDM_OFFSET	(0x1*2)
#define	M_COREMASK_1STR	(M_COREMASK_BLK+(0x2*2))
#define	M_COREMASK_1STR_OFFSET	(0x2*2)
#define	M_COREMASK_2STR	(M_COREMASK_BLK+(0x3*2))
#define	M_COREMASK_2STR_OFFSET	(0x3*2)
#define	M_COREMASK_BFM	(M_COREMASK_BLK+(0x4*2))
#define	M_COREMASK_BFM_OFFSET	(0x4*2)
#define	M_COREMASK_BTRESP	(M_COREMASK_BLK+(0x5*2))
#define	M_COREMASK_BTRESP_OFFSET	(0x5*2)
#define	M_ARPRESP_BYTESZ	(M_WOWL_OFFLOADCFG_BASE+(0x0*2))
#define	M_ARPRESP_BYTESZ_OFFSET	(0x0*2)
#define	M_NA_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x1*2))
#define	M_NA_BYTESZ_0_OFFSET	(0x1*2)
#define	M_NA_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x2*2))
#define	M_NA_BYTESZ_1_OFFSET	(0x2*2)
#define	M_KEEPALIVE_BYTESZ_0	(M_WOWL_OFFLOADCFG_BASE+(0x3*2))
#define	M_KEEPALIVE_BYTESZ_0_OFFSET	(0x3*2)
#define	M_KEEPALIVE_BYTESZ_1	(M_WOWL_OFFLOADCFG_BASE+(0x4*2))
#define	M_KEEPALIVE_BYTESZ_1_OFFSET	(0x4*2)
#define	M_NPAT_ARPIDX	(M_WOWL_OFFLOADCFG_BASE+(0x5*2))
#define	M_NPAT_ARPIDX_OFFSET	(0x5*2)
#define	M_NPAT_NS0IDX	(M_WOWL_OFFLOADCFG_BASE+(0x6*2))
#define	M_NPAT_NS0IDX_OFFSET	(0x6*2)
#define	M_NPAT_NS1IDX	(M_WOWL_OFFLOADCFG_BASE+(0x7*2))
#define	M_NPAT_NS1IDX_OFFSET	(0x7*2)
#define	M_EXTWAKEPATTERN_0	(M_WOWL_OFFLOADCFG_BASE+(0x8*2))
#define	M_EXTWAKEPATTERN_0_OFFSET	(0x8*2)
#define	M_EXTWAKEPATTERN_1	(M_WOWL_OFFLOADCFG_BASE+(0x9*2))
#define	M_EXTWAKEPATTERN_1_OFFSET	(0x9*2)
#define	M_EXTWAKEPATTERN_2	(M_WOWL_OFFLOADCFG_BASE+(0xa*2))
#define	M_EXTWAKEPATTERN_2_OFFSET	(0xa*2)
#define	M_EXTWAKEPATTERN_U0	(M_WOWL_OFFLOADCFG_BASE+(0xb*2))
#define	M_EXTWAKEPATTERN_U0_OFFSET	(0xb*2)
#define	M_EXTWAKEPATTERN_U1	(M_WOWL_OFFLOADCFG_BASE+(0xc*2))
#define	M_EXTWAKEPATTERN_U1_OFFSET	(0xc*2)
#define	M_EXTWAKEPATTERN_U2	(M_WOWL_OFFLOADCFG_BASE+(0xd*2))
#define	M_EXTWAKEPATTERN_U2_OFFSET	(0xd*2)
#define	M_EXTWAKEPATTERN_U3	(M_WOWL_OFFLOADCFG_BASE+(0xe*2))
#define	M_EXTWAKEPATTERN_U3_OFFSET	(0xe*2)
#define	M_KEEPALIVE_INTVL_0	(M_WOWL_OFFLOADCFG_BASE+(0xf*2))
#define	M_KEEPALIVE_INTVL_0_OFFSET	(0xf*2)
#define	M_KEEPALIVE_INTVL_1	(M_WOWL_OFFLOADCFG_BASE+(0x10*2))
#define	M_KEEPALIVE_INTVL_1_OFFSET	(0x10*2)
#define	M_PWR_UP_BLK	(M_PWR_UD_BLK+(0x0*2))
#define	M_PWR_UP_BLK_OFFSET	(0x0*2)
#define	M_PWR_DN_BLK	(M_PWR_UD_BLK+(0x2*2))
#define	M_PWR_DN_BLK_OFFSET	(0x2*2)
#define	M_RREG_PLLCFG2	(M_PWR_UD_BLK+(0x4*2))
#define	M_RREG_PLLCFG2_OFFSET	(0x4*2)
#define	M_RREG_VCOCAL13	(M_PWR_UD_BLK+(0x5*2))
#define	M_RREG_VCOCAL13_OFFSET	(0x5*2)
#define	M_RREG_PLLVCOCAL1	(M_PWR_UD_BLK+(0x6*2))
#define	M_RREG_PLLVCOCAL1_OFFSET	(0x6*2)
#define	M_RREG_RF2VREG	(M_PWR_UD_BLK+(0x7*2))
#define	M_RREG_RF2VREG_OFFSET	(0x7*2)
#define	M_RREG_GE32OVR1	(M_PWR_UD_BLK+(0x8*2))
#define	M_RREG_GE32OVR1_OFFSET	(0x8*2)
#define	M_ILP_PER_H	(M_SAVERESTORE_4335_BLK+(0x0*2))
#define	M_ILP_PER_H_OFFSET	(0x0*2)
#define	M_ILP_PER_L	(M_SAVERESTORE_4335_BLK+(0x1*2))
#define	M_ILP_PER_L_OFFSET	(0x1*2)
#define	M_PMU_L	(M_SAVERESTORE_4335_BLK+(0x2*2))
#define	M_PMU_L_OFFSET	(0x2*2)
#define	M_PMU_H	(M_SAVERESTORE_4335_BLK+(0x3*2))
#define	M_PMU_H_OFFSET	(0x3*2)
#define	M_SEQNUM_TID	(M_REPLCNT_BLK+(0x0*2))
#define	M_SEQNUM_TID_OFFSET	(0x0*2)
#define	M_REPCNT_TID	(M_REPLCNT_BLK+(0x1*2))
#define	M_REPCNT_TID_OFFSET	(0x1*2)
#define	M_TXNDPA_CNT	(M_PSM2HOST_STATS_EXT+(0x0*2))
#define	M_TXNDPA_CNT_OFFSET	(0x0*2)
#define	M_TXNDP_CNT	(M_PSM2HOST_STATS_EXT+(0x1*2))
#define	M_TXNDP_CNT_OFFSET	(0x1*2)
#define	M_TXSF_CNT	(M_PSM2HOST_STATS_EXT+(0x2*2))
#define	M_TXSF_CNT_OFFSET	(0x2*2)
#define	M_TXCWRTS_CNT	(M_PSM2HOST_STATS_EXT+(0x3*2))
#define	M_TXCWRTS_CNT_OFFSET	(0x3*2)
#define	M_TXCWCTS_CNT	(M_PSM2HOST_STATS_EXT+(0x4*2))
#define	M_TXCWCTS_CNT_OFFSET	(0x4*2)
#define	M_TXBFM_CNT	(M_PSM2HOST_STATS_EXT+(0x5*2))
#define	M_TXBFM_CNT_OFFSET	(0x5*2)
#define	M_RXNDPAUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x6*2))
#define	M_RXNDPAUCAST_CNT_OFFSET	(0x6*2)
#define	M_BFERPTRDY_CNT	(M_PSM2HOST_STATS_EXT+(0x7*2))
#define	M_BFERPTRDY_CNT_OFFSET	(0x7*2)
#define	M_RXSFUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x8*2))
#define	M_RXSFUCAST_CNT_OFFSET	(0x8*2)
#define	M_RXCWRTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0x9*2))
#define	M_RXCWRTSUCAST_CNT_OFFSET	(0x9*2)
#define	M_RXCWCTSUCAST_CNT	(M_PSM2HOST_STATS_EXT+(0xa*2))
#define	M_RXCWCTSUCAST_CNT_OFFSET	(0xa*2)
#define	M_BCNTRIM_CNT	(M_PSM2HOST_STATS_EXT+(0xb*2))
#define	M_BCNTRIM_CNT_OFFSET	(0xb*2)
#define	M_BCNTRIM_RSSI	(M_PSM2HOST_STATS_EXT+(0xc*2))
#define	M_BCNTRIM_RSSI_OFFSET	(0xc*2)
#define	M_BCNTRIM_CHAN	(M_PSM2HOST_STATS_EXT+(0xd*2))
#define	M_BCNTRIM_CHAN_OFFSET	(0xd*2)
#define	M_HWACI_STATUS	(M_PSM2HOST_STATS_EXT+(0xe*2))
#define	M_HWACI_STATUS_OFFSET	(0xe*2)
#define	M_PHYREG_WRSSI	(M_PSM_SOFT_REGS_EXT+(0x0*2))
#define	M_PHYREG_WRSSI_OFFSET	(0x0*2)
#define	M_WRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x1*2))
#define	M_WRSSI_THR_OFFSET	(0x1*2)
#define	M_HIRSSI_FLAG	(M_PSM_SOFT_REGS_EXT+(0x2*2))
#define	M_HIRSSI_FLAG_OFFSET	(0x2*2)
#define	M_HIRSSI_THR	(M_PSM_SOFT_REGS_EXT+(0x3*2))
#define	M_HIRSSI_THR_OFFSET	(0x3*2)
#define	M_RSVD	(M_PSM_SOFT_REGS_EXT+(0x4*2))
#define	M_RSVD_OFFSET	(0x4*2)
#define	M_SECRSSI0_MIN	(M_PSM_SOFT_REGS_EXT+(0x5*2))
#define	M_SECRSSI0_MIN_OFFSET	(0x5*2)
#define	M_SECRSSI1_MIN	(M_PSM_SOFT_REGS_EXT+(0x6*2))
#define	M_SECRSSI1_MIN_OFFSET	(0x6*2)
#define	M_RSPBW20_RSSI	(M_PSM_SOFT_REGS_EXT+(0x7*2))
#define	M_RSPBW20_RSSI_OFFSET	(0x7*2)
#define	M_BCNTRIM_PER	(M_PSM_SOFT_REGS_EXT+(0x8*2))
#define	M_BCNTRIM_PER_OFFSET	(0x8*2)
#define	M_BCNTRIM_TIMEND	(M_PSM_SOFT_REGS_EXT+(0x9*2))
#define	M_BCNTRIM_TIMEND_OFFSET	(0x9*2)
#define	M_BCNTRIM_TSFLMT	(M_PSM_SOFT_REGS_EXT+(0xa*2))
#define	M_BCNTRIM_TSFLMT_OFFSET	(0xa*2)
#define	M_WAKEPULSE_TWI	(M_WAKEPULSE_DURN_BLK+(0x0*2))
#define	M_WAKEPULSE_TWI_OFFSET	(0x0*2)
#define	M_WAKEPULSE_TIR	(M_WAKEPULSE_DURN_BLK+(0x1*2))
#define	M_WAKEPULSE_TIR_OFFSET	(0x1*2)
#define	M_WAKEPULSE_TRL	(M_WAKEPULSE_DURN_BLK+(0x2*2))
#define	M_WAKEPULSE_TRL_OFFSET	(0x2*2)
#define	M_WAKEPULSE_TRH	(M_WAKEPULSE_DURN_BLK+(0x3*2))
#define	M_WAKEPULSE_TRH_OFFSET	(0x3*2)
#define	M_RXBCN_BMPCTL	(M_IVLOC+(0x0*2))
#define	M_RXBCN_BMPCTL_OFFSET	(0x0*2)
#define	M_SLP_TIMEOUT	(M_PSM_SOFT_REGS_EXT+(0x18*2))
#define	M_SLP_TIMEOUT_OFFSET	(0x18*2)
#define	M_ASSERT_REASON	(M_PSM_SOFT_REGS_EXT+(0x1b*2))
#define	M_ASSERT_REASON_OFFSET	(0x1b*2)
#define	M_PHY_RXFECTRL1	(M_CRX_BLK+(0xf*2))
#define	M_PHY_RXFECTRL1_OFFSET	(0xf*2)
#define	M_SR_BRWK_REGS	(M_CRX_BLK+(0x0*2))
#define	M_SR_BRWK_REGS_OFFSET	(0x0*2)
#define	M_RXENSTAT_FLAG	(M_RXENSTAT_BLK+(0x0*2))
#define	M_RXENSTAT_FLAG_OFFSET	(0x0*2)
#define	M_RXENSTAT_NOSEC	(M_RXENSTAT_BLK+(0x1*2))
#define	M_RXENSTAT_NOSEC_OFFSET	(0x1*2)
#define	M_RXENSTAT_WEP	(M_RXENSTAT_BLK+(0x2*2))
#define	M_RXENSTAT_WEP_OFFSET	(0x2*2)
#define	M_RXENSTAT_TKIP	(M_RXENSTAT_BLK+(0x3*2))
#define	M_RXENSTAT_TKIP_OFFSET	(0x3*2)
#define	M_RXENSTAT_WEP128	(M_RXENSTAT_BLK+(0x4*2))
#define	M_RXENSTAT_WEP128_OFFSET	(0x4*2)
#define	M_RXENSTAT_RSVD	(M_RXENSTAT_BLK+(0x5*2))
#define	M_RXENSTAT_RSVD_OFFSET	(0x5*2)
#define	M_RXENSTAT_AES	(M_RXENSTAT_BLK+(0x6*2))
#define	M_RXENSTAT_AES_OFFSET	(0x6*2)
#define	M_RXENSTAT_GCM	(M_RXENSTAT_BLK+(0x7*2))
#define	M_RXENSTAT_GCM_OFFSET	(0x7*2)
#define	M_RXENSTAT_WAPI	(M_RXENSTAT_BLK+(0x8*2))
#define	M_RXENSTAT_WAPI_OFFSET	(0x8*2)
//REVID Specific SHMs
#if (D11_REV == 46)
#define	M_KEY_INDX	(0xaa8*2)
#define	M_ULP_STATUS	(0xaa9*2)
#define	M_ONE_TIME_CFG_BM	(0xaaa*2)
#define	M_DSX_TST_MODE	(0xaab*2)
#define	M_FRRUN_LBCN_CNT	(0xaac*2)
#define	M_DS1_KA_CFG	(0xaad*2)
#define	M_DS1_KA_CTR	(0xaae*2)
#define	M_DS1_KA_NUM	(0xaaf*2)
#define	M_DS1_KA_IPG	(0xab0*2)
#define	M_AWK_RSN_CD	(0xab1*2)
#define	M_AWK_RSN_CTRL	(0xab2*2)
#define	M_PHY_SAMPLECMD	(0xab3*2)
#define	M_MBURST_REMDUR	(0xab4*2)
#endif /* (D11_REV == 46) */
#if (D11_REV == 60)
#define	M_WAKE_RSN_BLK	(0xaa8*2)
#define	M_WAKE_RSN_BLK_SIZE	6
#define	M_KEY_INDX	(0xaae*2)
#define	M_SR_TBTT_L	(0xaaf*2)
#define	M_SR_TBTT_H	(0xab0*2)
#define	M_ULP_STATUS	(M_PSM_SOFT_REGS_EXT+(0x16*2))
#define	M_ULP_STATUS_OFFSET	(0x16*2)
#define	M_DSX_PTR	(M_PSM_SOFT_REGS_EXT+(0x17*2))
#define	M_DSX_PTR_OFFSET	(0x17*2)
#define	M_DRVR_UCODE_IF_PTR	(M_PSM_SOFT_REGS_EXT+(0x19*2))
#define	M_DRVR_UCODE_IF_PTR_OFFSET	(0x19*2)
#define	M_BTCX_ULP_BLK_PTR	(M_PSM_SOFT_REGS_EXT+(0x1a*2))
#define	M_BTCX_ULP_BLK_PTR_OFFSET	(0x1a*2)
#define	M_PTR_2_PTR	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_PTR_2_PTR_OFFSET	(0x1f*2)
#define	M_DSX_BLOCK	(0xab2*2)
#define	M_DSX_BLOCK_SIZE	6
#define	M_DSX_CTR	(M_DSX_BLOCK+(0x0*2))
#define	M_DSX_CTR_OFFSET	(0x0*2)
#define	M_DSX_SLEPT_CTR	(M_DSX_BLOCK+(0x1*2))
#define	M_DSX_SLEPT_CTR_OFFSET	(0x1*2)
#define	M_DSX_WOKE_CTR	(M_DSX_BLOCK+(0x2*2))
#define	M_DSX_WOKE_CTR_OFFSET	(0x2*2)
#define	M_DS1_COLD_WAKE_CTR	(M_DSX_BLOCK+(0x3*2))
#define	M_DS1_COLD_WAKE_CTR_OFFSET	(0x3*2)
#define	M_DS1_WARM_WAKE_CTR	(M_DSX_BLOCK+(0x4*2))
#define	M_DS1_WARM_WAKE_CTR_OFFSET	(0x4*2)
#define	M_DS1_SPUR_WAKE_CTR	(M_DSX_BLOCK+(0x5*2))
#define	M_DS1_SPUR_WAKE_CTR_OFFSET	(0x5*2)
#define	M_DRVR_UCODE_IF_BLK	(0xab8*2)
#define	M_DRVR_UCODE_IF_BLK_SIZE	729
#define	M_ULP_FEATURES	(M_DRVR_UCODE_IF_BLK+(0x0*2))
#define	M_ULP_FEATURES_OFFSET	(0x0*2)
#define	M_ULP_WAKE_MASK	(M_DRVR_UCODE_IF_BLK+(0x1*2))
#define	M_ULP_WAKE_MASK_OFFSET	(0x1*2)
#define	M_ULP_WAKE_IND	(M_DRVR_UCODE_IF_BLK+(0x2*2))
#define	M_ULP_WAKE_IND_OFFSET	(0x2*2)
#define	M_FCBS_ERR_CTR	(M_DRVR_UCODE_IF_BLK+(0x3*2))
#define	M_FCBS_ERR_CTR_OFFSET	(0x3*2)
#define	M_FCBS_DEBUG	(M_DRVR_UCODE_IF_BLK+(0x4*2))
#define	M_FCBS_DEBUG_OFFSET	(0x4*2)
#define	M_FCBS_DS1_MAC_INIT_BLOCK	(M_DRVR_UCODE_IF_BLK+(0x5*2))
#define	M_FCBS_DS1_MAC_INIT_BLOCK_OFFSET	(0x5*2)
#define	M_FCBS_DS1_PHY_RADIO_BLOCK	(M_DRVR_UCODE_IF_BLK+(0x36*2))
#define	M_FCBS_DS1_PHY_RADIO_BLOCK_OFFSET	(0x36*2)
#define	M_FCBS_DS1_RADIO_PD_BLOCK	(M_DRVR_UCODE_IF_BLK+(0x97*2))
#define	M_FCBS_DS1_RADIO_PD_BLOCK_OFFSET	(0x97*2)
#define	M_FCBS_DS1_EXIT_BLOCK	(M_DRVR_UCODE_IF_BLK+(0xb0*2))
#define	M_FCBS_DS1_EXIT_BLOCK_OFFSET	(0xb0*2)
#define	M_ULP_OPPS_STATUS	(M_DRVR_UCODE_IF_BLK+(0xc9*2))
#define	M_ULP_OPPS_STATUS_OFFSET	(0xc9*2)
#define	M_TBTT_L	(M_DRVR_UCODE_IF_BLK+(0xca*2))
#define	M_TBTT_L_OFFSET	(0xca*2)
#define	M_TBTT_H	(M_DRVR_UCODE_IF_BLK+(0xcb*2))
#define	M_TBTT_H_OFFSET	(0xcb*2)
#define	M_ULP_CTWIN_DUR_L	(M_DRVR_UCODE_IF_BLK+(0xcc*2))
#define	M_ULP_CTWIN_DUR_L_OFFSET	(0xcc*2)
#define	M_ULP_CTWIN_END_L	(M_DRVR_UCODE_IF_BLK+(0xcd*2))
#define	M_ULP_CTWIN_END_L_OFFSET	(0xcd*2)
#define	M_ULP_CTWIN_END_H	(M_DRVR_UCODE_IF_BLK+(0xce*2))
#define	M_ULP_CTWIN_END_H_OFFSET	(0xce*2)
#define	M_ULP_NOA_CNT	(M_DRVR_UCODE_IF_BLK+(0xcf*2))
#define	M_ULP_NOA_CNT_OFFSET	(0xcf*2)
#define	M_ULP_NOA_MARKER_L	(M_DRVR_UCODE_IF_BLK+(0xd0*2))
#define	M_ULP_NOA_MARKER_L_OFFSET	(0xd0*2)
#define	M_ULP_NOA_MARKER_H	(M_DRVR_UCODE_IF_BLK+(0xd1*2))
#define	M_ULP_NOA_MARKER_H_OFFSET	(0xd1*2)
#define	M_ULP_NOA_DUR_L	(M_DRVR_UCODE_IF_BLK+(0xd2*2))
#define	M_ULP_NOA_DUR_L_OFFSET	(0xd2*2)
#define	M_ULP_NOA_DUR_H	(M_DRVR_UCODE_IF_BLK+(0xd3*2))
#define	M_ULP_NOA_DUR_H_OFFSET	(0xd3*2)
#define	M_ULP_NOA_DELTA_L	(M_DRVR_UCODE_IF_BLK+(0xd4*2))
#define	M_ULP_NOA_DELTA_L_OFFSET	(0xd4*2)
#define	M_ULP_NOA_DELTA_H	(M_DRVR_UCODE_IF_BLK+(0xd5*2))
#define	M_ULP_NOA_DELTA_H_OFFSET	(0xd5*2)
#define	M_ULP_P2P_NOA_SLPTIME_ADJUST	(M_DRVR_UCODE_IF_BLK+(0xd6*2))
#define	M_ULP_P2P_NOA_SLPTIME_ADJUST_OFFSET	(0xd6*2)
#define	M_SR_WOWL_TXBITMAP	(M_DRVR_UCODE_IF_BLK+(0xd7*2))
#define	M_SR_WOWL_TXBITMAP_OFFSET	(0xd7*2)
#define	M_DRIVER_BLOCK	(M_DRVR_UCODE_IF_BLK+(0xd8*2))
#define	M_DRIVER_BLOCK_OFFSET	(0xd8*2)
#define	M_NEXT_FREE_LOC	(M_DRVR_UCODE_IF_BLK+(0x2d8*2))
#define	M_NEXT_FREE_LOC_OFFSET	(0x2d8*2)
#define	M_BTCX_ULP_BLK	(0xd92*2)
#define	M_BTCX_ULP_BLK_SIZE	20
#define	M_BTCX_ULP_BCN_CNT	(M_BTCX_ULP_BLK+(0x0*2))
#define	M_BTCX_ULP_BCN_CNT_OFFSET	(0x0*2)
#define	M_BTCX_ULP_BCN_LOSS_LMT	(M_BTCX_ULP_BLK+(0x1*2))
#define	M_BTCX_ULP_BCN_LOSS_LMT_OFFSET	(0x1*2)
#define	M_BTCX_SLP_ADJ	(M_BTCX_ULP_BLK+(0x2*2))
#define	M_BTCX_SLP_ADJ_OFFSET	(0x2*2)
#define	M_BTCX_ULP_BCMC_TSTMP	(M_BTCX_ULP_BLK+(0x3*2))
#define	M_BTCX_ULP_BCMC_TSTMP_OFFSET	(0x3*2)
#define	M_BTCX_ULP_BCMC_TMOUT	(M_BTCX_ULP_BLK+(0x4*2))
#define	M_BTCX_ULP_BCMC_TMOUT_OFFSET	(0x4*2)
#define	M_BTCX_ECI1	(M_BTCX_ULP_BLK+(0x5*2))
#define	M_BTCX_ECI1_OFFSET	(0x5*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_ULP_BLK+(0x6*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x6*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_ULP_BLK+(0x7*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x7*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_ULP_BLK+(0x8*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x8*2)
#define	M_BTCX_PSPOLL_TSTMP	(M_BTCX_ULP_BLK+(0x9*2))
#define	M_BTCX_PSPOLL_TSTMP_OFFSET	(0x9*2)
#define	M_BTCX_PSPOLL_TMOUT	(M_BTCX_ULP_BLK+(0xa*2))
#define	M_BTCX_PSPOLL_TMOUT_OFFSET	(0xa*2)
#define	M_BTCX_ULP_HOLDSCO_CNT	(M_BTCX_ULP_BLK+(0xb*2))
#define	M_BTCX_ULP_HOLDSCO_CNT_OFFSET	(0xb*2)
#define	M_BTCX_ULP_HOLDSCO_LIMIT	(M_BTCX_ULP_BLK+(0xc*2))
#define	M_BTCX_ULP_HOLDSCO_LIMIT_OFFSET	(0xc*2)
#define	M_LTECX_ULP_BCN_CNT	(M_BTCX_ULP_BLK+(0xd*2))
#define	M_LTECX_ULP_BCN_CNT_OFFSET	(0xd*2)
#define	M_LTECX_ULP_BCN_LOSS_LMT	(M_BTCX_ULP_BLK+(0xe*2))
#define	M_LTECX_ULP_BCN_LOSS_LMT_OFFSET	(0xe*2)
#define	M_LTECX_PSPOLL_TSTMP	(M_BTCX_ULP_BLK+(0xf*2))
#define	M_LTECX_PSPOLL_TSTMP_OFFSET	(0xf*2)
#define	M_LTECX_PSPOLL_TMOUT	(M_BTCX_ULP_BLK+(0x10*2))
#define	M_LTECX_PSPOLL_TMOUT_OFFSET	(0x10*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD0	(0xab1*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD1	(0xd91*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD2	(0xda6*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD3	(0xda7*2)
#define	M_TSF_ADJ_OFFSET_TIMER	(0xda8*2)
#define	M_TSF_ADJ_GTS_SLOW_TMR_L	(0xda9*2)
#define	M_TSF_ADJ_GTS_SLOW_TMR_H	(0xdaa*2)
#define	M_TSF_ADJ_OFFSET_PER	(0xdab*2)
#define	M_BCNTRIM_DBG_BLK	(0xdac*2)
#define	M_BCNTRIM_DBG_BLK_SIZE	12
#define	M_BCNTRIM_CUR	(M_BCNTRIM_DBG_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_DBG_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_DBG_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_BCNTRIM_DUR	(M_BCNTRIM_DBG_BLK+(0x3*2))
#define	M_BCNTRIM_DUR_OFFSET	(0x3*2)
#define	M_BCNTRIM_RXMBSS	(M_BCNTRIM_DBG_BLK+(0x4*2))
#define	M_BCNTRIM_RXMBSS_OFFSET	(0x4*2)
#define	M_BCNTRIM_CANTRIM	(M_BCNTRIM_DBG_BLK+(0x5*2))
#define	M_BCNTRIM_CANTRIM_OFFSET	(0x5*2)
#define	M_BCNTRIM_LENCHG	(M_BCNTRIM_DBG_BLK+(0x6*2))
#define	M_BCNTRIM_LENCHG_OFFSET	(0x6*2)
#define	M_BCNTRIM_TSFDRF	(M_BCNTRIM_DBG_BLK+(0x7*2))
#define	M_BCNTRIM_TSFDRF_OFFSET	(0x7*2)
#define	M_BCNTRIM_TIMNOTFOUND	(M_BCNTRIM_DBG_BLK+(0x8*2))
#define	M_BCNTRIM_TIMNOTFOUND_OFFSET	(0x8*2)
#define	M_BCNTRIM_SLPTIME	(M_BCNTRIM_DBG_BLK+(0x9*2))
#define	M_BCNTRIM_SLPTIME_OFFSET	(0x9*2)
#define	M_SMPL_COL_BMP	(0xdb8*2)
#define	M_SMPL_COL_CTL	(0xdb9*2)
#define	M_SLOW_CTL_SR	(0xdba*2)
#define	M_PMU_FCBS_BLK	(0xdbc*2)
#define	M_PMU_FCBS_BLK_SIZE	4
#define	M_PMU_FCBS_CMD_PTR	(M_PMU_FCBS_BLK+(0x0*2))
#define	M_PMU_FCBS_CMD_PTR_OFFSET	(0x0*2)
#define	M_PMU_FCBS_DATA_PTR	(M_PMU_FCBS_BLK+(0x1*2))
#define	M_PMU_FCBS_DATA_PTR_OFFSET	(0x1*2)
#define	M_PMU_FCBS_CTRL_STATUS	(M_PMU_FCBS_BLK+(0x2*2))
#define	M_PMU_FCBS_CTRL_STATUS_OFFSET	(0x2*2)
#define	M_PMU_FCBS_RUN_TIME_CNT	(M_PMU_FCBS_BLK+(0x3*2))
#define	M_PMU_FCBS_RUN_TIME_CNT_OFFSET	(0x3*2)
#define	M_DEBUG_BLK	(0xdc0*2)
#define	M_DEBUG_BLK_SIZE	17
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_TXERR_REASON2	(M_DEBUG_BLK+(0x10*2))
#define	M_TXERR_REASON2_OFFSET	(0x10*2)
#define	M_DS1_SCR_SAVE_BLK	(0xdd2*2)
#define	M_DS1_SCR_SAVE_BLK_SIZE	64
#define	M_NON_FCBS_EXIT_DEBUG	(0xdbb*2)
#define	M_NON_FCBS_EXIT_DEBUG_CMD_PTR	(0xdd1*2)
#define	M_NON_FCBS_EXIT_DEBUG_DAT_PTR	(0xe12*2)
#define	M_FCBS_EXIT_DEBUG	(0xe13*2)
#define	M_FCBS_EXIT_DEBUG_CMD_PTR	(0xe14*2)
#define	M_FCBS_EXIT_DEBUG_DAT_PTR	(0xe15*2)
#define	M_ONE_TIME_CFG_BM	(0xe16*2)
#define	M_DSX_TST_MODE	(0xe17*2)
#define	M_FRRUN_LBCN_CNT	(0xe18*2)
#define	M_DS1_KA_CFG	(0xe19*2)
#define	M_DS1_KA_CTR	(0xe1a*2)
#define	M_DS1_KA_NUM	(0xe1b*2)
#define	M_DS1_KA_IPG	(0xe1c*2)
#define	M_DS1_CTRL_STATUS	(0xe1d*2)
#define	M_DS1_CTRL_SDIO	(0xe1e*2)
#define	M_DS1_CTRL_SDIO_OOB_H	(0xe1f*2)
#define	M_DS1_CTRL_SDIO_OOB_L	(0xe20*2)
#define	M_DS1_CTRL_SDIO_OOBTH	(0xe21*2)
#define	M_DS1_CTRL_JTAG	(0xe22*2)
#define	M_DS1_CTRL_JTAG_OOB_H	(0xe23*2)
#define	M_DS1_CTRL_JTAG_OOB_L	(0xe24*2)
#define	M_DS1_CTRL_JTAG_OOBTH	(0xe25*2)
#define	M_DS1_CTRL_SDIO_PIN	(0xe26*2)
#define	M_DS1_CTRL_JTAG_PIN	(0xe27*2)
#define	M_DS1_CTRL_FUNCAL	(0xe28*2)
#define	M_DS1_ENTER_OOBJ	(0xe29*2)
#define	M_DS1_DIS_OOBJ	(0xe2a*2)
#define	M_HUDI_DS1SLP_CTR	(0xe2b*2)
#define	M_JTAG_DS1SLP_CTR	(0xe2c*2)
#define	M_HUDI_MNPOLL_CTR	(0xe2d*2)
#define	M_HUDI_PM_CTR	(0xe2e*2)
#define	M_HUDI_NO_ACTION	(0xe2f*2)
#define	M_WKRSN_BMAP	(M_WAKE_RSN_BLK+(0x0*2))
#define	M_WKRSN_BMAP_OFFSET	(0x0*2)
#define	M_WKRSN_SLWCTL_CNT	(M_WAKE_RSN_BLK+(0x1*2))
#define	M_WKRSN_SLWCTL_CNT_OFFSET	(0x1*2)
#define	M_WKRSN_HOST_CNT	(M_WAKE_RSN_BLK+(0x2*2))
#define	M_WKRSN_HOST_CNT_OFFSET	(0x2*2)
#define	M_WKRSN_NEWTX_CNT	(M_WAKE_RSN_BLK+(0x3*2))
#define	M_WKRSN_NEWTX_CNT_OFFSET	(0x3*2)
#define	M_WKRSN_PRETBTT_CNT	(M_WAKE_RSN_BLK+(0x4*2))
#define	M_WKRSN_PRETBTT_CNT_OFFSET	(0x4*2)
#define	M_WKRSN_EARLYWK_CNT	(M_WAKE_RSN_BLK+(0x5*2))
#define	M_WKRSN_EARLYWK_CNT_OFFSET	(0x5*2)
#define	M_AWK_RSN_CD	(0xe30*2)
#define	M_AWK_RSN_CTRL	(0xe31*2)
#define	M_SLP_ACT_TSF_L	(0xe32*2)
#define	M_SLP_ACT_TSF_ML	(0xe33*2)
#define	M_PSM_LOGGER_BLK	(0xe34*2)
#define	M_PSM_LOGGER_BLK_SIZE	7
#define	M_PSM_LOGGER_CTRL	(M_PSM_LOGGER_BLK+(0x0*2))
#define	M_PSM_LOGGER_CTRL_OFFSET	(0x0*2)
#define	M_PSM_LOGGER_STATUS	(M_PSM_LOGGER_BLK+(0x1*2))
#define	M_PSM_LOGGER_STATUS_OFFSET	(0x1*2)
#define	M_PSM_LOGGER_BMWR_PTR	(M_PSM_LOGGER_BLK+(0x2*2))
#define	M_PSM_LOGGER_BMWR_PTR_OFFSET	(0x2*2)
#define	M_PSM_LOGGER_STREG	(M_PSM_LOGGER_BLK+(0x3*2))
#define	M_PSM_LOGGER_STREG_OFFSET	(0x3*2)
#define	M_PSM_LOGGER_STOP_COND	(M_PSM_LOGGER_BLK+(0x4*2))
#define	M_PSM_LOGGER_STOP_COND_OFFSET	(0x4*2)
#define	M_PSM_LOGGER_STOP_LOG	(M_PSM_LOGGER_BLK+(0x5*2))
#define	M_PSM_LOGGER_STOP_LOG_OFFSET	(0x5*2)
#define	M_PSM_LOGGER_EN	(M_PSM_LOGGER_BLK+(0x6*2))
#define	M_PSM_LOGGER_EN_OFFSET	(0x6*2)
#define	M_PM_DEBUG_BLK	(0xe3c*2)
#define	M_PM_DEBUG_BLK_SIZE	60
#define	M_PHY_SAMPLECMD	(0xe3b*2)
#define	M_MBURST_REMDUR	(0xe78*2)
#endif /* (D11_REV == 60) */
#if (D11_REV == 62)
#define	M_WAKE_RSN_BLK	(0xaa8*2)
#define	M_WAKE_RSN_BLK_SIZE	6
#define	M_KEY_INDX	(0xaae*2)
#define	M_SR_TBTT_L	(0xaaf*2)
#define	M_SR_TBTT_H	(0xab0*2)
#define	M_ULP_STATUS	(M_PSM_SOFT_REGS_EXT+(0x16*2))
#define	M_ULP_STATUS_OFFSET	(0x16*2)
#define	M_DSX_PTR	(M_PSM_SOFT_REGS_EXT+(0x17*2))
#define	M_DSX_PTR_OFFSET	(0x17*2)
#define	M_DRVR_UCODE_IF_PTR	(M_PSM_SOFT_REGS_EXT+(0x19*2))
#define	M_DRVR_UCODE_IF_PTR_OFFSET	(0x19*2)
#define	M_BTCX_ULP_BLK_PTR	(M_PSM_SOFT_REGS_EXT+(0x1a*2))
#define	M_BTCX_ULP_BLK_PTR_OFFSET	(0x1a*2)
#define	M_PTR_2_PTR	(M_PSM_SOFT_REGS_EXT+(0x1f*2))
#define	M_PTR_2_PTR_OFFSET	(0x1f*2)
#define	M_DSX_BLOCK	(0xab2*2)
#define	M_DSX_BLOCK_SIZE	6
#define	M_DSX_CTR	(M_DSX_BLOCK+(0x0*2))
#define	M_DSX_CTR_OFFSET	(0x0*2)
#define	M_DSX_SLEPT_CTR	(M_DSX_BLOCK+(0x1*2))
#define	M_DSX_SLEPT_CTR_OFFSET	(0x1*2)
#define	M_DSX_WOKE_CTR	(M_DSX_BLOCK+(0x2*2))
#define	M_DSX_WOKE_CTR_OFFSET	(0x2*2)
#define	M_DS1_COLD_WAKE_CTR	(M_DSX_BLOCK+(0x3*2))
#define	M_DS1_COLD_WAKE_CTR_OFFSET	(0x3*2)
#define	M_DS1_WARM_WAKE_CTR	(M_DSX_BLOCK+(0x4*2))
#define	M_DS1_WARM_WAKE_CTR_OFFSET	(0x4*2)
#define	M_DS1_SPUR_WAKE_CTR	(M_DSX_BLOCK+(0x5*2))
#define	M_DS1_SPUR_WAKE_CTR_OFFSET	(0x5*2)
#define	M_DRVR_UCODE_IF_BLK	(0xab8*2)
#define	M_DRVR_UCODE_IF_BLK_SIZE	729
#define	M_ULP_FEATURES	(M_DRVR_UCODE_IF_BLK+(0x0*2))
#define	M_ULP_FEATURES_OFFSET	(0x0*2)
#define	M_ULP_WAKE_MASK	(M_DRVR_UCODE_IF_BLK+(0x1*2))
#define	M_ULP_WAKE_MASK_OFFSET	(0x1*2)
#define	M_ULP_WAKE_IND	(M_DRVR_UCODE_IF_BLK+(0x2*2))
#define	M_ULP_WAKE_IND_OFFSET	(0x2*2)
#define	M_FCBS_ERR_CTR	(M_DRVR_UCODE_IF_BLK+(0x3*2))
#define	M_FCBS_ERR_CTR_OFFSET	(0x3*2)
#define	M_FCBS_DEBUG	(M_DRVR_UCODE_IF_BLK+(0x4*2))
#define	M_FCBS_DEBUG_OFFSET	(0x4*2)
#define	M_FCBS_DS1_MAC_INIT_BLOCK	(M_DRVR_UCODE_IF_BLK+(0x5*2))
#define	M_FCBS_DS1_MAC_INIT_BLOCK_OFFSET	(0x5*2)
#define	M_FCBS_DS1_PHY_RADIO_BLOCK	(M_DRVR_UCODE_IF_BLK+(0x36*2))
#define	M_FCBS_DS1_PHY_RADIO_BLOCK_OFFSET	(0x36*2)
#define	M_FCBS_DS1_RADIO_PD_BLOCK	(M_DRVR_UCODE_IF_BLK+(0x97*2))
#define	M_FCBS_DS1_RADIO_PD_BLOCK_OFFSET	(0x97*2)
#define	M_FCBS_DS1_EXIT_BLOCK	(M_DRVR_UCODE_IF_BLK+(0xb0*2))
#define	M_FCBS_DS1_EXIT_BLOCK_OFFSET	(0xb0*2)
#define	M_ULP_OPPS_STATUS	(M_DRVR_UCODE_IF_BLK+(0xc9*2))
#define	M_ULP_OPPS_STATUS_OFFSET	(0xc9*2)
#define	M_TBTT_L	(M_DRVR_UCODE_IF_BLK+(0xca*2))
#define	M_TBTT_L_OFFSET	(0xca*2)
#define	M_TBTT_H	(M_DRVR_UCODE_IF_BLK+(0xcb*2))
#define	M_TBTT_H_OFFSET	(0xcb*2)
#define	M_ULP_CTWIN_DUR_L	(M_DRVR_UCODE_IF_BLK+(0xcc*2))
#define	M_ULP_CTWIN_DUR_L_OFFSET	(0xcc*2)
#define	M_ULP_CTWIN_END_L	(M_DRVR_UCODE_IF_BLK+(0xcd*2))
#define	M_ULP_CTWIN_END_L_OFFSET	(0xcd*2)
#define	M_ULP_CTWIN_END_H	(M_DRVR_UCODE_IF_BLK+(0xce*2))
#define	M_ULP_CTWIN_END_H_OFFSET	(0xce*2)
#define	M_ULP_NOA_CNT	(M_DRVR_UCODE_IF_BLK+(0xcf*2))
#define	M_ULP_NOA_CNT_OFFSET	(0xcf*2)
#define	M_ULP_NOA_MARKER_L	(M_DRVR_UCODE_IF_BLK+(0xd0*2))
#define	M_ULP_NOA_MARKER_L_OFFSET	(0xd0*2)
#define	M_ULP_NOA_MARKER_H	(M_DRVR_UCODE_IF_BLK+(0xd1*2))
#define	M_ULP_NOA_MARKER_H_OFFSET	(0xd1*2)
#define	M_ULP_NOA_DUR_L	(M_DRVR_UCODE_IF_BLK+(0xd2*2))
#define	M_ULP_NOA_DUR_L_OFFSET	(0xd2*2)
#define	M_ULP_NOA_DUR_H	(M_DRVR_UCODE_IF_BLK+(0xd3*2))
#define	M_ULP_NOA_DUR_H_OFFSET	(0xd3*2)
#define	M_ULP_NOA_DELTA_L	(M_DRVR_UCODE_IF_BLK+(0xd4*2))
#define	M_ULP_NOA_DELTA_L_OFFSET	(0xd4*2)
#define	M_ULP_NOA_DELTA_H	(M_DRVR_UCODE_IF_BLK+(0xd5*2))
#define	M_ULP_NOA_DELTA_H_OFFSET	(0xd5*2)
#define	M_ULP_P2P_NOA_SLPTIME_ADJUST	(M_DRVR_UCODE_IF_BLK+(0xd6*2))
#define	M_ULP_P2P_NOA_SLPTIME_ADJUST_OFFSET	(0xd6*2)
#define	M_SR_WOWL_TXBITMAP	(M_DRVR_UCODE_IF_BLK+(0xd7*2))
#define	M_SR_WOWL_TXBITMAP_OFFSET	(0xd7*2)
#define	M_DRIVER_BLOCK	(M_DRVR_UCODE_IF_BLK+(0xd8*2))
#define	M_DRIVER_BLOCK_OFFSET	(0xd8*2)
#define	M_NEXT_FREE_LOC	(M_DRVR_UCODE_IF_BLK+(0x2d8*2))
#define	M_NEXT_FREE_LOC_OFFSET	(0x2d8*2)
#define	M_BTCX_ULP_BLK	(0xd92*2)
#define	M_BTCX_ULP_BLK_SIZE	20
#define	M_BTCX_ULP_BCN_CNT	(M_BTCX_ULP_BLK+(0x0*2))
#define	M_BTCX_ULP_BCN_CNT_OFFSET	(0x0*2)
#define	M_BTCX_ULP_BCN_LOSS_LMT	(M_BTCX_ULP_BLK+(0x1*2))
#define	M_BTCX_ULP_BCN_LOSS_LMT_OFFSET	(0x1*2)
#define	M_BTCX_SLP_ADJ	(M_BTCX_ULP_BLK+(0x2*2))
#define	M_BTCX_SLP_ADJ_OFFSET	(0x2*2)
#define	M_BTCX_ULP_BCMC_TSTMP	(M_BTCX_ULP_BLK+(0x3*2))
#define	M_BTCX_ULP_BCMC_TSTMP_OFFSET	(0x3*2)
#define	M_BTCX_ULP_BCMC_TMOUT	(M_BTCX_ULP_BLK+(0x4*2))
#define	M_BTCX_ULP_BCMC_TMOUT_OFFSET	(0x4*2)
#define	M_BTCX_ECI1	(M_BTCX_ULP_BLK+(0x5*2))
#define	M_BTCX_ECI1_OFFSET	(0x5*2)
#define	M_BTCX_BT_TYPE	(M_BTCX_ULP_BLK+(0x6*2))
#define	M_BTCX_BT_TYPE_OFFSET	(0x6*2)
#define	M_BTCX_PRI_MAP_LO	(M_BTCX_ULP_BLK+(0x7*2))
#define	M_BTCX_PRI_MAP_LO_OFFSET	(0x7*2)
#define	M_BTCX_PRI_MAP_HI	(M_BTCX_ULP_BLK+(0x8*2))
#define	M_BTCX_PRI_MAP_HI_OFFSET	(0x8*2)
#define	M_BTCX_PSPOLL_TSTMP	(M_BTCX_ULP_BLK+(0x9*2))
#define	M_BTCX_PSPOLL_TSTMP_OFFSET	(0x9*2)
#define	M_BTCX_PSPOLL_TMOUT	(M_BTCX_ULP_BLK+(0xa*2))
#define	M_BTCX_PSPOLL_TMOUT_OFFSET	(0xa*2)
#define	M_BTCX_ULP_HOLDSCO_CNT	(M_BTCX_ULP_BLK+(0xb*2))
#define	M_BTCX_ULP_HOLDSCO_CNT_OFFSET	(0xb*2)
#define	M_BTCX_ULP_HOLDSCO_LIMIT	(M_BTCX_ULP_BLK+(0xc*2))
#define	M_BTCX_ULP_HOLDSCO_LIMIT_OFFSET	(0xc*2)
#define	M_LTECX_ULP_BCN_CNT	(M_BTCX_ULP_BLK+(0xd*2))
#define	M_LTECX_ULP_BCN_CNT_OFFSET	(0xd*2)
#define	M_LTECX_ULP_BCN_LOSS_LMT	(M_BTCX_ULP_BLK+(0xe*2))
#define	M_LTECX_ULP_BCN_LOSS_LMT_OFFSET	(0xe*2)
#define	M_LTECX_PSPOLL_TSTMP	(M_BTCX_ULP_BLK+(0xf*2))
#define	M_LTECX_PSPOLL_TSTMP_OFFSET	(0xf*2)
#define	M_LTECX_PSPOLL_TMOUT	(M_BTCX_ULP_BLK+(0x10*2))
#define	M_LTECX_PSPOLL_TMOUT_OFFSET	(0x10*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD0	(0xab1*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD1	(0xd91*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD2	(0xda6*2)
#define	M_TSF_ADJ_GTS_TSFTMR_WD3	(0xda7*2)
#define	M_TSF_ADJ_OFFSET_TIMER	(0xda8*2)
#define	M_TSF_ADJ_GTS_SLOW_TMR_L	(0xda9*2)
#define	M_TSF_ADJ_GTS_SLOW_TMR_H	(0xdaa*2)
#define	M_TSF_ADJ_OFFSET_PER	(0xdab*2)
#define	M_BCNTRIM_DBG_BLK	(0xdac*2)
#define	M_BCNTRIM_DBG_BLK_SIZE	12
#define	M_BCNTRIM_CUR	(M_BCNTRIM_DBG_BLK+(0x0*2))
#define	M_BCNTRIM_CUR_OFFSET	(0x0*2)
#define	M_BCNTRIM_PREVLEN	(M_BCNTRIM_DBG_BLK+(0x1*2))
#define	M_BCNTRIM_PREVLEN_OFFSET	(0x1*2)
#define	M_BCNTRIM_TIMLEN	(M_BCNTRIM_DBG_BLK+(0x2*2))
#define	M_BCNTRIM_TIMLEN_OFFSET	(0x2*2)
#define	M_BCNTRIM_DUR	(M_BCNTRIM_DBG_BLK+(0x3*2))
#define	M_BCNTRIM_DUR_OFFSET	(0x3*2)
#define	M_BCNTRIM_RXMBSS	(M_BCNTRIM_DBG_BLK+(0x4*2))
#define	M_BCNTRIM_RXMBSS_OFFSET	(0x4*2)
#define	M_BCNTRIM_CANTRIM	(M_BCNTRIM_DBG_BLK+(0x5*2))
#define	M_BCNTRIM_CANTRIM_OFFSET	(0x5*2)
#define	M_BCNTRIM_LENCHG	(M_BCNTRIM_DBG_BLK+(0x6*2))
#define	M_BCNTRIM_LENCHG_OFFSET	(0x6*2)
#define	M_BCNTRIM_TSFDRF	(M_BCNTRIM_DBG_BLK+(0x7*2))
#define	M_BCNTRIM_TSFDRF_OFFSET	(0x7*2)
#define	M_BCNTRIM_TIMNOTFOUND	(M_BCNTRIM_DBG_BLK+(0x8*2))
#define	M_BCNTRIM_TIMNOTFOUND_OFFSET	(0x8*2)
#define	M_BCNTRIM_SLPTIME	(M_BCNTRIM_DBG_BLK+(0x9*2))
#define	M_BCNTRIM_SLPTIME_OFFSET	(0x9*2)
#define	M_SMPL_COL_BMP	(0xdb8*2)
#define	M_SMPL_COL_CTL	(0xdb9*2)
#define	M_SLOW_CTL_SR	(0xdba*2)
#define	M_PMU_FCBS_BLK	(0xdbc*2)
#define	M_PMU_FCBS_BLK_SIZE	4
#define	M_PMU_FCBS_CMD_PTR	(M_PMU_FCBS_BLK+(0x0*2))
#define	M_PMU_FCBS_CMD_PTR_OFFSET	(0x0*2)
#define	M_PMU_FCBS_DATA_PTR	(M_PMU_FCBS_BLK+(0x1*2))
#define	M_PMU_FCBS_DATA_PTR_OFFSET	(0x1*2)
#define	M_PMU_FCBS_CTRL_STATUS	(M_PMU_FCBS_BLK+(0x2*2))
#define	M_PMU_FCBS_CTRL_STATUS_OFFSET	(0x2*2)
#define	M_PMU_FCBS_RUN_TIME_CNT	(M_PMU_FCBS_BLK+(0x3*2))
#define	M_PMU_FCBS_RUN_TIME_CNT_OFFSET	(0x3*2)
#define	M_DEBUG_BLK	(0xdc0*2)
#define	M_DEBUG_BLK_SIZE	17
#define	M_TXERR_NOWRITE	(M_DEBUG_BLK+(0x0*2))
#define	M_TXERR_NOWRITE_OFFSET	(0x0*2)
#define	M_TXERR_REASON	(M_DEBUG_BLK+(0x1*2))
#define	M_TXERR_REASON_OFFSET	(0x1*2)
#define	M_TXERR_PCTL0	(M_DEBUG_BLK+(0x2*2))
#define	M_TXERR_PCTL0_OFFSET	(0x2*2)
#define	M_TXERR_PCTL1	(M_DEBUG_BLK+(0x3*2))
#define	M_TXERR_PCTL1_OFFSET	(0x3*2)
#define	M_TXERR_PCTL2	(M_DEBUG_BLK+(0x4*2))
#define	M_TXERR_PCTL2_OFFSET	(0x4*2)
#define	M_TXERR_LSIG0	(M_DEBUG_BLK+(0x5*2))
#define	M_TXERR_LSIG0_OFFSET	(0x5*2)
#define	M_TXERR_LSIG1	(M_DEBUG_BLK+(0x6*2))
#define	M_TXERR_LSIG1_OFFSET	(0x6*2)
#define	M_TXERR_PLCP0	(M_DEBUG_BLK+(0x7*2))
#define	M_TXERR_PLCP0_OFFSET	(0x7*2)
#define	M_TXERR_PLCP1	(M_DEBUG_BLK+(0x8*2))
#define	M_TXERR_PLCP1_OFFSET	(0x8*2)
#define	M_TXERR_PLCP2	(M_DEBUG_BLK+(0x9*2))
#define	M_TXERR_PLCP2_OFFSET	(0x9*2)
#define	M_TXERR_SIGB0	(M_DEBUG_BLK+(0xa*2))
#define	M_TXERR_SIGB0_OFFSET	(0xa*2)
#define	M_TXERR_SIGB1	(M_DEBUG_BLK+(0xb*2))
#define	M_TXERR_SIGB1_OFFSET	(0xb*2)
#define	M_TXERR_RXESTATS2	(M_DEBUG_BLK+(0xc*2))
#define	M_TXERR_RXESTATS2_OFFSET	(0xc*2)
#define	M_TXERR_CTXTST	(M_DEBUG_BLK+(0xd*2))
#define	M_TXERR_CTXTST_OFFSET	(0xd*2)
#define	M_TXERR_TM	(M_DEBUG_BLK+(0xe*2))
#define	M_TXERR_TM_OFFSET	(0xe*2)
#define	M_TXERR_TXBYTES	(M_DEBUG_BLK+(0xf*2))
#define	M_TXERR_TXBYTES_OFFSET	(0xf*2)
#define	M_TXERR_REASON2	(M_DEBUG_BLK+(0x10*2))
#define	M_TXERR_REASON2_OFFSET	(0x10*2)
#define	M_DS1_SCR_SAVE_BLK	(0xdd2*2)
#define	M_DS1_SCR_SAVE_BLK_SIZE	64
#define	M_NON_FCBS_EXIT_DEBUG	(0xdbb*2)
#define	M_NON_FCBS_EXIT_DEBUG_CMD_PTR	(0xdd1*2)
#define	M_NON_FCBS_EXIT_DEBUG_DAT_PTR	(0xe12*2)
#define	M_FCBS_EXIT_DEBUG	(0xe13*2)
#define	M_FCBS_EXIT_DEBUG_CMD_PTR	(0xe14*2)
#define	M_FCBS_EXIT_DEBUG_DAT_PTR	(0xe15*2)
#define	M_ONE_TIME_CFG_BM	(0xe16*2)
#define	M_DSX_TST_MODE	(0xe17*2)
#define	M_FRRUN_LBCN_CNT	(0xe18*2)
#define	M_DS1_KA_CFG	(0xe19*2)
#define	M_DS1_KA_CTR	(0xe1a*2)
#define	M_DS1_KA_NUM	(0xe1b*2)
#define	M_DS1_KA_IPG	(0xe1c*2)
#define	M_DS1_CTRL_STATUS	(0xe1d*2)
#define	M_DS1_CTRL_SDIO	(0xe1e*2)
#define	M_DS1_CTRL_SDIO_OOB_H	(0xe1f*2)
#define	M_DS1_CTRL_SDIO_OOB_L	(0xe20*2)
#define	M_DS1_CTRL_SDIO_OOBTH	(0xe21*2)
#define	M_DS1_CTRL_JTAG	(0xe22*2)
#define	M_DS1_CTRL_JTAG_OOB_H	(0xe23*2)
#define	M_DS1_CTRL_JTAG_OOB_L	(0xe24*2)
#define	M_DS1_CTRL_JTAG_OOBTH	(0xe25*2)
#define	M_DS1_CTRL_SDIO_PIN	(0xe26*2)
#define	M_DS1_CTRL_JTAG_PIN	(0xe27*2)
#define	M_DS1_CTRL_FUNCAL	(0xe28*2)
#define	M_DS1_ENTER_OOBJ	(0xe29*2)
#define	M_DS1_DIS_OOBJ	(0xe2a*2)
#define	M_HUDI_DS1SLP_CTR	(0xe2b*2)
#define	M_JTAG_DS1SLP_CTR	(0xe2c*2)
#define	M_HUDI_MNPOLL_CTR	(0xe2d*2)
#define	M_HUDI_PM_CTR	(0xe2e*2)
#define	M_HUDI_NO_ACTION	(0xe2f*2)
#define	M_WKRSN_BMAP	(M_WAKE_RSN_BLK+(0x0*2))
#define	M_WKRSN_BMAP_OFFSET	(0x0*2)
#define	M_WKRSN_SLWCTL_CNT	(M_WAKE_RSN_BLK+(0x1*2))
#define	M_WKRSN_SLWCTL_CNT_OFFSET	(0x1*2)
#define	M_WKRSN_HOST_CNT	(M_WAKE_RSN_BLK+(0x2*2))
#define	M_WKRSN_HOST_CNT_OFFSET	(0x2*2)
#define	M_WKRSN_NEWTX_CNT	(M_WAKE_RSN_BLK+(0x3*2))
#define	M_WKRSN_NEWTX_CNT_OFFSET	(0x3*2)
#define	M_WKRSN_PRETBTT_CNT	(M_WAKE_RSN_BLK+(0x4*2))
#define	M_WKRSN_PRETBTT_CNT_OFFSET	(0x4*2)
#define	M_WKRSN_EARLYWK_CNT	(M_WAKE_RSN_BLK+(0x5*2))
#define	M_WKRSN_EARLYWK_CNT_OFFSET	(0x5*2)
#define	M_AWK_RSN_CD	(0xe30*2)
#define	M_AWK_RSN_CTRL	(0xe31*2)
#define	M_SLP_ACT_TSF_L	(0xe32*2)
#define	M_SLP_ACT_TSF_ML	(0xe33*2)
#define	M_PSM_LOGGER_BLK	(0xe34*2)
#define	M_PSM_LOGGER_BLK_SIZE	7
#define	M_PSM_LOGGER_CTRL	(M_PSM_LOGGER_BLK+(0x0*2))
#define	M_PSM_LOGGER_CTRL_OFFSET	(0x0*2)
#define	M_PSM_LOGGER_STATUS	(M_PSM_LOGGER_BLK+(0x1*2))
#define	M_PSM_LOGGER_STATUS_OFFSET	(0x1*2)
#define	M_PSM_LOGGER_BMWR_PTR	(M_PSM_LOGGER_BLK+(0x2*2))
#define	M_PSM_LOGGER_BMWR_PTR_OFFSET	(0x2*2)
#define	M_PSM_LOGGER_STREG	(M_PSM_LOGGER_BLK+(0x3*2))
#define	M_PSM_LOGGER_STREG_OFFSET	(0x3*2)
#define	M_PSM_LOGGER_STOP_COND	(M_PSM_LOGGER_BLK+(0x4*2))
#define	M_PSM_LOGGER_STOP_COND_OFFSET	(0x4*2)
#define	M_PSM_LOGGER_STOP_LOG	(M_PSM_LOGGER_BLK+(0x5*2))
#define	M_PSM_LOGGER_STOP_LOG_OFFSET	(0x5*2)
#define	M_PSM_LOGGER_EN	(M_PSM_LOGGER_BLK+(0x6*2))
#define	M_PSM_LOGGER_EN_OFFSET	(0x6*2)
#define	M_PM_DEBUG_BLK	(0xe3c*2)
#define	M_PM_DEBUG_BLK_SIZE	60
#define	M_PHY_SAMPLECMD	(0xe3b*2)
#define	M_MBURST_REMDUR	(0xe78*2)
#endif /* (D11_REV == 62) */
