head	1.2;
access;
symbols
	OPENBSD_6_1:1.2.0.2
	OPENBSD_6_1_BASE:1.2
	OPENBSD_6_0:1.1.1.1.0.6
	OPENBSD_6_0_BASE:1.1.1.1
	OPENBSD_5_9:1.1.1.1.0.2
	OPENBSD_5_9_BASE:1.1.1.1
	OPENBSD_5_8:1.1.1.1.0.4
	OPENBSD_5_8_BASE:1.1.1.1
	kirby_20150407:1.1.1.1
	kirby:1.1.1;
locks; strict;
comment	@# @;


1.2
date	2016.09.13.11.44.07;	author naddy;	state Exp;
branches;
next	1.1;
commitid	C6SmwZ8lkBQj7CMw;

1.1
date	2015.04.07.14.00.07;	author kirby;	state Exp;
branches
	1.1.1.1;
next	;
commitid	TxRSK0Nqqhz20PZ9;

1.1.1.1
date	2015.04.07.14.00.07;	author kirby;	state Exp;
branches;
next	;
commitid	TxRSK0Nqqhz20PZ9;


desc
@@


1.2
log
@replace libiconv module
@
text
@# $OpenBSD: Makefile,v 1.1.1.1 2015/04/07 14:00:07 kirby Exp $

COMMENT =		Tcl/Tk based digital circuit editor and simulator

DISTNAME =		tkgate-2.0-rc3
PKGNAME = 		tkgate-2.0rc3

CATEGORIES =		cad x11

HOMEPAGE =		http://www.tkgate.org/

MAINTAINER =		Kirill Bychkov <kirby@@openbsd.org>

MASTER_SITES =		https://bitbucket.org/starling13/tkgate/downloads/

# GPLv2+
PERMIT_PACKAGE_CDROM =	Yes

WANTLIB += ICE SM X11 c iconv m pthread ${MODTK_WANTLIB}

MODULES =		x11/tk

LIB_DEPENDS =		converters/libiconv
BUILD_DEPENDS = 	${MODTK_BUILD_DEPENDS}
RUN_DEPENDS = 		${MODTK_RUN_DEPENDS} \
			devel/desktop-file-utils

SEPARATE_BUILD = 	Yes
CONFIGURE_STYLE =	gnu
CONFIGURE_ENV += 	TKGATE_LIBDIRS="${MODTCL_LIBDIR} ${MODTK_LIBDIR} \
				${LOCALBASE}/lib ${X11BASE}/lib" \
			TKGATE_INCDIRS="${MODTCL_INCDIR} ${MODTK_INCDIR} \
				${LOCALBASE}/include ${X11BASE}/include" \
			TKGATE_TCLTK_VERSIONS=${MODTK_VERSION}

post-extract:
	rm ${WRKSRC}/src/gmac/luthor.c
	rm ${WRKSRC}/src/verga/luthor.c
	rm ${WRKSRC}/src/verga/vgrammar.c
	rm ${WRKSRC}/src/verga/vgrammar.h
	rm ${WRKSRC}/src/tkgate/luthor.c
	rm ${WRKSRC}/src/tkgate/vgrammar.c
	rm ${WRKSRC}/src/tkgate/vgrammar.h

pre-configure:
	${SUBST_CMD} ${WRKSRC}/scripts/parms.tcl ${WRKSRC}/src/tkgate/verilog_out.c
	${MODTCL_WISH_ADJ} ${WRKSRC}/scripts/tree.tcl

post-install:
	rm ${PREFIX}/share/tkgate/scripts/parms.tcl.*

.include <bsd.port.mk>
@


1.1
log
@Initial revision
@
text
@d1 1
a1 1
# $OpenBSD$
d19 1
a19 1
WANTLIB += ICE SM X11 c m pthread ${MODTK_WANTLIB}
d21 1
a21 2
MODULES =		converters/libiconv \
			x11/tk
d23 1
@


1.1.1.1
log
@Import tkgate after new upstream fixed all the bugs.
request, fixes and ok from jasper@@

TkGate is a graphical editor and event-driven simulator for digital
circuits with a tcl/tk-based interface.  Supported circuit elements
include basic gates (AND, OR, etc.), tri-state gates, adders,
multipliers, registers, memories and mos transistors.  Hierarchical
design is also supported with support for user defined modules.  Save
files are based on the Verilog netlist format.
@
text
@@
