// Seed: 2436008356
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input wire id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wand id_8,
    output supply0 id_9,
    output uwire id_10,
    input uwire id_11,
    output wire id_12
);
  wire id_14, id_15;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wand id_5,
    input wor id_6,
    input supply0 id_7,
    output tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    inout wor id_11
);
  tri0 id_13;
  assign id_13 = (1 == 1'b0);
  assign id_11 = 1;
  assign id_8  = id_6;
  integer id_14, id_15;
  module_0(
      id_0, id_11, id_4, id_11, id_9, id_4, id_7, id_4, id_11, id_11, id_8, id_7, id_8
  );
  wire id_16;
  always @(1'b0);
endmodule
