// Seed: 2479134362
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout uwire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = -1'b0;
  logic id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd62
) (
    _id_1[-1-1 : id_1],
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_4
  );
  output logic [7:0] _id_1;
  wire id_5;
  assign id_1 = id_3;
endmodule
