

================================================================
== Vitis HLS Report for 'dma_master_test'
================================================================
* Date:           Thu Apr 27 23:04:44 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dma-master-test
* Solution:       dma-master-test (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.601 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      557|      869|  5.570 us|  8.690 us|  558|  870|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                      |                                           |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min    |    max   | min | max |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_dma_master_test_Pipeline_1_fu_417                 |dma_master_test_Pipeline_1                 |       52|       52|   0.520 us|  0.520 us|   52|   52|       no|
        |grp_dma_master_test_Pipeline_2_fu_422                 |dma_master_test_Pipeline_2                 |      517|      517|   5.170 us|  5.170 us|  517|  517|       no|
        |grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434   |dma_master_test_Pipeline_VITIS_LOOP_43_1   |       94|      143|   0.940 us|  1.430 us|   94|  143|       no|
        |grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460  |dma_master_test_Pipeline_VITIS_LOOP_120_2  |        6|      104|  60.000 ns|  1.040 us|    6|  104|       no|
        |grp_dma_master_test_Pipeline_5_fu_468                 |dma_master_test_Pipeline_5                 |       11|       11|   0.110 us|  0.110 us|   11|   11|       no|
        +------------------------------------------------------+-------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    449|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|  200|   18182|  26421|    -|
|Memory           |       11|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   2354|    -|
|Register         |        -|    -|    1863|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       11|  200|   20045|  29224|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   90|      18|     54|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |control_s_axi_U                                       |control_s_axi                              |        0|    0|    144|    232|    0|
    |grp_dma_master_test_Pipeline_1_fu_417                 |dma_master_test_Pipeline_1                 |        0|    0|      8|     51|    0|
    |grp_dma_master_test_Pipeline_2_fu_422                 |dma_master_test_Pipeline_2                 |        0|    0|     81|    154|    0|
    |grp_dma_master_test_Pipeline_5_fu_468                 |dma_master_test_Pipeline_5                 |        0|    0|     53|    152|    0|
    |grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460  |dma_master_test_Pipeline_VITIS_LOOP_120_2  |        0|    0|    262|    229|    0|
    |grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434   |dma_master_test_Pipeline_VITIS_LOOP_43_1   |        0|  134|  12842|  18570|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U129                   |fadd_32ns_32ns_32_5_full_dsp_1             |        0|    2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U130                   |fadd_32ns_32ns_32_5_full_dsp_1             |        0|    2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U131                   |fadd_32ns_32ns_32_5_full_dsp_1             |        0|    2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U132                   |fadd_32ns_32ns_32_5_full_dsp_1             |        0|    2|    205|    390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U133                   |fadd_32ns_32ns_32_5_full_dsp_1             |        0|    2|    205|    390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U128               |faddfsub_32ns_32ns_32_5_full_dsp_1         |        0|    2|    205|    390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U153                      |fcmp_32ns_32ns_1_2_no_dsp_1                |        0|    0|      0|      0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U154                      |fcmp_32ns_32ns_1_2_no_dsp_1                |        0|    0|      0|      0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U134                    |fmul_32ns_32ns_32_4_max_dsp_1              |        0|    3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U135                    |fmul_32ns_32ns_32_4_max_dsp_1              |        0|    3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U136                    |fmul_32ns_32ns_32_4_max_dsp_1              |        0|    3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U137                    |fmul_32ns_32ns_32_4_max_dsp_1              |        0|    3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U138                    |fmul_32ns_32ns_32_4_max_dsp_1              |        0|    3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U139                    |fmul_32ns_32ns_32_4_max_dsp_1              |        0|    3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U140                    |fmul_32ns_32ns_32_4_max_dsp_1              |        0|    3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U141                    |fmul_32ns_32ns_32_4_max_dsp_1              |        0|    3|    143|    321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U142                    |fmul_32ns_32ns_32_4_max_dsp_1              |        0|    3|    143|    321|    0|
    |gmem_m_axi_U                                          |gmem_m_axi                                 |        0|    0|    718|   1318|    0|
    |mul_32ns_34ns_65_2_1_U144                             |mul_32ns_34ns_65_2_1                       |        0|    3|    173|     54|    0|
    |mul_32ns_34ns_65_2_1_U145                             |mul_32ns_34ns_65_2_1                       |        0|    3|    173|     54|    0|
    |mul_32ns_34ns_65_2_1_U146                             |mul_32ns_34ns_65_2_1                       |        0|    3|    173|     54|    0|
    |mul_32ns_34ns_65_2_1_U147                             |mul_32ns_34ns_65_2_1                       |        0|    3|    173|     54|    0|
    |mul_32ns_34ns_65_2_1_U148                             |mul_32ns_34ns_65_2_1                       |        0|    3|    173|     54|    0|
    |mul_32ns_34ns_65_2_1_U149                             |mul_32ns_34ns_65_2_1                       |        0|    3|    173|     54|    0|
    |mul_32ns_34ns_65_2_1_U150                             |mul_32ns_34ns_65_2_1                       |        0|    3|    173|     54|    0|
    |mul_32ns_34ns_65_2_1_U151                             |mul_32ns_34ns_65_2_1                       |        0|    3|    173|     54|    0|
    |mul_32ns_34ns_65_2_1_U152                             |mul_32ns_34ns_65_2_1                       |        0|    3|    173|     54|    0|
    |sitofp_32ns_32_6_no_dsp_1_U143                        |sitofp_32ns_32_6_no_dsp_1                  |        0|    0|      0|      0|    0|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                 |                                           |        0|  200|  18182|  26421|    0|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_U      |buff_RAM_AUTO_1R1W      |        2|  0|   0|    0|   103|   32|     1|         3296|
    |buff_1_U    |buff_RAM_AUTO_1R1W      |        2|  0|   0|    0|   103|   32|     1|         3296|
    |buff_2_U    |buff_RAM_AUTO_1R1W      |        2|  0|   0|    0|   103|   32|     1|         3296|
    |buff_3_U    |buff_RAM_AUTO_1R1W      |        2|  0|   0|    0|   103|   32|     1|         3296|
    |buff_4_U    |buff_RAM_AUTO_1R1W      |        2|  0|   0|    0|   103|   32|     1|         3296|
    |t_finals_U  |t_finals_RAM_AUTO_1R1W  |        1|  0|   0|    0|    50|   32|     1|         1600|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                        |       11|  0|   0|    0|   565|  192|     6|        18080|
    +------------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln135_1_fu_768_p2             |         +|   0|  0|  39|          32|           4|
    |add_ln135_2_fu_774_p2             |         +|   0|  0|  39|          32|           5|
    |add_ln135_3_fu_825_p2             |         +|   0|  0|  39|          32|           5|
    |add_ln135_fu_762_p2               |         +|   0|  0|  39|          32|           4|
    |add_ln136_1_fu_786_p2             |         +|   0|  0|  39|          32|           5|
    |add_ln136_2_fu_848_p2             |         +|   0|  0|  39|          32|           5|
    |add_ln136_fu_780_p2               |         +|   0|  0|  39|          32|           5|
    |add_ln137_1_fu_862_p2             |         +|   0|  0|  39|          32|           5|
    |add_ln137_fu_792_p2               |         +|   0|  0|  39|          32|           5|
    |mult_fu_756_p2                    |         +|   0|  0|  39|          32|          32|
    |sub_ln15_fu_1038_p2               |         -|   0|  0|  39|          31|          32|
    |icmp_ln43_fu_720_p2               |      icmp|   0|  0|  18|          32|           1|
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 449|         384|         109|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                      | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  481|         96|    1|         96|
    |ap_phi_mux_success_index_0_lcssa_phi_fu_396_p4  |    9|          2|   32|         64|
    |ap_phi_mux_t_final_0_lcssa_phi_fu_409_p4        |    9|          2|   32|         64|
    |buff_1_address0                                 |   37|          7|    7|         49|
    |buff_1_address1                                 |   20|          4|    7|         28|
    |buff_1_ce0                                      |   25|          5|    1|          5|
    |buff_1_ce1                                      |   14|          3|    1|          3|
    |buff_1_d0                                       |   14|          3|   32|         96|
    |buff_1_we0                                      |   14|          3|    1|          3|
    |buff_2_address0                                 |   37|          7|    7|         49|
    |buff_2_address1                                 |   20|          4|    7|         28|
    |buff_2_ce0                                      |   25|          5|    1|          5|
    |buff_2_ce1                                      |   14|          3|    1|          3|
    |buff_2_d0                                       |   14|          3|   32|         96|
    |buff_2_we0                                      |   14|          3|    1|          3|
    |buff_3_address0                                 |   31|          6|    7|         42|
    |buff_3_address1                                 |   20|          4|    7|         28|
    |buff_3_ce0                                      |   25|          5|    1|          5|
    |buff_3_ce1                                      |   14|          3|    1|          3|
    |buff_3_we0                                      |    9|          2|    1|          2|
    |buff_4_address0                                 |   31|          6|    7|         42|
    |buff_4_address1                                 |   20|          4|    7|         28|
    |buff_4_ce0                                      |   25|          5|    1|          5|
    |buff_4_ce1                                      |   14|          3|    1|          3|
    |buff_4_we0                                      |    9|          2|    1|          2|
    |buff_address0                                   |   37|          7|    7|         49|
    |buff_address1                                   |   20|          4|    7|         28|
    |buff_ce0                                        |   25|          5|    1|          5|
    |buff_ce1                                        |   14|          3|    1|          3|
    |buff_d0                                         |   20|          4|   32|        128|
    |buff_we0                                        |   14|          3|    1|          3|
    |gmem_ARADDR                                     |   14|          3|   64|        192|
    |gmem_ARLEN                                      |   14|          3|   32|         96|
    |gmem_ARVALID                                    |   14|          3|    1|          3|
    |gmem_AWADDR                                     |   14|          3|   64|        192|
    |gmem_AWLEN                                      |   14|          3|   32|         96|
    |gmem_AWVALID                                    |   14|          3|    1|          3|
    |gmem_BREADY                                     |   14|          3|    1|          3|
    |gmem_RREADY                                     |    9|          2|    1|          2|
    |gmem_WVALID                                     |    9|          2|    1|          2|
    |gmem_blk_n_AR                                   |    9|          2|    1|          2|
    |gmem_blk_n_AW                                   |    9|          2|    1|          2|
    |gmem_blk_n_B                                    |    9|          2|    1|          2|
    |grp_fu_1411_ce                                  |   14|          3|    1|          3|
    |grp_fu_1411_opcode                              |   14|          3|    5|         15|
    |grp_fu_1411_p0                                  |   14|          3|   32|         96|
    |grp_fu_1411_p1                                  |   14|          3|   32|         96|
    |grp_fu_1415_ce                                  |   14|          3|    1|          3|
    |grp_fu_1415_opcode                              |   14|          3|    5|         15|
    |grp_fu_1415_p0                                  |   14|          3|   32|         96|
    |grp_fu_1415_p1                                  |   14|          3|   32|         96|
    |grp_fu_480_ce                                   |    9|          2|    1|          2|
    |grp_fu_480_opcode                               |   20|          4|    2|          8|
    |grp_fu_480_p0                                   |   42|          8|   32|        256|
    |grp_fu_480_p1                                   |   25|          5|   32|        160|
    |grp_fu_484_ce                                   |    9|          2|    1|          2|
    |grp_fu_484_p0                                   |   25|          5|   32|        160|
    |grp_fu_484_p1                                   |   31|          6|   32|        192|
    |grp_fu_488_ce                                   |    9|          2|    1|          2|
    |grp_fu_488_p0                                   |   31|          6|   32|        192|
    |grp_fu_488_p1                                   |   31|          6|   32|        192|
    |grp_fu_492_ce                                   |    9|          2|    1|          2|
    |grp_fu_492_p0                                   |   14|          3|   32|         96|
    |grp_fu_492_p1                                   |   14|          3|   32|         96|
    |grp_fu_496_ce                                   |    9|          2|    1|          2|
    |grp_fu_496_p0                                   |   14|          3|   32|         96|
    |grp_fu_496_p1                                   |   14|          3|   32|         96|
    |grp_fu_500_ce                                   |    9|          2|    1|          2|
    |grp_fu_500_p0                                   |   14|          3|   32|         96|
    |grp_fu_500_p1                                   |   14|          3|   32|         96|
    |grp_fu_505_ce                                   |    9|          2|    1|          2|
    |grp_fu_505_p0                                   |   53|         10|   32|        320|
    |grp_fu_505_p1                                   |   53|         10|   32|        320|
    |grp_fu_509_ce                                   |    9|          2|    1|          2|
    |grp_fu_509_p0                                   |   42|          8|   32|        256|
    |grp_fu_509_p1                                   |   48|          9|   32|        288|
    |grp_fu_513_ce                                   |    9|          2|    1|          2|
    |grp_fu_513_p0                                   |   31|          6|   32|        192|
    |grp_fu_513_p1                                   |   31|          6|   32|        192|
    |grp_fu_517_ce                                   |    9|          2|    1|          2|
    |grp_fu_517_p0                                   |   25|          5|   32|        160|
    |grp_fu_517_p1                                   |   25|          5|   32|        160|
    |grp_fu_521_ce                                   |    9|          2|    1|          2|
    |grp_fu_521_p0                                   |   20|          4|   32|        128|
    |grp_fu_521_p1                                   |   25|          5|   32|        160|
    |grp_fu_525_ce                                   |    9|          2|    1|          2|
    |grp_fu_525_p0                                   |   25|          5|   32|        160|
    |grp_fu_525_p1                                   |   25|          5|   32|        160|
    |grp_fu_535_ce                                   |    9|          2|    1|          2|
    |grp_fu_535_p0                                   |   14|          3|   32|         96|
    |grp_fu_535_p1                                   |   14|          3|   32|         96|
    |grp_fu_539_ce                                   |    9|          2|    1|          2|
    |grp_fu_539_p0                                   |   14|          3|   32|         96|
    |grp_fu_539_p1                                   |   14|          3|   32|         96|
    |grp_fu_543_ce                                   |    9|          2|    1|          2|
    |grp_fu_543_p0                                   |   14|          3|   32|         96|
    |grp_fu_543_p1                                   |   14|          3|   32|         96|
    |reg_552                                         |    9|          2|   32|         64|
    |reg_563                                         |    9|          2|   32|         64|
    |reg_584                                         |    9|          2|   32|         64|
    |success_index_0_lcssa_reg_392                   |    9|          2|   32|         64|
    |t_final_0_lcssa_reg_404                         |    9|          2|   32|         64|
    |t_finals_address0                               |   20|          4|    6|         24|
    |t_finals_ce0                                    |   20|          4|    1|          4|
    |t_finals_d0                                     |   14|          3|   32|         96|
    |t_finals_we0                                    |   14|          3|    1|          3|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                           | 2354|        479| 1763|       7268|
    +------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln135_1_reg_1168                                               |  31|   0|   32|          1|
    |add_ln135_2_reg_1173                                               |  31|   0|   32|          1|
    |add_ln135_3_reg_1208                                               |  31|   0|   32|          1|
    |add_ln135_reg_1163                                                 |  31|   0|   32|          1|
    |add_ln136_1_reg_1183                                               |  31|   0|   32|          1|
    |add_ln136_2_reg_1223                                               |  31|   0|   32|          1|
    |add_ln136_reg_1178                                                 |  31|   0|   32|          1|
    |add_ln137_1_reg_1233                                               |  31|   0|   32|          1|
    |add_ln137_reg_1188                                                 |  31|   0|   32|          1|
    |ap_CS_fsm                                                          |  95|   0|   95|          0|
    |bitcast_ln15_reg_1404                                              |  32|   0|   32|          0|
    |buff_1_load_1_reg_1344                                             |  32|   0|   32|          0|
    |buff_2_load_1_reg_1364                                             |  32|   0|   32|          0|
    |buff_4_load_1_reg_1333                                             |  32|   0|   32|          0|
    |buff_load_1_reg_1349                                               |  32|   0|   32|          0|
    |conv2_reg_1359                                                     |  32|   0|   32|          0|
    |dz_reg_1109                                                        |  32|   0|   32|          0|
    |gmem_addr_reg_1074                                                 |  64|   0|   64|          0|
    |grp_dma_master_test_Pipeline_1_fu_417_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dma_master_test_Pipeline_2_fu_422_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dma_master_test_Pipeline_5_fu_468_ap_start_reg                 |   1|   0|    1|          0|
    |grp_dma_master_test_Pipeline_VITIS_LOOP_120_2_fu_460_ap_start_reg  |   1|   0|    1|          0|
    |grp_dma_master_test_Pipeline_VITIS_LOOP_43_1_fu_434_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln43_reg_1142                                                 |   1|   0|    1|          0|
    |mul42_reg_1369                                                     |  32|   0|   32|          0|
    |mul43_reg_1374                                                     |  32|   0|   32|          0|
    |mul44_reg_1379                                                     |  32|   0|   32|          0|
    |mult_reg_1156                                                      |  31|   0|   32|          1|
    |num_quads_read_reg_1049                                            |  32|   0|   32|          0|
    |reg_552                                                            |  32|   0|   32|          0|
    |reg_563                                                            |  32|   0|   32|          0|
    |reg_573                                                            |  32|   0|   32|          0|
    |reg_584                                                            |  32|   0|   32|          0|
    |reg_596                                                            |  32|   0|   32|          0|
    |reg_606                                                            |  32|   0|   32|          0|
    |reg_618                                                            |  32|   0|   32|          0|
    |reg_627                                                            |  32|   0|   32|          0|
    |reg_635                                                            |  32|   0|   32|          0|
    |reg_642                                                            |  32|   0|   32|          0|
    |reg_649                                                            |  32|   0|   32|          0|
    |reg_656                                                            |  32|   0|   32|          0|
    |reg_667                                                            |  32|   0|   32|          0|
    |reg_680                                                            |  32|   0|   32|          0|
    |reg_693                                                            |  32|   0|   32|          0|
    |sub_ln15_reg_1399                                                  |  32|   0|   32|          0|
    |success_index_0_lcssa_reg_392                                      |  32|   0|   32|          0|
    |t_final_0_lcssa_reg_404                                            |  32|   0|   32|          0|
    |tmp37_reg_1384                                                     |  32|   0|   32|          0|
    |tmp38_reg_1389                                                     |  32|   0|   32|          0|
    |tmp39_reg_1394                                                     |  32|   0|   32|          0|
    |tmp_33_reg_1238                                                    |  30|   0|   30|          0|
    |tmp_34_reg_1243                                                    |  30|   0|   30|          0|
    |tmp_35_reg_1248                                                    |  30|   0|   30|          0|
    |tmp_36_reg_1298                                                    |  30|   0|   30|          0|
    |tmp_37_reg_1258                                                    |  30|   0|   30|          0|
    |tmp_38_reg_1263                                                    |  30|   0|   30|          0|
    |tmp_39_reg_1313                                                    |  30|   0|   30|          0|
    |tmp_40_reg_1273                                                    |  30|   0|   30|          0|
    |tmp_41_reg_1323                                                    |  30|   0|   30|          0|
    |tmp_reg_1152                                                       |   1|   0|    1|          0|
    |trunc_ln43_reg_1146                                                |  31|   0|   31|          0|
    |trunc_ln_reg_1067                                                  |  62|   0|   62|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |1863|   0| 1873|         10|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|          control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|          control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|          control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|          control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|          control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|          control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|          control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dma_master_test|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  dma_master_test|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  dma_master_test|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|             gmem|       pointer|
+-----------------------+-----+-----+------------+-----------------+--------------+

