Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Mar  7 17:34:04 2022
| Host         : DESKTOP-MDDE28I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file leddec_timing_summary_routed.rpt -pb leddec_timing_summary_routed.pb -rpx leddec_timing_summary_routed.rpx -warn_on_violation
| Design       : leddec
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   15          inf        0.000                      0                   15           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dig[2]
                            (input port)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.884ns  (logic 5.142ns (47.250%)  route 5.741ns (52.750%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  dig[2] (IN)
                         net (fo=0)                   0.000     0.000    dig[2]
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  dig_IBUF[2]_inst/O
                         net (fo=8, routed)           1.806     3.301    dig_IBUF[2]
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.124     3.425 r  anode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.935     7.359    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.524    10.884 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.884    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.465ns  (logic 5.383ns (51.444%)  route 5.081ns (48.556%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  data[0] (IN)
                         net (fo=0)                   0.000     0.000    data[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  data_IBUF[0]_inst/O
                         net (fo=7, routed)           2.003     3.493    data_IBUF[0]
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.154     3.647 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.079     6.726    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.739    10.465 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.465    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig[1]
                            (input port)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.318ns  (logic 5.385ns (52.193%)  route 4.933ns (47.807%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  dig[1] (IN)
                         net (fo=0)                   0.000     0.000    dig[1]
    U11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  dig_IBUF[1]_inst/O
                         net (fo=8, routed)           1.833     3.313    dig_IBUF[1]
    SLICE_X0Y21          LUT3 (Prop_lut3_I0_O)        0.152     3.465 r  anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.099     6.564    anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    10.318 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.318    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig[1]
                            (input port)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.131ns  (logic 5.380ns (53.104%)  route 4.751ns (46.896%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  dig[1] (IN)
                         net (fo=0)                   0.000     0.000    dig[1]
    U11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  dig_IBUF[1]_inst/O
                         net (fo=8, routed)           1.841     3.320    dig_IBUF[1]
    SLICE_X0Y21          LUT3 (Prop_lut3_I0_O)        0.152     3.472 r  anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.910     6.382    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.749    10.131 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.131    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.014ns  (logic 5.132ns (51.248%)  route 4.882ns (48.752%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  data_IBUF[3]_inst/O
                         net (fo=7, routed)           1.954     3.422    data_IBUF[3]
    SLICE_X0Y37          LUT4 (Prop_lut4_I0_O)        0.124     3.546 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.929     6.475    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.539    10.014 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.014    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[0]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.852ns  (logic 5.386ns (54.674%)  route 4.465ns (45.326%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  data[0] (IN)
                         net (fo=0)                   0.000     0.000    data[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  data_IBUF[0]_inst/O
                         net (fo=7, routed)           1.797     3.288    data_IBUF[0]
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.152     3.440 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.668     6.108    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.744     9.852 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.852    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.606ns  (logic 5.151ns (53.625%)  route 4.455ns (46.375%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  data[0] (IN)
                         net (fo=0)                   0.000     0.000    data[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  data_IBUF[0]_inst/O
                         net (fo=7, routed)           1.794     3.285    data_IBUF[0]
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.124     3.409 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.661     6.070    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.536     9.606 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.606    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig[1]
                            (input port)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.583ns  (logic 5.159ns (53.828%)  route 4.425ns (46.172%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  dig[1] (IN)
                         net (fo=0)                   0.000     0.000    dig[1]
    U11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  dig_IBUF[1]_inst/O
                         net (fo=8, routed)           1.841     3.320    dig_IBUF[1]
    SLICE_X0Y21          LUT3 (Prop_lut3_I0_O)        0.124     3.444 r  anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.584     6.028    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.555     9.583 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.583    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig[2]
                            (input port)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.326ns  (logic 5.386ns (57.750%)  route 3.940ns (42.250%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  dig[2] (IN)
                         net (fo=0)                   0.000     0.000    dig[2]
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 f  dig_IBUF[2]_inst/O
                         net (fo=8, routed)           1.806     3.301    dig_IBUF[2]
    SLICE_X0Y21          LUT3 (Prop_lut3_I0_O)        0.149     3.450 r  anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.134     5.584    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.743     9.326 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.326    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig[1]
                            (input port)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 5.149ns (55.456%)  route 4.136ns (44.544%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  dig[1] (IN)
                         net (fo=0)                   0.000     0.000    dig[1]
    U11                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  dig_IBUF[1]_inst/O
                         net (fo=8, routed)           1.833     3.313    dig_IBUF[1]
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.124     3.437 r  anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.303     5.739    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546     9.285 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.285    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.587ns (68.360%)  route 0.735ns (31.640%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  data_IBUF[2]_inst/O
                         net (fo=7, routed)           0.373     0.611    data_IBUF[2]
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.048     0.659 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.362     1.021    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.301     2.322 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.322    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.502ns (61.896%)  route 0.925ns (38.104%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  data_IBUF[2]_inst/O
                         net (fo=7, routed)           0.374     0.612    data_IBUF[2]
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.045     0.657 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.551     1.207    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.219     2.426 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.426    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.507ns  (logic 1.490ns (59.419%)  route 1.017ns (40.581%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  data_IBUF[2]_inst/O
                         net (fo=7, routed)           0.502     0.740    data_IBUF[2]
    SLICE_X0Y37          LUT4 (Prop_lut4_I3_O)        0.045     0.785 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.516     1.300    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.207     2.507 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.507    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig[1]
                            (input port)
  Destination:            anode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.593ns (62.283%)  route 0.965ns (37.717%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  dig[1] (IN)
                         net (fo=0)                   0.000     0.000    dig[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  dig_IBUF[1]_inst/O
                         net (fo=8, routed)           0.642     0.889    dig_IBUF[1]
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.043     0.932 r  anode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.323     1.255    anode_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.303     2.558 r  anode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.558    anode[5]
    T14                                                               r  anode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.520ns (57.357%)  route 1.130ns (42.643%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  data_IBUF[2]_inst/O
                         net (fo=7, routed)           0.373     0.611    data_IBUF[2]
    SLICE_X0Y37          LUT4 (Prop_lut4_I1_O)        0.045     0.656 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.758     1.413    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.237     2.651 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.651    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig[1]
                            (input port)
  Destination:            anode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.696ns  (logic 1.528ns (56.669%)  route 1.168ns (43.331%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  dig[1] (IN)
                         net (fo=0)                   0.000     0.000    dig[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  dig_IBUF[1]_inst/O
                         net (fo=8, routed)           0.642     0.889    dig_IBUF[1]
    SLICE_X0Y21          LUT3 (Prop_lut3_I0_O)        0.045     0.934 r  anode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.526     1.460    anode_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.236     2.696 r  anode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.696    anode[4]
    P14                                                               r  anode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[2]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.724ns  (logic 1.590ns (58.393%)  route 1.133ns (41.607%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  data[2] (IN)
                         net (fo=0)                   0.000     0.000    data[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  data_IBUF[2]_inst/O
                         net (fo=7, routed)           0.374     0.612    data_IBUF[2]
    SLICE_X0Y37          LUT4 (Prop_lut4_I1_O)        0.049     0.661 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.759     1.420    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.303     2.724 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.724    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig[0]
                            (input port)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.743ns  (logic 1.569ns (57.192%)  route 1.174ns (42.808%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  dig[0] (IN)
                         net (fo=0)                   0.000     0.000    dig[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  dig_IBUF[0]_inst/O
                         net (fo=8, routed)           0.574     0.851    dig_IBUF[0]
    SLICE_X0Y21          LUT3 (Prop_lut3_I1_O)        0.045     0.896 r  anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.600     1.496    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     2.743 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.743    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig[1]
                            (input port)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.770ns  (logic 1.592ns (57.490%)  route 1.178ns (42.510%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 f  dig[1] (IN)
                         net (fo=0)                   0.000     0.000    dig[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  dig_IBUF[1]_inst/O
                         net (fo=8, routed)           0.634     0.882    dig_IBUF[1]
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.043     0.925 r  anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.543     1.468    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.302     2.770 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.770    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig[0]
                            (input port)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.816ns  (logic 1.578ns (56.027%)  route 1.238ns (43.973%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  dig[0] (IN)
                         net (fo=0)                   0.000     0.000    dig[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.277     0.277 f  dig_IBUF[0]_inst/O
                         net (fo=8, routed)           0.513     0.790    dig_IBUF[0]
    SLICE_X0Y21          LUT3 (Prop_lut3_I2_O)        0.045     0.835 r  anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.725     1.560    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     2.816 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.816    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------





