$date
  Sun Nov 07 01:13:05 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module andgate $end
$var reg 1 ! input1 $end
$var reg 1 " input2 $end
$var reg 1 # input3 $end
$var reg 1 $ and_result $end
$var reg 1 % and_gate $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
U$
U%
