INFO-FLOW: Workspace /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1 opened at Fri Dec 13 13:10:51 CST 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/zedongpeng/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 1.53 sec.
Execute       source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.62 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.03 seconds; current allocated memory: 751.312 MB.
INFO: [HLS 200-10] Analyzing design file 'Accel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Accel.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang Accel.cpp -foptimization-record-file=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp -hls-platform-db-name=/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.cpp.clang.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.cpp.clang.err.log 
Command         ap_eval done; 0.18 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute         set_directive_top top -name=top 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp -hls-platform-db-name=/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/clang.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 1.09 sec.
WARNING: [HLS 207-5529] 'factor' in '#pragma HLS array_reshape' is ignored (./xf_video_mem.hpp:795:47)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp std=gnu++14 -target fpga  -directive=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/.systemc_flag -fix-errors /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.02 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp std=gnu++14 -target fpga  -directive=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/all.directive.json -fix-errors /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.4 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 2.35 sec.
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.66 sec.
Execute         ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.99 sec.
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.bc -hls-platform-db-name=/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp.clang.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.pp.0.cpp.clang.err.log 
Command         ap_eval done; 1.24 sec.
WARNING: [HLS 207-5292] unused parameter 'src' (./xf_structs.hpp:527:30)
WARNING: [HLS 207-5292] unused parameter '_data' (./xf_structs.hpp:538:30)
WARNING: [HLS 207-5292] unused parameter 'index' (./xf_structs.hpp:551:14)
WARNING: [HLS 207-5292] unused parameter 'index' (./xf_structs.hpp:562:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (./xf_structs.hpp:1061:41)
WARNING: [HLS 207-5292] unused parameter 'index' (./xf_structs.hpp:1251:102)
WARNING: [HLS 207-5292] unused parameter 'index' (./xf_structs.hpp:1566:34)
WARNING: [HLS 207-1017] unknown pragma ignored (./Accel.h:95:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./Accel.h:96:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./Accel.h:97:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./Accel.h:98:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./Accel.h:99:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./Accel.h:100:9)
WARNING: [HLS 207-1017] unknown pragma ignored (./Accel.h:101:9)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (Accel.cpp:203:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (Accel.cpp:228:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (Accel.cpp:597:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (Accel.cpp:727:21)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (Accel.cpp:729:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (Accel.cpp:730:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (Accel.cpp:731:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (Accel.cpp:783:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (Accel.cpp:800:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (Accel.cpp:801:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.69 seconds. CPU system time: 0.85 seconds. Elapsed time: 10.55 seconds; current allocated memory: 758.789 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.0.bc -args  "/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.g.bc"  
Execute           ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/Accel.g.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.0.bc > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         run_link_or_opt -opt -out /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.1.lower.bc > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.2.m1.bc > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.14 sec.
Execute         run_link_or_opt -opt -out /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.88 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.89 sec.
Execute         run_link_or_opt -out /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.4.m2.bc > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         run_link_or_opt -opt -out /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
Execute           ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.18 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.18 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 2.63 sec.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_373_13' (Accel.cpp:373:24) in function 'bin_conv' completely with a factor of 64 (Accel.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_385_15' (Accel.cpp:385:24) in function 'bin_conv' completely with a factor of 64 (Accel.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_241_3' (Accel.cpp:241:23) in function 'bin_conv' completely with a factor of 64 (Accel.cpp:194:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_231_1' (Accel.cpp:231:21) in function 'bin_conv' completely with a factor of 8 (Accel.cpp:194:0)
INFO: [HLS 214-178] Inlining function 'void load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<64> const*, ap_uint<16>)' into 'fp_conv(ap_int<64> (*) [2341], ap_int<64>*, ap_int<64> (*) [2][1024], ap_uint<1>, ap_uint<1>, ap_uint<16>, ap_uint<16>, unsigned int)' (Accel.cpp:467:0)
INFO: [HLS 214-178] Inlining function 'conv3x3b(ap_int<2> const (*) [3][10], ap_int<1> const (*) [3], ap_uint<4>, ap_uint<10>)' into 'conv_word(ap_int<2> const (*) [3][10], ap_int<1> const (*) [3], ap_int<5>*)' (Accel.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'conv_word(ap_int<2> const (*) [3][10], ap_int<1> const (*) [3], ap_int<5>*)' into 'process_word(ap_int<2> const (*) [10], ap_int<2> const (*) [10], bool const*, bool const*, ap_int<2> (*) [3][10], ap_int<1> const (*) [3], ap_int<5>*, ap_uint<3>, ap_uint<6>, ap_uint<10>)' (Accel.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'encode_bit(ap_int<1> const&)' into 'bin_conv(ap_int<64> (*) [2341], ap_int<16>, ap_int<64> (*) [2][1024], ap_uint<1>, ap_uint<1>, unsigned int, ap_uint<16>, ap_uint<1>, ap_uint<2>, ap_uint<2>)' (Accel.cpp:194:0)
INFO: [HLS 214-178] Inlining function 'void load_kh<ap_int<16> >(ap_int<16>&, ap_int<64> const*, ap_uint<16>)' into 'top(ap_int<64>*, ap_int<64>*, ap_int<64>*, ap_int<64>*, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<3>, ap_uint<1>, ap_uint<2>, ap_uint<2>)' (Accel.cpp:714:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.65 seconds. CPU system time: 0.76 seconds. Elapsed time: 6.4 seconds; current allocated memory: 759.055 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.055 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.0.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 785.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.1.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.22 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.2.prechk.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 821.613 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.g.1.bc to /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.o.1.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_113_1' (Accel.cpp:113) in function 'process_word' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_2' (Accel.cpp:83) in function 'process_word' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_142_4' (Accel.cpp:142) in function 'process_word' automatically.
INFO: [XFORM 203-510] Pipelining loop 'PROLOG_COLS' (Accel.cpp:487) in function 'fp_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_LOAD_WTS' in function 'fp_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_CONV_COLS' (Accel.cpp:516) in function 'fp_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_OUTPUT' in function 'fp_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_DENSE_I' (Accel.cpp:614) in function 'bin_dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_CONVOLVER_LOAD' (Accel.cpp:316) in function 'bin_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_340_10' (Accel.cpp:340) in function 'bin_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_348_11' (Accel.cpp:348) in function 'bin_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_WT_WORDS' (Accel.cpp:277) in function 'bin_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_LOAD_WTS' (Accel.cpp:299) in function 'bin_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_ACC_PHASES_I' (Accel.cpp:381) in function 'bin_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_BATCH_NORM' (Accel.cpp:402) in function 'bin_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_DMEM_I' (Accel.cpp:752) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_WT_I' (Accel.cpp:773) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_KH_I' (Accel.cpp:779) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'LOOP_DMEM_O' (Accel.cpp:752) in function 'top' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_CONV_COLS' (Accel.cpp:516) in function 'fp_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_DENSE_I' (Accel.cpp:614) in function 'bin_dense' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_LOAD_WTS' (Accel.cpp:299) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_CONVOLVER_LOAD' (Accel.cpp:316) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_348_11' (Accel.cpp:348) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_ACC_PHASES_I' (Accel.cpp:381) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_BATCH_NORM' (Accel.cpp:402) in function 'bin_conv' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_113_1' (Accel.cpp:113) in function 'process_word' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_83_2' (Accel.cpp:83) in function 'process_word' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_142_4' (Accel.cpp:142) in function 'process_word' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_522_2' (Accel.cpp:527) in function 'fp_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_531_3' (Accel.cpp:531) in function 'fp_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_532_4' in function 'fp_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_537_5' (Accel.cpp:537) in function 'fp_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_557_7' (Accel.cpp:556) in function 'fp_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_558_8' (Accel.cpp:556) in function 'fp_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_559_9' (Accel.cpp:556) in function 'fp_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_621_1' (Accel.cpp:621) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_641_2' (Accel.cpp:614) in function 'bin_dense' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_300_4' (Accel.cpp:300) in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_301_5' in function 'bin_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_318_6' (Accel.cpp:318) in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_319_7' in function 'bin_conv' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_352_12' (Accel.cpp:351) in function 'bin_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_381_14' (Accel.cpp:381) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_411_16' (Accel.cpp:406) in function 'bin_conv' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_421_17' in function 'bin_conv' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_426_18' in function 'bin_conv' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_117_2' (Accel.cpp:117) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_124_3' (Accel.cpp:124) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_1' (Accel.cpp:63) in function 'process_word' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_2' in function 'process_word' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_148_5' (Accel.cpp:148) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_155_6' (Accel.cpp:155) in function 'process_word' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_164_7' (Accel.cpp:164) in function 'process_word' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'win.V' (Accel.cpp:472) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'lbuf.V' (Accel.cpp:473) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'win.V.0' (Accel.cpp:472) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'win.V.1' (Accel.cpp:472) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'win.V.2' (Accel.cpp:472) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'win.V.0.0' (Accel.cpp:472) automatically.
INFO: [XFORM 203-102] Partitioning array 'win.V.0.1' (Accel.cpp:472) automatically.
INFO: [XFORM 203-102] Partitioning array 'win.V.0.2' (Accel.cpp:472) automatically.
INFO: [XFORM 203-102] Partitioning array 'win.V.1.0' (Accel.cpp:472) automatically.
INFO: [XFORM 203-102] Partitioning array 'win.V.1.1' (Accel.cpp:472) automatically.
INFO: [XFORM 203-102] Partitioning array 'win.V.1.2' (Accel.cpp:472) automatically.
INFO: [XFORM 203-102] Partitioning array 'win.V.2.0' (Accel.cpp:472) automatically.
INFO: [XFORM 203-102] Partitioning array 'win.V.2.1' (Accel.cpp:472) automatically.
INFO: [XFORM 203-102] Partitioning array 'win.V.2.2' (Accel.cpp:472) automatically.
INFO: [XFORM 203-102] Partitioning array 'fixed_temp.V' (Accel.cpp:211) automatically.
INFO: [XFORM 203-102] Partitioning array 'sum_m.V' (Accel.cpp:600) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'wtbuf.V' (Accel.cpp:475) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'wt_word_buffer.V' (Accel.cpp:269) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'wtbuf.V' (Accel.cpp:475) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wt_word_buffer.V' (Accel.cpp:269) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params_m.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'line_buffer' in dimension 3 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V' (Accel.cpp:209) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.0' (Accel.cpp:209) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.1' (Accel.cpp:209) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_params.V.2' (Accel.cpp:209) in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params.V[0][0]' (Accel.cpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params.V[0][1]' (Accel.cpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params.V[0][2]' (Accel.cpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params.V[1][0]' (Accel.cpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params.V[1][1]' (Accel.cpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params.V[1][2]' (Accel.cpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params.V[2][0]' (Accel.cpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params.V[2][1]' (Accel.cpp:209) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_params.V[2][2]' (Accel.cpp:209) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_params.V[0][0]' (Accel.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params.V[0][1]' (Accel.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params.V[0][2]' (Accel.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params.V[1][0]' (Accel.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params.V[1][1]' (Accel.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params.V[1][2]' (Accel.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params.V[2][0]' (Accel.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params.V[2][1]' (Accel.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params.V[2][2]' (Accel.cpp:209) in dimension 1 completely.
Command           transform done; 0.84 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.o.1.tmp.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Accel.cpp:752:11) to (Accel.cpp:843:16) in function 'top'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Accel.cpp:121:55) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Accel.cpp:125:9) to (Accel.cpp:128:65) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (Accel.cpp:152:45) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Accel.cpp:152:43) to (Accel.cpp:142:21) in function 'process_word'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Accel.cpp:156:9) to (Accel.cpp:159:56) in function 'process_word'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Accel.cpp:516:14) to (Accel.cpp:546:15) in function 'fp_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Accel.cpp:647:9) to (Accel.cpp:608:3) in function 'bin_dense'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Accel.cpp:361:11) to (Accel.cpp:266:5) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'process_word' (Accel.cpp:65:45)...8 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'fp_conv' (Accel.cpp:80:23)...26 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (Accel.cpp:602:3)...6 expression(s) balanced.
Command           transform done; 0.37 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 881.094 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.o.2.bc -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_1' (Accel.cpp:82:36) in function 'process_word'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_RESET_LINEBUFFERS' (Accel.cpp:486:18) in function 'fp_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_CONV_ROWS' (Accel.cpp:513:34) in function 'fp_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_FP_CONV_O' (Accel.cpp:482:16) in function 'fp_conv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_DENSE_O' (Accel.cpp:602:13) in function 'bin_dense' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_339_9' (Accel.cpp:339:40) in function 'bin_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_338_8' (Accel.cpp:338:38) in function 'bin_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_WORDS_IN_PHASE' (Accel.cpp:258:16) in function 'bin_conv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_PHASES' (Accel.cpp:258:16) in function 'bin_conv' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [HLS 200-960] Cannot flatten loop 'LOOP_ACC_PHASES' (Accel.cpp:372:19) in function 'bin_conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'dmem.V' (Accel.cpp:758:69)
INFO: [HLS 200-472] Inferring partial write operation for 'dmem.V' (Accel.cpp:761:53)
INFO: [HLS 200-472] Inferring partial write operation for 'dmem.V' (Accel.cpp:763:49)
INFO: [HLS 200-472] Inferring partial write operation for 'wt_mem.V' (Accel.cpp:774:40)
INFO: [HLS 200-472] Inferring partial write operation for 'kh_mem.V' (Accel.cpp:780:15)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_m.2' (Accel.cpp:118:46)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_m.2' (Accel.cpp:120:44)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_m.2' (Accel.cpp:125:46)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_m.2' (Accel.cpp:127:44)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_m.2' (Accel.cpp:121:53)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buffer_m' (Accel.cpp:84:45)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_m.0' (Accel.cpp:149:36)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_m.0' (Accel.cpp:151:34)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_m.0' (Accel.cpp:156:36)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_m.0' (Accel.cpp:158:34)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_m.0' (Accel.cpp:152:43)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_m.1' (Accel.cpp:165:34)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_m.1' (Accel.cpp:168:32)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer_m.1' (Accel.cpp:169:41)
INFO: [HLS 200-472] Inferring partial write operation for 'lbuf.V[0]' (Accel.cpp:490:28)
INFO: [HLS 200-472] Inferring partial write operation for 'lbuf.V[1]' (Accel.cpp:492:27)
INFO: [HLS 200-472] Inferring partial write operation for 'lbuf.V[0]' (Accel.cpp:548:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lbuf.V[1]' (Accel.cpp:550:29)
INFO: [HLS 200-472] Inferring partial write operation for 'outwords.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'dmem.V' (Accel.cpp:580:54)
INFO: [HLS 200-472] Inferring partial write operation for 'dmem.V' (Accel.cpp:686:57)
INFO: [HLS 200-472] Inferring partial write operation for 'dmem.V' (Accel.cpp:694:25)
INFO: [HLS 200-472] Inferring partial write operation for 'lb' (Accel.cpp:234:14)
INFO: [HLS 200-472] Inferring partial write operation for 'rb' (Accel.cpp:235:14)
INFO: [HLS 200-472] Inferring partial write operation for 'fixed_buffer.V' (Accel.cpp:243:21)
INFO: [HLS 200-472] Inferring partial write operation for 'word_buffer.V' (Accel.cpp:320:42)
INFO: [HLS 200-472] Inferring partial write operation for 'word_buffer.V' (Accel.cpp:322:38)
INFO: [HLS 200-472] Inferring partial write operation for 'word_buffer.V' (Accel.cpp:324:47)
INFO: [HLS 200-472] Inferring partial write operation for 'old_word_buffer.V' (Accel.cpp:341:42)
INFO: [HLS 200-472] Inferring partial write operation for 'fixed_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'fixed_buffer.V' (Accel.cpp:387:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dmem.V' (Accel.cpp:451:46)
Command           transform done; 2.89 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.81 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.9 seconds; current allocated memory: 1.108 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.7 sec.
Command       elaborate done; 21.65 sec.
Execute       ap_eval exec zip -j /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute         ap_set_top_model top 
Execute         get_model_list top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top 
Execute         preproc_iomode -model top_Pipeline_LOOP_DMEM_O 
Execute         preproc_iomode -model bin_dense 
Execute         preproc_iomode -model bin_dense_Pipeline_LOOP_DENSE_I 
Execute         preproc_iomode -model fp_conv 
Execute         preproc_iomode -model fp_conv_Pipeline_LOOP_OUTPUT 
Execute         preproc_iomode -model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS 
Execute         preproc_iomode -model fp_conv_Pipeline_LOOP_LOAD_WTS 
Execute         preproc_iomode -model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS 
Execute         preproc_iomode -model bin_conv 
Execute         preproc_iomode -model bin_conv_Pipeline_LOOP_BATCH_NORM 
Execute         preproc_iomode -model bin_conv_Pipeline_LOOP_ACC_PHASES_I 
Execute         preproc_iomode -model bin_conv_Pipeline_VITIS_LOOP_348_11 
Execute         preproc_iomode -model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 
Execute         preproc_iomode -model process_word 
Execute         preproc_iomode -model process_word_Pipeline_VITIS_LOOP_142_4 
Execute         preproc_iomode -model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 
Execute         preproc_iomode -model process_word_Pipeline_VITIS_LOOP_113_1 
Execute         preproc_iomode -model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD 
Execute         preproc_iomode -model bin_conv_Pipeline_LOOP_LOAD_WTS 
Execute         preproc_iomode -model bin_conv_Pipeline_LOOP_WT_WORDS 
Execute         preproc_iomode -model top_Pipeline_LOOP_KH_I 
Execute         preproc_iomode -model top_Pipeline_LOOP_WT_I 
Execute         preproc_iomode -model top_Pipeline_LOOP_DMEM_I 
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_Pipeline_LOOP_DMEM_I top_Pipeline_LOOP_WT_I top_Pipeline_LOOP_KH_I bin_conv_Pipeline_LOOP_WT_WORDS bin_conv_Pipeline_LOOP_LOAD_WTS bin_conv_Pipeline_LOOP_CONVOLVER_LOAD process_word_Pipeline_VITIS_LOOP_113_1 process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 process_word_Pipeline_VITIS_LOOP_142_4 process_word bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 bin_conv_Pipeline_VITIS_LOOP_348_11 bin_conv_Pipeline_LOOP_ACC_PHASES_I bin_conv_Pipeline_LOOP_BATCH_NORM bin_conv fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS fp_conv_Pipeline_LOOP_LOAD_WTS fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS fp_conv_Pipeline_LOOP_OUTPUT fp_conv bin_dense_Pipeline_LOOP_DENSE_I bin_dense top_Pipeline_LOOP_DMEM_O top
INFO-FLOW: Configuring Module : top_Pipeline_LOOP_DMEM_I ...
Execute         set_default_model top_Pipeline_LOOP_DMEM_I 
Execute         apply_spec_resource_limit top_Pipeline_LOOP_DMEM_I 
INFO-FLOW: Configuring Module : top_Pipeline_LOOP_WT_I ...
Execute         set_default_model top_Pipeline_LOOP_WT_I 
Execute         apply_spec_resource_limit top_Pipeline_LOOP_WT_I 
INFO-FLOW: Configuring Module : top_Pipeline_LOOP_KH_I ...
Execute         set_default_model top_Pipeline_LOOP_KH_I 
Execute         apply_spec_resource_limit top_Pipeline_LOOP_KH_I 
INFO-FLOW: Configuring Module : bin_conv_Pipeline_LOOP_WT_WORDS ...
Execute         set_default_model bin_conv_Pipeline_LOOP_WT_WORDS 
Execute         apply_spec_resource_limit bin_conv_Pipeline_LOOP_WT_WORDS 
INFO-FLOW: Configuring Module : bin_conv_Pipeline_LOOP_LOAD_WTS ...
Execute         set_default_model bin_conv_Pipeline_LOOP_LOAD_WTS 
Execute         apply_spec_resource_limit bin_conv_Pipeline_LOOP_LOAD_WTS 
INFO-FLOW: Configuring Module : bin_conv_Pipeline_LOOP_CONVOLVER_LOAD ...
Execute         set_default_model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD 
Execute         apply_spec_resource_limit bin_conv_Pipeline_LOOP_CONVOLVER_LOAD 
INFO-FLOW: Configuring Module : process_word_Pipeline_VITIS_LOOP_113_1 ...
Execute         set_default_model process_word_Pipeline_VITIS_LOOP_113_1 
Execute         apply_spec_resource_limit process_word_Pipeline_VITIS_LOOP_113_1 
INFO-FLOW: Configuring Module : process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 ...
Execute         set_default_model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 
Execute         apply_spec_resource_limit process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 
INFO-FLOW: Configuring Module : process_word_Pipeline_VITIS_LOOP_142_4 ...
Execute         set_default_model process_word_Pipeline_VITIS_LOOP_142_4 
Execute         apply_spec_resource_limit process_word_Pipeline_VITIS_LOOP_142_4 
INFO-FLOW: Configuring Module : process_word ...
Execute         set_default_model process_word 
Execute         apply_spec_resource_limit process_word 
INFO-FLOW: Configuring Module : bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 ...
Execute         set_default_model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 
Execute         apply_spec_resource_limit bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 
INFO-FLOW: Configuring Module : bin_conv_Pipeline_VITIS_LOOP_348_11 ...
Execute         set_default_model bin_conv_Pipeline_VITIS_LOOP_348_11 
Execute         apply_spec_resource_limit bin_conv_Pipeline_VITIS_LOOP_348_11 
INFO-FLOW: Configuring Module : bin_conv_Pipeline_LOOP_ACC_PHASES_I ...
Execute         set_default_model bin_conv_Pipeline_LOOP_ACC_PHASES_I 
Execute         apply_spec_resource_limit bin_conv_Pipeline_LOOP_ACC_PHASES_I 
INFO-FLOW: Configuring Module : bin_conv_Pipeline_LOOP_BATCH_NORM ...
Execute         set_default_model bin_conv_Pipeline_LOOP_BATCH_NORM 
Execute         apply_spec_resource_limit bin_conv_Pipeline_LOOP_BATCH_NORM 
INFO-FLOW: Configuring Module : bin_conv ...
Execute         set_default_model bin_conv 
Execute         apply_spec_resource_limit bin_conv 
INFO-FLOW: Configuring Module : fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS ...
Execute         set_default_model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS 
Execute         apply_spec_resource_limit fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS 
INFO-FLOW: Configuring Module : fp_conv_Pipeline_LOOP_LOAD_WTS ...
Execute         set_default_model fp_conv_Pipeline_LOOP_LOAD_WTS 
Execute         apply_spec_resource_limit fp_conv_Pipeline_LOOP_LOAD_WTS 
INFO-FLOW: Configuring Module : fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS ...
Execute         set_default_model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS 
Execute         apply_spec_resource_limit fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS 
INFO-FLOW: Configuring Module : fp_conv_Pipeline_LOOP_OUTPUT ...
Execute         set_default_model fp_conv_Pipeline_LOOP_OUTPUT 
Execute         apply_spec_resource_limit fp_conv_Pipeline_LOOP_OUTPUT 
INFO-FLOW: Configuring Module : fp_conv ...
Execute         set_default_model fp_conv 
Execute         apply_spec_resource_limit fp_conv 
INFO-FLOW: Configuring Module : bin_dense_Pipeline_LOOP_DENSE_I ...
Execute         set_default_model bin_dense_Pipeline_LOOP_DENSE_I 
Execute         apply_spec_resource_limit bin_dense_Pipeline_LOOP_DENSE_I 
INFO-FLOW: Configuring Module : bin_dense ...
Execute         set_default_model bin_dense 
Execute         apply_spec_resource_limit bin_dense 
INFO-FLOW: Configuring Module : top_Pipeline_LOOP_DMEM_O ...
Execute         set_default_model top_Pipeline_LOOP_DMEM_O 
Execute         apply_spec_resource_limit top_Pipeline_LOOP_DMEM_O 
INFO-FLOW: Configuring Module : top ...
Execute         set_default_model top 
Execute         apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: top_Pipeline_LOOP_DMEM_I top_Pipeline_LOOP_WT_I top_Pipeline_LOOP_KH_I bin_conv_Pipeline_LOOP_WT_WORDS bin_conv_Pipeline_LOOP_LOAD_WTS bin_conv_Pipeline_LOOP_CONVOLVER_LOAD process_word_Pipeline_VITIS_LOOP_113_1 process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 process_word_Pipeline_VITIS_LOOP_142_4 process_word bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 bin_conv_Pipeline_VITIS_LOOP_348_11 bin_conv_Pipeline_LOOP_ACC_PHASES_I bin_conv_Pipeline_LOOP_BATCH_NORM bin_conv fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS fp_conv_Pipeline_LOOP_LOAD_WTS fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS fp_conv_Pipeline_LOOP_OUTPUT fp_conv bin_dense_Pipeline_LOOP_DENSE_I bin_dense top_Pipeline_LOOP_DMEM_O top
INFO-FLOW: Preprocessing Module: top_Pipeline_LOOP_DMEM_I ...
Execute         set_default_model top_Pipeline_LOOP_DMEM_I 
Execute         cdfg_preprocess -model top_Pipeline_LOOP_DMEM_I 
Execute         rtl_gen_preprocess top_Pipeline_LOOP_DMEM_I 
INFO-FLOW: Preprocessing Module: top_Pipeline_LOOP_WT_I ...
Execute         set_default_model top_Pipeline_LOOP_WT_I 
Execute         cdfg_preprocess -model top_Pipeline_LOOP_WT_I 
Execute         rtl_gen_preprocess top_Pipeline_LOOP_WT_I 
INFO-FLOW: Preprocessing Module: top_Pipeline_LOOP_KH_I ...
Execute         set_default_model top_Pipeline_LOOP_KH_I 
Execute         cdfg_preprocess -model top_Pipeline_LOOP_KH_I 
Execute         rtl_gen_preprocess top_Pipeline_LOOP_KH_I 
INFO-FLOW: Preprocessing Module: bin_conv_Pipeline_LOOP_WT_WORDS ...
Execute         set_default_model bin_conv_Pipeline_LOOP_WT_WORDS 
Execute         cdfg_preprocess -model bin_conv_Pipeline_LOOP_WT_WORDS 
Execute         rtl_gen_preprocess bin_conv_Pipeline_LOOP_WT_WORDS 
INFO-FLOW: Preprocessing Module: bin_conv_Pipeline_LOOP_LOAD_WTS ...
Execute         set_default_model bin_conv_Pipeline_LOOP_LOAD_WTS 
Execute         cdfg_preprocess -model bin_conv_Pipeline_LOOP_LOAD_WTS 
Execute         rtl_gen_preprocess bin_conv_Pipeline_LOOP_LOAD_WTS 
INFO-FLOW: Preprocessing Module: bin_conv_Pipeline_LOOP_CONVOLVER_LOAD ...
Execute         set_default_model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD 
Execute         cdfg_preprocess -model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD 
Execute         rtl_gen_preprocess bin_conv_Pipeline_LOOP_CONVOLVER_LOAD 
INFO-FLOW: Preprocessing Module: process_word_Pipeline_VITIS_LOOP_113_1 ...
Execute         set_default_model process_word_Pipeline_VITIS_LOOP_113_1 
Execute         cdfg_preprocess -model process_word_Pipeline_VITIS_LOOP_113_1 
Execute         rtl_gen_preprocess process_word_Pipeline_VITIS_LOOP_113_1 
INFO-FLOW: Preprocessing Module: process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 ...
Execute         set_default_model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 
Execute         cdfg_preprocess -model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 
Execute         rtl_gen_preprocess process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 
INFO-FLOW: Preprocessing Module: process_word_Pipeline_VITIS_LOOP_142_4 ...
Execute         set_default_model process_word_Pipeline_VITIS_LOOP_142_4 
Execute         cdfg_preprocess -model process_word_Pipeline_VITIS_LOOP_142_4 
Execute         rtl_gen_preprocess process_word_Pipeline_VITIS_LOOP_142_4 
INFO-FLOW: Preprocessing Module: process_word ...
Execute         set_default_model process_word 
Execute         cdfg_preprocess -model process_word 
Execute         rtl_gen_preprocess process_word 
INFO-FLOW: Preprocessing Module: bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 ...
Execute         set_default_model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 
Execute         cdfg_preprocess -model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 
Execute         rtl_gen_preprocess bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 
INFO-FLOW: Preprocessing Module: bin_conv_Pipeline_VITIS_LOOP_348_11 ...
Execute         set_default_model bin_conv_Pipeline_VITIS_LOOP_348_11 
Execute         cdfg_preprocess -model bin_conv_Pipeline_VITIS_LOOP_348_11 
Execute         rtl_gen_preprocess bin_conv_Pipeline_VITIS_LOOP_348_11 
INFO-FLOW: Preprocessing Module: bin_conv_Pipeline_LOOP_ACC_PHASES_I ...
Execute         set_default_model bin_conv_Pipeline_LOOP_ACC_PHASES_I 
Execute         cdfg_preprocess -model bin_conv_Pipeline_LOOP_ACC_PHASES_I 
Execute         rtl_gen_preprocess bin_conv_Pipeline_LOOP_ACC_PHASES_I 
INFO-FLOW: Preprocessing Module: bin_conv_Pipeline_LOOP_BATCH_NORM ...
Execute         set_default_model bin_conv_Pipeline_LOOP_BATCH_NORM 
Execute         cdfg_preprocess -model bin_conv_Pipeline_LOOP_BATCH_NORM 
Execute         rtl_gen_preprocess bin_conv_Pipeline_LOOP_BATCH_NORM 
INFO-FLOW: Preprocessing Module: bin_conv ...
Execute         set_default_model bin_conv 
Execute         cdfg_preprocess -model bin_conv 
Execute         rtl_gen_preprocess bin_conv 
INFO-FLOW: Preprocessing Module: fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS ...
Execute         set_default_model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS 
Execute         cdfg_preprocess -model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS 
Execute         rtl_gen_preprocess fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS 
INFO-FLOW: Preprocessing Module: fp_conv_Pipeline_LOOP_LOAD_WTS ...
Execute         set_default_model fp_conv_Pipeline_LOOP_LOAD_WTS 
Execute         cdfg_preprocess -model fp_conv_Pipeline_LOOP_LOAD_WTS 
Execute         rtl_gen_preprocess fp_conv_Pipeline_LOOP_LOAD_WTS 
INFO-FLOW: Preprocessing Module: fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS ...
Execute         set_default_model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS 
Execute         cdfg_preprocess -model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS 
Execute         rtl_gen_preprocess fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS 
INFO-FLOW: Preprocessing Module: fp_conv_Pipeline_LOOP_OUTPUT ...
Execute         set_default_model fp_conv_Pipeline_LOOP_OUTPUT 
Execute         cdfg_preprocess -model fp_conv_Pipeline_LOOP_OUTPUT 
Execute         rtl_gen_preprocess fp_conv_Pipeline_LOOP_OUTPUT 
INFO-FLOW: Preprocessing Module: fp_conv ...
Execute         set_default_model fp_conv 
Execute         cdfg_preprocess -model fp_conv 
Execute         rtl_gen_preprocess fp_conv 
INFO-FLOW: Preprocessing Module: bin_dense_Pipeline_LOOP_DENSE_I ...
Execute         set_default_model bin_dense_Pipeline_LOOP_DENSE_I 
Execute         cdfg_preprocess -model bin_dense_Pipeline_LOOP_DENSE_I 
Execute         rtl_gen_preprocess bin_dense_Pipeline_LOOP_DENSE_I 
INFO-FLOW: Preprocessing Module: bin_dense ...
Execute         set_default_model bin_dense 
Execute         cdfg_preprocess -model bin_dense 
Execute         rtl_gen_preprocess bin_dense 
INFO-FLOW: Preprocessing Module: top_Pipeline_LOOP_DMEM_O ...
Execute         set_default_model top_Pipeline_LOOP_DMEM_O 
Execute         cdfg_preprocess -model top_Pipeline_LOOP_DMEM_O 
Execute         rtl_gen_preprocess top_Pipeline_LOOP_DMEM_O 
INFO-FLOW: Preprocessing Module: top ...
Execute         set_default_model top 
Execute         cdfg_preprocess -model top 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: top_Pipeline_LOOP_DMEM_I top_Pipeline_LOOP_WT_I top_Pipeline_LOOP_KH_I bin_conv_Pipeline_LOOP_WT_WORDS bin_conv_Pipeline_LOOP_LOAD_WTS bin_conv_Pipeline_LOOP_CONVOLVER_LOAD process_word_Pipeline_VITIS_LOOP_113_1 process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 process_word_Pipeline_VITIS_LOOP_142_4 process_word bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 bin_conv_Pipeline_VITIS_LOOP_348_11 bin_conv_Pipeline_LOOP_ACC_PHASES_I bin_conv_Pipeline_LOOP_BATCH_NORM bin_conv fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS fp_conv_Pipeline_LOOP_LOAD_WTS fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS fp_conv_Pipeline_LOOP_OUTPUT fp_conv bin_dense_Pipeline_LOOP_DENSE_I bin_dense top_Pipeline_LOOP_DMEM_O top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_LOOP_DMEM_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_Pipeline_LOOP_DMEM_I 
Execute         schedule -model top_Pipeline_LOOP_DMEM_I 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_DMEM_I'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.109 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_I.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_I.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_LOOP_DMEM_I.
Execute         set_default_model top_Pipeline_LOOP_DMEM_I 
Execute         bind -model top_Pipeline_LOOP_DMEM_I 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.109 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_I.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_I.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_LOOP_DMEM_I.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_LOOP_WT_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_Pipeline_LOOP_WT_I 
Execute         schedule -model top_Pipeline_LOOP_WT_I 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_WT_I'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.109 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_WT_I.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_WT_I.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_LOOP_WT_I.
Execute         set_default_model top_Pipeline_LOOP_WT_I 
Execute         bind -model top_Pipeline_LOOP_WT_I 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.109 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_WT_I.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_WT_I.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_LOOP_WT_I.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_LOOP_KH_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_Pipeline_LOOP_KH_I 
Execute         schedule -model top_Pipeline_LOOP_KH_I 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_KH_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_KH_I'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.109 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_KH_I.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_KH_I.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_LOOP_KH_I.
Execute         set_default_model top_Pipeline_LOOP_KH_I 
Execute         bind -model top_Pipeline_LOOP_KH_I 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.109 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_KH_I.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_KH_I.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_LOOP_KH_I.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv_Pipeline_LOOP_WT_WORDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bin_conv_Pipeline_LOOP_WT_WORDS 
Execute         schedule -model bin_conv_Pipeline_LOOP_WT_WORDS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WT_WORDS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_WT_WORDS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.110 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_WT_WORDS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_WT_WORDS.sched.adb -f 
INFO-FLOW: Finish scheduling bin_conv_Pipeline_LOOP_WT_WORDS.
Execute         set_default_model bin_conv_Pipeline_LOOP_WT_WORDS 
Execute         bind -model bin_conv_Pipeline_LOOP_WT_WORDS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.110 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_WT_WORDS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_WT_WORDS.bind.adb -f 
INFO-FLOW: Finish binding bin_conv_Pipeline_LOOP_WT_WORDS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv_Pipeline_LOOP_LOAD_WTS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bin_conv_Pipeline_LOOP_LOAD_WTS 
Execute         schedule -model bin_conv_Pipeline_LOOP_LOAD_WTS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_LOAD_WTS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'LOOP_LOAD_WTS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.111 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_LOAD_WTS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_LOAD_WTS.sched.adb -f 
INFO-FLOW: Finish scheduling bin_conv_Pipeline_LOOP_LOAD_WTS.
Execute         set_default_model bin_conv_Pipeline_LOOP_LOAD_WTS 
Execute         bind -model bin_conv_Pipeline_LOOP_LOAD_WTS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.111 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_LOAD_WTS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_LOAD_WTS.bind.adb -f 
INFO-FLOW: Finish binding bin_conv_Pipeline_LOOP_LOAD_WTS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv_Pipeline_LOOP_CONVOLVER_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD 
Execute         schedule -model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_CONVOLVER_LOAD'.
WARNING: [HLS 200-885] The II Violation in module 'bin_conv_Pipeline_LOOP_CONVOLVER_LOAD' (loop 'LOOP_CONVOLVER_LOAD'): Unable to schedule 'store' operation ('word_buffer_V_addr_1_write_ln324', Accel.cpp:324) of constant 0 on array 'word_buffer_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'word_buffer_V'.
WARNING: [HLS 200-885] The II Violation in module 'bin_conv_Pipeline_LOOP_CONVOLVER_LOAD' (loop 'LOOP_CONVOLVER_LOAD'): Unable to schedule 'store' operation ('word_buffer_V_addr_3_write_ln320', Accel.cpp:320) of variable 'select_ln50_1', Accel.cpp:50 on array 'word_buffer_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'word_buffer_V'.
WARNING: [HLS 200-885] The II Violation in module 'bin_conv_Pipeline_LOOP_CONVOLVER_LOAD' (loop 'LOOP_CONVOLVER_LOAD'): Unable to schedule 'store' operation ('word_buffer_V_addr_5_write_ln320', Accel.cpp:320) of variable 'select_ln50_3', Accel.cpp:50 on array 'word_buffer_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'word_buffer_V'.
WARNING: [HLS 200-885] The II Violation in module 'bin_conv_Pipeline_LOOP_CONVOLVER_LOAD' (loop 'LOOP_CONVOLVER_LOAD'): Unable to schedule 'store' operation ('word_buffer_V_addr_7_write_ln320', Accel.cpp:320) of variable 'select_ln50_5', Accel.cpp:50 on array 'word_buffer_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'word_buffer_V'.
WARNING: [HLS 200-885] The II Violation in module 'bin_conv_Pipeline_LOOP_CONVOLVER_LOAD' (loop 'LOOP_CONVOLVER_LOAD'): Unable to schedule 'store' operation ('word_buffer_V_addr_69_write_ln322', Accel.cpp:322) of variable 'select_ln50_47', Accel.cpp:50 on array 'word_buffer_V' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'word_buffer_V'.
WARNING: [HLS 200-885] The II Violation in module 'bin_conv_Pipeline_LOOP_CONVOLVER_LOAD' (loop 'LOOP_CONVOLVER_LOAD'): Unable to schedule 'store' operation ('word_buffer_V_addr_77_write_ln320', Accel.cpp:320) of variable 'select_ln50_62', Accel.cpp:50 on array 'word_buffer_V' due to limited memory ports (II = 39). Please consider using a memory core with more ports or partitioning the array 'word_buffer_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 40, Depth = 40, loop 'LOOP_CONVOLVER_LOAD'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.96 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.114 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_CONVOLVER_LOAD.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_CONVOLVER_LOAD.sched.adb -f 
INFO-FLOW: Finish scheduling bin_conv_Pipeline_LOOP_CONVOLVER_LOAD.
Execute         set_default_model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD 
Execute         bind -model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.114 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_CONVOLVER_LOAD.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.43 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_CONVOLVER_LOAD.bind.adb -f 
INFO-FLOW: Finish binding bin_conv_Pipeline_LOOP_CONVOLVER_LOAD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word_Pipeline_VITIS_LOOP_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model process_word_Pipeline_VITIS_LOOP_113_1 
Execute         schedule -model process_word_Pipeline_VITIS_LOOP_113_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'old_word_buffer_m'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
WARNING: [HLS 200-885] The II Violation in module 'process_word_Pipeline_VITIS_LOOP_113_1' (loop 'VITIS_LOOP_113_1'): Unable to schedule 'load' operation ('word_buffer_m_load_2', Accel.cpp:125) on array 'word_buffer_m' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'word_buffer_m'.
WARNING: [HLS 200-885] The II Violation in module 'process_word_Pipeline_VITIS_LOOP_113_1' (loop 'VITIS_LOOP_113_1'): Unable to schedule 'load' operation ('word_buffer_m_load_17', Accel.cpp:125) on array 'word_buffer_m' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'word_buffer_m'.
WARNING: [HLS 200-885] The II Violation in module 'process_word_Pipeline_VITIS_LOOP_113_1' (loop 'VITIS_LOOP_113_1'): Unable to schedule 'load' operation ('word_buffer_m_load_19', Accel.cpp:125) on array 'word_buffer_m' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'word_buffer_m'.
WARNING: [HLS 200-885] The II Violation in module 'process_word_Pipeline_VITIS_LOOP_113_1' (loop 'VITIS_LOOP_113_1'): Unable to schedule 'load' operation ('word_buffer_m_load_21', Accel.cpp:125) on array 'word_buffer_m' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'word_buffer_m'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 8, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_113_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_113_1.sched.adb -f 
INFO-FLOW: Finish scheduling process_word_Pipeline_VITIS_LOOP_113_1.
Execute         set_default_model process_word_Pipeline_VITIS_LOOP_113_1 
Execute         bind -model process_word_Pipeline_VITIS_LOOP_113_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_113_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_113_1.bind.adb -f 
INFO-FLOW: Finish binding process_word_Pipeline_VITIS_LOOP_113_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 
Execute         schedule -model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1_VITIS_LOOP_83_2'.
WARNING: [HLS 200-885] The II Violation in module 'process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2' (loop 'VITIS_LOOP_82_1_VITIS_LOOP_83_2'): Unable to schedule 'load' operation ('line_buffer_m_0_load_1', Accel.cpp:65) on array 'line_buffer_m_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'line_buffer_m_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_82_1_VITIS_LOOP_83_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.sched.adb -f 
INFO-FLOW: Finish scheduling process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.
Execute         set_default_model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 
Execute         bind -model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.116 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.bind.adb -f 
INFO-FLOW: Finish binding process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word_Pipeline_VITIS_LOOP_142_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model process_word_Pipeline_VITIS_LOOP_142_4 
Execute         schedule -model process_word_Pipeline_VITIS_LOOP_142_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'old_word_buffer_m'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_4'.
WARNING: [HLS 200-885] The II Violation in module 'process_word_Pipeline_VITIS_LOOP_142_4' (loop 'VITIS_LOOP_142_4'): Unable to schedule 'load' operation ('word_buffer_m_load_1', Accel.cpp:149) on array 'word_buffer_m' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'word_buffer_m'.
WARNING: [HLS 200-885] The II Violation in module 'process_word_Pipeline_VITIS_LOOP_142_4' (loop 'VITIS_LOOP_142_4'): Unable to schedule 'load' operation ('word_buffer_m_load_4', Accel.cpp:149) on array 'word_buffer_m' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'word_buffer_m'.
WARNING: [HLS 200-885] The II Violation in module 'process_word_Pipeline_VITIS_LOOP_142_4' (loop 'VITIS_LOOP_142_4'): Unable to schedule 'load' operation ('word_buffer_m_load_9', Accel.cpp:149) on array 'word_buffer_m' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'word_buffer_m'.
WARNING: [HLS 200-885] The II Violation in module 'process_word_Pipeline_VITIS_LOOP_142_4' (loop 'VITIS_LOOP_142_4'): Unable to schedule 'load' operation ('word_buffer_m_load_11', Accel.cpp:149) on array 'word_buffer_m' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'word_buffer_m'.
WARNING: [HLS 200-885] The II Violation in module 'process_word_Pipeline_VITIS_LOOP_142_4' (loop 'VITIS_LOOP_142_4'): Unable to schedule 'load' operation ('word_buffer_m_load_17', Accel.cpp:165) on array 'word_buffer_m' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'word_buffer_m'.
WARNING: [HLS 200-885] The II Violation in module 'process_word_Pipeline_VITIS_LOOP_142_4' (loop 'VITIS_LOOP_142_4'): Unable to schedule 'load' operation ('word_buffer_m_load_3', Accel.cpp:151) on array 'word_buffer_m' due to limited memory ports (II = 9). Please consider using a memory core with more ports or partitioning the array 'word_buffer_m'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 17, loop 'VITIS_LOOP_142_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.119 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_142_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_142_4.sched.adb -f 
INFO-FLOW: Finish scheduling process_word_Pipeline_VITIS_LOOP_142_4.
Execute         set_default_model process_word_Pipeline_VITIS_LOOP_142_4 
Execute         bind -model process_word_Pipeline_VITIS_LOOP_142_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.119 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_142_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_142_4.bind.adb -f 
INFO-FLOW: Finish binding process_word_Pipeline_VITIS_LOOP_142_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model process_word 
Execute         schedule -model process_word 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.119 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word.sched.adb -f 
INFO-FLOW: Finish scheduling process_word.
Execute         set_default_model process_word 
Execute         bind -model process_word 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.119 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.27 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word.bind.adb -f 
INFO-FLOW: Finish binding process_word.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 
Execute         schedule -model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'old_word_buffer_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10.sched.adb -f 
INFO-FLOW: Finish scheduling bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10.
Execute         set_default_model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 
Execute         bind -model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10.bind.adb -f 
INFO-FLOW: Finish binding bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv_Pipeline_VITIS_LOOP_348_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bin_conv_Pipeline_VITIS_LOOP_348_11 
Execute         schedule -model bin_conv_Pipeline_VITIS_LOOP_348_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'fixed_buffer_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_348_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_348_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_348_11.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_348_11.sched.adb -f 
INFO-FLOW: Finish scheduling bin_conv_Pipeline_VITIS_LOOP_348_11.
Execute         set_default_model bin_conv_Pipeline_VITIS_LOOP_348_11 
Execute         bind -model bin_conv_Pipeline_VITIS_LOOP_348_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.120 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_348_11.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_348_11.bind.adb -f 
INFO-FLOW: Finish binding bin_conv_Pipeline_VITIS_LOOP_348_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv_Pipeline_LOOP_ACC_PHASES_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bin_conv_Pipeline_LOOP_ACC_PHASES_I 
Execute         schedule -model bin_conv_Pipeline_LOOP_ACC_PHASES_I 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'fixed_buffer_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_ACC_PHASES_I'.
WARNING: [HLS 200-885] The II Violation in module 'bin_conv_Pipeline_LOOP_ACC_PHASES_I' (loop 'LOOP_ACC_PHASES_I'): Unable to schedule 'load' operation ('fixed_buffer_V_load_79') on array 'fixed_buffer_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'fixed_buffer_V'.
WARNING: [HLS 200-885] The II Violation in module 'bin_conv_Pipeline_LOOP_ACC_PHASES_I' (loop 'LOOP_ACC_PHASES_I'): Unable to schedule 'load' operation ('fixed_buffer_V_load_96') on array 'fixed_buffer_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'fixed_buffer_V'.
WARNING: [HLS 200-885] The II Violation in module 'bin_conv_Pipeline_LOOP_ACC_PHASES_I' (loop 'LOOP_ACC_PHASES_I'): Unable to schedule 'load' operation ('fixed_buffer_V_load_113') on array 'fixed_buffer_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'fixed_buffer_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'LOOP_ACC_PHASES_I'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.125 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_ACC_PHASES_I.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_ACC_PHASES_I.sched.adb -f 
INFO-FLOW: Finish scheduling bin_conv_Pipeline_LOOP_ACC_PHASES_I.
Execute         set_default_model bin_conv_Pipeline_LOOP_ACC_PHASES_I 
Execute         bind -model bin_conv_Pipeline_LOOP_ACC_PHASES_I 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.125 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_ACC_PHASES_I.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.39 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_ACC_PHASES_I.bind.adb -f 
INFO-FLOW: Finish binding bin_conv_Pipeline_LOOP_ACC_PHASES_I.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv_Pipeline_LOOP_BATCH_NORM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bin_conv_Pipeline_LOOP_BATCH_NORM 
Execute         schedule -model bin_conv_Pipeline_LOOP_BATCH_NORM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'fixed_buffer_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_BATCH_NORM'.
WARNING: [HLS 200-885] The II Violation in module 'bin_conv_Pipeline_LOOP_BATCH_NORM' (loop 'LOOP_BATCH_NORM'): Unable to schedule 'load' operation ('fixed_buffer_V_load_16') on array 'fixed_buffer_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'fixed_buffer_V'.
WARNING: [HLS 200-885] The II Violation in module 'bin_conv_Pipeline_LOOP_BATCH_NORM' (loop 'LOOP_BATCH_NORM'): Unable to schedule 'load' operation ('fixed_buffer_V_load_33') on array 'fixed_buffer_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'fixed_buffer_V'.
WARNING: [HLS 200-885] The II Violation in module 'bin_conv_Pipeline_LOOP_BATCH_NORM' (loop 'LOOP_BATCH_NORM'): Unable to schedule 'load' operation ('fixed_buffer_V_load_50') on array 'fixed_buffer_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'fixed_buffer_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop 'LOOP_BATCH_NORM'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.8 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.131 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_BATCH_NORM.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.31 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_BATCH_NORM.sched.adb -f 
INFO-FLOW: Finish scheduling bin_conv_Pipeline_LOOP_BATCH_NORM.
Execute         set_default_model bin_conv_Pipeline_LOOP_BATCH_NORM 
Execute         bind -model bin_conv_Pipeline_LOOP_BATCH_NORM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.131 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_BATCH_NORM.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.75 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_BATCH_NORM.bind.adb -f 
INFO-FLOW: Finish binding bin_conv_Pipeline_LOOP_BATCH_NORM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bin_conv 
Execute         schedule -model bin_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1789) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'fixed_buffer_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.04 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.138 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.73 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv.sched.adb -f 
INFO-FLOW: Finish scheduling bin_conv.
Execute         set_default_model bin_conv 
Execute         bind -model bin_conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.89 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.138 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.93 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv.bind.adb -f 
INFO-FLOW: Finish binding bin_conv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS 
Execute         schedule -model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_RESET_LINEBUFFERS_PROLOG_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_RESET_LINEBUFFERS_PROLOG_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.02 seconds. CPU system time: 0 seconds. Elapsed time: 2.02 seconds; current allocated memory: 1.138 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS.
Execute         set_default_model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS 
Execute         bind -model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.138 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS.bind.adb -f 
INFO-FLOW: Finish binding fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp_conv_Pipeline_LOOP_LOAD_WTS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fp_conv_Pipeline_LOOP_LOAD_WTS 
Execute         schedule -model fp_conv_Pipeline_LOOP_LOAD_WTS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_LOAD_WTS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'LOOP_LOAD_WTS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.138 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_LOAD_WTS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_LOAD_WTS.sched.adb -f 
INFO-FLOW: Finish scheduling fp_conv_Pipeline_LOOP_LOAD_WTS.
Execute         set_default_model fp_conv_Pipeline_LOOP_LOAD_WTS 
Execute         bind -model fp_conv_Pipeline_LOOP_LOAD_WTS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.138 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_LOAD_WTS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_LOAD_WTS.bind.adb -f 
INFO-FLOW: Finish binding fp_conv_Pipeline_LOOP_LOAD_WTS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS 
Execute         schedule -model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_CONV_ROWS_LOOP_CONV_COLS'.
WARNING: [HLS 200-880] The II Violation in module 'fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS' (loop 'LOOP_CONV_ROWS_LOOP_CONV_COLS'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('outwords_V_addr_write_ln809') of variable '__Result__' on array 'outwords_V' and 'load' operation ('__Val2__') on array 'outwords_V'.
WARNING: [HLS 200-885] The II Violation in module 'fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS' (loop 'LOOP_CONV_ROWS_LOOP_CONV_COLS'): Unable to schedule 'load' operation ('lbuf_V_1_load_4', Accel.cpp:548) on array 'lbuf_V_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lbuf_V_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 6, loop 'LOOP_CONV_ROWS_LOOP_CONV_COLS'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.140 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS.
Execute         set_default_model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS 
Execute         bind -model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.140 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.35 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS.bind.adb -f 
INFO-FLOW: Finish binding fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp_conv_Pipeline_LOOP_OUTPUT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fp_conv_Pipeline_LOOP_OUTPUT 
Execute         schedule -model fp_conv_Pipeline_LOOP_OUTPUT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_OUTPUT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'LOOP_OUTPUT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.141 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_OUTPUT.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_OUTPUT.sched.adb -f 
INFO-FLOW: Finish scheduling fp_conv_Pipeline_LOOP_OUTPUT.
Execute         set_default_model fp_conv_Pipeline_LOOP_OUTPUT 
Execute         bind -model fp_conv_Pipeline_LOOP_OUTPUT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.141 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_OUTPUT.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_OUTPUT.bind.adb -f 
INFO-FLOW: Finish binding fp_conv_Pipeline_LOOP_OUTPUT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fp_conv 
Execute         schedule -model fp_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.141 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv.sched.adb -f 
INFO-FLOW: Finish scheduling fp_conv.
Execute         set_default_model fp_conv 
Execute         bind -model fp_conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.141 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.41 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv.bind.adb -f 
INFO-FLOW: Finish binding fp_conv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense_Pipeline_LOOP_DENSE_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bin_dense_Pipeline_LOOP_DENSE_I 
Execute         schedule -model bin_dense_Pipeline_LOOP_DENSE_I 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DENSE_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'LOOP_DENSE_I'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.143 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense_Pipeline_LOOP_DENSE_I.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense_Pipeline_LOOP_DENSE_I.sched.adb -f 
INFO-FLOW: Finish scheduling bin_dense_Pipeline_LOOP_DENSE_I.
Execute         set_default_model bin_dense_Pipeline_LOOP_DENSE_I 
Execute         bind -model bin_dense_Pipeline_LOOP_DENSE_I 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.144 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense_Pipeline_LOOP_DENSE_I.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense_Pipeline_LOOP_DENSE_I.bind.adb -f 
INFO-FLOW: Finish binding bin_dense_Pipeline_LOOP_DENSE_I.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model bin_dense 
Execute         schedule -model bin_dense 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln837) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.145 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense.sched.adb -f 
INFO-FLOW: Finish scheduling bin_dense.
Execute         set_default_model bin_dense 
Execute         bind -model bin_dense 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.145 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense.bind.adb -f 
INFO-FLOW: Finish binding bin_dense.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_LOOP_DMEM_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_Pipeline_LOOP_DMEM_O 
Execute         schedule -model top_Pipeline_LOOP_DMEM_O 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DMEM_O'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'LOOP_DMEM_O'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.146 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_O.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_O.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_LOOP_DMEM_O.
Execute         set_default_model top_Pipeline_LOOP_DMEM_O 
Execute         bind -model top_Pipeline_LOOP_DMEM_O 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.146 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_O.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_O.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_LOOP_DMEM_O.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top 
Execute         schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.147 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute         set_default_model top 
Execute         bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.79 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.147 GB.
Execute         syn_report -verbosereport -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.17 sec.
Execute         db_write -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_Pipeline_LOOP_DMEM_I 
Execute         rtl_gen_preprocess top_Pipeline_LOOP_WT_I 
Execute         rtl_gen_preprocess top_Pipeline_LOOP_KH_I 
Execute         rtl_gen_preprocess bin_conv_Pipeline_LOOP_WT_WORDS 
Execute         rtl_gen_preprocess bin_conv_Pipeline_LOOP_LOAD_WTS 
Execute         rtl_gen_preprocess bin_conv_Pipeline_LOOP_CONVOLVER_LOAD 
Execute         rtl_gen_preprocess process_word_Pipeline_VITIS_LOOP_113_1 
Execute         rtl_gen_preprocess process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 
Execute         rtl_gen_preprocess process_word_Pipeline_VITIS_LOOP_142_4 
Execute         rtl_gen_preprocess process_word 
Execute         rtl_gen_preprocess bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 
Execute         rtl_gen_preprocess bin_conv_Pipeline_VITIS_LOOP_348_11 
Execute         rtl_gen_preprocess bin_conv_Pipeline_LOOP_ACC_PHASES_I 
Execute         rtl_gen_preprocess bin_conv_Pipeline_LOOP_BATCH_NORM 
Execute         rtl_gen_preprocess bin_conv 
Execute         rtl_gen_preprocess fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS 
Execute         rtl_gen_preprocess fp_conv_Pipeline_LOOP_LOAD_WTS 
Execute         rtl_gen_preprocess fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS 
Execute         rtl_gen_preprocess fp_conv_Pipeline_LOOP_OUTPUT 
Execute         rtl_gen_preprocess fp_conv 
Execute         rtl_gen_preprocess bin_dense_Pipeline_LOOP_DENSE_I 
Execute         rtl_gen_preprocess bin_dense 
Execute         rtl_gen_preprocess top_Pipeline_LOOP_DMEM_O 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: top_Pipeline_LOOP_DMEM_I top_Pipeline_LOOP_WT_I top_Pipeline_LOOP_KH_I bin_conv_Pipeline_LOOP_WT_WORDS bin_conv_Pipeline_LOOP_LOAD_WTS bin_conv_Pipeline_LOOP_CONVOLVER_LOAD process_word_Pipeline_VITIS_LOOP_113_1 process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 process_word_Pipeline_VITIS_LOOP_142_4 process_word bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 bin_conv_Pipeline_VITIS_LOOP_348_11 bin_conv_Pipeline_LOOP_ACC_PHASES_I bin_conv_Pipeline_LOOP_BATCH_NORM bin_conv fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS fp_conv_Pipeline_LOOP_LOAD_WTS fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS fp_conv_Pipeline_LOOP_OUTPUT fp_conv bin_dense_Pipeline_LOOP_DENSE_I bin_dense top_Pipeline_LOOP_DMEM_O top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_LOOP_DMEM_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_Pipeline_LOOP_DMEM_I -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_I.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_LOOP_DMEM_I' pipeline 'LOOP_DMEM_I' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_LOOP_DMEM_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.22 seconds; current allocated memory: 1.147 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_Pipeline_LOOP_DMEM_I -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_top_Pipeline_LOOP_DMEM_I 
Execute         gen_rtl top_Pipeline_LOOP_DMEM_I -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_top_Pipeline_LOOP_DMEM_I 
Execute         syn_report -csynth -model top_Pipeline_LOOP_DMEM_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/top_Pipeline_LOOP_DMEM_I_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model top_Pipeline_LOOP_DMEM_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/top_Pipeline_LOOP_DMEM_I_csynth.xml 
Execute         syn_report -verbosereport -model top_Pipeline_LOOP_DMEM_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_I.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model top_Pipeline_LOOP_DMEM_I -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_I.adb 
Execute         db_write -model top_Pipeline_LOOP_DMEM_I -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_Pipeline_LOOP_DMEM_I -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_I 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_LOOP_WT_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_Pipeline_LOOP_WT_I -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_WT_I.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_LOOP_WT_I' pipeline 'LOOP_WT_I' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_LOOP_WT_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.148 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_Pipeline_LOOP_WT_I -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_top_Pipeline_LOOP_WT_I 
Execute         gen_rtl top_Pipeline_LOOP_WT_I -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_top_Pipeline_LOOP_WT_I 
Execute         syn_report -csynth -model top_Pipeline_LOOP_WT_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/top_Pipeline_LOOP_WT_I_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model top_Pipeline_LOOP_WT_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/top_Pipeline_LOOP_WT_I_csynth.xml 
Execute         syn_report -verbosereport -model top_Pipeline_LOOP_WT_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_WT_I.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model top_Pipeline_LOOP_WT_I -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_WT_I.adb 
Execute         db_write -model top_Pipeline_LOOP_WT_I -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_Pipeline_LOOP_WT_I -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_WT_I 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_LOOP_KH_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_Pipeline_LOOP_KH_I -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_KH_I.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_LOOP_KH_I' pipeline 'LOOP_KH_I' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_LOOP_KH_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.149 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_Pipeline_LOOP_KH_I -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_top_Pipeline_LOOP_KH_I 
Execute         gen_rtl top_Pipeline_LOOP_KH_I -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_top_Pipeline_LOOP_KH_I 
Execute         syn_report -csynth -model top_Pipeline_LOOP_KH_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/top_Pipeline_LOOP_KH_I_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model top_Pipeline_LOOP_KH_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/top_Pipeline_LOOP_KH_I_csynth.xml 
Execute         syn_report -verbosereport -model top_Pipeline_LOOP_KH_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_KH_I.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model top_Pipeline_LOOP_KH_I -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_KH_I.adb 
Execute         db_write -model top_Pipeline_LOOP_KH_I -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_Pipeline_LOOP_KH_I -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_KH_I 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv_Pipeline_LOOP_WT_WORDS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bin_conv_Pipeline_LOOP_WT_WORDS -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_WT_WORDS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bin_conv_Pipeline_LOOP_WT_WORDS' pipeline 'LOOP_WT_WORDS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv_Pipeline_LOOP_WT_WORDS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.150 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl bin_conv_Pipeline_LOOP_WT_WORDS -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_bin_conv_Pipeline_LOOP_WT_WORDS 
Execute         gen_rtl bin_conv_Pipeline_LOOP_WT_WORDS -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_bin_conv_Pipeline_LOOP_WT_WORDS 
Execute         syn_report -csynth -model bin_conv_Pipeline_LOOP_WT_WORDS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_Pipeline_LOOP_WT_WORDS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model bin_conv_Pipeline_LOOP_WT_WORDS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_Pipeline_LOOP_WT_WORDS_csynth.xml 
Execute         syn_report -verbosereport -model bin_conv_Pipeline_LOOP_WT_WORDS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_WT_WORDS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model bin_conv_Pipeline_LOOP_WT_WORDS -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_WT_WORDS.adb 
Execute         db_write -model bin_conv_Pipeline_LOOP_WT_WORDS -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bin_conv_Pipeline_LOOP_WT_WORDS -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_WT_WORDS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv_Pipeline_LOOP_LOAD_WTS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bin_conv_Pipeline_LOOP_LOAD_WTS -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_LOAD_WTS.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv_Pipeline_LOOP_LOAD_WTS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.151 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl bin_conv_Pipeline_LOOP_LOAD_WTS -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_bin_conv_Pipeline_LOOP_LOAD_WTS 
Execute         gen_rtl bin_conv_Pipeline_LOOP_LOAD_WTS -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_bin_conv_Pipeline_LOOP_LOAD_WTS 
Execute         syn_report -csynth -model bin_conv_Pipeline_LOOP_LOAD_WTS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_Pipeline_LOOP_LOAD_WTS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model bin_conv_Pipeline_LOOP_LOAD_WTS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_Pipeline_LOOP_LOAD_WTS_csynth.xml 
Execute         syn_report -verbosereport -model bin_conv_Pipeline_LOOP_LOAD_WTS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_LOAD_WTS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model bin_conv_Pipeline_LOOP_LOAD_WTS -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_LOAD_WTS.adb 
Execute         db_write -model bin_conv_Pipeline_LOOP_LOAD_WTS -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bin_conv_Pipeline_LOOP_LOAD_WTS -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_LOAD_WTS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv_Pipeline_LOOP_CONVOLVER_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_CONVOLVER_LOAD.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv_Pipeline_LOOP_CONVOLVER_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.156 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl bin_conv_Pipeline_LOOP_CONVOLVER_LOAD -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD 
Execute         gen_rtl bin_conv_Pipeline_LOOP_CONVOLVER_LOAD -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD 
Execute         syn_report -csynth -model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_CONVOLVER_LOAD.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.53 sec.
Execute         db_write -model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_CONVOLVER_LOAD.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bin_conv_Pipeline_LOOP_CONVOLVER_LOAD -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_CONVOLVER_LOAD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word_Pipeline_VITIS_LOOP_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model process_word_Pipeline_VITIS_LOOP_113_1 -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_113_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_word_Pipeline_VITIS_LOOP_113_1' pipeline 'VITIS_LOOP_113_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word_Pipeline_VITIS_LOOP_113_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.165 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl process_word_Pipeline_VITIS_LOOP_113_1 -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_process_word_Pipeline_VITIS_LOOP_113_1 
Execute         gen_rtl process_word_Pipeline_VITIS_LOOP_113_1 -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_process_word_Pipeline_VITIS_LOOP_113_1 
Execute         syn_report -csynth -model process_word_Pipeline_VITIS_LOOP_113_1 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/process_word_Pipeline_VITIS_LOOP_113_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model process_word_Pipeline_VITIS_LOOP_113_1 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/process_word_Pipeline_VITIS_LOOP_113_1_csynth.xml 
Execute         syn_report -verbosereport -model process_word_Pipeline_VITIS_LOOP_113_1 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_113_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.23 sec.
Execute         db_write -model process_word_Pipeline_VITIS_LOOP_113_1 -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_113_1.adb 
Execute         db_write -model process_word_Pipeline_VITIS_LOOP_113_1 -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info process_word_Pipeline_VITIS_LOOP_113_1 -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_113_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2' pipeline 'VITIS_LOOP_82_1_VITIS_LOOP_83_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.169 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 
Execute         gen_rtl process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 
Execute         syn_report -csynth -model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_csynth.xml 
Execute         syn_report -verbosereport -model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.adb 
Execute         db_write -model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word_Pipeline_VITIS_LOOP_142_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model process_word_Pipeline_VITIS_LOOP_142_4 -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_142_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_word_Pipeline_VITIS_LOOP_142_4' pipeline 'VITIS_LOOP_142_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word_Pipeline_VITIS_LOOP_142_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.173 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl process_word_Pipeline_VITIS_LOOP_142_4 -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_process_word_Pipeline_VITIS_LOOP_142_4 
Execute         gen_rtl process_word_Pipeline_VITIS_LOOP_142_4 -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_process_word_Pipeline_VITIS_LOOP_142_4 
Execute         syn_report -csynth -model process_word_Pipeline_VITIS_LOOP_142_4 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/process_word_Pipeline_VITIS_LOOP_142_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model process_word_Pipeline_VITIS_LOOP_142_4 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/process_word_Pipeline_VITIS_LOOP_142_4_csynth.xml 
Execute         syn_report -verbosereport -model process_word_Pipeline_VITIS_LOOP_142_4 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_142_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.28 sec.
Execute         db_write -model process_word_Pipeline_VITIS_LOOP_142_4 -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_142_4.adb 
Execute         db_write -model process_word_Pipeline_VITIS_LOOP_142_4 -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info process_word_Pipeline_VITIS_LOOP_142_4 -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_142_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model process_word -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_word'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.178 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl process_word -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_process_word 
Execute         gen_rtl process_word -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_process_word 
Execute         syn_report -csynth -model process_word -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/process_word_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model process_word -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/process_word_csynth.xml 
Execute         syn_report -verbosereport -model process_word -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.29 sec.
Execute         db_write -model process_word -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word.adb 
Execute         db_write -model process_word -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info process_word -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10' pipeline 'VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.179 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 
Execute         gen_rtl bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 
Execute         syn_report -csynth -model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_csynth.xml 
Execute         syn_report -verbosereport -model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10.adb 
Execute         db_write -model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv_Pipeline_VITIS_LOOP_348_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bin_conv_Pipeline_VITIS_LOOP_348_11 -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_348_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bin_conv_Pipeline_VITIS_LOOP_348_11' pipeline 'VITIS_LOOP_348_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv_Pipeline_VITIS_LOOP_348_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.181 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl bin_conv_Pipeline_VITIS_LOOP_348_11 -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_bin_conv_Pipeline_VITIS_LOOP_348_11 
Execute         gen_rtl bin_conv_Pipeline_VITIS_LOOP_348_11 -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_bin_conv_Pipeline_VITIS_LOOP_348_11 
Execute         syn_report -csynth -model bin_conv_Pipeline_VITIS_LOOP_348_11 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_Pipeline_VITIS_LOOP_348_11_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model bin_conv_Pipeline_VITIS_LOOP_348_11 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_Pipeline_VITIS_LOOP_348_11_csynth.xml 
Execute         syn_report -verbosereport -model bin_conv_Pipeline_VITIS_LOOP_348_11 -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_348_11.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model bin_conv_Pipeline_VITIS_LOOP_348_11 -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_348_11.adb 
Execute         db_write -model bin_conv_Pipeline_VITIS_LOOP_348_11 -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bin_conv_Pipeline_VITIS_LOOP_348_11 -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_348_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv_Pipeline_LOOP_ACC_PHASES_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bin_conv_Pipeline_LOOP_ACC_PHASES_I -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_ACC_PHASES_I.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bin_conv_Pipeline_LOOP_ACC_PHASES_I' pipeline 'LOOP_ACC_PHASES_I' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv_Pipeline_LOOP_ACC_PHASES_I'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.185 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl bin_conv_Pipeline_LOOP_ACC_PHASES_I -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_bin_conv_Pipeline_LOOP_ACC_PHASES_I 
Execute         gen_rtl bin_conv_Pipeline_LOOP_ACC_PHASES_I -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_bin_conv_Pipeline_LOOP_ACC_PHASES_I 
Execute         syn_report -csynth -model bin_conv_Pipeline_LOOP_ACC_PHASES_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_Pipeline_LOOP_ACC_PHASES_I_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.21 sec.
Execute         syn_report -rtlxml -model bin_conv_Pipeline_LOOP_ACC_PHASES_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_Pipeline_LOOP_ACC_PHASES_I_csynth.xml 
Execute         syn_report -verbosereport -model bin_conv_Pipeline_LOOP_ACC_PHASES_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_ACC_PHASES_I.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.5 sec.
Execute         db_write -model bin_conv_Pipeline_LOOP_ACC_PHASES_I -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_ACC_PHASES_I.adb 
Command         db_write done; 0.14 sec.
Execute         db_write -model bin_conv_Pipeline_LOOP_ACC_PHASES_I -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bin_conv_Pipeline_LOOP_ACC_PHASES_I -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_ACC_PHASES_I 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv_Pipeline_LOOP_BATCH_NORM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bin_conv_Pipeline_LOOP_BATCH_NORM -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_BATCH_NORM.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'outword_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bin_conv_Pipeline_LOOP_BATCH_NORM' pipeline 'LOOP_BATCH_NORM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv_Pipeline_LOOP_BATCH_NORM'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.201 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl bin_conv_Pipeline_LOOP_BATCH_NORM -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_bin_conv_Pipeline_LOOP_BATCH_NORM 
Execute         gen_rtl bin_conv_Pipeline_LOOP_BATCH_NORM -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_bin_conv_Pipeline_LOOP_BATCH_NORM 
Execute         syn_report -csynth -model bin_conv_Pipeline_LOOP_BATCH_NORM -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_Pipeline_LOOP_BATCH_NORM_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.42 sec.
Execute         syn_report -rtlxml -model bin_conv_Pipeline_LOOP_BATCH_NORM -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_Pipeline_LOOP_BATCH_NORM_csynth.xml 
Command         syn_report done; 0.21 sec.
Execute         syn_report -verbosereport -model bin_conv_Pipeline_LOOP_BATCH_NORM -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_BATCH_NORM.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.96 sec.
Execute         db_write -model bin_conv_Pipeline_LOOP_BATCH_NORM -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_BATCH_NORM.adb 
Command         db_write done; 0.25 sec.
Execute         db_write -model bin_conv_Pipeline_LOOP_BATCH_NORM -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bin_conv_Pipeline_LOOP_BATCH_NORM -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_BATCH_NORM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bin_conv -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'wt_addr_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'wt_offset_V' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_5ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_14s_5ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [RTMG 210-278] Implementing memory 'top_bin_conv_line_buffer_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_bin_conv_fixed_buffer_V_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_bin_conv_old_word_buffer_V_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_bin_conv_conv_out_buffer_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_bin_conv_lb_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.26 seconds; current allocated memory: 1.223 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl bin_conv -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_bin_conv 
Execute         gen_rtl bin_conv -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_bin_conv 
Execute         syn_report -csynth -model bin_conv -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.39 sec.
Execute         syn_report -rtlxml -model bin_conv -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_conv_csynth.xml 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model bin_conv -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.13 sec.
Execute         db_write -model bin_conv -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv.adb 
Command         db_write done; 0.24 sec.
Execute         db_write -model bin_conv -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bin_conv -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS' pipeline 'LOOP_RESET_LINEBUFFERS_PROLOG_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.18 seconds; current allocated memory: 1.240 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS 
Execute         gen_rtl fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS 
Execute         syn_report -csynth -model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_csynth.xml 
Execute         syn_report -verbosereport -model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS.adb 
Execute         db_write -model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp_conv_Pipeline_LOOP_LOAD_WTS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fp_conv_Pipeline_LOOP_LOAD_WTS -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_LOAD_WTS.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp_conv_Pipeline_LOOP_LOAD_WTS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.241 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl fp_conv_Pipeline_LOOP_LOAD_WTS -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_fp_conv_Pipeline_LOOP_LOAD_WTS 
Execute         gen_rtl fp_conv_Pipeline_LOOP_LOAD_WTS -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_fp_conv_Pipeline_LOOP_LOAD_WTS 
Execute         syn_report -csynth -model fp_conv_Pipeline_LOOP_LOAD_WTS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/fp_conv_Pipeline_LOOP_LOAD_WTS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model fp_conv_Pipeline_LOOP_LOAD_WTS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/fp_conv_Pipeline_LOOP_LOAD_WTS_csynth.xml 
Execute         syn_report -verbosereport -model fp_conv_Pipeline_LOOP_LOAD_WTS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_LOAD_WTS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model fp_conv_Pipeline_LOOP_LOAD_WTS -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_LOAD_WTS.adb 
Execute         db_write -model fp_conv_Pipeline_LOOP_LOAD_WTS -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fp_conv_Pipeline_LOOP_LOAD_WTS -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_LOAD_WTS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS' pipeline 'LOOP_CONV_ROWS_LOOP_CONV_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.242 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS 
Execute         gen_rtl fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS 
Execute         syn_report -csynth -model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_csynth.xml 
Execute         syn_report -verbosereport -model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.44 sec.
Execute         db_write -model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS.adb 
Execute         db_write -model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp_conv_Pipeline_LOOP_OUTPUT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fp_conv_Pipeline_LOOP_OUTPUT -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_OUTPUT.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fp_conv_Pipeline_LOOP_OUTPUT' pipeline 'LOOP_OUTPUT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp_conv_Pipeline_LOOP_OUTPUT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.248 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl fp_conv_Pipeline_LOOP_OUTPUT -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_fp_conv_Pipeline_LOOP_OUTPUT 
Execute         gen_rtl fp_conv_Pipeline_LOOP_OUTPUT -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_fp_conv_Pipeline_LOOP_OUTPUT 
Execute         syn_report -csynth -model fp_conv_Pipeline_LOOP_OUTPUT -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/fp_conv_Pipeline_LOOP_OUTPUT_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model fp_conv_Pipeline_LOOP_OUTPUT -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/fp_conv_Pipeline_LOOP_OUTPUT_csynth.xml 
Execute         syn_report -verbosereport -model fp_conv_Pipeline_LOOP_OUTPUT -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_OUTPUT.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model fp_conv_Pipeline_LOOP_OUTPUT -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_OUTPUT.adb 
Execute         db_write -model fp_conv_Pipeline_LOOP_OUTPUT -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fp_conv_Pipeline_LOOP_OUTPUT -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_OUTPUT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fp_conv -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp_conv'.
INFO: [RTMG 210-278] Implementing memory 'top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_fp_conv_outwords_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.250 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl fp_conv -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_fp_conv 
Execute         gen_rtl fp_conv -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_fp_conv 
Execute         syn_report -csynth -model fp_conv -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/fp_conv_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model fp_conv -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/fp_conv_csynth.xml 
Execute         syn_report -verbosereport -model fp_conv -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.46 sec.
Execute         db_write -model fp_conv -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv.adb 
Execute         db_write -model fp_conv -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fp_conv -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense_Pipeline_LOOP_DENSE_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bin_dense_Pipeline_LOOP_DENSE_I -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense_Pipeline_LOOP_DENSE_I.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bin_dense_Pipeline_LOOP_DENSE_I' pipeline 'LOOP_DENSE_I' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense_Pipeline_LOOP_DENSE_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.257 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl bin_dense_Pipeline_LOOP_DENSE_I -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_bin_dense_Pipeline_LOOP_DENSE_I 
Execute         gen_rtl bin_dense_Pipeline_LOOP_DENSE_I -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_bin_dense_Pipeline_LOOP_DENSE_I 
Execute         syn_report -csynth -model bin_dense_Pipeline_LOOP_DENSE_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_dense_Pipeline_LOOP_DENSE_I_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model bin_dense_Pipeline_LOOP_DENSE_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_dense_Pipeline_LOOP_DENSE_I_csynth.xml 
Execute         syn_report -verbosereport -model bin_dense_Pipeline_LOOP_DENSE_I -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense_Pipeline_LOOP_DENSE_I.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.17 sec.
Execute         db_write -model bin_dense_Pipeline_LOOP_DENSE_I -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense_Pipeline_LOOP_DENSE_I.adb 
Execute         db_write -model bin_dense_Pipeline_LOOP_DENSE_I -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bin_dense_Pipeline_LOOP_DENSE_I -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense_Pipeline_LOOP_DENSE_I 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model bin_dense -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_20s_16s_28s_34_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.264 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl bin_dense -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_bin_dense 
Execute         gen_rtl bin_dense -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_bin_dense 
Execute         syn_report -csynth -model bin_dense -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_dense_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model bin_dense -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/bin_dense_csynth.xml 
Execute         syn_report -verbosereport -model bin_dense -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.19 sec.
Execute         db_write -model bin_dense -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense.adb 
Execute         db_write -model bin_dense -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info bin_dense -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_LOOP_DMEM_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top_Pipeline_LOOP_DMEM_O -top_prefix top_ -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_O.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_LOOP_DMEM_O' pipeline 'LOOP_DMEM_O' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_5ns_10ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_LOOP_DMEM_O'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.268 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_Pipeline_LOOP_DMEM_O -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top_top_Pipeline_LOOP_DMEM_O 
Execute         gen_rtl top_Pipeline_LOOP_DMEM_O -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top_top_Pipeline_LOOP_DMEM_O 
Execute         syn_report -csynth -model top_Pipeline_LOOP_DMEM_O -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/top_Pipeline_LOOP_DMEM_O_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model top_Pipeline_LOOP_DMEM_O -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/top_Pipeline_LOOP_DMEM_O_csynth.xml 
Execute         syn_report -verbosereport -model top_Pipeline_LOOP_DMEM_O -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_O.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model top_Pipeline_LOOP_DMEM_O -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_O.adb 
Execute         db_write -model top_Pipeline_LOOP_DMEM_O -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_Pipeline_LOOP_DMEM_O -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_O 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top/wt_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/kh_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_i' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_o' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_inputs' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/n_outputs' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/input_words' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/output_words' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/layer_mode' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/dmem_mode' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/width_mode' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/norm_mode' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'kh_index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'o_index_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
INFO: [RTMG 210-278] Implementing memory 'top_dmem_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_wt_mem_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kh_mem_V_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.270 GB.
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top -istop -style xilinx -f -lang vhdl -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/vhdl/top 
Execute         gen_rtl top -istop -style xilinx -f -lang vlog -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/verilog/top 
Execute         syn_report -csynth -model top -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/top_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model top -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/top_csynth.xml 
Execute         syn_report -verbosereport -model top -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.2 sec.
Execute         db_write -model top -f -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.adb 
Execute         db_write -model top -bindview -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top -p /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top 
Execute         export_constraint_db -f -tool general -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.constraint.tcl 
Execute         syn_report -designview -model top -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.design.xml 
Command         syn_report done; 2.04 sec.
Execute         syn_report -csynthDesign -model top -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model top -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top -o /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.protoinst 
Execute         sc_get_clocks top 
Execute         sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: top_Pipeline_LOOP_DMEM_I top_Pipeline_LOOP_WT_I top_Pipeline_LOOP_KH_I bin_conv_Pipeline_LOOP_WT_WORDS bin_conv_Pipeline_LOOP_LOAD_WTS bin_conv_Pipeline_LOOP_CONVOLVER_LOAD process_word_Pipeline_VITIS_LOOP_113_1 process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 process_word_Pipeline_VITIS_LOOP_142_4 process_word bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 bin_conv_Pipeline_VITIS_LOOP_348_11 bin_conv_Pipeline_LOOP_ACC_PHASES_I bin_conv_Pipeline_LOOP_BATCH_NORM bin_conv fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS fp_conv_Pipeline_LOOP_LOAD_WTS fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS fp_conv_Pipeline_LOOP_OUTPUT fp_conv bin_dense_Pipeline_LOOP_DENSE_I bin_dense top_Pipeline_LOOP_DMEM_O top
INFO-FLOW: Handling components in module [top_Pipeline_LOOP_DMEM_I] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_I.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_Pipeline_LOOP_WT_I] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_WT_I.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_Pipeline_LOOP_KH_I] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_KH_I.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bin_conv_Pipeline_LOOP_WT_WORDS] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_WT_WORDS.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bin_conv_Pipeline_LOOP_LOAD_WTS] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_LOAD_WTS.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bin_conv_Pipeline_LOOP_CONVOLVER_LOAD] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_CONVOLVER_LOAD.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_word_Pipeline_VITIS_LOOP_113_1] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_113_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_word_Pipeline_VITIS_LOOP_142_4] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_142_4.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_word] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word.compgen.tcl 
INFO-FLOW: Handling components in module [bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bin_conv_Pipeline_VITIS_LOOP_348_11] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_348_11.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bin_conv_Pipeline_LOOP_ACC_PHASES_I] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_ACC_PHASES_I.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bin_conv_Pipeline_LOOP_BATCH_NORM] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_BATCH_NORM.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bin_conv] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv.compgen.tcl 
INFO-FLOW: Found component top_mul_mul_10ns_5ns_12_4_1.
INFO-FLOW: Append model top_mul_mul_10ns_5ns_12_4_1
INFO-FLOW: Found component top_mul_mul_14s_5ns_14_4_1.
INFO-FLOW: Append model top_mul_mul_14s_5ns_14_4_1
INFO-FLOW: Found component top_bin_conv_line_buffer_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_bin_conv_line_buffer_0_RAM_AUTO_1R1W
INFO-FLOW: Found component top_bin_conv_fixed_buffer_V_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model top_bin_conv_fixed_buffer_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component top_bin_conv_old_word_buffer_V_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model top_bin_conv_old_word_buffer_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component top_bin_conv_conv_out_buffer_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_bin_conv_conv_out_buffer_V_RAM_AUTO_1R1W
INFO-FLOW: Found component top_bin_conv_lb_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_bin_conv_lb_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fp_conv_Pipeline_LOOP_LOAD_WTS] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_LOAD_WTS.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fp_conv_Pipeline_LOOP_OUTPUT] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_OUTPUT.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fp_conv] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv.compgen.tcl 
INFO-FLOW: Found component top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W
INFO-FLOW: Found component top_fp_conv_outwords_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_fp_conv_outwords_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [bin_dense_Pipeline_LOOP_DENSE_I] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense_Pipeline_LOOP_DENSE_I.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [bin_dense] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense.compgen.tcl 
INFO-FLOW: Found component top_mac_muladd_20s_16s_28s_34_4_1.
INFO-FLOW: Append model top_mac_muladd_20s_16s_28s_34_4_1
INFO-FLOW: Handling components in module [top_Pipeline_LOOP_DMEM_O] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_O.compgen.tcl 
INFO-FLOW: Found component top_mac_muladd_12s_5ns_10ns_12_4_1.
INFO-FLOW: Append model top_mac_muladd_12s_5ns_10ns_12_4_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top] ... 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_dmem_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_dmem_V_RAM_AUTO_1R1W
INFO-FLOW: Found component top_wt_mem_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_wt_mem_V_RAM_AUTO_1R1W
INFO-FLOW: Found component top_kh_mem_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_kh_mem_V_RAM_AUTO_1R1W
INFO-FLOW: Append model top_Pipeline_LOOP_DMEM_I
INFO-FLOW: Append model top_Pipeline_LOOP_WT_I
INFO-FLOW: Append model top_Pipeline_LOOP_KH_I
INFO-FLOW: Append model bin_conv_Pipeline_LOOP_WT_WORDS
INFO-FLOW: Append model bin_conv_Pipeline_LOOP_LOAD_WTS
INFO-FLOW: Append model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD
INFO-FLOW: Append model process_word_Pipeline_VITIS_LOOP_113_1
INFO-FLOW: Append model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2
INFO-FLOW: Append model process_word_Pipeline_VITIS_LOOP_142_4
INFO-FLOW: Append model process_word
INFO-FLOW: Append model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10
INFO-FLOW: Append model bin_conv_Pipeline_VITIS_LOOP_348_11
INFO-FLOW: Append model bin_conv_Pipeline_LOOP_ACC_PHASES_I
INFO-FLOW: Append model bin_conv_Pipeline_LOOP_BATCH_NORM
INFO-FLOW: Append model bin_conv
INFO-FLOW: Append model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS
INFO-FLOW: Append model fp_conv_Pipeline_LOOP_LOAD_WTS
INFO-FLOW: Append model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS
INFO-FLOW: Append model fp_conv_Pipeline_LOOP_OUTPUT
INFO-FLOW: Append model fp_conv
INFO-FLOW: Append model bin_dense_Pipeline_LOOP_DENSE_I
INFO-FLOW: Append model bin_dense
INFO-FLOW: Append model top_Pipeline_LOOP_DMEM_O
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_mul_mul_10ns_5ns_12_4_1 top_mul_mul_14s_5ns_14_4_1 top_bin_conv_line_buffer_0_RAM_AUTO_1R1W top_bin_conv_fixed_buffer_V_RAM_1WNR_AUTO_1R1W top_bin_conv_old_word_buffer_V_RAM_1WNR_AUTO_1R1W top_bin_conv_conv_out_buffer_V_RAM_AUTO_1R1W top_bin_conv_lb_RAM_AUTO_1R1W top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W top_fp_conv_outwords_V_RAM_AUTO_1R1W top_flow_control_loop_pipe_sequential_init top_mac_muladd_20s_16s_28s_34_4_1 top_mac_muladd_12s_5ns_10ns_12_4_1 top_flow_control_loop_pipe_sequential_init top_dmem_V_RAM_AUTO_1R1W top_wt_mem_V_RAM_AUTO_1R1W top_kh_mem_V_RAM_AUTO_1R1W top_Pipeline_LOOP_DMEM_I top_Pipeline_LOOP_WT_I top_Pipeline_LOOP_KH_I bin_conv_Pipeline_LOOP_WT_WORDS bin_conv_Pipeline_LOOP_LOAD_WTS bin_conv_Pipeline_LOOP_CONVOLVER_LOAD process_word_Pipeline_VITIS_LOOP_113_1 process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 process_word_Pipeline_VITIS_LOOP_142_4 process_word bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 bin_conv_Pipeline_VITIS_LOOP_348_11 bin_conv_Pipeline_LOOP_ACC_PHASES_I bin_conv_Pipeline_LOOP_BATCH_NORM bin_conv fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS fp_conv_Pipeline_LOOP_LOAD_WTS fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS fp_conv_Pipeline_LOOP_OUTPUT fp_conv bin_dense_Pipeline_LOOP_DENSE_I bin_dense top_Pipeline_LOOP_DMEM_O top
INFO-FLOW: Generating /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mul_mul_10ns_5ns_12_4_1
INFO-FLOW: To file: write model top_mul_mul_14s_5ns_14_4_1
INFO-FLOW: To file: write model top_bin_conv_line_buffer_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_bin_conv_fixed_buffer_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model top_bin_conv_old_word_buffer_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model top_bin_conv_conv_out_buffer_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_bin_conv_lb_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_fp_conv_outwords_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_mac_muladd_20s_16s_28s_34_4_1
INFO-FLOW: To file: write model top_mac_muladd_12s_5ns_10ns_12_4_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_dmem_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_wt_mem_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_kh_mem_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_Pipeline_LOOP_DMEM_I
INFO-FLOW: To file: write model top_Pipeline_LOOP_WT_I
INFO-FLOW: To file: write model top_Pipeline_LOOP_KH_I
INFO-FLOW: To file: write model bin_conv_Pipeline_LOOP_WT_WORDS
INFO-FLOW: To file: write model bin_conv_Pipeline_LOOP_LOAD_WTS
INFO-FLOW: To file: write model bin_conv_Pipeline_LOOP_CONVOLVER_LOAD
INFO-FLOW: To file: write model process_word_Pipeline_VITIS_LOOP_113_1
INFO-FLOW: To file: write model process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2
INFO-FLOW: To file: write model process_word_Pipeline_VITIS_LOOP_142_4
INFO-FLOW: To file: write model process_word
INFO-FLOW: To file: write model bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10
INFO-FLOW: To file: write model bin_conv_Pipeline_VITIS_LOOP_348_11
INFO-FLOW: To file: write model bin_conv_Pipeline_LOOP_ACC_PHASES_I
INFO-FLOW: To file: write model bin_conv_Pipeline_LOOP_BATCH_NORM
INFO-FLOW: To file: write model bin_conv
INFO-FLOW: To file: write model fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS
INFO-FLOW: To file: write model fp_conv_Pipeline_LOOP_LOAD_WTS
INFO-FLOW: To file: write model fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS
INFO-FLOW: To file: write model fp_conv_Pipeline_LOOP_OUTPUT
INFO-FLOW: To file: write model fp_conv
INFO-FLOW: To file: write model bin_dense_Pipeline_LOOP_DENSE_I
INFO-FLOW: To file: write model bin_dense
INFO-FLOW: To file: write model top_Pipeline_LOOP_DMEM_O
INFO-FLOW: To file: write model top
INFO-FLOW: Generating /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/vhdl' dstVlogDir='/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/vlog' tclDir='/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db' modelList='top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_mul_10ns_5ns_12_4_1
top_mul_mul_14s_5ns_14_4_1
top_bin_conv_line_buffer_0_RAM_AUTO_1R1W
top_bin_conv_fixed_buffer_V_RAM_1WNR_AUTO_1R1W
top_bin_conv_old_word_buffer_V_RAM_1WNR_AUTO_1R1W
top_bin_conv_conv_out_buffer_V_RAM_AUTO_1R1W
top_bin_conv_lb_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W
top_fp_conv_outwords_V_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_mac_muladd_20s_16s_28s_34_4_1
top_mac_muladd_12s_5ns_10ns_12_4_1
top_flow_control_loop_pipe_sequential_init
top_dmem_V_RAM_AUTO_1R1W
top_wt_mem_V_RAM_AUTO_1R1W
top_kh_mem_V_RAM_AUTO_1R1W
top_Pipeline_LOOP_DMEM_I
top_Pipeline_LOOP_WT_I
top_Pipeline_LOOP_KH_I
bin_conv_Pipeline_LOOP_WT_WORDS
bin_conv_Pipeline_LOOP_LOAD_WTS
bin_conv_Pipeline_LOOP_CONVOLVER_LOAD
process_word_Pipeline_VITIS_LOOP_113_1
process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2
process_word_Pipeline_VITIS_LOOP_142_4
process_word
bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10
bin_conv_Pipeline_VITIS_LOOP_348_11
bin_conv_Pipeline_LOOP_ACC_PHASES_I
bin_conv_Pipeline_LOOP_BATCH_NORM
bin_conv
fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS
fp_conv_Pipeline_LOOP_LOAD_WTS
fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS
fp_conv_Pipeline_LOOP_OUTPUT
fp_conv
bin_dense_Pipeline_LOOP_DENSE_I
bin_dense
top_Pipeline_LOOP_DMEM_O
top
' expOnly='0'
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_I.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_WT_I.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_KH_I.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_WT_WORDS.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_LOAD_WTS.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_CONVOLVER_LOAD.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_113_1.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_142_4.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_348_11.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_ACC_PHASES_I.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_BATCH_NORM.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_LOAD_WTS.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_OUTPUT.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense_Pipeline_LOOP_DENSE_I.compgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_O.compgen.tcl 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute           ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.72 seconds; current allocated memory: 1.272 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_mul_mul_10ns_5ns_12_4_1
top_mul_mul_14s_5ns_14_4_1
top_bin_conv_line_buffer_0_RAM_AUTO_1R1W
top_bin_conv_fixed_buffer_V_RAM_1WNR_AUTO_1R1W
top_bin_conv_old_word_buffer_V_RAM_1WNR_AUTO_1R1W
top_bin_conv_conv_out_buffer_V_RAM_AUTO_1R1W
top_bin_conv_lb_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_fp_conv_lbuf_V_0_RAM_AUTO_1R1W
top_fp_conv_outwords_V_RAM_AUTO_1R1W
top_flow_control_loop_pipe_sequential_init
top_mac_muladd_20s_16s_28s_34_4_1
top_mac_muladd_12s_5ns_10ns_12_4_1
top_flow_control_loop_pipe_sequential_init
top_dmem_V_RAM_AUTO_1R1W
top_wt_mem_V_RAM_AUTO_1R1W
top_kh_mem_V_RAM_AUTO_1R1W
top_Pipeline_LOOP_DMEM_I
top_Pipeline_LOOP_WT_I
top_Pipeline_LOOP_KH_I
bin_conv_Pipeline_LOOP_WT_WORDS
bin_conv_Pipeline_LOOP_LOAD_WTS
bin_conv_Pipeline_LOOP_CONVOLVER_LOAD
process_word_Pipeline_VITIS_LOOP_113_1
process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2
process_word_Pipeline_VITIS_LOOP_142_4
process_word
bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10
bin_conv_Pipeline_VITIS_LOOP_348_11
bin_conv_Pipeline_LOOP_ACC_PHASES_I
bin_conv_Pipeline_LOOP_BATCH_NORM
bin_conv
fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS
fp_conv_Pipeline_LOOP_LOAD_WTS
fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS
fp_conv_Pipeline_LOOP_OUTPUT
fp_conv
bin_dense_Pipeline_LOOP_DENSE_I
bin_dense
top_Pipeline_LOOP_DMEM_O
top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_I.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_WT_I.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_KH_I.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_WT_WORDS.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_LOAD_WTS.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_CONVOLVER_LOAD.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_113_1.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word_Pipeline_VITIS_LOOP_142_4.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/process_word.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_VITIS_LOOP_348_11.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_ACC_PHASES_I.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv_Pipeline_LOOP_BATCH_NORM.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_conv.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_LOAD_WTS.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv_Pipeline_LOOP_OUTPUT.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/fp_conv.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense_Pipeline_LOOP_DENSE_I.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/bin_dense.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top_Pipeline_LOOP_DMEM_O.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.tbgen.tcl 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/top.constraint.tcl 
Execute         sc_get_clocks top 
Execute         source /data/zedongpeng/HLSBatchProcessor/data/kernels/rosetta_flatten/BNN/project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST top MODULE2INSTS {top top top_Pipeline_LOOP_DMEM_I grp_top_Pipeline_LOOP_DMEM_I_fu_235 top_Pipeline_LOOP_WT_I grp_top_Pipeline_LOOP_WT_I_fu_251 top_Pipeline_LOOP_KH_I grp_top_Pipeline_LOOP_KH_I_fu_259 bin_conv grp_bin_conv_fu_267 bin_conv_Pipeline_LOOP_WT_WORDS grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891 bin_conv_Pipeline_LOOP_LOAD_WTS grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903 bin_conv_Pipeline_LOOP_CONVOLVER_LOAD grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945 process_word grp_process_word_fu_1954 process_word_Pipeline_VITIS_LOOP_113_1 grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218 process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 process_word_Pipeline_VITIS_LOOP_142_4 grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261 bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989 bin_conv_Pipeline_VITIS_LOOP_348_11 grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995 bin_conv_Pipeline_LOOP_ACC_PHASES_I grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003 bin_conv_Pipeline_LOOP_BATCH_NORM grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138 fp_conv grp_fp_conv_fu_290 fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285 fp_conv_Pipeline_LOOP_LOAD_WTS grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291 fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 fp_conv_Pipeline_LOOP_OUTPUT grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368 bin_dense grp_bin_dense_fu_306 bin_dense_Pipeline_LOOP_DENSE_I grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225 top_Pipeline_LOOP_DMEM_O grp_top_Pipeline_LOOP_DMEM_O_fu_322} INST2MODULE {top top grp_top_Pipeline_LOOP_DMEM_I_fu_235 top_Pipeline_LOOP_DMEM_I grp_top_Pipeline_LOOP_WT_I_fu_251 top_Pipeline_LOOP_WT_I grp_top_Pipeline_LOOP_KH_I_fu_259 top_Pipeline_LOOP_KH_I grp_bin_conv_fu_267 bin_conv grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891 bin_conv_Pipeline_LOOP_WT_WORDS grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903 bin_conv_Pipeline_LOOP_LOAD_WTS grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945 bin_conv_Pipeline_LOOP_CONVOLVER_LOAD grp_process_word_fu_1954 process_word grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218 process_word_Pipeline_VITIS_LOOP_113_1 grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261 process_word_Pipeline_VITIS_LOOP_142_4 grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989 bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995 bin_conv_Pipeline_VITIS_LOOP_348_11 grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003 bin_conv_Pipeline_LOOP_ACC_PHASES_I grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138 bin_conv_Pipeline_LOOP_BATCH_NORM grp_fp_conv_fu_290 fp_conv grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285 fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291 fp_conv_Pipeline_LOOP_LOAD_WTS grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368 fp_conv_Pipeline_LOOP_OUTPUT grp_bin_dense_fu_306 bin_dense grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225 bin_dense_Pipeline_LOOP_DENSE_I grp_top_Pipeline_LOOP_DMEM_O_fu_322 top_Pipeline_LOOP_DMEM_O} INSTDATA {top {DEPTH 1 CHILDREN {grp_top_Pipeline_LOOP_DMEM_I_fu_235 grp_top_Pipeline_LOOP_WT_I_fu_251 grp_top_Pipeline_LOOP_KH_I_fu_259 grp_bin_conv_fu_267 grp_fp_conv_fu_290 grp_bin_dense_fu_306 grp_top_Pipeline_LOOP_DMEM_O_fu_322}} grp_top_Pipeline_LOOP_DMEM_I_fu_235 {DEPTH 2 CHILDREN {}} grp_top_Pipeline_LOOP_WT_I_fu_251 {DEPTH 2 CHILDREN {}} grp_top_Pipeline_LOOP_KH_I_fu_259 {DEPTH 2 CHILDREN {}} grp_bin_conv_fu_267 {DEPTH 2 CHILDREN {grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891 grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903 grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945 grp_process_word_fu_1954 grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989 grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995 grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003 grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138}} grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891 {DEPTH 3 CHILDREN {}} grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903 {DEPTH 3 CHILDREN {}} grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945 {DEPTH 3 CHILDREN {}} grp_process_word_fu_1954 {DEPTH 3 CHILDREN {grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218 grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261}} grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218 {DEPTH 4 CHILDREN {}} grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238 {DEPTH 4 CHILDREN {}} grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261 {DEPTH 4 CHILDREN {}} grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989 {DEPTH 3 CHILDREN {}} grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995 {DEPTH 3 CHILDREN {}} grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003 {DEPTH 3 CHILDREN {}} grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138 {DEPTH 3 CHILDREN {}} grp_fp_conv_fu_290 {DEPTH 2 CHILDREN {grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285 grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291 grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368}} grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285 {DEPTH 3 CHILDREN {}} grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291 {DEPTH 3 CHILDREN {}} grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303 {DEPTH 3 CHILDREN {}} grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368 {DEPTH 3 CHILDREN {}} grp_bin_dense_fu_306 {DEPTH 2 CHILDREN grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225} grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225 {DEPTH 3 CHILDREN {}} grp_top_Pipeline_LOOP_DMEM_O_fu_322 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_Pipeline_LOOP_DMEM_I {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_201_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP LOOP_DMEM_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln761_fu_233_p2 SOURCE Accel.cpp:761 VARIABLE add_ln761 LOOP LOOP_DMEM_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln763_fu_323_p2 SOURCE Accel.cpp:763 VARIABLE add_ln763 LOOP LOOP_DMEM_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME img_off_V_fu_340_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE img_off_V LOOP LOOP_DMEM_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME img_idx_V_3_fu_351_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE img_idx_V_3 LOOP LOOP_DMEM_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_Pipeline_LOOP_WT_I {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_87_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP LOOP_WT_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln774_fu_127_p2 SOURCE Accel.cpp:774 VARIABLE add_ln774 LOOP LOOP_WT_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_Pipeline_LOOP_KH_I {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_81_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP LOOP_KH_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bin_conv_Pipeline_LOOP_WT_WORDS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_152_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP LOOP_WT_WORDS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln948_1_fu_161_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948 VARIABLE add_ln948_1 LOOP LOOP_WT_WORDS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln948_fu_167_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948 VARIABLE add_ln948 LOOP LOOP_WT_WORDS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bin_conv_Pipeline_LOOP_LOAD_WTS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_438_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP LOOP_LOAD_WTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bin_conv_Pipeline_LOOP_CONVOLVER_LOAD {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_922_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_928_p2 SOURCE Accel.cpp:317 VARIABLE add_ln317 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_1_fu_942_p2 SOURCE Accel.cpp:317 VARIABLE add_ln317_1 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_84_fu_1004_p2 SOURCE Accel.cpp:317 VARIABLE empty_84 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_85_fu_1010_p2 SOURCE Accel.cpp:317 VARIABLE empty_85 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_fu_1763_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_1_fu_1773_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_1 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_2_fu_1835_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_2 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_3_fu_1845_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_3 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_4_fu_1875_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_4 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_fu_1893_p2 SOURCE Accel.cpp:324 VARIABLE add_ln324 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_5_fu_1930_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_5 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_6_fu_1992_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_6 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_7_fu_2002_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_7 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_8_fu_2028_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_8 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_9_fu_2038_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_9 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_10_fu_2123_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_10 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_11_fu_2149_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_11 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_12_fu_2159_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_12 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_13_fu_2185_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_13 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_14_fu_2195_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_14 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_15_fu_2221_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_15 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_16_fu_2231_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_16 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_17_fu_2261_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_17 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_1_fu_2279_p2 SOURCE Accel.cpp:324 VARIABLE add_ln324_1 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_18_fu_2316_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_18 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_19_fu_2454_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_19 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_2_fu_2472_p2 SOURCE Accel.cpp:324 VARIABLE add_ln324_2 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_20_fu_2509_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_20 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_21_fu_2535_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_21 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_22_fu_2545_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_22 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_23_fu_2607_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_23 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_24_fu_2617_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_24 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_25_fu_2647_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_25 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_3_fu_2665_p2 SOURCE Accel.cpp:324 VARIABLE add_ln324_3 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_26_fu_2702_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_26 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_27_fu_2764_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_27 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_28_fu_2774_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_28 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_29_fu_2800_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_29 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_30_fu_2810_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_30 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_31_fu_2840_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_31 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_4_fu_2858_p2 SOURCE Accel.cpp:324 VARIABLE add_ln324_4 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_32_fu_2887_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_32 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_33_fu_2897_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_33 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_34_fu_2923_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_34 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_35_fu_2933_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_35 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_36_fu_2959_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_36 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_37_fu_2969_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_37 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_38_fu_2999_p2 SOURCE Accel.cpp:320 VARIABLE add_ln320_38 LOOP LOOP_CONVOLVER_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} process_word_Pipeline_VITIS_LOOP_113_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_554_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_fu_570_p2 SOURCE Accel.cpp:127 VARIABLE add_ln127 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln127_1_fu_741_p2 SOURCE Accel.cpp:127 VARIABLE add_ln127_1 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_980_p2 SOURCE Accel.cpp:128 VARIABLE add_ln128 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_798_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_1_fu_808_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118_1 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_2_fu_858_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118_2 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_3_fu_868_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118_3 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_4_fu_878_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118_4 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_5_fu_928_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118_5 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_6_fu_966_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118_6 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s_idx_V_fu_584_p2 SOURCE Accel.cpp:114 VARIABLE s_idx_V LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_598_p2 SOURCE Accel.cpp:125 VARIABLE add_ln125 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_628_p2 SOURCE Accel.cpp:125 VARIABLE add_ln125_1 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_2_fu_645_p2 SOURCE Accel.cpp:125 VARIABLE add_ln125_2 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_3_fu_758_p2 SOURCE Accel.cpp:125 VARIABLE add_ln125_3 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_4_fu_768_p2 SOURCE Accel.cpp:125 VARIABLE add_ln125_4 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_5_fu_818_p2 SOURCE Accel.cpp:125 VARIABLE add_ln125_5 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_6_fu_828_p2 SOURCE Accel.cpp:125 VARIABLE add_ln125_6 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_7_fu_888_p2 SOURCE Accel.cpp:125 VARIABLE add_ln125_7 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_8_fu_898_p2 SOURCE Accel.cpp:125 VARIABLE add_ln125_8 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_1_fu_942_p2 SOURCE Accel.cpp:128 VARIABLE add_ln128_1 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s_idx_V_cast_fu_656_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE s_idx_V_cast LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_7_fu_690_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118_7 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_8_fu_707_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118_8 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_9_fu_778_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118_9 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_10_fu_788_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118_10 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_11_fu_838_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118_11 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_12_fu_848_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118_12 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_13_fu_908_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118_13 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_14_fu_918_p2 SOURCE Accel.cpp:118 VARIABLE add_ln118_14 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_956_p2 SOURCE Accel.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_113_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_304_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_316_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_348_p2 SOURCE Accel.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_374_p2 SOURCE Accel.cpp:65 VARIABLE add_ln65_1 LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_396_p2 SOURCE Accel.cpp:65 VARIABLE add_ln65_2 LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cc_V_fu_409_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE cc_V LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_3_fu_419_p2 SOURCE Accel.cpp:65 VARIABLE add_ln65_3 LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1495_1_fu_432_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE add_ln1495_1 LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_4_fu_442_p2 SOURCE Accel.cpp:65 VARIABLE add_ln65_4 LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_10_fu_586_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_10 LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_11_fu_811_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_11 LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_12_fu_821_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_12 LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_13_fu_831_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_13 LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_14_fu_841_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_14 LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_15_fu_851_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_15 LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_452_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V LOOP VITIS_LOOP_82_1_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} process_word_Pipeline_VITIS_LOOP_142_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_651_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_667_p2 SOURCE Accel.cpp:165 VARIABLE add_ln165 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_1_fu_693_p2 SOURCE Accel.cpp:165 VARIABLE add_ln165_1 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_2_fu_882_p2 SOURCE Accel.cpp:165 VARIABLE add_ln165_2 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_3_fu_712_p2 SOURCE Accel.cpp:165 VARIABLE add_ln165_3 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_4_fu_958_p2 SOURCE Accel.cpp:165 VARIABLE add_ln165_4 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_5_fu_894_p2 SOURCE Accel.cpp:165 VARIABLE add_ln165_5 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_6_fu_1010_p2 SOURCE Accel.cpp:165 VARIABLE add_ln165_6 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_7_fu_906_p2 SOURCE Accel.cpp:165 VARIABLE add_ln165_7 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_8_fu_1062_p2 SOURCE Accel.cpp:165 VARIABLE add_ln165_8 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_1133_p2 SOURCE Accel.cpp:169 VARIABLE add_ln169 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_fu_733_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496 VARIABLE ret_V LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_755_p2 SOURCE Accel.cpp:149 VARIABLE add_ln149 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_1_fu_781_p2 SOURCE Accel.cpp:149 VARIABLE add_ln149_1 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_2_fu_798_p2 SOURCE Accel.cpp:149 VARIABLE add_ln149_2 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_3_fu_918_p2 SOURCE Accel.cpp:149 VARIABLE add_ln149_3 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_4_fu_928_p2 SOURCE Accel.cpp:149 VARIABLE add_ln149_4 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_5_fu_970_p2 SOURCE Accel.cpp:149 VARIABLE add_ln149_5 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_6_fu_980_p2 SOURCE Accel.cpp:149 VARIABLE add_ln149_6 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_7_fu_1022_p2 SOURCE Accel.cpp:149 VARIABLE add_ln149_7 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_8_fu_1032_p2 SOURCE Accel.cpp:149 VARIABLE add_ln149_8 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_1102_p2 SOURCE Accel.cpp:152 VARIABLE add_ln152 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_823_p2 SOURCE Accel.cpp:156 VARIABLE add_ln156 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_1_fu_849_p2 SOURCE Accel.cpp:156 VARIABLE add_ln156_1 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_2_fu_866_p2 SOURCE Accel.cpp:156 VARIABLE add_ln156_2 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_3_fu_938_p2 SOURCE Accel.cpp:156 VARIABLE add_ln156_3 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_4_fu_948_p2 SOURCE Accel.cpp:156 VARIABLE add_ln156_4 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_5_fu_990_p2 SOURCE Accel.cpp:156 VARIABLE add_ln156_5 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_6_fu_1000_p2 SOURCE Accel.cpp:156 VARIABLE add_ln156_6 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_7_fu_1042_p2 SOURCE Accel.cpp:156 VARIABLE add_ln156_7 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_8_fu_1052_p2 SOURCE Accel.cpp:156 VARIABLE add_ln156_8 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_1082_p2 SOURCE Accel.cpp:159 VARIABLE add_ln159 LOOP VITIS_LOOP_142_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} process_word {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_293_p2 SOURCE Accel.cpp:106 VARIABLE add_ln106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_328_p2 SOURCE Accel.cpp:114 VARIABLE add_ln114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_1_fu_139_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027_1 LOOP VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_157_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_32_fu_215_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_32 LOOP VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln341_fu_247_p2 SOURCE Accel.cpp:341 VARIABLE add_ln341 LOOP VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_33_fu_298_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_33 LOOP VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_304_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bin_conv_Pipeline_VITIS_LOOP_348_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_110_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP VITIS_LOOP_348_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_29_fu_125_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_29 LOOP VITIS_LOOP_348_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_30_fu_160_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_30 LOOP VITIS_LOOP_348_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_buffer_V_d0 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_31 LOOP VITIS_LOOP_348_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bin_conv_Pipeline_LOOP_ACC_PHASES_I {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i705_fu_2451_p2 SOURCE {} VARIABLE add_i705 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_0_3_fu_2854_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_0_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_1_3_fu_2860_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_1_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_2_3_fu_2866_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_2_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_3_3_fu_2872_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_3_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_4_3_fu_2878_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_4_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_5_3_fu_2884_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_5_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_6_3_fu_2890_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_6_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_7_3_fu_2896_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_7_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_8_3_fu_2902_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_8_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_9_3_fu_2908_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_9_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_10_3_fu_2914_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_10_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_11_3_fu_2920_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_11_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_12_3_fu_2926_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_12_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_13_3_fu_2932_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_13_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_14_3_fu_2938_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_14_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_15_3_fu_2944_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_15_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_16_3_fu_3238_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_16_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_17_3_fu_3244_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_17_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_18_3_fu_3250_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_18_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_19_3_fu_3256_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_19_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_20_3_fu_3262_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_20_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_21_3_fu_3268_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_21_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_22_3_fu_3274_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_22_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_23_3_fu_3280_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_23_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_24_3_fu_3286_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_24_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_25_3_fu_3292_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_25_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_26_3_fu_3298_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_26_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_27_3_fu_3304_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_27_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_28_3_fu_3310_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_28_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_29_3_fu_3316_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_29_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_30_3_fu_3322_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_30_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_31_3_fu_3328_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_31_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_32_3_fu_3622_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_32_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_33_3_fu_3628_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_33_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_34_3_fu_3634_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_34_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_35_3_fu_3640_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_35_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_36_3_fu_3646_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_36_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_37_3_fu_3652_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_37_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_38_3_fu_3658_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_38_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_39_3_fu_3664_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_39_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_40_3_fu_3670_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_40_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_41_3_fu_3676_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_41_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_42_3_fu_3682_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_42_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_43_3_fu_3688_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_43_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_44_3_fu_3694_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_44_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_45_3_fu_3700_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_45_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_46_3_fu_3706_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_46_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_47_3_fu_3712_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_47_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_48_3_fu_3846_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_48_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_49_3_fu_3852_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_49_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_50_3_fu_3858_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_50_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_51_3_fu_3864_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_51_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_52_3_fu_3870_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_52_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_53_3_fu_3876_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_53_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_54_3_fu_3882_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_54_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_55_3_fu_3888_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_55_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_56_3_fu_3894_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_56_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_57_3_fu_3900_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_57_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_58_3_fu_3906_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_58_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_59_3_fu_3912_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_59_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_60_3_fu_3918_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_60_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_61_3_fu_3924_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_61_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_62_3_fu_3930_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_62_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fixed_temp_V_63_3_fu_3936_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE fixed_temp_V_63_3 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_V_10_fu_2635_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE i_V_10 LOOP LOOP_ACC_PHASES_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bin_conv_Pipeline_LOOP_BATCH_NORM {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_1320_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME o_bank_offset_V_2_fu_1508_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE o_bank_offset_V_2 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1276_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_1_fu_3964_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_1 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1281_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_2 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_2_fu_4055_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_2 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1286_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_3 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_3_fu_4140_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_3 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1291_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_4 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_4_fu_4231_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_4 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_5_fu_4236_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_5 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1296_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_5 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_6_fu_4333_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_6 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_7_fu_4338_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_7 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1276_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_6 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_8_fu_1871_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_8 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_9_fu_1876_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_9 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1281_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_7 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_10_fu_1929_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_10 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_11_fu_1934_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_11 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1286_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_8 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_12_fu_1993_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_12 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_13_fu_1998_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_13 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1291_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_9 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_14_fu_2063_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_14 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_15_fu_2068_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_15 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1296_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_10 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_16_fu_2139_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_16 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_17_fu_2144_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_17 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_11_fu_2175_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_11 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_18_fu_2214_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_18 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_19_fu_2538_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_19 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1276_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_12 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_20_fu_2597_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_20 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_21_fu_2602_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_21 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1281_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_13 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_22_fu_2669_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_22 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_23_fu_2674_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_23 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1286_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_14 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_24_fu_2735_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_24 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_25_fu_2740_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_25 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1291_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_15 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_26_fu_2793_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_26 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_27_fu_2798_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE add_ln186_27 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln451_fu_2228_p2 SOURCE Accel.cpp:451 VARIABLE add_ln451 LOOP LOOP_BATCH_NORM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bin_conv {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME line_buffer_0_U SOURCE {} VARIABLE line_buffer_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME line_buffer_1_U SOURCE {} VARIABLE line_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME line_buffer_2_U SOURCE {} VARIABLE line_buffer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME fixed_buffer_V_U SOURCE Accel.cpp:210 VARIABLE fixed_buffer_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME word_buffer_V_U SOURCE Accel.cpp:213 VARIABLE word_buffer_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME old_word_buffer_V_U SOURCE Accel.cpp:214 VARIABLE old_word_buffer_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buffer_V_U SOURCE Accel.cpp:215 VARIABLE conv_out_buffer_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME lb_U SOURCE Accel.cpp:217 VARIABLE lb LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME rb_U SOURCE Accel.cpp:218 VARIABLE rb LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME log_width_V_fu_2250_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE log_width_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln455_fu_2338_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455 VARIABLE sub_ln455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_17_fu_2429_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_21_fu_2503_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_24_fu_2557_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_3299_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP VITIS_LOOP_240_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_3333_p2 SOURCE Accel.cpp:252 VARIABLE add_ln252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_5ns_12_4_1_U288 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1789 VARIABLE mul_ln1789 LOOP LOOP_PHASES BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_V_1_fu_3370_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE count_V_1 LOOP LOOP_WORDS_IN_PHASE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_38_fu_3440_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_38 LOOP LOOP_WORDS_IN_PHASE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_37_fu_3445_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_37 LOOP LOOP_WORDS_IN_PHASE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i1340_fu_3481_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1789 VARIABLE add_i1340 LOOP LOOP_WORDS_IN_PHASE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_39_fu_3498_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_39 LOOP LOOP_CONVOLVERS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i845_fu_3508_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1023 VARIABLE sub_i_i845 LOOP LOOP_WORDS_IN_PHASE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME wrd_V_1_fu_3523_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE wrd_V_1 LOOP LOOP_WORDS_IN_PHASE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME wrd_phase_V_1_fu_3529_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE wrd_phase_V_1 LOOP LOOP_WORDS_IN_PHASE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_V_3_fu_3412_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE p_V_3 LOOP LOOP_PHASES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_35_fu_3557_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_35 LOOP LOOP_ACC_PHASES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_fu_4512_p2 SOURCE Accel.cpp:393 VARIABLE add_ln393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_14s_5ns_14_4_1_U289 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE mul_ln186 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv570_fu_4532_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE conv570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 32 URAM 0}} fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_112_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP LOOP_RESET_LINEBUFFERS_PROLOG_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_124_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP LOOP_RESET_LINEBUFFERS_PROLOG_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln490_fu_164_p2 SOURCE Accel.cpp:490 VARIABLE add_ln490 LOOP LOOP_RESET_LINEBUFFERS_PROLOG_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_18_fu_175_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_18 LOOP LOOP_RESET_LINEBUFFERS_PROLOG_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fp_conv_Pipeline_LOOP_LOAD_WTS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_150_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP LOOP_LOAD_WTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Hi_fu_166_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:552 VARIABLE Hi LOOP LOOP_LOAD_WTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_fu_196_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628 LOOP LOOP_LOAD_WTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln628_1_fu_208_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628 VARIABLE sub_ln628_1 LOOP LOOP_LOAD_WTS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_11_fu_716_p2 SOURCE {} VARIABLE ret_V_11 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_34_tr_cast_fu_722_p2 SOURCE {} VARIABLE ret_V_34_tr_cast LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg_fu_736_p2 SOURCE {} VARIABLE p_neg LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg_t_fu_752_p2 SOURCE {} VARIABLE p_neg_t LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_782_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027 VARIABLE add_ln1027 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_3_fu_791_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE r_V_3 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_34_tr_cast_mid1_fu_845_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE ret_V_34_tr_cast_mid1 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg_mid1_fu_859_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE p_neg_mid1 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg_t_mid1_fu_875_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE p_neg_t_mid1 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln513_fu_1148_p2 SOURCE Accel.cpp:513 VARIABLE sub_ln513 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln538_fu_954_p2 SOURCE Accel.cpp:538 VARIABLE add_ln538 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_V_fu_974_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE addr_V LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_980_p2 SOURCE Accel.cpp:518 VARIABLE ret_V LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_fu_1209_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_1_fu_1226_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_1 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_2_fu_1241_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_2 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_3_fu_1258_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_3 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_4_fu_1275_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_4 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_5_fu_1290_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_5 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_6_fu_1307_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_6 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_7_fu_1324_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_7 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_8_fu_1339_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_8 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_9_fu_1354_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_9 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_10_fu_1371_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_10 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_11_fu_1386_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_11 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_12_fu_1403_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_12 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_13_fu_1420_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_13 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_14_fu_1435_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_14 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_15_fu_1452_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_15 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_16_fu_1469_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_16 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_17_fu_1484_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_17 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_18_fu_1499_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_18 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_19_fu_1516_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_19 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_20_fu_1531_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_20 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_21_fu_1548_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_21 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_22_fu_1565_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_22 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_23_fu_1580_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_23 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_24_fu_1597_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_24 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_25_fu_1614_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_25 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln813_26_fu_1629_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE sub_ln813_26 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_1644_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1_fu_1654_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_2_fu_1664_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_2 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_3_fu_1674_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_3 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_4_fu_1684_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_4 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_5_fu_1694_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_5 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_6_fu_1704_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_6 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_7_fu_1714_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_7 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_8_fu_1724_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_8 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_9_fu_1734_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_9 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_10_fu_1744_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_10 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_12_fu_1754_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_12 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_13_fu_1764_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_13 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_14_fu_1774_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_14 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_15_fu_1784_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_15 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_16_fu_1794_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_16 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_17_fu_1804_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_17 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_18_fu_1814_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_18 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_19_fu_1824_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_19 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_20_fu_1834_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_20 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_21_fu_1844_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_21 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_22_fu_1854_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_22 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_23_fu_1864_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_23 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_11_fu_1880_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_11 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln552_fu_1900_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:552 VARIABLE add_ln552 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_1928_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP LOOP_CONV_ROWS_LOOP_CONV_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fp_conv_Pipeline_LOOP_OUTPUT {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_97_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP LOOP_OUTPUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln580_fu_123_p2 SOURCE Accel.cpp:580 VARIABLE add_ln580 LOOP LOOP_OUTPUT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fp_conv {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME lbuf_V_0_U SOURCE Accel.cpp:473 VARIABLE lbuf_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME lbuf_V_1_U SOURCE Accel.cpp:473 VARIABLE lbuf_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME outwords_V_U SOURCE Accel.cpp:474 VARIABLE outwords_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME n_V_2_fu_406_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE n_V_2 LOOP LOOP_FP_CONV_O BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln499_fu_442_p2 SOURCE Accel.cpp:499 VARIABLE add_ln499 LOOP LOOP_FP_CONV_O BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME idx_V_fu_461_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE idx_V LOOP LOOP_FP_CONV_O BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME off_fu_476_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1514 VARIABLE off LOOP LOOP_FP_CONV_O BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME img_idx_V_fu_771_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE img_idx_V LOOP LOOP_FP_CONV_O BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bin_dense_Pipeline_LOOP_DENSE_I {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_340_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln625_fu_397_p2 SOURCE Accel.cpp:625 VARIABLE add_ln625 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln841_fu_815_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE sub_ln841 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln631_2_fu_2068_p2 SOURCE Accel.cpp:631 VARIABLE add_ln631_2 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln631_fu_2074_p2 SOURCE Accel.cpp:631 VARIABLE add_ln631 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_20_fu_2646_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_20 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1669_4_fu_2652_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669 VARIABLE add_ln1669_4 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_21_fu_2692_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_21 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1669_5_fu_2718_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669 VARIABLE add_ln1669_5 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln638_fu_2752_p2 SOURCE Accel.cpp:638 VARIABLE sub_ln638 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln841_1_fu_1531_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841 VARIABLE sub_ln841_1 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln631_3_fu_2976_p2 SOURCE Accel.cpp:631 VARIABLE add_ln631_3 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln631_1_fu_2982_p2 SOURCE Accel.cpp:631 VARIABLE add_ln631_1 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_24_fu_3554_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_24 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1669_9_fu_3560_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669 VARIABLE add_ln1669_9 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_25_fu_3600_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_25 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1669_10_fu_3626_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669 VARIABLE add_ln1669_10 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln638_1_fu_3660_p2 SOURCE Accel.cpp:638 VARIABLE sub_ln638_1 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_26_fu_3670_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_26 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_27_fu_3680_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_27 LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_V_fu_408_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE i_V LOOP LOOP_DENSE_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} bin_dense {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln608_fu_301_p2 SOURCE Accel.cpp:608 VARIABLE add_ln608 LOOP LOOP_DENSE_O BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME o_V_fu_311_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE o_V LOOP LOOP_DENSE_O BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_329_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V LOOP LOOP_DENSE_O BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1495_3_fu_334_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE add_ln1495_3 LOOP LOOP_DENSE_O BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME o_offset_V_fu_347_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186 VARIABLE o_offset_V LOOP LOOP_DENSE_O BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_20s_16s_28s_34_4_1_U396 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837 VARIABLE mul_ln837 LOOP LOOP_DENSE_O BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_20s_16s_28s_34_4_1_U396 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_14 LOOP LOOP_DENSE_O BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} top_Pipeline_LOOP_DMEM_O {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_fu_176_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP LOOP_DMEM_O BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_5ns_10ns_12_4_1_U407 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494 VARIABLE ret_V_6 LOOP LOOP_DMEM_O BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_5ns_10ns_12_4_1_U407 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495 VARIABLE ret_V_4 LOOP LOOP_DMEM_O BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln849_fu_288_p2 SOURCE Accel.cpp:849 VARIABLE add_ln849 LOOP LOOP_DMEM_O BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME img_off_V_fu_202_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE img_off_V LOOP LOOP_DMEM_O BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME img_idx_V_1_fu_213_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE img_idx_V_1 LOOP LOOP_DMEM_O BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} top {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_V_5_fu_449_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE i_V_5 LOOP LOOP_IMG_BATCH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_8_fu_513_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_8 LOOP LOOP_IMG_BATCH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_9_fu_534_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_9 LOOP LOOP_IMG_BATCH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln840_5_fu_551_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_348_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_348_p2 SOURCE /home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840 VARIABLE add_ln840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME dmem_V_U SOURCE {} VARIABLE dmem_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME wt_mem_V_U SOURCE {} VARIABLE wt_mem_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME kh_mem_V_U SOURCE {} VARIABLE kh_mem_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 4 BRAM 61 URAM 1}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.287 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
Execute         syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.82 MHz
Command       autosyn done; 39.81 sec.
Command     csynth_design done; 61.51 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 59.25 seconds. CPU system time: 2.24 seconds. Elapsed time: 61.51 seconds; current allocated memory: 568.234 MB.
Execute     close_solution 
INFO: [HLS 200-1510] Running: close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.11 sec.
Execute       cleanup_all 
