/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire [34:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_17z;
  wire [20:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  reg [38:0] celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [25:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(1'h0 | celloutsig_1_4z);
  assign celloutsig_0_0z = ~in_data[82];
  assign celloutsig_1_9z = ~celloutsig_1_1z[9];
  assign celloutsig_1_19z = ~celloutsig_1_15z;
  assign celloutsig_0_7z = celloutsig_0_4z | celloutsig_0_5z[7];
  assign celloutsig_0_8z = in_data[67:64] / { 1'h1, in_data[18:16] };
  assign celloutsig_0_26z = { celloutsig_0_14z[19:7], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_24z } / { 1'h1, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_1_3z = celloutsig_1_1z[3:0] / { 1'h1, celloutsig_1_0z[13:11] };
  assign celloutsig_0_10z = { celloutsig_0_6z[7:5], celloutsig_0_3z } <= { celloutsig_0_6z[10:8], celloutsig_0_1z };
  assign celloutsig_0_24z = celloutsig_0_6z[10:6] <= celloutsig_0_17z[6:2];
  assign celloutsig_1_4z = celloutsig_1_2z[10:7] <= celloutsig_1_3z;
  assign celloutsig_1_6z = { celloutsig_1_3z[2:0], celloutsig_1_5z } && { in_data[169:167], celloutsig_1_4z };
  assign celloutsig_0_4z = { in_data[18:17], celloutsig_0_1z } && { in_data[60:59], celloutsig_0_0z };
  assign celloutsig_1_15z = celloutsig_1_14z[4:0] && { celloutsig_1_10z[9:7], celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_11z = celloutsig_0_9z && { celloutsig_0_8z[3:2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_22z = celloutsig_0_13z[11:1] && { celloutsig_0_6z[8:7], celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_3z = celloutsig_0_2z[3:1] && in_data[48:46];
  assign celloutsig_1_5z = in_data[166:164] && celloutsig_1_1z[11:9];
  assign celloutsig_0_6z = { celloutsig_0_2z[11:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } * in_data[28:15];
  assign celloutsig_0_9z = { celloutsig_0_5z[4:1], celloutsig_0_7z } * { celloutsig_0_5z[8:5], celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[45:33] * { in_data[38:31], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_7z = celloutsig_1_3z[3] ? celloutsig_1_0z[4:1] : { celloutsig_1_1z[24], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_14z = celloutsig_0_12z[1] ? { celloutsig_0_13z, celloutsig_0_12z[3:2], 1'h1, celloutsig_0_12z[0], celloutsig_0_12z[3:2], 1'h1, celloutsig_0_12z[0], celloutsig_0_6z } : { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_12z[3:2], 1'h0, celloutsig_0_12z[0], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_21z = celloutsig_0_11z ? celloutsig_0_6z[5:2] : { celloutsig_0_19z[1:0], 1'h0, celloutsig_0_3z };
  assign celloutsig_1_1z = celloutsig_1_0z[12] ? in_data[154:129] : in_data[130:105];
  assign celloutsig_1_14z = celloutsig_1_2z[12:7] | { celloutsig_1_1z[6:2], celloutsig_1_5z };
  assign celloutsig_0_17z = { celloutsig_0_6z[13], celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_3z } | { celloutsig_0_6z[4:1], celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_1z = ^ in_data[35:31];
  assign celloutsig_1_10z = 1'h0 >> { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_13z = celloutsig_0_2z >> { celloutsig_0_2z[12:1], celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_18z[14:7] >> celloutsig_0_2z[9:2];
  assign celloutsig_1_18z = { celloutsig_1_2z[8:6], celloutsig_1_13z } >> celloutsig_1_3z;
  assign celloutsig_0_5z = celloutsig_0_2z[10:1] >> celloutsig_0_2z[9:0];
  assign celloutsig_0_18z = { in_data[23:13], celloutsig_0_5z } >> { celloutsig_0_6z[8:0], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[155:141] <<< in_data[112:98];
  assign celloutsig_0_12z = { celloutsig_0_5z[1:0], celloutsig_0_10z, celloutsig_0_1z } >>> { celloutsig_0_2z[10:9], celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_1_2z = in_data[135:122] >>> celloutsig_1_0z[14:1];
  always_latch
    if (clkin_data[0]) celloutsig_0_25z = 39'h0000000000;
    else if (!celloutsig_1_15z) celloutsig_0_25z = { celloutsig_0_9z[1:0], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_0z };
  assign { out_data[131:128], out_data[96], out_data[63:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z[34:3], celloutsig_0_26z };
endmodule
