<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged_filtered.info - llk_lib/llk_pack_common.h</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">llk_lib</a> - llk_pack_common.h<span style="font-size: 80%;"> (source / <a href="llk_pack_common.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged_filtered.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">18</td>
            <td class="headerCovTableEntry">18</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2025-11-18 16:43:30</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : // SPDX-FileCopyrightText: Â© 2025 Tenstorrent AI ULC</a>
<a name="2"><span class="lineNum">       2 </span>                :            : //</a>
<a name="3"><span class="lineNum">       3 </span>                :            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="4"><span class="lineNum">       4 </span>                :            : </a>
<a name="5"><span class="lineNum">       5 </span>                :            : #pragma once</a>
<a name="6"><span class="lineNum">       6 </span>                :            : </a>
<a name="7"><span class="lineNum">       7 </span>                :            : #include &lt;cstdint&gt;</a>
<a name="8"><span class="lineNum">       8 </span>                :            : </a>
<a name="9"><span class="lineNum">       9 </span>                :            : #include &quot;ckernel.h&quot;</a>
<a name="10"><span class="lineNum">      10 </span>                :            : #include &quot;ckernel_defs.h&quot;</a>
<a name="11"><span class="lineNum">      11 </span>                :            : #include &quot;ckernel_ops.h&quot;</a>
<a name="12"><span class="lineNum">      12 </span>                :            : #include &quot;cpack_common.h&quot;</a>
<a name="13"><span class="lineNum">      13 </span>                :            : #include &quot;llk_defs.h&quot;</a>
<a name="14"><span class="lineNum">      14 </span>                :            : </a>
<a name="15"><span class="lineNum">      15 </span>                :            : using namespace ckernel;</a>
<a name="16"><span class="lineNum">      16 </span>                :            : using namespace ckernel::packer;</a>
<a name="17"><span class="lineNum">      17 </span>                :            : </a>
<a name="18"><span class="lineNum">      18 </span>                :            : // wait until math is done and has produced something to pack</a>
<a name="19"><span class="lineNum">      19 </span>                :<span class="lineCov">         20 : inline void _llk_packer_wait_for_math_done_()</span></a>
<a name="20"><span class="lineNum">      20 </span>                :            : {</a>
<a name="21"><span class="lineNum">      21 </span>                :<span class="lineCov">         20 :     TTI_SEMWAIT(p_stall::STALL_TDMA, semaphore::t6_sem(semaphore::MATH_PACK), p_stall::STALL_ON_ZERO);</span></a>
<a name="22"><span class="lineNum">      22 </span>                :            : }</a>
<a name="23"><span class="lineNum">      23 </span>                :            : </a>
<a name="24"><span class="lineNum">      24 </span>                :            : // Tell math that it can write again</a>
<a name="25"><span class="lineNum">      25 </span>                :            : template &lt;uint WaitRes = p_stall::NONE&gt;</a>
<a name="26"><span class="lineNum">      26 </span>                :<span class="lineCov">         20 : inline void _llk_packer_set_math_semaphore_()</span></a>
<a name="27"><span class="lineNum">      27 </span>                :            : {</a>
<a name="28"><span class="lineNum">      28 </span>                :<span class="lineCov">         20 :     t6_semaphore_get&lt;WaitRes&gt;(semaphore::MATH_PACK); // Indicate that packer is done and header is written into L1</span></a>
<a name="29"><span class="lineNum">      29 </span>                :            : }</a>
<a name="30"><span class="lineNum">      30 </span>                :            : </a>
<a name="31"><span class="lineNum">      31 </span>                :            : // Wait for all writes to complete in L1 (header + data)</a>
<a name="32"><span class="lineNum">      32 </span>                :            : // Tell math it can write again</a>
<a name="33"><span class="lineNum">      33 </span>                :            : // Clear dest</a>
<a name="34"><span class="lineNum">      34 </span>                :            : template &lt;DstSync Dst, bool is_fp32_dest_acc_en&gt;</a>
<a name="35"><span class="lineNum">      35 </span>                :<span class="lineCov">         20 : inline void _llk_pack_dest_section_done_()</span></a>
<a name="36"><span class="lineNum">      36 </span>                :            : {</a>
<a name="37"><span class="lineNum">      37 </span>                :<span class="lineCov">         20 :     TTI_STALLWAIT(p_stall::STALL_MATH, p_stall::PACK); // wait for pack to finish</span></a>
<a name="38"><span class="lineNum">      38 </span>                :            : </a>
<a name="39"><span class="lineNum">      39 </span>                :            :     if constexpr (Dst == DstSync::SyncFull)</a>
<a name="40"><span class="lineNum">      40 </span>                :            :     {</a>
<a name="41"><span class="lineNum">      41 </span>                :<span class="lineCov">          4 :         TT_ZEROACC(p_zeroacc::CLR_ALL, is_fp32_dest_acc_en, 0, ADDR_MOD_1, 0);</span></a>
<a name="42"><span class="lineNum">      42 </span>                :            :     }</a>
<a name="43"><span class="lineNum">      43 </span>                :            :     else</a>
<a name="44"><span class="lineNum">      44 </span>                :            :     {</a>
<a name="45"><span class="lineNum">      45 </span>                :            :         static_assert(Dst == DstSync::SyncHalf);</a>
<a name="46"><span class="lineNum">      46 </span>                :<span class="lineCov">         16 :         TT_ZEROACC(p_zeroacc::CLR_HALF, is_fp32_dest_acc_en, 0, ADDR_MOD_1, (dest_offset_id) % 2);</span></a>
<a name="47"><span class="lineNum">      47 </span>                :            :     }</a>
<a name="48"><span class="lineNum">      48 </span>                :            : </a>
<a name="49"><span class="lineNum">      49 </span>                :            :     // Tell math that it can write again</a>
<a name="50"><span class="lineNum">      50 </span>                :            :     _llk_packer_set_math_semaphore_&lt;p_stall::NONE&gt;();</a>
<a name="51"><span class="lineNum">      51 </span>                :            : </a>
<a name="52"><span class="lineNum">      52 </span>                :            :     if constexpr (Dst == DstSync::SyncHalf)</a>
<a name="53"><span class="lineNum">      53 </span>                :            :     {</a>
<a name="54"><span class="lineNum">      54 </span>                :            :         flip_packer_dest_offset_id();</a>
<a name="55"><span class="lineNum">      55 </span>                :            :         select_packer_dest_registers&lt;Dst&gt;();</a>
<a name="56"><span class="lineNum">      56 </span>                :            :     }</a>
<a name="57"><span class="lineNum">      57 </span>                :            : }</a>
<a name="58"><span class="lineNum">      58 </span>                :            : </a>
<a name="59"><span class="lineNum">      59 </span>                :            : template &lt;DstSync Dst, DstTileFaceLayout FaceLayout&gt;</a>
<a name="60"><span class="lineNum">      60 </span>                :<span class="lineCov">         20 : inline void _llk_init_packer_dest_offset_registers_(</span></a>
<a name="61"><span class="lineNum">      61 </span>                :            :     [[maybe_unused]] const std::uint32_t face_r_dim = FACE_R_DIM, [[maybe_unused]] const bool narrow_tile = false)</a>
<a name="62"><span class="lineNum">      62 </span>                :            : {</a>
<a name="63"><span class="lineNum">      63 </span>                :<span class="lineCov">         20 :     TTI_STALLWAIT(p_stall::STALL_TDMA | p_stall::STALL_THCON, p_stall::PACK); // wait for pack to finish</span></a>
<a name="64"><span class="lineNum">      64 </span>                :            : </a>
<a name="65"><span class="lineNum">      65 </span>                :            :     // RowMajor order</a>
<a name="66"><span class="lineNum">      66 </span>                :<span class="lineCov">         20 :     TT_SETDMAREG(0, 0x00, 0, LO_16(p_gpr_pack::DEST_OFFSET_LO + 0));</span></a>
<a name="67"><span class="lineNum">      67 </span>                :<span class="lineCov">         20 :     TT_SETDMAREG(0, DEST_REGISTER_HALF_SIZE + 0x00, 0, LO_16(p_gpr_pack::DEST_OFFSET_HI + 0));</span></a>
<a name="68"><span class="lineNum">      68 </span>                :            : </a>
<a name="69"><span class="lineNum">      69 </span>                :<span class="lineCov">         20 :     TTI_STALLWAIT(p_stall::STALL_CFG, p_stall::THCON);</span></a>
<a name="70"><span class="lineNum">      70 </span>                :            :     select_packer_dest_registers&lt;Dst&gt;();</a>
<a name="71"><span class="lineNum">      71 </span>                :            : }</a>
<a name="72"><span class="lineNum">      72 </span>                :            : </a>
<a name="73"><span class="lineNum">      73 </span>                :            : template &lt;DstSync Dst, bool is_fp32_dest_acc_en, DstTileFaceLayout FaceLayout = RowMajor&gt;</a>
<a name="74"><span class="lineNum">      74 </span>                :<span class="lineCov">         20 : inline void _llk_pack_dest_init_(const std::uint32_t face_r_dim = FACE_R_DIM, const bool narrow_tile = false)</span></a>
<a name="75"><span class="lineNum">      75 </span>                :            : {</a>
<a name="76"><span class="lineNum">      76 </span>                :<span class="lineCov">         20 :     tensix_sync();</span></a>
<a name="77"><span class="lineNum">      77 </span>                :<span class="lineCov">         20 :     reset_dest_offset_id();</span></a>
<a name="78"><span class="lineNum">      78 </span>                :<span class="lineCov">         20 :     _llk_init_packer_dest_offset_registers_&lt;Dst, FaceLayout&gt;(face_r_dim, narrow_tile);</span></a>
<a name="79"><span class="lineNum">      79 </span>                :            :     packer_addr_counter_init();</a>
<a name="80"><span class="lineNum">      80 </span>                :<span class="lineCov">         20 :     pack_sync_tile_dst_ptr = 0;</span></a>
<a name="81"><span class="lineNum">      81 </span>                :            : }</a>
<a name="82"><span class="lineNum">      82 </span>                :            : </a>
<a name="83"><span class="lineNum">      83 </span>                :            : template &lt;bool mail2math = true, bool mail2pack = true&gt;</a>
<a name="84"><span class="lineNum">      84 </span>                :            : inline void _llk_pack_get_tile_(std::uint32_t tile_index, std::uint32_t *p_tile)</a>
<a name="85"><span class="lineNum">      85 </span>                :            : {</a>
<a name="86"><span class="lineNum">      86 </span>                :            :     if constexpr (mail2pack)</a>
<a name="87"><span class="lineNum">      87 </span>                :            :     {</a>
<a name="88"><span class="lineNum">      88 </span>                :            :         *p_tile = mailbox_read(ThreadId::UnpackThreadId);</a>
<a name="89"><span class="lineNum">      89 </span>                :            :     }</a>
<a name="90"><span class="lineNum">      90 </span>                :            :     else</a>
<a name="91"><span class="lineNum">      91 </span>                :            :     {</a>
<a name="92"><span class="lineNum">      92 </span>                :            :         *p_tile = 0x0;</a>
<a name="93"><span class="lineNum">      93 </span>                :            :     }</a>
<a name="94"><span class="lineNum">      94 </span>                :            : }</a>
<a name="95"><span class="lineNum">      95 </span>                :            : </a>
<a name="96"><span class="lineNum">      96 </span>                :            : template &lt;bool mail2math = true, bool mail2pack = true&gt;</a>
<a name="97"><span class="lineNum">      97 </span>                :            : inline void _llk_pack_release_tile_()</a>
<a name="98"><span class="lineNum">      98 </span>                :            : {</a>
<a name="99"><span class="lineNum">      99 </span>                :            :     if constexpr (mail2pack)</a>
<a name="100"><span class="lineNum">     100 </span>                :            :     {</a>
<a name="101"><span class="lineNum">     101 </span>                :            :         semaphore_get(semaphore::UNPACK_OPERAND_SYNC);</a>
<a name="102"><span class="lineNum">     102 </span>                :            :     }</a>
<a name="103"><span class="lineNum">     103 </span>                :            : }</a>
<a name="104"><span class="lineNum">     104 </span>                :            : </a>
<a name="105"><span class="lineNum">     105 </span>                :            : inline void _llk_pack_debug_dump_(std::uint8_t *data, std::uint32_t byte_size)</a>
<a name="106"><span class="lineNum">     106 </span>                :            : {</a>
<a name="107"><span class="lineNum">     107 </span>                :            :     debug_dump(data, byte_size);</a>
<a name="108"><span class="lineNum">     108 </span>                :            : }</a>
<a name="109"><span class="lineNum">     109 </span>                :            : </a>
<a name="110"><span class="lineNum">     110 </span>                :            : inline void _llk_pack_debug_dump_seek_(std::uint8_t offset)</a>
<a name="111"><span class="lineNum">     111 </span>                :            : {</a>
<a name="112"><span class="lineNum">     112 </span>                :            :     debug_dump_seek(offset);</a>
<a name="113"><span class="lineNum">     113 </span>                :            : }</a>
<a name="114"><span class="lineNum">     114 </span>                :            : </a>
<a name="115"><span class="lineNum">     115 </span>                :            : TT_ALWAYS_INLINE void _llk_pack_relu_config_(const std::uint32_t config)</a>
<a name="116"><span class="lineNum">     116 </span>                :            : {</a>
<a name="117"><span class="lineNum">     117 </span>                :            :     ReluType mode = (config &amp; 0xf) == 0 ? ReluType::NO_RELU : ((config &amp; 0xf) == 3 ? ReluType::MAX_THRESHOLD_RELU : ReluType::MIN_THRESHOLD_RELU);</a>
<a name="118"><span class="lineNum">     118 </span>                :            :     uint32_t val  = ((config &gt;&gt; 16) &lt;&lt; STACC_RELU_ReluThreshold_SHAMT) | (((uint32_t)mode) &lt;&lt; STACC_RELU_ApplyRelu_SHAMT);</a>
<a name="119"><span class="lineNum">     119 </span>                :            :     TTI_SETDMAREG(0, val &amp; 0xffff, 0, LO_16(p_gpr_pack::TMP0));</a>
<a name="120"><span class="lineNum">     120 </span>                :            :     TTI_SETDMAREG(0, val &gt;&gt; 16, 0, HI_16(p_gpr_pack::TMP0));</a>
<a name="121"><span class="lineNum">     121 </span>                :            :     TTI_STALLWAIT(p_stall::STALL_CFG, p_stall::PACK | p_stall::THCON);</a>
<a name="122"><span class="lineNum">     122 </span>                :            :     TTI_WRCFG(p_gpr_pack::TMP0, p_cfg::WRCFG_32b, STACC_RELU_ApplyRelu_ADDR32);</a>
<a name="123"><span class="lineNum">     123 </span>                :            :     TTI_NOP;</a>
<a name="124"><span class="lineNum">     124 </span>                :            :     TTI_NOP;</a>
<a name="125"><span class="lineNum">     125 </span>                :            : }</a>
<a name="126"><span class="lineNum">     126 </span>                :            : </a>
<a name="127"><span class="lineNum">     127 </span>                :            : inline void _llk_pack_reconfig_l1_acc_(const std::uint32_t enable)</a>
<a name="128"><span class="lineNum">     128 </span>                :            : {</a>
<a name="129"><span class="lineNum">     129 </span>                :            :     reconfigure_packer_l1_acc(enable);</a>
<a name="130"><span class="lineNum">     130 </span>                :            : }</a>
<a name="131"><span class="lineNum">     131 </span>                :            : </a>
<a name="132"><span class="lineNum">     132 </span>                :            : template &lt;bool untilize = false, ReduceDim dim&gt;</a>
<a name="133"><span class="lineNum">     133 </span>                :            : inline void _llk_pack_reduce_mask_config_()</a>
<a name="134"><span class="lineNum">     134 </span>                :            : {</a>
<a name="135"><span class="lineNum">     135 </span>                :            :     ckernel::packer::pck_edge_offset_u pack_edge_offset = {.val = 0};</a>
<a name="136"><span class="lineNum">     136 </span>                :            : </a>
<a name="137"><span class="lineNum">     137 </span>                :            :     // We initialize PCK_EDGE_OFFSET_SEC0 mask to clear out all the datums in the row</a>
<a name="138"><span class="lineNum">     138 </span>                :            :     pack_edge_offset.f.mask        = 0x0;</a>
<a name="139"><span class="lineNum">     139 </span>                :            :     uint32_t row_set_mapping_1     = 0;</a>
<a name="140"><span class="lineNum">     140 </span>                :            :     uint32_t edge_offset_sec1_mask = 0;</a>
<a name="141"><span class="lineNum">     141 </span>                :            : </a>
<a name="142"><span class="lineNum">     142 </span>                :            :     if constexpr (dim == ReduceDim::REDUCE_ROW)</a>
<a name="143"><span class="lineNum">     143 </span>                :            :     {</a>
<a name="144"><span class="lineNum">     144 </span>                :            :         // PCK_EDGE_OFFSET_SEC1 mask will clear out all the datums in the row except the first one</a>
<a name="145"><span class="lineNum">     145 </span>                :            :         edge_offset_sec1_mask = 0x0001;</a>
<a name="146"><span class="lineNum">     146 </span>                :            :         if constexpr (untilize)</a>
<a name="147"><span class="lineNum">     147 </span>                :            :         {</a>
<a name="148"><span class="lineNum">     148 </span>                :            :             pack_edge_offset.f.tile_row_set_select_pack0 = 1;</a>
<a name="149"><span class="lineNum">     149 </span>                :            :             pack_edge_offset.f.tile_row_set_select_pack1 = 1;</a>
<a name="150"><span class="lineNum">     150 </span>                :            :             pack_edge_offset.f.tile_row_set_select_pack2 = 1;</a>
<a name="151"><span class="lineNum">     151 </span>                :            :             pack_edge_offset.f.tile_row_set_select_pack3 = 1;</a>
<a name="152"><span class="lineNum">     152 </span>                :            :             row_set_mapping_1                            = 0x11111111; // each packer packs 1x32 row</a>
<a name="153"><span class="lineNum">     153 </span>                :            :         }</a>
<a name="154"><span class="lineNum">     154 </span>                :            :         else</a>
<a name="155"><span class="lineNum">     155 </span>                :            :         {</a>
<a name="156"><span class="lineNum">     156 </span>                :            :             // Packer 0 and 2 will use TILE_ROW_SET_MAPPING_1, while packer 1 and 3 will keep using</a>
<a name="157"><span class="lineNum">     157 </span>                :            :             // TILE_ROW_SET_MAPPING_0 configuration which is the default one</a>
<a name="158"><span class="lineNum">     158 </span>                :            :             pack_edge_offset.f.tile_row_set_select_pack0 = 1;</a>
<a name="159"><span class="lineNum">     159 </span>                :            :             pack_edge_offset.f.tile_row_set_select_pack2 = 1;</a>
<a name="160"><span class="lineNum">     160 </span>                :            : </a>
<a name="161"><span class="lineNum">     161 </span>                :            :             // TILE_ROW_SET_MAPPING_1 configuration sets all rows to use PCK_EDGE_OFFSET_SEC1 mask</a>
<a name="162"><span class="lineNum">     162 </span>                :            :             row_set_mapping_1 = 0x55555555; // each packer packs 1x16 row</a>
<a name="163"><span class="lineNum">     163 </span>                :            :         }</a>
<a name="164"><span class="lineNum">     164 </span>                :            :     }</a>
<a name="165"><span class="lineNum">     165 </span>                :            :     else if constexpr (dim == ReduceDim::REDUCE_COL)</a>
<a name="166"><span class="lineNum">     166 </span>                :            :     {</a>
<a name="167"><span class="lineNum">     167 </span>                :            :         // PCK_EDGE_OFFSET_SEC1 mask will pass through all the datums in the row as they are</a>
<a name="168"><span class="lineNum">     168 </span>                :            :         edge_offset_sec1_mask = 0xffff;</a>
<a name="169"><span class="lineNum">     169 </span>                :            : </a>
<a name="170"><span class="lineNum">     170 </span>                :            :         // Packer 0 and 1 will use TILE_ROW_SET_MAPPING_1, while packer 2 and 3 will keep using</a>
<a name="171"><span class="lineNum">     171 </span>                :            :         // TILE_ROW_SET_MAPPING_0 configuration which is the default one</a>
<a name="172"><span class="lineNum">     172 </span>                :            :         pack_edge_offset.f.tile_row_set_select_pack0 = 1;</a>
<a name="173"><span class="lineNum">     173 </span>                :            :         pack_edge_offset.f.tile_row_set_select_pack1 = 1;</a>
<a name="174"><span class="lineNum">     174 </span>                :            : </a>
<a name="175"><span class="lineNum">     175 </span>                :            :         if constexpr (untilize)</a>
<a name="176"><span class="lineNum">     176 </span>                :            :         {</a>
<a name="177"><span class="lineNum">     177 </span>                :            :             row_set_mapping_1 = 0x00000005; // each packer packs 1x32 row</a>
<a name="178"><span class="lineNum">     178 </span>                :            :         }</a>
<a name="179"><span class="lineNum">     179 </span>                :            :         else</a>
<a name="180"><span class="lineNum">     180 </span>                :            :         {</a>
<a name="181"><span class="lineNum">     181 </span>                :            :             // TILE_ROW_SET_MAPPING_1 configuration sets only first row to use PCK_EDGE_OFFSET_SEC1 mask</a>
<a name="182"><span class="lineNum">     182 </span>                :            :             row_set_mapping_1 = 0x00000001; // each packer packs 1x16 row</a>
<a name="183"><span class="lineNum">     183 </span>                :            :         }</a>
<a name="184"><span class="lineNum">     184 </span>                :            :     }</a>
<a name="185"><span class="lineNum">     185 </span>                :            :     else if constexpr (dim == ReduceDim::REDUCE_SCALAR)</a>
<a name="186"><span class="lineNum">     186 </span>                :            :     {</a>
<a name="187"><span class="lineNum">     187 </span>                :            :         // PCK_EDGE_OFFSET_SEC1 mask will clear out all the datums in the row except the first one</a>
<a name="188"><span class="lineNum">     188 </span>                :            :         edge_offset_sec1_mask = 0x0001;</a>
<a name="189"><span class="lineNum">     189 </span>                :            :         // Packer 0  will use TILE_ROW_SET_MAPPING_1, while packers 1,2 and 3 will keep using</a>
<a name="190"><span class="lineNum">     190 </span>                :            :         // TILE_ROW_SET_MAPPING_0 configuration which is the default one</a>
<a name="191"><span class="lineNum">     191 </span>                :            :         pack_edge_offset.f.tile_row_set_select_pack0 = 1;</a>
<a name="192"><span class="lineNum">     192 </span>                :            : </a>
<a name="193"><span class="lineNum">     193 </span>                :            :         // TILE_ROW_SET_MAPPING_1 configuration sets only first row to use PCK_EDGE_OFFSET_SEC1 mask</a>
<a name="194"><span class="lineNum">     194 </span>                :            :         row_set_mapping_1 = 0x00000001;</a>
<a name="195"><span class="lineNum">     195 </span>                :            :     }</a>
<a name="196"><span class="lineNum">     196 </span>                :            : </a>
<a name="197"><span class="lineNum">     197 </span>                :            :     // Initialize TMP registers with values we need to write in CFG registers</a>
<a name="198"><span class="lineNum">     198 </span>                :            :     TTI_SETDMAREG(0, LOWER_HALFWORD(pack_edge_offset.val), 0, LO_16(p_gpr_pack::TMP0));</a>
<a name="199"><span class="lineNum">     199 </span>                :            :     TTI_SETDMAREG(0, UPPER_HALFWORD(pack_edge_offset.val), 0, HI_16(p_gpr_pack::TMP0));</a>
<a name="200"><span class="lineNum">     200 </span>                :            :     TTI_SETDMAREG(0, LOWER_HALFWORD(edge_offset_sec1_mask), 0, LO_16(p_gpr_pack::TMP_LO));</a>
<a name="201"><span class="lineNum">     201 </span>                :            :     TTI_SETDMAREG(0, LOWER_HALFWORD(row_set_mapping_1), 0, LO_16(p_gpr_pack::TMP1));</a>
<a name="202"><span class="lineNum">     202 </span>                :            :     TTI_SETDMAREG(0, UPPER_HALFWORD(row_set_mapping_1), 0, HI_16(p_gpr_pack::TMP1));</a>
<a name="203"><span class="lineNum">     203 </span>                :            : </a>
<a name="204"><span class="lineNum">     204 </span>                :            :     // Wait for packer to finish to avoid breaking its current configuration</a>
<a name="205"><span class="lineNum">     205 </span>                :            :     TTI_STALLWAIT(p_stall::STALL_CFG, p_stall::PACK);</a>
<a name="206"><span class="lineNum">     206 </span>                :            : </a>
<a name="207"><span class="lineNum">     207 </span>                :            :     // Configure packer</a>
<a name="208"><span class="lineNum">     208 </span>                :            :     TTI_WRCFG(p_gpr_pack::TMP0, p_cfg::WRCFG_32b, PCK_EDGE_OFFSET_SEC0_mask_ADDR32);</a>
<a name="209"><span class="lineNum">     209 </span>                :            :     TTI_WRCFG(p_gpr_pack::TMP_LO, p_cfg::WRCFG_32b, PCK_EDGE_OFFSET_SEC1_mask_ADDR32);</a>
<a name="210"><span class="lineNum">     210 </span>                :            :     TTI_WRCFG(p_gpr_pack::TMP1, p_cfg::WRCFG_32b, TILE_ROW_SET_MAPPING_1_row_set_mapping_0_ADDR32);</a>
<a name="211"><span class="lineNum">     211 </span>                :            : </a>
<a name="212"><span class="lineNum">     212 </span>                :            :     TTI_NOP;</a>
<a name="213"><span class="lineNum">     213 </span>                :            :     TTI_NOP;</a>
<a name="214"><span class="lineNum">     214 </span>                :            : }</a>
<a name="215"><span class="lineNum">     215 </span>                :            : </a>
<a name="216"><span class="lineNum">     216 </span>                :            : inline void _llk_pack_reduce_mask_clear_()</a>
<a name="217"><span class="lineNum">     217 </span>                :            : {</a>
<a name="218"><span class="lineNum">     218 </span>                :            :     // By default, all packers are set to use TILE_ROW_SET_MAPPING_0 and</a>
<a name="219"><span class="lineNum">     219 </span>                :            :     // mask is configured to pass through all the datums</a>
<a name="220"><span class="lineNum">     220 </span>                :            :     pck_edge_offset_u pack_edge_offset = {.val = 0};</a>
<a name="221"><span class="lineNum">     221 </span>                :            :     pack_edge_offset.f.mask            = 0xffff;</a>
<a name="222"><span class="lineNum">     222 </span>                :            : </a>
<a name="223"><span class="lineNum">     223 </span>                :            :     // Initialize TMP registers with values we need to write in CFG registers</a>
<a name="224"><span class="lineNum">     224 </span>                :            :     TTI_SETDMAREG(0, LOWER_HALFWORD(pack_edge_offset.val), 0, LO_16(p_gpr_pack::TMP0));</a>
<a name="225"><span class="lineNum">     225 </span>                :            :     TTI_SETDMAREG(0, UPPER_HALFWORD(pack_edge_offset.val), 0, HI_16(p_gpr_pack::TMP0));</a>
<a name="226"><span class="lineNum">     226 </span>                :            : </a>
<a name="227"><span class="lineNum">     227 </span>                :            :     // Wait for packer to finish to avoid breaking its current configuration</a>
<a name="228"><span class="lineNum">     228 </span>                :            :     TTI_STALLWAIT(p_stall::STALL_CFG, p_stall::PACK);</a>
<a name="229"><span class="lineNum">     229 </span>                :            : </a>
<a name="230"><span class="lineNum">     230 </span>                :            :     // Clear out packer configuration for reduce</a>
<a name="231"><span class="lineNum">     231 </span>                :            :     TTI_WRCFG(p_gpr_pack::TMP0, p_cfg::WRCFG_32b, PCK_EDGE_OFFSET_SEC0_mask_ADDR32);</a>
<a name="232"><span class="lineNum">     232 </span>                :            :     TTI_WRCFG(p_gpr_pack::TMP0, p_cfg::WRCFG_32b, PCK_EDGE_OFFSET_SEC1_mask_ADDR32);</a>
<a name="233"><span class="lineNum">     233 </span>                :            : </a>
<a name="234"><span class="lineNum">     234 </span>                :            :     // All mappings point to PCK_EDGE_OFFSET_SEC0_mask_ADDR32</a>
<a name="235"><span class="lineNum">     235 </span>                :            :     TTI_WRCFG(p_gpr::ZERO, p_cfg::WRCFG_32b, TILE_ROW_SET_MAPPING_0_row_set_mapping_0_ADDR32);</a>
<a name="236"><span class="lineNum">     236 </span>                :            :     TTI_WRCFG(p_gpr::ZERO, p_cfg::WRCFG_32b, TILE_ROW_SET_MAPPING_1_row_set_mapping_0_ADDR32);</a>
<a name="237"><span class="lineNum">     237 </span>                :            : </a>
<a name="238"><span class="lineNum">     238 </span>                :            :     TTI_NOP;</a>
<a name="239"><span class="lineNum">     239 </span>                :            :     TTI_NOP;</a>
<a name="240"><span class="lineNum">     240 </span>                :            : }</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
