Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/lero1/Documents/arcProjects/architecture/RegisterFileTest_isim_beh.exe -prj C:/Users/lero1/Documents/arcProjects/architecture/RegisterFileTest_beh.prj work.RegisterFileTest 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/lero1/Documents/arcProjects/architecture/Register.vhd" into library work
Parsing VHDL file "C:/Users/lero1/Documents/arcProjects/architecture/MUX.vhd" into library work
Parsing VHDL file "C:/Users/lero1/Documents/arcProjects/architecture/DECODER.vhd" into library work
Parsing VHDL file "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" into library work
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 110: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 111: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 112: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 113: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 114: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 115: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 116: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 117: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 118: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 119: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 120: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 121: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 122: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 123: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 124: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 125: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 126: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 127: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 128: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 129: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 130: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 131: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 132: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 133: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 134: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 135: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 136: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 137: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 138: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 139: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 140: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFile.vhd" Line 141: Actual for formal port lod is neither a static name nor a globally static expression
Parsing VHDL file "C:/Users/lero1/Documents/arcProjects/architecture/RegisterFileTest.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity DECODER [decoder_default]
Compiling architecture behavioral of entity Reg [\Reg(32)\]
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavioral of entity RegisterFile [registerfile_default]
Compiling architecture behavior of entity registerfiletest
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 14 VHDL Units
Built simulation executable C:/Users/lero1/Documents/arcProjects/architecture/RegisterFileTest_isim_beh.exe
Fuse Memory Usage: 37296 KB
Fuse CPU Usage: 718 ms
