
LPUART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bac  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08003d84  08003d84  00004d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003dd8  08003dd8  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08003dd8  08003dd8  00004dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003de0  08003de0  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003de0  08003de0  00004de0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003de4  08003de4  00004de4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08003de8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  20000068  08003e50  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002a4  08003e50  000052a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e2fe  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002178  00000000  00000000  00013396  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd8  00000000  00000000  00015510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000090a  00000000  00000000  000160e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e328  00000000  00000000  000169f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dcdd  00000000  00000000  00034d1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba784  00000000  00000000  000429f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fd17b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035d8  00000000  00000000  000fd1c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00100798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000068 	.word	0x20000068
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08003d6c 	.word	0x08003d6c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000006c 	.word	0x2000006c
 8000214:	08003d6c 	.word	0x08003d6c

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <_write>:
		return len;
	}
#endif

#ifdef LPUART_CONSOLE
	int _write(int fd, char *ptr, int len) {
 8000508:	b580      	push	{r7, lr}
 800050a:	b086      	sub	sp, #24
 800050c:	af00      	add	r7, sp, #0
 800050e:	60f8      	str	r0, [r7, #12]
 8000510:	60b9      	str	r1, [r7, #8]
 8000512:	607a      	str	r2, [r7, #4]
		HAL_StatusTypeDef hstatus;

		if (fd == 1 || fd == 2) {
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	2b01      	cmp	r3, #1
 8000518:	d002      	beq.n	8000520 <_write+0x18>
 800051a:	68fb      	ldr	r3, [r7, #12]
 800051c:	2b02      	cmp	r3, #2
 800051e:	d111      	bne.n	8000544 <_write+0x3c>
			hstatus = HAL_UART_Transmit(&hlpuart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	b29a      	uxth	r2, r3
 8000524:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000528:	68b9      	ldr	r1, [r7, #8]
 800052a:	4809      	ldr	r0, [pc, #36]	@ (8000550 <_write+0x48>)
 800052c:	f002 f8f6 	bl	800271c <HAL_UART_Transmit>
 8000530:	4603      	mov	r3, r0
 8000532:	75fb      	strb	r3, [r7, #23]
			if (hstatus == HAL_OK)
 8000534:	7dfb      	ldrb	r3, [r7, #23]
 8000536:	2b00      	cmp	r3, #0
 8000538:	d101      	bne.n	800053e <_write+0x36>
				return len;
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	e004      	b.n	8000548 <_write+0x40>
			else
				return -1;
 800053e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000542:	e001      	b.n	8000548 <_write+0x40>
		}
		return -1;
 8000544:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
 8000548:	4618      	mov	r0, r3
 800054a:	3718      	adds	r7, #24
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	200000bc 	.word	0x200000bc

08000554 <HAL_LPTIM_AutoReloadMatchCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim) {
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
	printf("LPTIM\r\n");
 800055c:	4803      	ldr	r0, [pc, #12]	@ (800056c <HAL_LPTIM_AutoReloadMatchCallback+0x18>)
 800055e:	f003 f871 	bl	8003644 <puts>
}
 8000562:	bf00      	nop
 8000564:	3708      	adds	r7, #8
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	08003d84 	.word	0x08003d84

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000576:	f000 fabc 	bl	8000af2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057a:	f000 f817 	bl	80005ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057e:	f000 f8cd 	bl	800071c <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000582:	f000 f881 	bl	8000688 <MX_LPUART1_UART_Init>
  MX_LPTIM1_Init();
 8000586:	f000 f851 	bl	800062c <MX_LPTIM1_Init>
  /* USER CODE BEGIN 2 */

  uint16_t Period = 3 * (31250 / 127);  // Every 3 sec; 31250 - LPTIM clocking; 127 - Prescaler
 800058a:	f240 23e2 	movw	r3, #738	@ 0x2e2
 800058e:	80fb      	strh	r3, [r7, #6]
  HAL_LPTIM_Counter_Start_IT(&hlptim1, Period);
 8000590:	88fb      	ldrh	r3, [r7, #6]
 8000592:	4619      	mov	r1, r3
 8000594:	4803      	ldr	r0, [pc, #12]	@ (80005a4 <main+0x34>)
 8000596:	f000 fe4b 	bl	8001230 <HAL_LPTIM_Counter_Start_IT>

  printf("\r\nStart\r\n");
 800059a:	4803      	ldr	r0, [pc, #12]	@ (80005a8 <main+0x38>)
 800059c:	f003 f852 	bl	8003644 <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005a0:	bf00      	nop
 80005a2:	e7fd      	b.n	80005a0 <main+0x30>
 80005a4:	20000084 	.word	0x20000084
 80005a8:	08003d8c 	.word	0x08003d8c

080005ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b094      	sub	sp, #80	@ 0x50
 80005b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b2:	f107 0318 	add.w	r3, r7, #24
 80005b6:	2238      	movs	r2, #56	@ 0x38
 80005b8:	2100      	movs	r1, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f003 f922 	bl	8003804 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c0:	1d3b      	adds	r3, r7, #4
 80005c2:	2200      	movs	r2, #0
 80005c4:	601a      	str	r2, [r3, #0]
 80005c6:	605a      	str	r2, [r3, #4]
 80005c8:	609a      	str	r2, [r3, #8]
 80005ca:	60da      	str	r2, [r3, #12]
 80005cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005ce:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80005d2:	f001 f881 	bl	80016d8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005d6:	2301      	movs	r3, #1
 80005d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005e0:	2300      	movs	r3, #0
 80005e2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e4:	f107 0318 	add.w	r3, r7, #24
 80005e8:	4618      	mov	r0, r3
 80005ea:	f001 f929 	bl	8001840 <HAL_RCC_OscConfig>
 80005ee:	4603      	mov	r3, r0
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d001      	beq.n	80005f8 <SystemClock_Config+0x4c>
  {
    Error_Handler();
 80005f4:	f000 f8c2 	bl	800077c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f8:	230f      	movs	r3, #15
 80005fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80005fc:	2302      	movs	r3, #2
 80005fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV16;
 8000600:	23b0      	movs	r3, #176	@ 0xb0
 8000602:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8000604:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000608:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV16;
 800060a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800060e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000610:	1d3b      	adds	r3, r7, #4
 8000612:	2100      	movs	r1, #0
 8000614:	4618      	mov	r0, r3
 8000616:	f001 fc25 	bl	8001e64 <HAL_RCC_ClockConfig>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d001      	beq.n	8000624 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000620:	f000 f8ac 	bl	800077c <Error_Handler>
  }
}
 8000624:	bf00      	nop
 8000626:	3750      	adds	r7, #80	@ 0x50
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}

0800062c <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8000630:	4b13      	ldr	r3, [pc, #76]	@ (8000680 <MX_LPTIM1_Init+0x54>)
 8000632:	4a14      	ldr	r2, [pc, #80]	@ (8000684 <MX_LPTIM1_Init+0x58>)
 8000634:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8000636:	4b12      	ldr	r3, [pc, #72]	@ (8000680 <MX_LPTIM1_Init+0x54>)
 8000638:	2200      	movs	r2, #0
 800063a:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV128;
 800063c:	4b10      	ldr	r3, [pc, #64]	@ (8000680 <MX_LPTIM1_Init+0x54>)
 800063e:	f44f 6260 	mov.w	r2, #3584	@ 0xe00
 8000642:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8000644:	4b0e      	ldr	r3, [pc, #56]	@ (8000680 <MX_LPTIM1_Init+0x54>)
 8000646:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800064a:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 800064c:	4b0c      	ldr	r3, [pc, #48]	@ (8000680 <MX_LPTIM1_Init+0x54>)
 800064e:	2200      	movs	r2, #0
 8000650:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8000652:	4b0b      	ldr	r3, [pc, #44]	@ (8000680 <MX_LPTIM1_Init+0x54>)
 8000654:	2200      	movs	r2, #0
 8000656:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8000658:	4b09      	ldr	r3, [pc, #36]	@ (8000680 <MX_LPTIM1_Init+0x54>)
 800065a:	2200      	movs	r2, #0
 800065c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 800065e:	4b08      	ldr	r3, [pc, #32]	@ (8000680 <MX_LPTIM1_Init+0x54>)
 8000660:	2200      	movs	r2, #0
 8000662:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8000664:	4b06      	ldr	r3, [pc, #24]	@ (8000680 <MX_LPTIM1_Init+0x54>)
 8000666:	2200      	movs	r2, #0
 8000668:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 800066a:	4805      	ldr	r0, [pc, #20]	@ (8000680 <MX_LPTIM1_Init+0x54>)
 800066c:	f000 fd44 	bl	80010f8 <HAL_LPTIM_Init>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <MX_LPTIM1_Init+0x4e>
  {
    Error_Handler();
 8000676:	f000 f881 	bl	800077c <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 800067a:	bf00      	nop
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	20000084 	.word	0x20000084
 8000684:	40007c00 	.word	0x40007c00

08000688 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800068c:	4b21      	ldr	r3, [pc, #132]	@ (8000714 <MX_LPUART1_UART_Init+0x8c>)
 800068e:	4a22      	ldr	r2, [pc, #136]	@ (8000718 <MX_LPUART1_UART_Init+0x90>)
 8000690:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8000692:	4b20      	ldr	r3, [pc, #128]	@ (8000714 <MX_LPUART1_UART_Init+0x8c>)
 8000694:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000698:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800069a:	4b1e      	ldr	r3, [pc, #120]	@ (8000714 <MX_LPUART1_UART_Init+0x8c>)
 800069c:	2200      	movs	r2, #0
 800069e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80006a0:	4b1c      	ldr	r3, [pc, #112]	@ (8000714 <MX_LPUART1_UART_Init+0x8c>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80006a6:	4b1b      	ldr	r3, [pc, #108]	@ (8000714 <MX_LPUART1_UART_Init+0x8c>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80006ac:	4b19      	ldr	r3, [pc, #100]	@ (8000714 <MX_LPUART1_UART_Init+0x8c>)
 80006ae:	220c      	movs	r2, #12
 80006b0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006b2:	4b18      	ldr	r3, [pc, #96]	@ (8000714 <MX_LPUART1_UART_Init+0x8c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006b8:	4b16      	ldr	r3, [pc, #88]	@ (8000714 <MX_LPUART1_UART_Init+0x8c>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006be:	4b15      	ldr	r3, [pc, #84]	@ (8000714 <MX_LPUART1_UART_Init+0x8c>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006c4:	4b13      	ldr	r3, [pc, #76]	@ (8000714 <MX_LPUART1_UART_Init+0x8c>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80006ca:	4812      	ldr	r0, [pc, #72]	@ (8000714 <MX_LPUART1_UART_Init+0x8c>)
 80006cc:	f001 ffd6 	bl	800267c <HAL_UART_Init>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80006d6:	f000 f851 	bl	800077c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006da:	2100      	movs	r1, #0
 80006dc:	480d      	ldr	r0, [pc, #52]	@ (8000714 <MX_LPUART1_UART_Init+0x8c>)
 80006de:	f002 fdcf 	bl	8003280 <HAL_UARTEx_SetTxFifoThreshold>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 80006e8:	f000 f848 	bl	800077c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006ec:	2100      	movs	r1, #0
 80006ee:	4809      	ldr	r0, [pc, #36]	@ (8000714 <MX_LPUART1_UART_Init+0x8c>)
 80006f0:	f002 fe04 	bl	80032fc <HAL_UARTEx_SetRxFifoThreshold>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 80006fa:	f000 f83f 	bl	800077c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80006fe:	4805      	ldr	r0, [pc, #20]	@ (8000714 <MX_LPUART1_UART_Init+0x8c>)
 8000700:	f002 fd85 	bl	800320e <HAL_UARTEx_DisableFifoMode>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800070a:	f000 f837 	bl	800077c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	200000bc 	.word	0x200000bc
 8000718:	40008000 	.word	0x40008000

0800071c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800071c:	b480      	push	{r7}
 800071e:	b085      	sub	sp, #20
 8000720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000722:	4b15      	ldr	r3, [pc, #84]	@ (8000778 <MX_GPIO_Init+0x5c>)
 8000724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000726:	4a14      	ldr	r2, [pc, #80]	@ (8000778 <MX_GPIO_Init+0x5c>)
 8000728:	f043 0320 	orr.w	r3, r3, #32
 800072c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800072e:	4b12      	ldr	r3, [pc, #72]	@ (8000778 <MX_GPIO_Init+0x5c>)
 8000730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000732:	f003 0320 	and.w	r3, r3, #32
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800073a:	4b0f      	ldr	r3, [pc, #60]	@ (8000778 <MX_GPIO_Init+0x5c>)
 800073c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800073e:	4a0e      	ldr	r2, [pc, #56]	@ (8000778 <MX_GPIO_Init+0x5c>)
 8000740:	f043 0301 	orr.w	r3, r3, #1
 8000744:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000746:	4b0c      	ldr	r3, [pc, #48]	@ (8000778 <MX_GPIO_Init+0x5c>)
 8000748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800074a:	f003 0301 	and.w	r3, r3, #1
 800074e:	60bb      	str	r3, [r7, #8]
 8000750:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000752:	4b09      	ldr	r3, [pc, #36]	@ (8000778 <MX_GPIO_Init+0x5c>)
 8000754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000756:	4a08      	ldr	r2, [pc, #32]	@ (8000778 <MX_GPIO_Init+0x5c>)
 8000758:	f043 0302 	orr.w	r3, r3, #2
 800075c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800075e:	4b06      	ldr	r3, [pc, #24]	@ (8000778 <MX_GPIO_Init+0x5c>)
 8000760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000762:	f003 0302 	and.w	r3, r3, #2
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800076a:	bf00      	nop
 800076c:	3714      	adds	r7, #20
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	40021000 	.word	0x40021000

0800077c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000780:	b672      	cpsid	i
}
 8000782:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000784:	bf00      	nop
 8000786:	e7fd      	b.n	8000784 <Error_Handler+0x8>

08000788 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800078e:	4b0f      	ldr	r3, [pc, #60]	@ (80007cc <HAL_MspInit+0x44>)
 8000790:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000792:	4a0e      	ldr	r2, [pc, #56]	@ (80007cc <HAL_MspInit+0x44>)
 8000794:	f043 0301 	orr.w	r3, r3, #1
 8000798:	6613      	str	r3, [r2, #96]	@ 0x60
 800079a:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <HAL_MspInit+0x44>)
 800079c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800079e:	f003 0301 	and.w	r3, r3, #1
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a6:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <HAL_MspInit+0x44>)
 80007a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007aa:	4a08      	ldr	r2, [pc, #32]	@ (80007cc <HAL_MspInit+0x44>)
 80007ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80007b2:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <HAL_MspInit+0x44>)
 80007b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007ba:	603b      	str	r3, [r7, #0]
 80007bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80007be:	f001 f82f 	bl	8001820 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007c2:	bf00      	nop
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	40021000 	.word	0x40021000

080007d0 <HAL_LPTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b094      	sub	sp, #80	@ 0x50
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007d8:	f107 030c 	add.w	r3, r7, #12
 80007dc:	2244      	movs	r2, #68	@ 0x44
 80007de:	2100      	movs	r1, #0
 80007e0:	4618      	mov	r0, r3
 80007e2:	f003 f80f 	bl	8003804 <memset>
  if(hlptim->Instance==LPTIM1)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	4a15      	ldr	r2, [pc, #84]	@ (8000840 <HAL_LPTIM_MspInit+0x70>)
 80007ec:	4293      	cmp	r3, r2
 80007ee:	d122      	bne.n	8000836 <HAL_LPTIM_MspInit+0x66>

    /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 80007f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007f4:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_PCLK1;
 80007f6:	2300      	movs	r3, #0
 80007f8:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007fa:	f107 030c 	add.w	r3, r7, #12
 80007fe:	4618      	mov	r0, r3
 8000800:	f001 fd4c 	bl	800229c <HAL_RCCEx_PeriphCLKConfig>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <HAL_LPTIM_MspInit+0x3e>
    {
      Error_Handler();
 800080a:	f7ff ffb7 	bl	800077c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 800080e:	4b0d      	ldr	r3, [pc, #52]	@ (8000844 <HAL_LPTIM_MspInit+0x74>)
 8000810:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000812:	4a0c      	ldr	r2, [pc, #48]	@ (8000844 <HAL_LPTIM_MspInit+0x74>)
 8000814:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000818:	6593      	str	r3, [r2, #88]	@ 0x58
 800081a:	4b0a      	ldr	r3, [pc, #40]	@ (8000844 <HAL_LPTIM_MspInit+0x74>)
 800081c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800081e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8000822:	60bb      	str	r3, [r7, #8]
 8000824:	68bb      	ldr	r3, [r7, #8]
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8000826:	2200      	movs	r2, #0
 8000828:	2100      	movs	r1, #0
 800082a:	2031      	movs	r0, #49	@ 0x31
 800082c:	f000 faad 	bl	8000d8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8000830:	2031      	movs	r0, #49	@ 0x31
 8000832:	f000 fac4 	bl	8000dbe <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPTIM1_MspInit 1 */

  }

}
 8000836:	bf00      	nop
 8000838:	3750      	adds	r7, #80	@ 0x50
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	40007c00 	.word	0x40007c00
 8000844:	40021000 	.word	0x40021000

08000848 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b09a      	sub	sp, #104	@ 0x68
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000850:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000854:	2200      	movs	r2, #0
 8000856:	601a      	str	r2, [r3, #0]
 8000858:	605a      	str	r2, [r3, #4]
 800085a:	609a      	str	r2, [r3, #8]
 800085c:	60da      	str	r2, [r3, #12]
 800085e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000860:	f107 0310 	add.w	r3, r7, #16
 8000864:	2244      	movs	r2, #68	@ 0x44
 8000866:	2100      	movs	r1, #0
 8000868:	4618      	mov	r0, r3
 800086a:	f002 ffcb 	bl	8003804 <memset>
  if(huart->Instance==LPUART1)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4a1f      	ldr	r2, [pc, #124]	@ (80008f0 <HAL_UART_MspInit+0xa8>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d136      	bne.n	80008e6 <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000878:	2320      	movs	r3, #32
 800087a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800087c:	2300      	movs	r3, #0
 800087e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000880:	f107 0310 	add.w	r3, r7, #16
 8000884:	4618      	mov	r0, r3
 8000886:	f001 fd09 	bl	800229c <HAL_RCCEx_PeriphCLKConfig>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000890:	f7ff ff74 	bl	800077c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000894:	4b17      	ldr	r3, [pc, #92]	@ (80008f4 <HAL_UART_MspInit+0xac>)
 8000896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000898:	4a16      	ldr	r2, [pc, #88]	@ (80008f4 <HAL_UART_MspInit+0xac>)
 800089a:	f043 0301 	orr.w	r3, r3, #1
 800089e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80008a0:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <HAL_UART_MspInit+0xac>)
 80008a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80008a4:	f003 0301 	and.w	r3, r3, #1
 80008a8:	60fb      	str	r3, [r7, #12]
 80008aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ac:	4b11      	ldr	r3, [pc, #68]	@ (80008f4 <HAL_UART_MspInit+0xac>)
 80008ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b0:	4a10      	ldr	r2, [pc, #64]	@ (80008f4 <HAL_UART_MspInit+0xac>)
 80008b2:	f043 0301 	orr.w	r3, r3, #1
 80008b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008b8:	4b0e      	ldr	r3, [pc, #56]	@ (80008f4 <HAL_UART_MspInit+0xac>)
 80008ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008bc:	f003 0301 	and.w	r3, r3, #1
 80008c0:	60bb      	str	r3, [r7, #8]
 80008c2:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008c4:	230c      	movs	r3, #12
 80008c6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c8:	2302      	movs	r3, #2
 80008ca:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d0:	2300      	movs	r3, #0
 80008d2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80008d4:	230c      	movs	r3, #12
 80008d6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80008dc:	4619      	mov	r1, r3
 80008de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008e2:	f000 fa87 	bl	8000df4 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80008e6:	bf00      	nop
 80008e8:	3768      	adds	r7, #104	@ 0x68
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40008000 	.word	0x40008000
 80008f4:	40021000 	.word	0x40021000

080008f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <NMI_Handler+0x4>

08000900 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000904:	bf00      	nop
 8000906:	e7fd      	b.n	8000904 <HardFault_Handler+0x4>

08000908 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800090c:	bf00      	nop
 800090e:	e7fd      	b.n	800090c <MemManage_Handler+0x4>

08000910 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000914:	bf00      	nop
 8000916:	e7fd      	b.n	8000914 <BusFault_Handler+0x4>

08000918 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800091c:	bf00      	nop
 800091e:	e7fd      	b.n	800091c <UsageFault_Handler+0x4>

08000920 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000924:	bf00      	nop
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr

0800092e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800092e:	b480      	push	{r7}
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000932:	bf00      	nop
 8000934:	46bd      	mov	sp, r7
 8000936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093a:	4770      	bx	lr

0800093c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000940:	bf00      	nop
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr

0800094a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800094a:	b580      	push	{r7, lr}
 800094c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800094e:	f000 f923 	bl	8000b98 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000952:	bf00      	nop
 8000954:	bd80      	pop	{r7, pc}
	...

08000958 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 800095c:	4802      	ldr	r0, [pc, #8]	@ (8000968 <LPTIM1_IRQHandler+0x10>)
 800095e:	f000 fcd7 	bl	8001310 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000084 	.word	0x20000084

0800096c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0
 8000972:	60f8      	str	r0, [r7, #12]
 8000974:	60b9      	str	r1, [r7, #8]
 8000976:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000978:	2300      	movs	r3, #0
 800097a:	617b      	str	r3, [r7, #20]
 800097c:	e00a      	b.n	8000994 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800097e:	f3af 8000 	nop.w
 8000982:	4601      	mov	r1, r0
 8000984:	68bb      	ldr	r3, [r7, #8]
 8000986:	1c5a      	adds	r2, r3, #1
 8000988:	60ba      	str	r2, [r7, #8]
 800098a:	b2ca      	uxtb	r2, r1
 800098c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	3301      	adds	r3, #1
 8000992:	617b      	str	r3, [r7, #20]
 8000994:	697a      	ldr	r2, [r7, #20]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	429a      	cmp	r2, r3
 800099a:	dbf0      	blt.n	800097e <_read+0x12>
  }

  return len;
 800099c:	687b      	ldr	r3, [r7, #4]
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3718      	adds	r7, #24
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80009a6:	b480      	push	{r7}
 80009a8:	b083      	sub	sp, #12
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	370c      	adds	r7, #12
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr

080009be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009be:	b480      	push	{r7}
 80009c0:	b083      	sub	sp, #12
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	6078      	str	r0, [r7, #4]
 80009c6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009ce:	605a      	str	r2, [r3, #4]
  return 0;
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	370c      	adds	r7, #12
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr

080009de <_isatty>:

int _isatty(int file)
{
 80009de:	b480      	push	{r7}
 80009e0:	b083      	sub	sp, #12
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009e6:	2301      	movs	r3, #1
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	370c      	adds	r7, #12
 80009ec:	46bd      	mov	sp, r7
 80009ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f2:	4770      	bx	lr

080009f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009f4:	b480      	push	{r7}
 80009f6:	b085      	sub	sp, #20
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	60f8      	str	r0, [r7, #12]
 80009fc:	60b9      	str	r1, [r7, #8]
 80009fe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a00:	2300      	movs	r3, #0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3714      	adds	r7, #20
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
	...

08000a10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b086      	sub	sp, #24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a18:	4a14      	ldr	r2, [pc, #80]	@ (8000a6c <_sbrk+0x5c>)
 8000a1a:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <_sbrk+0x60>)
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a24:	4b13      	ldr	r3, [pc, #76]	@ (8000a74 <_sbrk+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d102      	bne.n	8000a32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a2c:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <_sbrk+0x64>)
 8000a2e:	4a12      	ldr	r2, [pc, #72]	@ (8000a78 <_sbrk+0x68>)
 8000a30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a32:	4b10      	ldr	r3, [pc, #64]	@ (8000a74 <_sbrk+0x64>)
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4413      	add	r3, r2
 8000a3a:	693a      	ldr	r2, [r7, #16]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d207      	bcs.n	8000a50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a40:	f002 ff2e 	bl	80038a0 <__errno>
 8000a44:	4603      	mov	r3, r0
 8000a46:	220c      	movs	r2, #12
 8000a48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a4a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a4e:	e009      	b.n	8000a64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a50:	4b08      	ldr	r3, [pc, #32]	@ (8000a74 <_sbrk+0x64>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a56:	4b07      	ldr	r3, [pc, #28]	@ (8000a74 <_sbrk+0x64>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	4413      	add	r3, r2
 8000a5e:	4a05      	ldr	r2, [pc, #20]	@ (8000a74 <_sbrk+0x64>)
 8000a60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a62:	68fb      	ldr	r3, [r7, #12]
}
 8000a64:	4618      	mov	r0, r3
 8000a66:	3718      	adds	r7, #24
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	20008000 	.word	0x20008000
 8000a70:	00000400 	.word	0x00000400
 8000a74:	20000150 	.word	0x20000150
 8000a78:	200002a8 	.word	0x200002a8

08000a7c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a80:	4b06      	ldr	r3, [pc, #24]	@ (8000a9c <SystemInit+0x20>)
 8000a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a86:	4a05      	ldr	r2, [pc, #20]	@ (8000a9c <SystemInit+0x20>)
 8000a88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a90:	bf00      	nop
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	e000ed00 	.word	0xe000ed00

08000aa0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000aa0:	480d      	ldr	r0, [pc, #52]	@ (8000ad8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000aa2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000aa4:	f7ff ffea 	bl	8000a7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000aa8:	480c      	ldr	r0, [pc, #48]	@ (8000adc <LoopForever+0x6>)
  ldr r1, =_edata
 8000aaa:	490d      	ldr	r1, [pc, #52]	@ (8000ae0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000aac:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae4 <LoopForever+0xe>)
  movs r3, #0
 8000aae:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000ab0:	e002      	b.n	8000ab8 <LoopCopyDataInit>

08000ab2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ab2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ab6:	3304      	adds	r3, #4

08000ab8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ab8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000abc:	d3f9      	bcc.n	8000ab2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000abe:	4a0a      	ldr	r2, [pc, #40]	@ (8000ae8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ac0:	4c0a      	ldr	r4, [pc, #40]	@ (8000aec <LoopForever+0x16>)
  movs r3, #0
 8000ac2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac4:	e001      	b.n	8000aca <LoopFillZerobss>

08000ac6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ac6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ac8:	3204      	adds	r2, #4

08000aca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000acc:	d3fb      	bcc.n	8000ac6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000ace:	f002 feed 	bl	80038ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ad2:	f7ff fd4d 	bl	8000570 <main>

08000ad6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ad6:	e7fe      	b.n	8000ad6 <LoopForever>
  ldr   r0, =_estack
 8000ad8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000adc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ae0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ae4:	08003de8 	.word	0x08003de8
  ldr r2, =_sbss
 8000ae8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000aec:	200002a4 	.word	0x200002a4

08000af0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000af0:	e7fe      	b.n	8000af0 <ADC1_2_IRQHandler>

08000af2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	b082      	sub	sp, #8
 8000af6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000af8:	2300      	movs	r3, #0
 8000afa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000afc:	2003      	movs	r0, #3
 8000afe:	f000 f939 	bl	8000d74 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b02:	200f      	movs	r0, #15
 8000b04:	f000 f80e 	bl	8000b24 <HAL_InitTick>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d002      	beq.n	8000b14 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b0e:	2301      	movs	r3, #1
 8000b10:	71fb      	strb	r3, [r7, #7]
 8000b12:	e001      	b.n	8000b18 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b14:	f7ff fe38 	bl	8000788 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b18:	79fb      	ldrb	r3, [r7, #7]

}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
	...

08000b24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000b30:	4b16      	ldr	r3, [pc, #88]	@ (8000b8c <HAL_InitTick+0x68>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d022      	beq.n	8000b7e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000b38:	4b15      	ldr	r3, [pc, #84]	@ (8000b90 <HAL_InitTick+0x6c>)
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	4b13      	ldr	r3, [pc, #76]	@ (8000b8c <HAL_InitTick+0x68>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000b44:	fbb1 f3f3 	udiv	r3, r1, r3
 8000b48:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f000 f944 	bl	8000dda <HAL_SYSTICK_Config>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d10f      	bne.n	8000b78 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	2b0f      	cmp	r3, #15
 8000b5c:	d809      	bhi.n	8000b72 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	6879      	ldr	r1, [r7, #4]
 8000b62:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b66:	f000 f910 	bl	8000d8a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b94 <HAL_InitTick+0x70>)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	6013      	str	r3, [r2, #0]
 8000b70:	e007      	b.n	8000b82 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000b72:	2301      	movs	r3, #1
 8000b74:	73fb      	strb	r3, [r7, #15]
 8000b76:	e004      	b.n	8000b82 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	73fb      	strb	r3, [r7, #15]
 8000b7c:	e001      	b.n	8000b82 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b82:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	3710      	adds	r7, #16
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	20000008 	.word	0x20000008
 8000b90:	20000000 	.word	0x20000000
 8000b94:	20000004 	.word	0x20000004

08000b98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b9c:	4b05      	ldr	r3, [pc, #20]	@ (8000bb4 <HAL_IncTick+0x1c>)
 8000b9e:	681a      	ldr	r2, [r3, #0]
 8000ba0:	4b05      	ldr	r3, [pc, #20]	@ (8000bb8 <HAL_IncTick+0x20>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	4a03      	ldr	r2, [pc, #12]	@ (8000bb4 <HAL_IncTick+0x1c>)
 8000ba8:	6013      	str	r3, [r2, #0]
}
 8000baa:	bf00      	nop
 8000bac:	46bd      	mov	sp, r7
 8000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb2:	4770      	bx	lr
 8000bb4:	20000154 	.word	0x20000154
 8000bb8:	20000008 	.word	0x20000008

08000bbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  return uwTick;
 8000bc0:	4b03      	ldr	r3, [pc, #12]	@ (8000bd0 <HAL_GetTick+0x14>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	20000154 	.word	0x20000154

08000bd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	f003 0307 	and.w	r3, r3, #7
 8000be2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000be4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c18 <__NVIC_SetPriorityGrouping+0x44>)
 8000be6:	68db      	ldr	r3, [r3, #12]
 8000be8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bea:	68ba      	ldr	r2, [r7, #8]
 8000bec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bf0:	4013      	ands	r3, r2
 8000bf2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bfc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c06:	4a04      	ldr	r2, [pc, #16]	@ (8000c18 <__NVIC_SetPriorityGrouping+0x44>)
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	60d3      	str	r3, [r2, #12]
}
 8000c0c:	bf00      	nop
 8000c0e:	3714      	adds	r7, #20
 8000c10:	46bd      	mov	sp, r7
 8000c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c16:	4770      	bx	lr
 8000c18:	e000ed00 	.word	0xe000ed00

08000c1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c20:	4b04      	ldr	r3, [pc, #16]	@ (8000c34 <__NVIC_GetPriorityGrouping+0x18>)
 8000c22:	68db      	ldr	r3, [r3, #12]
 8000c24:	0a1b      	lsrs	r3, r3, #8
 8000c26:	f003 0307 	and.w	r3, r3, #7
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr
 8000c34:	e000ed00 	.word	0xe000ed00

08000c38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	db0b      	blt.n	8000c62 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	f003 021f 	and.w	r2, r3, #31
 8000c50:	4907      	ldr	r1, [pc, #28]	@ (8000c70 <__NVIC_EnableIRQ+0x38>)
 8000c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c56:	095b      	lsrs	r3, r3, #5
 8000c58:	2001      	movs	r0, #1
 8000c5a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c62:	bf00      	nop
 8000c64:	370c      	adds	r7, #12
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	e000e100 	.word	0xe000e100

08000c74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	6039      	str	r1, [r7, #0]
 8000c7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	db0a      	blt.n	8000c9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	b2da      	uxtb	r2, r3
 8000c8c:	490c      	ldr	r1, [pc, #48]	@ (8000cc0 <__NVIC_SetPriority+0x4c>)
 8000c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c92:	0112      	lsls	r2, r2, #4
 8000c94:	b2d2      	uxtb	r2, r2
 8000c96:	440b      	add	r3, r1
 8000c98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c9c:	e00a      	b.n	8000cb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	b2da      	uxtb	r2, r3
 8000ca2:	4908      	ldr	r1, [pc, #32]	@ (8000cc4 <__NVIC_SetPriority+0x50>)
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	f003 030f 	and.w	r3, r3, #15
 8000caa:	3b04      	subs	r3, #4
 8000cac:	0112      	lsls	r2, r2, #4
 8000cae:	b2d2      	uxtb	r2, r2
 8000cb0:	440b      	add	r3, r1
 8000cb2:	761a      	strb	r2, [r3, #24]
}
 8000cb4:	bf00      	nop
 8000cb6:	370c      	adds	r7, #12
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr
 8000cc0:	e000e100 	.word	0xe000e100
 8000cc4:	e000ed00 	.word	0xe000ed00

08000cc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b089      	sub	sp, #36	@ 0x24
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	60f8      	str	r0, [r7, #12]
 8000cd0:	60b9      	str	r1, [r7, #8]
 8000cd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	f003 0307 	and.w	r3, r3, #7
 8000cda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cdc:	69fb      	ldr	r3, [r7, #28]
 8000cde:	f1c3 0307 	rsb	r3, r3, #7
 8000ce2:	2b04      	cmp	r3, #4
 8000ce4:	bf28      	it	cs
 8000ce6:	2304      	movcs	r3, #4
 8000ce8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cea:	69fb      	ldr	r3, [r7, #28]
 8000cec:	3304      	adds	r3, #4
 8000cee:	2b06      	cmp	r3, #6
 8000cf0:	d902      	bls.n	8000cf8 <NVIC_EncodePriority+0x30>
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	3b03      	subs	r3, #3
 8000cf6:	e000      	b.n	8000cfa <NVIC_EncodePriority+0x32>
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cfc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000d00:	69bb      	ldr	r3, [r7, #24]
 8000d02:	fa02 f303 	lsl.w	r3, r2, r3
 8000d06:	43da      	mvns	r2, r3
 8000d08:	68bb      	ldr	r3, [r7, #8]
 8000d0a:	401a      	ands	r2, r3
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d10:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	fa01 f303 	lsl.w	r3, r1, r3
 8000d1a:	43d9      	mvns	r1, r3
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d20:	4313      	orrs	r3, r2
         );
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3724      	adds	r7, #36	@ 0x24
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
	...

08000d30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	3b01      	subs	r3, #1
 8000d3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d40:	d301      	bcc.n	8000d46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d42:	2301      	movs	r3, #1
 8000d44:	e00f      	b.n	8000d66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d46:	4a0a      	ldr	r2, [pc, #40]	@ (8000d70 <SysTick_Config+0x40>)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	3b01      	subs	r3, #1
 8000d4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d4e:	210f      	movs	r1, #15
 8000d50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d54:	f7ff ff8e 	bl	8000c74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d58:	4b05      	ldr	r3, [pc, #20]	@ (8000d70 <SysTick_Config+0x40>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d5e:	4b04      	ldr	r3, [pc, #16]	@ (8000d70 <SysTick_Config+0x40>)
 8000d60:	2207      	movs	r2, #7
 8000d62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d64:	2300      	movs	r3, #0
}
 8000d66:	4618      	mov	r0, r3
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	e000e010 	.word	0xe000e010

08000d74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d7c:	6878      	ldr	r0, [r7, #4]
 8000d7e:	f7ff ff29 	bl	8000bd4 <__NVIC_SetPriorityGrouping>
}
 8000d82:	bf00      	nop
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b086      	sub	sp, #24
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	4603      	mov	r3, r0
 8000d92:	60b9      	str	r1, [r7, #8]
 8000d94:	607a      	str	r2, [r7, #4]
 8000d96:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d98:	f7ff ff40 	bl	8000c1c <__NVIC_GetPriorityGrouping>
 8000d9c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d9e:	687a      	ldr	r2, [r7, #4]
 8000da0:	68b9      	ldr	r1, [r7, #8]
 8000da2:	6978      	ldr	r0, [r7, #20]
 8000da4:	f7ff ff90 	bl	8000cc8 <NVIC_EncodePriority>
 8000da8:	4602      	mov	r2, r0
 8000daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dae:	4611      	mov	r1, r2
 8000db0:	4618      	mov	r0, r3
 8000db2:	f7ff ff5f 	bl	8000c74 <__NVIC_SetPriority>
}
 8000db6:	bf00      	nop
 8000db8:	3718      	adds	r7, #24
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b082      	sub	sp, #8
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f7ff ff33 	bl	8000c38 <__NVIC_EnableIRQ>
}
 8000dd2:	bf00      	nop
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b082      	sub	sp, #8
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f7ff ffa4 	bl	8000d30 <SysTick_Config>
 8000de8:	4603      	mov	r3, r0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
	...

08000df4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b087      	sub	sp, #28
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000e02:	e15a      	b.n	80010ba <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	681a      	ldr	r2, [r3, #0]
 8000e08:	2101      	movs	r1, #1
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e10:	4013      	ands	r3, r2
 8000e12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	f000 814c 	beq.w	80010b4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f003 0303 	and.w	r3, r3, #3
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d005      	beq.n	8000e34 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e30:	2b02      	cmp	r3, #2
 8000e32:	d130      	bne.n	8000e96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	2203      	movs	r2, #3
 8000e40:	fa02 f303 	lsl.w	r3, r2, r3
 8000e44:	43db      	mvns	r3, r3
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	68da      	ldr	r2, [r3, #12]
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	693a      	ldr	r2, [r7, #16]
 8000e62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	43db      	mvns	r3, r3
 8000e74:	693a      	ldr	r2, [r7, #16]
 8000e76:	4013      	ands	r3, r2
 8000e78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	091b      	lsrs	r3, r3, #4
 8000e80:	f003 0201 	and.w	r2, r3, #1
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	693a      	ldr	r2, [r7, #16]
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	f003 0303 	and.w	r3, r3, #3
 8000e9e:	2b03      	cmp	r3, #3
 8000ea0:	d017      	beq.n	8000ed2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	68db      	ldr	r3, [r3, #12]
 8000ea6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	2203      	movs	r2, #3
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	43db      	mvns	r3, r3
 8000eb4:	693a      	ldr	r2, [r7, #16]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	689a      	ldr	r2, [r3, #8]
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	005b      	lsls	r3, r3, #1
 8000ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec6:	693a      	ldr	r2, [r7, #16]
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	f003 0303 	and.w	r3, r3, #3
 8000eda:	2b02      	cmp	r3, #2
 8000edc:	d123      	bne.n	8000f26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	08da      	lsrs	r2, r3, #3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	3208      	adds	r2, #8
 8000ee6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000eea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	f003 0307 	and.w	r3, r3, #7
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	220f      	movs	r2, #15
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	43db      	mvns	r3, r3
 8000efc:	693a      	ldr	r2, [r7, #16]
 8000efe:	4013      	ands	r3, r2
 8000f00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	691a      	ldr	r2, [r3, #16]
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	f003 0307 	and.w	r3, r3, #7
 8000f0c:	009b      	lsls	r3, r3, #2
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	08da      	lsrs	r2, r3, #3
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	3208      	adds	r2, #8
 8000f20:	6939      	ldr	r1, [r7, #16]
 8000f22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	2203      	movs	r2, #3
 8000f32:	fa02 f303 	lsl.w	r3, r2, r3
 8000f36:	43db      	mvns	r3, r3
 8000f38:	693a      	ldr	r2, [r7, #16]
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f003 0203 	and.w	r2, r3, #3
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	005b      	lsls	r3, r3, #1
 8000f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4e:	693a      	ldr	r2, [r7, #16]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	693a      	ldr	r2, [r7, #16]
 8000f58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	f000 80a6 	beq.w	80010b4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f68:	4b5b      	ldr	r3, [pc, #364]	@ (80010d8 <HAL_GPIO_Init+0x2e4>)
 8000f6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f6c:	4a5a      	ldr	r2, [pc, #360]	@ (80010d8 <HAL_GPIO_Init+0x2e4>)
 8000f6e:	f043 0301 	orr.w	r3, r3, #1
 8000f72:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f74:	4b58      	ldr	r3, [pc, #352]	@ (80010d8 <HAL_GPIO_Init+0x2e4>)
 8000f76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f78:	f003 0301 	and.w	r3, r3, #1
 8000f7c:	60bb      	str	r3, [r7, #8]
 8000f7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f80:	4a56      	ldr	r2, [pc, #344]	@ (80010dc <HAL_GPIO_Init+0x2e8>)
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	089b      	lsrs	r3, r3, #2
 8000f86:	3302      	adds	r3, #2
 8000f88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	f003 0303 	and.w	r3, r3, #3
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	220f      	movs	r2, #15
 8000f98:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9c:	43db      	mvns	r3, r3
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000faa:	d01f      	beq.n	8000fec <HAL_GPIO_Init+0x1f8>
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	4a4c      	ldr	r2, [pc, #304]	@ (80010e0 <HAL_GPIO_Init+0x2ec>)
 8000fb0:	4293      	cmp	r3, r2
 8000fb2:	d019      	beq.n	8000fe8 <HAL_GPIO_Init+0x1f4>
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	4a4b      	ldr	r2, [pc, #300]	@ (80010e4 <HAL_GPIO_Init+0x2f0>)
 8000fb8:	4293      	cmp	r3, r2
 8000fba:	d013      	beq.n	8000fe4 <HAL_GPIO_Init+0x1f0>
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	4a4a      	ldr	r2, [pc, #296]	@ (80010e8 <HAL_GPIO_Init+0x2f4>)
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d00d      	beq.n	8000fe0 <HAL_GPIO_Init+0x1ec>
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	4a49      	ldr	r2, [pc, #292]	@ (80010ec <HAL_GPIO_Init+0x2f8>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d007      	beq.n	8000fdc <HAL_GPIO_Init+0x1e8>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	4a48      	ldr	r2, [pc, #288]	@ (80010f0 <HAL_GPIO_Init+0x2fc>)
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	d101      	bne.n	8000fd8 <HAL_GPIO_Init+0x1e4>
 8000fd4:	2305      	movs	r3, #5
 8000fd6:	e00a      	b.n	8000fee <HAL_GPIO_Init+0x1fa>
 8000fd8:	2306      	movs	r3, #6
 8000fda:	e008      	b.n	8000fee <HAL_GPIO_Init+0x1fa>
 8000fdc:	2304      	movs	r3, #4
 8000fde:	e006      	b.n	8000fee <HAL_GPIO_Init+0x1fa>
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	e004      	b.n	8000fee <HAL_GPIO_Init+0x1fa>
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	e002      	b.n	8000fee <HAL_GPIO_Init+0x1fa>
 8000fe8:	2301      	movs	r3, #1
 8000fea:	e000      	b.n	8000fee <HAL_GPIO_Init+0x1fa>
 8000fec:	2300      	movs	r3, #0
 8000fee:	697a      	ldr	r2, [r7, #20]
 8000ff0:	f002 0203 	and.w	r2, r2, #3
 8000ff4:	0092      	lsls	r2, r2, #2
 8000ff6:	4093      	lsls	r3, r2
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ffe:	4937      	ldr	r1, [pc, #220]	@ (80010dc <HAL_GPIO_Init+0x2e8>)
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	089b      	lsrs	r3, r3, #2
 8001004:	3302      	adds	r3, #2
 8001006:	693a      	ldr	r2, [r7, #16]
 8001008:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800100c:	4b39      	ldr	r3, [pc, #228]	@ (80010f4 <HAL_GPIO_Init+0x300>)
 800100e:	689b      	ldr	r3, [r3, #8]
 8001010:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	43db      	mvns	r3, r3
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	4013      	ands	r3, r2
 800101a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001024:	2b00      	cmp	r3, #0
 8001026:	d003      	beq.n	8001030 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	4313      	orrs	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001030:	4a30      	ldr	r2, [pc, #192]	@ (80010f4 <HAL_GPIO_Init+0x300>)
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001036:	4b2f      	ldr	r3, [pc, #188]	@ (80010f4 <HAL_GPIO_Init+0x300>)
 8001038:	68db      	ldr	r3, [r3, #12]
 800103a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	43db      	mvns	r3, r3
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	4013      	ands	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800104e:	2b00      	cmp	r3, #0
 8001050:	d003      	beq.n	800105a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	4313      	orrs	r3, r2
 8001058:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800105a:	4a26      	ldr	r2, [pc, #152]	@ (80010f4 <HAL_GPIO_Init+0x300>)
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001060:	4b24      	ldr	r3, [pc, #144]	@ (80010f4 <HAL_GPIO_Init+0x300>)
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	43db      	mvns	r3, r3
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	4013      	ands	r3, r2
 800106e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001078:	2b00      	cmp	r3, #0
 800107a:	d003      	beq.n	8001084 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	4313      	orrs	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001084:	4a1b      	ldr	r2, [pc, #108]	@ (80010f4 <HAL_GPIO_Init+0x300>)
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800108a:	4b1a      	ldr	r3, [pc, #104]	@ (80010f4 <HAL_GPIO_Init+0x300>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	43db      	mvns	r3, r3
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	4013      	ands	r3, r2
 8001098:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d003      	beq.n	80010ae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	4313      	orrs	r3, r2
 80010ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010ae:	4a11      	ldr	r2, [pc, #68]	@ (80010f4 <HAL_GPIO_Init+0x300>)
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	3301      	adds	r3, #1
 80010b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	fa22 f303 	lsr.w	r3, r2, r3
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	f47f ae9d 	bne.w	8000e04 <HAL_GPIO_Init+0x10>
  }
}
 80010ca:	bf00      	nop
 80010cc:	bf00      	nop
 80010ce:	371c      	adds	r7, #28
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	40021000 	.word	0x40021000
 80010dc:	40010000 	.word	0x40010000
 80010e0:	48000400 	.word	0x48000400
 80010e4:	48000800 	.word	0x48000800
 80010e8:	48000c00 	.word	0x48000c00
 80010ec:	48001000 	.word	0x48001000
 80010f0:	48001400 	.word	0x48001400
 80010f4:	40010400 	.word	0x40010400

080010f8 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d101      	bne.n	800110a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e087      	b.n	800121a <HAL_LPTIM_Init+0x122>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8001116:	b2db      	uxtb	r3, r3
 8001118:	2b00      	cmp	r3, #0
 800111a:	d106      	bne.n	800112a <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2200      	movs	r2, #0
 8001120:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f7ff fb53 	bl	80007d0 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2202      	movs	r2, #2
 800112e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	68db      	ldr	r3, [r3, #12]
 8001138:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	2b01      	cmp	r3, #1
 8001140:	d004      	beq.n	800114c <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001146:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800114a:	d103      	bne.n	8001154 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	f023 031e 	bic.w	r3, r3, #30
 8001152:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	695b      	ldr	r3, [r3, #20]
 8001158:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800115c:	4293      	cmp	r3, r2
 800115e:	d003      	beq.n	8001168 <HAL_LPTIM_Init+0x70>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8001160:	68fa      	ldr	r2, [r7, #12]
 8001162:	4b30      	ldr	r3, [pc, #192]	@ (8001224 <HAL_LPTIM_Init+0x12c>)
 8001164:	4013      	ands	r3, r2
 8001166:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8001168:	68fa      	ldr	r2, [r7, #12]
 800116a:	4b2f      	ldr	r3, [pc, #188]	@ (8001228 <HAL_LPTIM_Init+0x130>)
 800116c:	4013      	ands	r3, r2
 800116e:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8001178:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 800117e:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8001184:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 800118a:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800118c:	68fa      	ldr	r2, [r7, #12]
 800118e:	4313      	orrs	r3, r2
 8001190:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d107      	bne.n	80011aa <HAL_LPTIM_Init+0xb2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 80011a2:	4313      	orrs	r3, r2
 80011a4:	68fa      	ldr	r2, [r7, #12]
 80011a6:	4313      	orrs	r3, r2
 80011a8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	d004      	beq.n	80011bc <HAL_LPTIM_Init+0xc4>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80011ba:	d107      	bne.n	80011cc <HAL_LPTIM_Init+0xd4>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 80011c4:	4313      	orrs	r3, r2
 80011c6:	68fa      	ldr	r2, [r7, #12]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	695b      	ldr	r3, [r3, #20]
 80011d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d00a      	beq.n	80011ee <HAL_LPTIM_Init+0xf6>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80011e0:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 80011e6:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 80011e8:	68fa      	ldr	r2, [r7, #12]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	68fa      	ldr	r2, [r7, #12]
 80011f4:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a0c      	ldr	r2, [pc, #48]	@ (800122c <HAL_LPTIM_Init+0x134>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d107      	bne.n	8001210 <HAL_LPTIM_Init+0x118>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	430a      	orrs	r2, r1
 800120e:	621a      	str	r2, [r3, #32]
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2201      	movs	r2, #1
 8001214:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8001218:	2300      	movs	r3, #0
}
 800121a:	4618      	mov	r0, r3
 800121c:	3710      	adds	r7, #16
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	dfff1f3f 	.word	0xdfff1f3f
 8001228:	ff19f1fe 	.word	0xff19f1fe
 800122c:	40007c00 	.word	0x40007c00

08001230 <HAL_LPTIM_Counter_Start_IT>:
  * @param  Period Specifies the Autoreload value.
  *         This parameter must be a value between 0x0001 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2202      	movs	r2, #2
 800123e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT();
 8001242:	4b32      	ldr	r3, [pc, #200]	@ (800130c <HAL_LPTIM_Counter_Start_IT+0xdc>)
 8001244:	6a1b      	ldr	r3, [r3, #32]
 8001246:	4a31      	ldr	r2, [pc, #196]	@ (800130c <HAL_LPTIM_Counter_Start_IT+0xdc>)
 8001248:	f043 0320 	orr.w	r3, r3, #32
 800124c:	6213      	str	r3, [r2, #32]

  /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */
  if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	2b01      	cmp	r3, #1
 8001254:	d00c      	beq.n	8001270 <HAL_LPTIM_Counter_Start_IT+0x40>
      && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800125a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800125e:	d107      	bne.n	8001270 <HAL_LPTIM_Counter_Start_IT+0x40>
  {
    /* Check if clock is prescaled */
    assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler));
    /* Set clock prescaler to 0 */
    hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	68da      	ldr	r2, [r3, #12]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f422 6260 	bic.w	r2, r2, #3584	@ 0xe00
 800126e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	691a      	ldr	r2, [r3, #16]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f042 0201 	orr.w	r2, r2, #1
 800127e:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2210      	movs	r2, #16
 8001286:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	683a      	ldr	r2, [r7, #0]
 800128e:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8001290:	2110      	movs	r1, #16
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f000 f922 	bl	80014dc <LPTIM_WaitForFlag>
 8001298:	4603      	mov	r3, r0
 800129a:	2b03      	cmp	r3, #3
 800129c:	d101      	bne.n	80012a2 <HAL_LPTIM_Counter_Start_IT+0x72>
  {
    return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e02f      	b.n	8001302 <HAL_LPTIM_Counter_Start_IT+0xd2>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f000 f94a 	bl	800153c <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f000 f908 	bl	80014be <HAL_LPTIM_GetState>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b03      	cmp	r3, #3
 80012b2:	d101      	bne.n	80012b8 <HAL_LPTIM_Counter_Start_IT+0x88>
  {
    return HAL_TIMEOUT;
 80012b4:	2303      	movs	r3, #3
 80012b6:	e024      	b.n	8001302 <HAL_LPTIM_Counter_Start_IT+0xd2>
  }

  /* Enable Autoreload write complete interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	689a      	ldr	r2, [r3, #8]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f042 0210 	orr.w	r2, r2, #16
 80012c6:	609a      	str	r2, [r3, #8]

  /* Enable Autoreload match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	689a      	ldr	r2, [r3, #8]
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f042 0202 	orr.w	r2, r2, #2
 80012d6:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	691a      	ldr	r2, [r3, #16]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f042 0201 	orr.w	r2, r2, #1
 80012e6:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	691a      	ldr	r2, [r3, #16]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f042 0204 	orr.w	r2, r2, #4
 80012f6:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2201      	movs	r2, #1
 80012fc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40010400 	.word	0x40010400

08001310 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	2b01      	cmp	r3, #1
 8001324:	d10d      	bne.n	8001342 <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f003 0301 	and.w	r3, r3, #1
 8001330:	2b01      	cmp	r3, #1
 8001332:	d106      	bne.n	8001342 <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2201      	movs	r2, #1
 800133a:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f000 f882 	bl	8001446 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b02      	cmp	r3, #2
 800134e:	d10d      	bne.n	800136c <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	2b02      	cmp	r3, #2
 800135c:	d106      	bne.n	800136c <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	2202      	movs	r2, #2
 8001364:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f7ff f8f4 	bl	8000554 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 0304 	and.w	r3, r3, #4
 8001376:	2b04      	cmp	r3, #4
 8001378:	d10d      	bne.n	8001396 <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	f003 0304 	and.w	r3, r3, #4
 8001384:	2b04      	cmp	r3, #4
 8001386:	d106      	bne.n	8001396 <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2204      	movs	r2, #4
 800138e:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8001390:	6878      	ldr	r0, [r7, #4]
 8001392:	f000 f862 	bl	800145a <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f003 0308 	and.w	r3, r3, #8
 80013a0:	2b08      	cmp	r3, #8
 80013a2:	d10d      	bne.n	80013c0 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	689b      	ldr	r3, [r3, #8]
 80013aa:	f003 0308 	and.w	r3, r3, #8
 80013ae:	2b08      	cmp	r3, #8
 80013b0:	d106      	bne.n	80013c0 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2208      	movs	r2, #8
 80013b8:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f000 f857 	bl	800146e <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f003 0310 	and.w	r3, r3, #16
 80013ca:	2b10      	cmp	r3, #16
 80013cc:	d10d      	bne.n	80013ea <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	f003 0310 	and.w	r3, r3, #16
 80013d8:	2b10      	cmp	r3, #16
 80013da:	d106      	bne.n	80013ea <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2210      	movs	r2, #16
 80013e2:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	f000 f84c 	bl	8001482 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 0320 	and.w	r3, r3, #32
 80013f4:	2b20      	cmp	r3, #32
 80013f6:	d10d      	bne.n	8001414 <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	f003 0320 	and.w	r3, r3, #32
 8001402:	2b20      	cmp	r3, #32
 8001404:	d106      	bne.n	8001414 <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2220      	movs	r2, #32
 800140c:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f000 f841 	bl	8001496 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800141e:	2b40      	cmp	r3, #64	@ 0x40
 8001420:	d10d      	bne.n	800143e <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800142c:	2b40      	cmp	r3, #64	@ 0x40
 800142e:	d106      	bne.n	800143e <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	2240      	movs	r2, #64	@ 0x40
 8001436:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8001438:	6878      	ldr	r0, [r7, #4]
 800143a:	f000 f836 	bl	80014aa <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 800143e:	bf00      	nop
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}

08001446 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8001446:	b480      	push	{r7}
 8001448:	b083      	sub	sp, #12
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr

0800145a <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 800145a:	b480      	push	{r7}
 800145c:	b083      	sub	sp, #12
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8001462:	bf00      	nop
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 800146e:	b480      	push	{r7}
 8001470:	b083      	sub	sp, #12
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8001476:	bf00      	nop
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr

08001482 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8001482:	b480      	push	{r7}
 8001484:	b083      	sub	sp, #12
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 800148a:	bf00      	nop
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8001496:	b480      	push	{r7}
 8001498:	b083      	sub	sp, #12
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr

080014aa <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 80014aa:	b480      	push	{r7}
 80014ac:	b083      	sub	sp, #12
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr

080014be <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(const LPTIM_HandleTypeDef *hlptim)
{
 80014be:	b480      	push	{r7}
 80014c0:	b083      	sub	sp, #12
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80014cc:	b2db      	uxtb	r3, r3
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	370c      	adds	r7, #12
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
	...

080014dc <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 80014e6:	2300      	movs	r3, #0
 80014e8:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 80014ea:	4b12      	ldr	r3, [pc, #72]	@ (8001534 <LPTIM_WaitForFlag+0x58>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a12      	ldr	r2, [pc, #72]	@ (8001538 <LPTIM_WaitForFlag+0x5c>)
 80014f0:	fba2 2303 	umull	r2, r3, r2, r3
 80014f4:	0b9b      	lsrs	r3, r3, #14
 80014f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80014fa:	fb02 f303 	mul.w	r3, r2, r3
 80014fe:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	3b01      	subs	r3, #1
 8001504:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d101      	bne.n	8001510 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	4013      	ands	r3, r2
 800151a:	683a      	ldr	r2, [r7, #0]
 800151c:	429a      	cmp	r2, r3
 800151e:	d002      	beq.n	8001526 <LPTIM_WaitForFlag+0x4a>
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1ec      	bne.n	8001500 <LPTIM_WaitForFlag+0x24>

  return result;
 8001526:	7bfb      	ldrb	r3, [r7, #15]
}
 8001528:	4618      	mov	r0, r3
 800152a:	3714      	adds	r7, #20
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	20000000 	.word	0x20000000
 8001538:	d1b71759 	.word	0xd1b71759

0800153c <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b08c      	sub	sp, #48	@ 0x30
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 8001544:	2300      	movs	r3, #0
 8001546:	62fb      	str	r3, [r7, #44]	@ 0x2c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001548:	f3ef 8310 	mrs	r3, PRIMASK
 800154c:	60fb      	str	r3, [r7, #12]
  return(result);
 800154e:	68fb      	ldr	r3, [r7, #12]
  uint32_t tmpARR;
  uint32_t primask_bit;
  uint32_t tmpOR;

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8001550:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001552:	2301      	movs	r3, #1
 8001554:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001556:	693b      	ldr	r3, [r7, #16]
 8001558:	f383 8810 	msr	PRIMASK, r3
}
 800155c:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	461a      	mov	r2, r3
 8001564:	4b5a      	ldr	r3, [pc, #360]	@ (80016d0 <LPTIM_Disable+0x194>)
 8001566:	429a      	cmp	r2, r3
 8001568:	d106      	bne.n	8001578 <LPTIM_Disable+0x3c>
  {
    case LPTIM1_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 800156a:	4b5a      	ldr	r3, [pc, #360]	@ (80016d4 <LPTIM_Disable+0x198>)
 800156c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001570:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8001574:	62fb      	str	r3, [r7, #44]	@ 0x2c
      break;
 8001576:	e000      	b.n	800157a <LPTIM_Disable+0x3e>
    default:
      break;
 8001578:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	627b      	str	r3, [r7, #36]	@ 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	695b      	ldr	r3, [r3, #20]
 8001590:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	699b      	ldr	r3, [r3, #24]
 8001598:	61bb      	str	r3, [r7, #24]
  tmpOR = hlptim->Instance->OR;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	6a1b      	ldr	r3, [r3, #32]
 80015a0:	617b      	str	r3, [r7, #20]

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	461a      	mov	r2, r3
 80015a8:	4b49      	ldr	r3, [pc, #292]	@ (80016d0 <LPTIM_Disable+0x194>)
 80015aa:	429a      	cmp	r2, r3
 80015ac:	d10c      	bne.n	80015c8 <LPTIM_Disable+0x8c>
  {
    case LPTIM1_BASE:
      __HAL_RCC_LPTIM1_FORCE_RESET();
 80015ae:	4b49      	ldr	r3, [pc, #292]	@ (80016d4 <LPTIM_Disable+0x198>)
 80015b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015b2:	4a48      	ldr	r2, [pc, #288]	@ (80016d4 <LPTIM_Disable+0x198>)
 80015b4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80015b8:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 80015ba:	4b46      	ldr	r3, [pc, #280]	@ (80016d4 <LPTIM_Disable+0x198>)
 80015bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015be:	4a45      	ldr	r2, [pc, #276]	@ (80016d4 <LPTIM_Disable+0x198>)
 80015c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80015c4:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 80015c6:	e000      	b.n	80015ca <LPTIM_Disable+0x8e>
    default:
      break;
 80015c8:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d102      	bne.n	80015d6 <LPTIM_Disable+0x9a>
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d05d      	beq.n	8001692 <LPTIM_Disable+0x156>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	461a      	mov	r2, r3
 80015dc:	4b3c      	ldr	r3, [pc, #240]	@ (80016d0 <LPTIM_Disable+0x194>)
 80015de:	429a      	cmp	r2, r3
 80015e0:	d108      	bne.n	80015f4 <LPTIM_Disable+0xb8>
    {
      case LPTIM1_BASE:
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 80015e2:	4b3c      	ldr	r3, [pc, #240]	@ (80016d4 <LPTIM_Disable+0x198>)
 80015e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015e8:	4a3a      	ldr	r2, [pc, #232]	@ (80016d4 <LPTIM_Disable+0x198>)
 80015ea:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80015ee:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
        break;
 80015f2:	e000      	b.n	80015f6 <LPTIM_Disable+0xba>
      default:
        break;
 80015f4:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d01a      	beq.n	8001632 <LPTIM_Disable+0xf6>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	691a      	ldr	r2, [r3, #16]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f042 0201 	orr.w	r2, r2, #1
 800160a:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	69fa      	ldr	r2, [r7, #28]
 8001612:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8001614:	2108      	movs	r1, #8
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f7ff ff60 	bl	80014dc <LPTIM_WaitForFlag>
 800161c:	4603      	mov	r3, r0
 800161e:	2b03      	cmp	r3, #3
 8001620:	d103      	bne.n	800162a <LPTIM_Disable+0xee>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	2203      	movs	r2, #3
 8001626:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	2208      	movs	r2, #8
 8001630:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 8001632:	69bb      	ldr	r3, [r7, #24]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d01a      	beq.n	800166e <LPTIM_Disable+0x132>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	691a      	ldr	r2, [r3, #16]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f042 0201 	orr.w	r2, r2, #1
 8001646:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	69ba      	ldr	r2, [r7, #24]
 800164e:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8001650:	2110      	movs	r1, #16
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f7ff ff42 	bl	80014dc <LPTIM_WaitForFlag>
 8001658:	4603      	mov	r3, r0
 800165a:	2b03      	cmp	r3, #3
 800165c:	d103      	bne.n	8001666 <LPTIM_Disable+0x12a>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2203      	movs	r2, #3
 8001662:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2210      	movs	r2, #16
 800166c:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	461a      	mov	r2, r3
 8001674:	4b16      	ldr	r3, [pc, #88]	@ (80016d0 <LPTIM_Disable+0x194>)
 8001676:	429a      	cmp	r2, r3
 8001678:	d10a      	bne.n	8001690 <LPTIM_Disable+0x154>
    {
      case LPTIM1_BASE:
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 800167a:	4b16      	ldr	r3, [pc, #88]	@ (80016d4 <LPTIM_Disable+0x198>)
 800167c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001680:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8001684:	4913      	ldr	r1, [pc, #76]	@ (80016d4 <LPTIM_Disable+0x198>)
 8001686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001688:	4313      	orrs	r3, r2
 800168a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
        break;
 800168e:	e000      	b.n	8001692 <LPTIM_Disable+0x156>
      default:
        break;
 8001690:	bf00      	nop
    }
  }

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	691a      	ldr	r2, [r3, #16]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f022 0201 	bic.w	r2, r2, #1
 80016a0:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016a8:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	6a3a      	ldr	r2, [r7, #32]
 80016b0:	60da      	str	r2, [r3, #12]
  hlptim->Instance->OR = tmpOR;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	697a      	ldr	r2, [r7, #20]
 80016b8:	621a      	str	r2, [r3, #32]
 80016ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016bc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	f383 8810 	msr	PRIMASK, r3
}
 80016c4:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 80016c6:	bf00      	nop
 80016c8:	3730      	adds	r7, #48	@ 0x30
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40007c00 	.word	0x40007c00
 80016d4:	40021000 	.word	0x40021000

080016d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d141      	bne.n	800176a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80016e6:	4b4b      	ldr	r3, [pc, #300]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80016ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016f2:	d131      	bne.n	8001758 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80016f4:	4b47      	ldr	r3, [pc, #284]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016fa:	4a46      	ldr	r2, [pc, #280]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001700:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001704:	4b43      	ldr	r3, [pc, #268]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800170c:	4a41      	ldr	r2, [pc, #260]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800170e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001712:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001714:	4b40      	ldr	r3, [pc, #256]	@ (8001818 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	2232      	movs	r2, #50	@ 0x32
 800171a:	fb02 f303 	mul.w	r3, r2, r3
 800171e:	4a3f      	ldr	r2, [pc, #252]	@ (800181c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001720:	fba2 2303 	umull	r2, r3, r2, r3
 8001724:	0c9b      	lsrs	r3, r3, #18
 8001726:	3301      	adds	r3, #1
 8001728:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800172a:	e002      	b.n	8001732 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	3b01      	subs	r3, #1
 8001730:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001732:	4b38      	ldr	r3, [pc, #224]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001734:	695b      	ldr	r3, [r3, #20]
 8001736:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800173a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800173e:	d102      	bne.n	8001746 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d1f2      	bne.n	800172c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001746:	4b33      	ldr	r3, [pc, #204]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001748:	695b      	ldr	r3, [r3, #20]
 800174a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800174e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001752:	d158      	bne.n	8001806 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001754:	2303      	movs	r3, #3
 8001756:	e057      	b.n	8001808 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001758:	4b2e      	ldr	r3, [pc, #184]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800175a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800175e:	4a2d      	ldr	r2, [pc, #180]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001760:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001764:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001768:	e04d      	b.n	8001806 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001770:	d141      	bne.n	80017f6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001772:	4b28      	ldr	r3, [pc, #160]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800177a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800177e:	d131      	bne.n	80017e4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001780:	4b24      	ldr	r3, [pc, #144]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001782:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001786:	4a23      	ldr	r2, [pc, #140]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001788:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800178c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001790:	4b20      	ldr	r3, [pc, #128]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001798:	4a1e      	ldr	r2, [pc, #120]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800179a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800179e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80017a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001818 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2232      	movs	r2, #50	@ 0x32
 80017a6:	fb02 f303 	mul.w	r3, r2, r3
 80017aa:	4a1c      	ldr	r2, [pc, #112]	@ (800181c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80017ac:	fba2 2303 	umull	r2, r3, r2, r3
 80017b0:	0c9b      	lsrs	r3, r3, #18
 80017b2:	3301      	adds	r3, #1
 80017b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017b6:	e002      	b.n	80017be <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	3b01      	subs	r3, #1
 80017bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80017be:	4b15      	ldr	r3, [pc, #84]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017c0:	695b      	ldr	r3, [r3, #20]
 80017c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017ca:	d102      	bne.n	80017d2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d1f2      	bne.n	80017b8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80017d2:	4b10      	ldr	r3, [pc, #64]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017d4:	695b      	ldr	r3, [r3, #20]
 80017d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017de:	d112      	bne.n	8001806 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80017e0:	2303      	movs	r3, #3
 80017e2:	e011      	b.n	8001808 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80017e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80017f4:	e007      	b.n	8001806 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80017f6:	4b07      	ldr	r3, [pc, #28]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80017fe:	4a05      	ldr	r2, [pc, #20]	@ (8001814 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001800:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001804:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	3714      	adds	r7, #20
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	40007000 	.word	0x40007000
 8001818:	20000000 	.word	0x20000000
 800181c:	431bde83 	.word	0x431bde83

08001820 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001824:	4b05      	ldr	r3, [pc, #20]	@ (800183c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	4a04      	ldr	r2, [pc, #16]	@ (800183c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800182a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800182e:	6093      	str	r3, [r2, #8]
}
 8001830:	bf00      	nop
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	40007000 	.word	0x40007000

08001840 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b088      	sub	sp, #32
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d101      	bne.n	8001852 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e2fe      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0301 	and.w	r3, r3, #1
 800185a:	2b00      	cmp	r3, #0
 800185c:	d075      	beq.n	800194a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800185e:	4b97      	ldr	r3, [pc, #604]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 030c 	and.w	r3, r3, #12
 8001866:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001868:	4b94      	ldr	r3, [pc, #592]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	f003 0303 	and.w	r3, r3, #3
 8001870:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001872:	69bb      	ldr	r3, [r7, #24]
 8001874:	2b0c      	cmp	r3, #12
 8001876:	d102      	bne.n	800187e <HAL_RCC_OscConfig+0x3e>
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	2b03      	cmp	r3, #3
 800187c:	d002      	beq.n	8001884 <HAL_RCC_OscConfig+0x44>
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	2b08      	cmp	r3, #8
 8001882:	d10b      	bne.n	800189c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001884:	4b8d      	ldr	r3, [pc, #564]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800188c:	2b00      	cmp	r3, #0
 800188e:	d05b      	beq.n	8001948 <HAL_RCC_OscConfig+0x108>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d157      	bne.n	8001948 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	e2d9      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018a4:	d106      	bne.n	80018b4 <HAL_RCC_OscConfig+0x74>
 80018a6:	4b85      	ldr	r3, [pc, #532]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a84      	ldr	r2, [pc, #528]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80018ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018b0:	6013      	str	r3, [r2, #0]
 80018b2:	e01d      	b.n	80018f0 <HAL_RCC_OscConfig+0xb0>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018bc:	d10c      	bne.n	80018d8 <HAL_RCC_OscConfig+0x98>
 80018be:	4b7f      	ldr	r3, [pc, #508]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a7e      	ldr	r2, [pc, #504]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80018c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018c8:	6013      	str	r3, [r2, #0]
 80018ca:	4b7c      	ldr	r3, [pc, #496]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	4a7b      	ldr	r2, [pc, #492]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80018d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018d4:	6013      	str	r3, [r2, #0]
 80018d6:	e00b      	b.n	80018f0 <HAL_RCC_OscConfig+0xb0>
 80018d8:	4b78      	ldr	r3, [pc, #480]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a77      	ldr	r2, [pc, #476]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80018de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018e2:	6013      	str	r3, [r2, #0]
 80018e4:	4b75      	ldr	r3, [pc, #468]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a74      	ldr	r2, [pc, #464]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80018ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80018ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d013      	beq.n	8001920 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018f8:	f7ff f960 	bl	8000bbc <HAL_GetTick>
 80018fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018fe:	e008      	b.n	8001912 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001900:	f7ff f95c 	bl	8000bbc <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	2b64      	cmp	r3, #100	@ 0x64
 800190c:	d901      	bls.n	8001912 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800190e:	2303      	movs	r3, #3
 8001910:	e29e      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001912:	4b6a      	ldr	r3, [pc, #424]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d0f0      	beq.n	8001900 <HAL_RCC_OscConfig+0xc0>
 800191e:	e014      	b.n	800194a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001920:	f7ff f94c 	bl	8000bbc <HAL_GetTick>
 8001924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001926:	e008      	b.n	800193a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001928:	f7ff f948 	bl	8000bbc <HAL_GetTick>
 800192c:	4602      	mov	r2, r0
 800192e:	693b      	ldr	r3, [r7, #16]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	2b64      	cmp	r3, #100	@ 0x64
 8001934:	d901      	bls.n	800193a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001936:	2303      	movs	r3, #3
 8001938:	e28a      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800193a:	4b60      	ldr	r3, [pc, #384]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d1f0      	bne.n	8001928 <HAL_RCC_OscConfig+0xe8>
 8001946:	e000      	b.n	800194a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001948:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d075      	beq.n	8001a42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001956:	4b59      	ldr	r3, [pc, #356]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f003 030c 	and.w	r3, r3, #12
 800195e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001960:	4b56      	ldr	r3, [pc, #344]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	f003 0303 	and.w	r3, r3, #3
 8001968:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800196a:	69bb      	ldr	r3, [r7, #24]
 800196c:	2b0c      	cmp	r3, #12
 800196e:	d102      	bne.n	8001976 <HAL_RCC_OscConfig+0x136>
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	2b02      	cmp	r3, #2
 8001974:	d002      	beq.n	800197c <HAL_RCC_OscConfig+0x13c>
 8001976:	69bb      	ldr	r3, [r7, #24]
 8001978:	2b04      	cmp	r3, #4
 800197a:	d11f      	bne.n	80019bc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800197c:	4b4f      	ldr	r3, [pc, #316]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001984:	2b00      	cmp	r3, #0
 8001986:	d005      	beq.n	8001994 <HAL_RCC_OscConfig+0x154>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d101      	bne.n	8001994 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e25d      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001994:	4b49      	ldr	r3, [pc, #292]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	691b      	ldr	r3, [r3, #16]
 80019a0:	061b      	lsls	r3, r3, #24
 80019a2:	4946      	ldr	r1, [pc, #280]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80019a4:	4313      	orrs	r3, r2
 80019a6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80019a8:	4b45      	ldr	r3, [pc, #276]	@ (8001ac0 <HAL_RCC_OscConfig+0x280>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff f8b9 	bl	8000b24 <HAL_InitTick>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d043      	beq.n	8001a40 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e249      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d023      	beq.n	8001a0c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019c4:	4b3d      	ldr	r3, [pc, #244]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a3c      	ldr	r2, [pc, #240]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80019ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d0:	f7ff f8f4 	bl	8000bbc <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019d6:	e008      	b.n	80019ea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019d8:	f7ff f8f0 	bl	8000bbc <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d901      	bls.n	80019ea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e232      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80019ea:	4b34      	ldr	r3, [pc, #208]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d0f0      	beq.n	80019d8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019f6:	4b31      	ldr	r3, [pc, #196]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	691b      	ldr	r3, [r3, #16]
 8001a02:	061b      	lsls	r3, r3, #24
 8001a04:	492d      	ldr	r1, [pc, #180]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001a06:	4313      	orrs	r3, r2
 8001a08:	604b      	str	r3, [r1, #4]
 8001a0a:	e01a      	b.n	8001a42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a0c:	4b2b      	ldr	r3, [pc, #172]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a2a      	ldr	r2, [pc, #168]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001a12:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001a16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a18:	f7ff f8d0 	bl	8000bbc <HAL_GetTick>
 8001a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a1e:	e008      	b.n	8001a32 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a20:	f7ff f8cc 	bl	8000bbc <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e20e      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001a32:	4b22      	ldr	r3, [pc, #136]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d1f0      	bne.n	8001a20 <HAL_RCC_OscConfig+0x1e0>
 8001a3e:	e000      	b.n	8001a42 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a40:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0308 	and.w	r3, r3, #8
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d041      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	695b      	ldr	r3, [r3, #20]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d01c      	beq.n	8001a90 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a56:	4b19      	ldr	r3, [pc, #100]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001a58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a5c:	4a17      	ldr	r2, [pc, #92]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001a5e:	f043 0301 	orr.w	r3, r3, #1
 8001a62:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a66:	f7ff f8a9 	bl	8000bbc <HAL_GetTick>
 8001a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a6c:	e008      	b.n	8001a80 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a6e:	f7ff f8a5 	bl	8000bbc <HAL_GetTick>
 8001a72:	4602      	mov	r2, r0
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	1ad3      	subs	r3, r2, r3
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d901      	bls.n	8001a80 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	e1e7      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a80:	4b0e      	ldr	r3, [pc, #56]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001a82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a86:	f003 0302 	and.w	r3, r3, #2
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d0ef      	beq.n	8001a6e <HAL_RCC_OscConfig+0x22e>
 8001a8e:	e020      	b.n	8001ad2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a90:	4b0a      	ldr	r3, [pc, #40]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001a92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a96:	4a09      	ldr	r2, [pc, #36]	@ (8001abc <HAL_RCC_OscConfig+0x27c>)
 8001a98:	f023 0301 	bic.w	r3, r3, #1
 8001a9c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001aa0:	f7ff f88c 	bl	8000bbc <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001aa6:	e00d      	b.n	8001ac4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aa8:	f7ff f888 	bl	8000bbc <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d906      	bls.n	8001ac4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e1ca      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
 8001aba:	bf00      	nop
 8001abc:	40021000 	.word	0x40021000
 8001ac0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ac4:	4b8c      	ldr	r3, [pc, #560]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001ac6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001aca:	f003 0302 	and.w	r3, r3, #2
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d1ea      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0304 	and.w	r3, r3, #4
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	f000 80a6 	beq.w	8001c2c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ae4:	4b84      	ldr	r3, [pc, #528]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d101      	bne.n	8001af4 <HAL_RCC_OscConfig+0x2b4>
 8001af0:	2301      	movs	r3, #1
 8001af2:	e000      	b.n	8001af6 <HAL_RCC_OscConfig+0x2b6>
 8001af4:	2300      	movs	r3, #0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d00d      	beq.n	8001b16 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001afa:	4b7f      	ldr	r3, [pc, #508]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001afe:	4a7e      	ldr	r2, [pc, #504]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001b00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b04:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b06:	4b7c      	ldr	r3, [pc, #496]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001b12:	2301      	movs	r3, #1
 8001b14:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b16:	4b79      	ldr	r3, [pc, #484]	@ (8001cfc <HAL_RCC_OscConfig+0x4bc>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d118      	bne.n	8001b54 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b22:	4b76      	ldr	r3, [pc, #472]	@ (8001cfc <HAL_RCC_OscConfig+0x4bc>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a75      	ldr	r2, [pc, #468]	@ (8001cfc <HAL_RCC_OscConfig+0x4bc>)
 8001b28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b2c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b2e:	f7ff f845 	bl	8000bbc <HAL_GetTick>
 8001b32:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b34:	e008      	b.n	8001b48 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b36:	f7ff f841 	bl	8000bbc <HAL_GetTick>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d901      	bls.n	8001b48 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e183      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b48:	4b6c      	ldr	r3, [pc, #432]	@ (8001cfc <HAL_RCC_OscConfig+0x4bc>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d0f0      	beq.n	8001b36 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d108      	bne.n	8001b6e <HAL_RCC_OscConfig+0x32e>
 8001b5c:	4b66      	ldr	r3, [pc, #408]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b62:	4a65      	ldr	r2, [pc, #404]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b6c:	e024      	b.n	8001bb8 <HAL_RCC_OscConfig+0x378>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	2b05      	cmp	r3, #5
 8001b74:	d110      	bne.n	8001b98 <HAL_RCC_OscConfig+0x358>
 8001b76:	4b60      	ldr	r3, [pc, #384]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b7c:	4a5e      	ldr	r2, [pc, #376]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001b7e:	f043 0304 	orr.w	r3, r3, #4
 8001b82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b86:	4b5c      	ldr	r3, [pc, #368]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b8c:	4a5a      	ldr	r2, [pc, #360]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001b8e:	f043 0301 	orr.w	r3, r3, #1
 8001b92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001b96:	e00f      	b.n	8001bb8 <HAL_RCC_OscConfig+0x378>
 8001b98:	4b57      	ldr	r3, [pc, #348]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b9e:	4a56      	ldr	r2, [pc, #344]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001ba0:	f023 0301 	bic.w	r3, r3, #1
 8001ba4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ba8:	4b53      	ldr	r3, [pc, #332]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bae:	4a52      	ldr	r2, [pc, #328]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001bb0:	f023 0304 	bic.w	r3, r3, #4
 8001bb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d016      	beq.n	8001bee <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bc0:	f7fe fffc 	bl	8000bbc <HAL_GetTick>
 8001bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bc6:	e00a      	b.n	8001bde <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bc8:	f7fe fff8 	bl	8000bbc <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e138      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bde:	4b46      	ldr	r3, [pc, #280]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001be4:	f003 0302 	and.w	r3, r3, #2
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d0ed      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x388>
 8001bec:	e015      	b.n	8001c1a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bee:	f7fe ffe5 	bl	8000bbc <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001bf4:	e00a      	b.n	8001c0c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bf6:	f7fe ffe1 	bl	8000bbc <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d901      	bls.n	8001c0c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e121      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001c0c:	4b3a      	ldr	r3, [pc, #232]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d1ed      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001c1a:	7ffb      	ldrb	r3, [r7, #31]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d105      	bne.n	8001c2c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c20:	4b35      	ldr	r3, [pc, #212]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c24:	4a34      	ldr	r2, [pc, #208]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001c26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c2a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0320 	and.w	r3, r3, #32
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d03c      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d01c      	beq.n	8001c7a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001c40:	4b2d      	ldr	r3, [pc, #180]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001c42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001c46:	4a2c      	ldr	r2, [pc, #176]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001c48:	f043 0301 	orr.w	r3, r3, #1
 8001c4c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c50:	f7fe ffb4 	bl	8000bbc <HAL_GetTick>
 8001c54:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001c56:	e008      	b.n	8001c6a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c58:	f7fe ffb0 	bl	8000bbc <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d901      	bls.n	8001c6a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e0f2      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001c6a:	4b23      	ldr	r3, [pc, #140]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001c6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001c70:	f003 0302 	and.w	r3, r3, #2
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d0ef      	beq.n	8001c58 <HAL_RCC_OscConfig+0x418>
 8001c78:	e01b      	b.n	8001cb2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001c7a:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001c7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001c80:	4a1d      	ldr	r2, [pc, #116]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001c82:	f023 0301 	bic.w	r3, r3, #1
 8001c86:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c8a:	f7fe ff97 	bl	8000bbc <HAL_GetTick>
 8001c8e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001c90:	e008      	b.n	8001ca4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c92:	f7fe ff93 	bl	8000bbc <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e0d5      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ca4:	4b14      	ldr	r3, [pc, #80]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001ca6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1ef      	bne.n	8001c92 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	f000 80c9 	beq.w	8001e4e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001cbc:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f003 030c 	and.w	r3, r3, #12
 8001cc4:	2b0c      	cmp	r3, #12
 8001cc6:	f000 8083 	beq.w	8001dd0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	69db      	ldr	r3, [r3, #28]
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d15e      	bne.n	8001d90 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cd2:	4b09      	ldr	r3, [pc, #36]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a08      	ldr	r2, [pc, #32]	@ (8001cf8 <HAL_RCC_OscConfig+0x4b8>)
 8001cd8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001cdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cde:	f7fe ff6d 	bl	8000bbc <HAL_GetTick>
 8001ce2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ce4:	e00c      	b.n	8001d00 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ce6:	f7fe ff69 	bl	8000bbc <HAL_GetTick>
 8001cea:	4602      	mov	r2, r0
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	1ad3      	subs	r3, r2, r3
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d905      	bls.n	8001d00 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001cf4:	2303      	movs	r3, #3
 8001cf6:	e0ab      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
 8001cf8:	40021000 	.word	0x40021000
 8001cfc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d00:	4b55      	ldr	r3, [pc, #340]	@ (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1ec      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d0c:	4b52      	ldr	r3, [pc, #328]	@ (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001d0e:	68da      	ldr	r2, [r3, #12]
 8001d10:	4b52      	ldr	r3, [pc, #328]	@ (8001e5c <HAL_RCC_OscConfig+0x61c>)
 8001d12:	4013      	ands	r3, r2
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	6a11      	ldr	r1, [r2, #32]
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001d1c:	3a01      	subs	r2, #1
 8001d1e:	0112      	lsls	r2, r2, #4
 8001d20:	4311      	orrs	r1, r2
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001d26:	0212      	lsls	r2, r2, #8
 8001d28:	4311      	orrs	r1, r2
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001d2e:	0852      	lsrs	r2, r2, #1
 8001d30:	3a01      	subs	r2, #1
 8001d32:	0552      	lsls	r2, r2, #21
 8001d34:	4311      	orrs	r1, r2
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001d3a:	0852      	lsrs	r2, r2, #1
 8001d3c:	3a01      	subs	r2, #1
 8001d3e:	0652      	lsls	r2, r2, #25
 8001d40:	4311      	orrs	r1, r2
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001d46:	06d2      	lsls	r2, r2, #27
 8001d48:	430a      	orrs	r2, r1
 8001d4a:	4943      	ldr	r1, [pc, #268]	@ (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d50:	4b41      	ldr	r3, [pc, #260]	@ (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a40      	ldr	r2, [pc, #256]	@ (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001d56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d5a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d5c:	4b3e      	ldr	r3, [pc, #248]	@ (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	4a3d      	ldr	r2, [pc, #244]	@ (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001d62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d66:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d68:	f7fe ff28 	bl	8000bbc <HAL_GetTick>
 8001d6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d6e:	e008      	b.n	8001d82 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d70:	f7fe ff24 	bl	8000bbc <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	2b02      	cmp	r3, #2
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e066      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d82:	4b35      	ldr	r3, [pc, #212]	@ (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d0f0      	beq.n	8001d70 <HAL_RCC_OscConfig+0x530>
 8001d8e:	e05e      	b.n	8001e4e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d90:	4b31      	ldr	r3, [pc, #196]	@ (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a30      	ldr	r2, [pc, #192]	@ (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001d96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d9c:	f7fe ff0e 	bl	8000bbc <HAL_GetTick>
 8001da0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001da2:	e008      	b.n	8001db6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001da4:	f7fe ff0a 	bl	8000bbc <HAL_GetTick>
 8001da8:	4602      	mov	r2, r0
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e04c      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001db6:	4b28      	ldr	r3, [pc, #160]	@ (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d1f0      	bne.n	8001da4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001dc2:	4b25      	ldr	r3, [pc, #148]	@ (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001dc4:	68da      	ldr	r2, [r3, #12]
 8001dc6:	4924      	ldr	r1, [pc, #144]	@ (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001dc8:	4b25      	ldr	r3, [pc, #148]	@ (8001e60 <HAL_RCC_OscConfig+0x620>)
 8001dca:	4013      	ands	r3, r2
 8001dcc:	60cb      	str	r3, [r1, #12]
 8001dce:	e03e      	b.n	8001e4e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	69db      	ldr	r3, [r3, #28]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d101      	bne.n	8001ddc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e039      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001ddc:	4b1e      	ldr	r3, [pc, #120]	@ (8001e58 <HAL_RCC_OscConfig+0x618>)
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	f003 0203 	and.w	r2, r3, #3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d12c      	bne.n	8001e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d123      	bne.n	8001e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e0c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	d11b      	bne.n	8001e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e1c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d113      	bne.n	8001e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2c:	085b      	lsrs	r3, r3, #1
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d109      	bne.n	8001e4a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e40:	085b      	lsrs	r3, r3, #1
 8001e42:	3b01      	subs	r3, #1
 8001e44:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d001      	beq.n	8001e4e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e000      	b.n	8001e50 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001e4e:	2300      	movs	r3, #0
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	3720      	adds	r7, #32
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	019f800c 	.word	0x019f800c
 8001e60:	feeefffc 	.word	0xfeeefffc

08001e64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b086      	sub	sp, #24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d101      	bne.n	8001e7c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e11e      	b.n	80020ba <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e7c:	4b91      	ldr	r3, [pc, #580]	@ (80020c4 <HAL_RCC_ClockConfig+0x260>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 030f 	and.w	r3, r3, #15
 8001e84:	683a      	ldr	r2, [r7, #0]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d910      	bls.n	8001eac <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e8a:	4b8e      	ldr	r3, [pc, #568]	@ (80020c4 <HAL_RCC_ClockConfig+0x260>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f023 020f 	bic.w	r2, r3, #15
 8001e92:	498c      	ldr	r1, [pc, #560]	@ (80020c4 <HAL_RCC_ClockConfig+0x260>)
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e9a:	4b8a      	ldr	r3, [pc, #552]	@ (80020c4 <HAL_RCC_ClockConfig+0x260>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 030f 	and.w	r3, r3, #15
 8001ea2:	683a      	ldr	r2, [r7, #0]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d001      	beq.n	8001eac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	e106      	b.n	80020ba <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f003 0301 	and.w	r3, r3, #1
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d073      	beq.n	8001fa0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	2b03      	cmp	r3, #3
 8001ebe:	d129      	bne.n	8001f14 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ec0:	4b81      	ldr	r3, [pc, #516]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d101      	bne.n	8001ed0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e0f4      	b.n	80020ba <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001ed0:	f000 f99e 	bl	8002210 <RCC_GetSysClockFreqFromPLLSource>
 8001ed4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001ed6:	693b      	ldr	r3, [r7, #16]
 8001ed8:	4a7c      	ldr	r2, [pc, #496]	@ (80020cc <HAL_RCC_ClockConfig+0x268>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d93f      	bls.n	8001f5e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001ede:	4b7a      	ldr	r3, [pc, #488]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d009      	beq.n	8001efe <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d033      	beq.n	8001f5e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d12f      	bne.n	8001f5e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001efe:	4b72      	ldr	r3, [pc, #456]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001f06:	4a70      	ldr	r2, [pc, #448]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001f08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f0c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001f0e:	2380      	movs	r3, #128	@ 0x80
 8001f10:	617b      	str	r3, [r7, #20]
 8001f12:	e024      	b.n	8001f5e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	2b02      	cmp	r3, #2
 8001f1a:	d107      	bne.n	8001f2c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f1c:	4b6a      	ldr	r3, [pc, #424]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d109      	bne.n	8001f3c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e0c6      	b.n	80020ba <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f2c:	4b66      	ldr	r3, [pc, #408]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d101      	bne.n	8001f3c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e0be      	b.n	80020ba <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001f3c:	f000 f8ce 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8001f40:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	4a61      	ldr	r2, [pc, #388]	@ (80020cc <HAL_RCC_ClockConfig+0x268>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d909      	bls.n	8001f5e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001f4a:	4b5f      	ldr	r3, [pc, #380]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001f52:	4a5d      	ldr	r2, [pc, #372]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001f54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f58:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001f5a:	2380      	movs	r3, #128	@ 0x80
 8001f5c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f5e:	4b5a      	ldr	r3, [pc, #360]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001f60:	689b      	ldr	r3, [r3, #8]
 8001f62:	f023 0203 	bic.w	r2, r3, #3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	4957      	ldr	r1, [pc, #348]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f70:	f7fe fe24 	bl	8000bbc <HAL_GetTick>
 8001f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f76:	e00a      	b.n	8001f8e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f78:	f7fe fe20 	bl	8000bbc <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d901      	bls.n	8001f8e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e095      	b.n	80020ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f8e:	4b4e      	ldr	r3, [pc, #312]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f003 020c 	and.w	r2, r3, #12
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d1eb      	bne.n	8001f78 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0302 	and.w	r3, r3, #2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d023      	beq.n	8001ff4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0304 	and.w	r3, r3, #4
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d005      	beq.n	8001fc4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001fb8:	4b43      	ldr	r3, [pc, #268]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	4a42      	ldr	r2, [pc, #264]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001fbe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001fc2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f003 0308 	and.w	r3, r3, #8
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d007      	beq.n	8001fe0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001fd0:	4b3d      	ldr	r3, [pc, #244]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001fd8:	4a3b      	ldr	r2, [pc, #236]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001fda:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001fde:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fe0:	4b39      	ldr	r3, [pc, #228]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	4936      	ldr	r1, [pc, #216]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	608b      	str	r3, [r1, #8]
 8001ff2:	e008      	b.n	8002006 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	2b80      	cmp	r3, #128	@ 0x80
 8001ff8:	d105      	bne.n	8002006 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001ffa:	4b33      	ldr	r3, [pc, #204]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	4a32      	ldr	r2, [pc, #200]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8002000:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002004:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002006:	4b2f      	ldr	r3, [pc, #188]	@ (80020c4 <HAL_RCC_ClockConfig+0x260>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 030f 	and.w	r3, r3, #15
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	429a      	cmp	r2, r3
 8002012:	d21d      	bcs.n	8002050 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002014:	4b2b      	ldr	r3, [pc, #172]	@ (80020c4 <HAL_RCC_ClockConfig+0x260>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f023 020f 	bic.w	r2, r3, #15
 800201c:	4929      	ldr	r1, [pc, #164]	@ (80020c4 <HAL_RCC_ClockConfig+0x260>)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	4313      	orrs	r3, r2
 8002022:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002024:	f7fe fdca 	bl	8000bbc <HAL_GetTick>
 8002028:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800202a:	e00a      	b.n	8002042 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800202c:	f7fe fdc6 	bl	8000bbc <HAL_GetTick>
 8002030:	4602      	mov	r2, r0
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	f241 3288 	movw	r2, #5000	@ 0x1388
 800203a:	4293      	cmp	r3, r2
 800203c:	d901      	bls.n	8002042 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e03b      	b.n	80020ba <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002042:	4b20      	ldr	r3, [pc, #128]	@ (80020c4 <HAL_RCC_ClockConfig+0x260>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 030f 	and.w	r3, r3, #15
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	429a      	cmp	r2, r3
 800204e:	d1ed      	bne.n	800202c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0304 	and.w	r3, r3, #4
 8002058:	2b00      	cmp	r3, #0
 800205a:	d008      	beq.n	800206e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800205c:	4b1a      	ldr	r3, [pc, #104]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	4917      	ldr	r1, [pc, #92]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 800206a:	4313      	orrs	r3, r2
 800206c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0308 	and.w	r3, r3, #8
 8002076:	2b00      	cmp	r3, #0
 8002078:	d009      	beq.n	800208e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800207a:	4b13      	ldr	r3, [pc, #76]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	00db      	lsls	r3, r3, #3
 8002088:	490f      	ldr	r1, [pc, #60]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 800208a:	4313      	orrs	r3, r2
 800208c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800208e:	f000 f825 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8002092:	4602      	mov	r2, r0
 8002094:	4b0c      	ldr	r3, [pc, #48]	@ (80020c8 <HAL_RCC_ClockConfig+0x264>)
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	091b      	lsrs	r3, r3, #4
 800209a:	f003 030f 	and.w	r3, r3, #15
 800209e:	490c      	ldr	r1, [pc, #48]	@ (80020d0 <HAL_RCC_ClockConfig+0x26c>)
 80020a0:	5ccb      	ldrb	r3, [r1, r3]
 80020a2:	f003 031f 	and.w	r3, r3, #31
 80020a6:	fa22 f303 	lsr.w	r3, r2, r3
 80020aa:	4a0a      	ldr	r2, [pc, #40]	@ (80020d4 <HAL_RCC_ClockConfig+0x270>)
 80020ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80020ae:	4b0a      	ldr	r3, [pc, #40]	@ (80020d8 <HAL_RCC_ClockConfig+0x274>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7fe fd36 	bl	8000b24 <HAL_InitTick>
 80020b8:	4603      	mov	r3, r0
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3718      	adds	r7, #24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40022000 	.word	0x40022000
 80020c8:	40021000 	.word	0x40021000
 80020cc:	04c4b400 	.word	0x04c4b400
 80020d0:	08003d98 	.word	0x08003d98
 80020d4:	20000000 	.word	0x20000000
 80020d8:	20000004 	.word	0x20000004

080020dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	b087      	sub	sp, #28
 80020e0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80020e2:	4b2c      	ldr	r3, [pc, #176]	@ (8002194 <HAL_RCC_GetSysClockFreq+0xb8>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f003 030c 	and.w	r3, r3, #12
 80020ea:	2b04      	cmp	r3, #4
 80020ec:	d102      	bne.n	80020f4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80020ee:	4b2a      	ldr	r3, [pc, #168]	@ (8002198 <HAL_RCC_GetSysClockFreq+0xbc>)
 80020f0:	613b      	str	r3, [r7, #16]
 80020f2:	e047      	b.n	8002184 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80020f4:	4b27      	ldr	r3, [pc, #156]	@ (8002194 <HAL_RCC_GetSysClockFreq+0xb8>)
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	f003 030c 	and.w	r3, r3, #12
 80020fc:	2b08      	cmp	r3, #8
 80020fe:	d102      	bne.n	8002106 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002100:	4b26      	ldr	r3, [pc, #152]	@ (800219c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002102:	613b      	str	r3, [r7, #16]
 8002104:	e03e      	b.n	8002184 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002106:	4b23      	ldr	r3, [pc, #140]	@ (8002194 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f003 030c 	and.w	r3, r3, #12
 800210e:	2b0c      	cmp	r3, #12
 8002110:	d136      	bne.n	8002180 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002112:	4b20      	ldr	r3, [pc, #128]	@ (8002194 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002114:	68db      	ldr	r3, [r3, #12]
 8002116:	f003 0303 	and.w	r3, r3, #3
 800211a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800211c:	4b1d      	ldr	r3, [pc, #116]	@ (8002194 <HAL_RCC_GetSysClockFreq+0xb8>)
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	091b      	lsrs	r3, r3, #4
 8002122:	f003 030f 	and.w	r3, r3, #15
 8002126:	3301      	adds	r3, #1
 8002128:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2b03      	cmp	r3, #3
 800212e:	d10c      	bne.n	800214a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002130:	4a1a      	ldr	r2, [pc, #104]	@ (800219c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	fbb2 f3f3 	udiv	r3, r2, r3
 8002138:	4a16      	ldr	r2, [pc, #88]	@ (8002194 <HAL_RCC_GetSysClockFreq+0xb8>)
 800213a:	68d2      	ldr	r2, [r2, #12]
 800213c:	0a12      	lsrs	r2, r2, #8
 800213e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002142:	fb02 f303 	mul.w	r3, r2, r3
 8002146:	617b      	str	r3, [r7, #20]
      break;
 8002148:	e00c      	b.n	8002164 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800214a:	4a13      	ldr	r2, [pc, #76]	@ (8002198 <HAL_RCC_GetSysClockFreq+0xbc>)
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002152:	4a10      	ldr	r2, [pc, #64]	@ (8002194 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002154:	68d2      	ldr	r2, [r2, #12]
 8002156:	0a12      	lsrs	r2, r2, #8
 8002158:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800215c:	fb02 f303 	mul.w	r3, r2, r3
 8002160:	617b      	str	r3, [r7, #20]
      break;
 8002162:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002164:	4b0b      	ldr	r3, [pc, #44]	@ (8002194 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	0e5b      	lsrs	r3, r3, #25
 800216a:	f003 0303 	and.w	r3, r3, #3
 800216e:	3301      	adds	r3, #1
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002174:	697a      	ldr	r2, [r7, #20]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	fbb2 f3f3 	udiv	r3, r2, r3
 800217c:	613b      	str	r3, [r7, #16]
 800217e:	e001      	b.n	8002184 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002180:	2300      	movs	r3, #0
 8002182:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002184:	693b      	ldr	r3, [r7, #16]
}
 8002186:	4618      	mov	r0, r3
 8002188:	371c      	adds	r7, #28
 800218a:	46bd      	mov	sp, r7
 800218c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	40021000 	.word	0x40021000
 8002198:	00f42400 	.word	0x00f42400
 800219c:	007a1200 	.word	0x007a1200

080021a0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021a4:	4b03      	ldr	r3, [pc, #12]	@ (80021b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80021a6:	681b      	ldr	r3, [r3, #0]
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	20000000 	.word	0x20000000

080021b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80021bc:	f7ff fff0 	bl	80021a0 <HAL_RCC_GetHCLKFreq>
 80021c0:	4602      	mov	r2, r0
 80021c2:	4b06      	ldr	r3, [pc, #24]	@ (80021dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	0a1b      	lsrs	r3, r3, #8
 80021c8:	f003 0307 	and.w	r3, r3, #7
 80021cc:	4904      	ldr	r1, [pc, #16]	@ (80021e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80021ce:	5ccb      	ldrb	r3, [r1, r3]
 80021d0:	f003 031f 	and.w	r3, r3, #31
 80021d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021d8:	4618      	mov	r0, r3
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40021000 	.word	0x40021000
 80021e0:	08003da8 	.word	0x08003da8

080021e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80021e8:	f7ff ffda 	bl	80021a0 <HAL_RCC_GetHCLKFreq>
 80021ec:	4602      	mov	r2, r0
 80021ee:	4b06      	ldr	r3, [pc, #24]	@ (8002208 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	0adb      	lsrs	r3, r3, #11
 80021f4:	f003 0307 	and.w	r3, r3, #7
 80021f8:	4904      	ldr	r1, [pc, #16]	@ (800220c <HAL_RCC_GetPCLK2Freq+0x28>)
 80021fa:	5ccb      	ldrb	r3, [r1, r3]
 80021fc:	f003 031f 	and.w	r3, r3, #31
 8002200:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002204:	4618      	mov	r0, r3
 8002206:	bd80      	pop	{r7, pc}
 8002208:	40021000 	.word	0x40021000
 800220c:	08003da8 	.word	0x08003da8

08002210 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002210:	b480      	push	{r7}
 8002212:	b087      	sub	sp, #28
 8002214:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002216:	4b1e      	ldr	r3, [pc, #120]	@ (8002290 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	f003 0303 	and.w	r3, r3, #3
 800221e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002220:	4b1b      	ldr	r3, [pc, #108]	@ (8002290 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	091b      	lsrs	r3, r3, #4
 8002226:	f003 030f 	and.w	r3, r3, #15
 800222a:	3301      	adds	r3, #1
 800222c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800222e:	693b      	ldr	r3, [r7, #16]
 8002230:	2b03      	cmp	r3, #3
 8002232:	d10c      	bne.n	800224e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002234:	4a17      	ldr	r2, [pc, #92]	@ (8002294 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	fbb2 f3f3 	udiv	r3, r2, r3
 800223c:	4a14      	ldr	r2, [pc, #80]	@ (8002290 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800223e:	68d2      	ldr	r2, [r2, #12]
 8002240:	0a12      	lsrs	r2, r2, #8
 8002242:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002246:	fb02 f303 	mul.w	r3, r2, r3
 800224a:	617b      	str	r3, [r7, #20]
    break;
 800224c:	e00c      	b.n	8002268 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800224e:	4a12      	ldr	r2, [pc, #72]	@ (8002298 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	fbb2 f3f3 	udiv	r3, r2, r3
 8002256:	4a0e      	ldr	r2, [pc, #56]	@ (8002290 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002258:	68d2      	ldr	r2, [r2, #12]
 800225a:	0a12      	lsrs	r2, r2, #8
 800225c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002260:	fb02 f303 	mul.w	r3, r2, r3
 8002264:	617b      	str	r3, [r7, #20]
    break;
 8002266:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002268:	4b09      	ldr	r3, [pc, #36]	@ (8002290 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	0e5b      	lsrs	r3, r3, #25
 800226e:	f003 0303 	and.w	r3, r3, #3
 8002272:	3301      	adds	r3, #1
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002278:	697a      	ldr	r2, [r7, #20]
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002280:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002282:	687b      	ldr	r3, [r7, #4]
}
 8002284:	4618      	mov	r0, r3
 8002286:	371c      	adds	r7, #28
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	40021000 	.word	0x40021000
 8002294:	007a1200 	.word	0x007a1200
 8002298:	00f42400 	.word	0x00f42400

0800229c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80022a4:	2300      	movs	r3, #0
 80022a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80022a8:	2300      	movs	r3, #0
 80022aa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	f000 8098 	beq.w	80023ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022ba:	2300      	movs	r3, #0
 80022bc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022be:	4b43      	ldr	r3, [pc, #268]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d10d      	bne.n	80022e6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022ca:	4b40      	ldr	r3, [pc, #256]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ce:	4a3f      	ldr	r2, [pc, #252]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80022d6:	4b3d      	ldr	r3, [pc, #244]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80022d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022de:	60bb      	str	r3, [r7, #8]
 80022e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022e2:	2301      	movs	r3, #1
 80022e4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022e6:	4b3a      	ldr	r3, [pc, #232]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a39      	ldr	r2, [pc, #228]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80022ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80022f2:	f7fe fc63 	bl	8000bbc <HAL_GetTick>
 80022f6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80022f8:	e009      	b.n	800230e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022fa:	f7fe fc5f 	bl	8000bbc <HAL_GetTick>
 80022fe:	4602      	mov	r2, r0
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	2b02      	cmp	r3, #2
 8002306:	d902      	bls.n	800230e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	74fb      	strb	r3, [r7, #19]
        break;
 800230c:	e005      	b.n	800231a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800230e:	4b30      	ldr	r3, [pc, #192]	@ (80023d0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002316:	2b00      	cmp	r3, #0
 8002318:	d0ef      	beq.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800231a:	7cfb      	ldrb	r3, [r7, #19]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d159      	bne.n	80023d4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002320:	4b2a      	ldr	r3, [pc, #168]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002326:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800232a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d01e      	beq.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002336:	697a      	ldr	r2, [r7, #20]
 8002338:	429a      	cmp	r2, r3
 800233a:	d019      	beq.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800233c:	4b23      	ldr	r3, [pc, #140]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800233e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002342:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002346:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002348:	4b20      	ldr	r3, [pc, #128]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800234a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800234e:	4a1f      	ldr	r2, [pc, #124]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002350:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002354:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002358:	4b1c      	ldr	r3, [pc, #112]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800235a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800235e:	4a1b      	ldr	r2, [pc, #108]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002360:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002364:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002368:	4a18      	ldr	r2, [pc, #96]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	2b00      	cmp	r3, #0
 8002378:	d016      	beq.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800237a:	f7fe fc1f 	bl	8000bbc <HAL_GetTick>
 800237e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002380:	e00b      	b.n	800239a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002382:	f7fe fc1b 	bl	8000bbc <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002390:	4293      	cmp	r3, r2
 8002392:	d902      	bls.n	800239a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	74fb      	strb	r3, [r7, #19]
            break;
 8002398:	e006      	b.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800239a:	4b0c      	ldr	r3, [pc, #48]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800239c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0ec      	beq.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80023a8:	7cfb      	ldrb	r3, [r7, #19]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d10b      	bne.n	80023c6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80023ae:	4b07      	ldr	r3, [pc, #28]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023bc:	4903      	ldr	r1, [pc, #12]	@ (80023cc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80023c4:	e008      	b.n	80023d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80023c6:	7cfb      	ldrb	r3, [r7, #19]
 80023c8:	74bb      	strb	r3, [r7, #18]
 80023ca:	e005      	b.n	80023d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80023cc:	40021000 	.word	0x40021000
 80023d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023d4:	7cfb      	ldrb	r3, [r7, #19]
 80023d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023d8:	7c7b      	ldrb	r3, [r7, #17]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d105      	bne.n	80023ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023de:	4ba6      	ldr	r3, [pc, #664]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023e2:	4aa5      	ldr	r2, [pc, #660]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d00a      	beq.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80023f6:	4ba0      	ldr	r3, [pc, #640]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023fc:	f023 0203 	bic.w	r2, r3, #3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	499c      	ldr	r1, [pc, #624]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002406:	4313      	orrs	r3, r2
 8002408:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0302 	and.w	r3, r3, #2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d00a      	beq.n	800242e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002418:	4b97      	ldr	r3, [pc, #604]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800241a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800241e:	f023 020c 	bic.w	r2, r3, #12
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	4994      	ldr	r1, [pc, #592]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002428:	4313      	orrs	r3, r2
 800242a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0304 	and.w	r3, r3, #4
 8002436:	2b00      	cmp	r3, #0
 8002438:	d00a      	beq.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800243a:	4b8f      	ldr	r3, [pc, #572]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800243c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002440:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	68db      	ldr	r3, [r3, #12]
 8002448:	498b      	ldr	r1, [pc, #556]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800244a:	4313      	orrs	r3, r2
 800244c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0308 	and.w	r3, r3, #8
 8002458:	2b00      	cmp	r3, #0
 800245a:	d00a      	beq.n	8002472 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800245c:	4b86      	ldr	r3, [pc, #536]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800245e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002462:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	4983      	ldr	r1, [pc, #524]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800246c:	4313      	orrs	r3, r2
 800246e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0320 	and.w	r3, r3, #32
 800247a:	2b00      	cmp	r3, #0
 800247c:	d00a      	beq.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800247e:	4b7e      	ldr	r3, [pc, #504]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002480:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002484:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	695b      	ldr	r3, [r3, #20]
 800248c:	497a      	ldr	r1, [pc, #488]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800248e:	4313      	orrs	r3, r2
 8002490:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800249c:	2b00      	cmp	r3, #0
 800249e:	d00a      	beq.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024a0:	4b75      	ldr	r3, [pc, #468]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024a6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	699b      	ldr	r3, [r3, #24]
 80024ae:	4972      	ldr	r1, [pc, #456]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d00a      	beq.n	80024d8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024c2:	4b6d      	ldr	r3, [pc, #436]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024c8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	69db      	ldr	r3, [r3, #28]
 80024d0:	4969      	ldr	r1, [pc, #420]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d00a      	beq.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024e4:	4b64      	ldr	r3, [pc, #400]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ea:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	4961      	ldr	r1, [pc, #388]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80024f4:	4313      	orrs	r3, r2
 80024f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002502:	2b00      	cmp	r3, #0
 8002504:	d00a      	beq.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002506:	4b5c      	ldr	r3, [pc, #368]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002508:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800250c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002514:	4958      	ldr	r1, [pc, #352]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002516:	4313      	orrs	r3, r2
 8002518:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002524:	2b00      	cmp	r3, #0
 8002526:	d015      	beq.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002528:	4b53      	ldr	r3, [pc, #332]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800252a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800252e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002536:	4950      	ldr	r1, [pc, #320]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002538:	4313      	orrs	r3, r2
 800253a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002542:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002546:	d105      	bne.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002548:	4b4b      	ldr	r3, [pc, #300]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	4a4a      	ldr	r2, [pc, #296]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800254e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002552:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800255c:	2b00      	cmp	r3, #0
 800255e:	d015      	beq.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002560:	4b45      	ldr	r3, [pc, #276]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002566:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800256e:	4942      	ldr	r1, [pc, #264]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002570:	4313      	orrs	r3, r2
 8002572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800257a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800257e:	d105      	bne.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002580:	4b3d      	ldr	r3, [pc, #244]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	4a3c      	ldr	r2, [pc, #240]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002586:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800258a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d015      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002598:	4b37      	ldr	r3, [pc, #220]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800259a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800259e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a6:	4934      	ldr	r1, [pc, #208]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025b6:	d105      	bne.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025b8:	4b2f      	ldr	r3, [pc, #188]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	4a2e      	ldr	r2, [pc, #184]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025c2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d015      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80025d0:	4b29      	ldr	r3, [pc, #164]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025d6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025de:	4926      	ldr	r1, [pc, #152]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025e0:	4313      	orrs	r3, r2
 80025e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80025ee:	d105      	bne.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025f0:	4b21      	ldr	r3, [pc, #132]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	4a20      	ldr	r2, [pc, #128]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80025fa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002604:	2b00      	cmp	r3, #0
 8002606:	d015      	beq.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002608:	4b1b      	ldr	r3, [pc, #108]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800260a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800260e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002616:	4918      	ldr	r1, [pc, #96]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002618:	4313      	orrs	r3, r2
 800261a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002622:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002626:	d105      	bne.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002628:	4b13      	ldr	r3, [pc, #76]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	4a12      	ldr	r2, [pc, #72]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800262e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002632:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d015      	beq.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002640:	4b0d      	ldr	r3, [pc, #52]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002642:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002646:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800264e:	490a      	ldr	r1, [pc, #40]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002650:	4313      	orrs	r3, r2
 8002652:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800265a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800265e:	d105      	bne.n	800266c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002660:	4b05      	ldr	r3, [pc, #20]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	4a04      	ldr	r2, [pc, #16]	@ (8002678 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002666:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800266a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800266c:	7cbb      	ldrb	r3, [r7, #18]
}
 800266e:	4618      	mov	r0, r3
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	40021000 	.word	0x40021000

0800267c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d101      	bne.n	800268e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e042      	b.n	8002714 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002694:	2b00      	cmp	r3, #0
 8002696:	d106      	bne.n	80026a6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	f7fe f8d1 	bl	8000848 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2224      	movs	r2, #36	@ 0x24
 80026aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f022 0201 	bic.w	r2, r2, #1
 80026bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d002      	beq.n	80026cc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f000 fb82 	bl	8002dd0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 f8b3 	bl	8002838 <UART_SetConfig>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d101      	bne.n	80026dc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e01b      	b.n	8002714 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	685a      	ldr	r2, [r3, #4]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80026ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	689a      	ldr	r2, [r3, #8]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80026fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f042 0201 	orr.w	r2, r2, #1
 800270a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 fc01 	bl	8002f14 <UART_CheckIdleState>
 8002712:	4603      	mov	r3, r0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b08a      	sub	sp, #40	@ 0x28
 8002720:	af02      	add	r7, sp, #8
 8002722:	60f8      	str	r0, [r7, #12]
 8002724:	60b9      	str	r1, [r7, #8]
 8002726:	603b      	str	r3, [r7, #0]
 8002728:	4613      	mov	r3, r2
 800272a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002732:	2b20      	cmp	r3, #32
 8002734:	d17b      	bne.n	800282e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d002      	beq.n	8002742 <HAL_UART_Transmit+0x26>
 800273c:	88fb      	ldrh	r3, [r7, #6]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d101      	bne.n	8002746 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e074      	b.n	8002830 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2200      	movs	r2, #0
 800274a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	2221      	movs	r2, #33	@ 0x21
 8002752:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002756:	f7fe fa31 	bl	8000bbc <HAL_GetTick>
 800275a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	88fa      	ldrh	r2, [r7, #6]
 8002760:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	88fa      	ldrh	r2, [r7, #6]
 8002768:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002774:	d108      	bne.n	8002788 <HAL_UART_Transmit+0x6c>
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	691b      	ldr	r3, [r3, #16]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d104      	bne.n	8002788 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800277e:	2300      	movs	r3, #0
 8002780:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	61bb      	str	r3, [r7, #24]
 8002786:	e003      	b.n	8002790 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800278c:	2300      	movs	r3, #0
 800278e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002790:	e030      	b.n	80027f4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	2200      	movs	r2, #0
 800279a:	2180      	movs	r1, #128	@ 0x80
 800279c:	68f8      	ldr	r0, [r7, #12]
 800279e:	f000 fc63 	bl	8003068 <UART_WaitOnFlagUntilTimeout>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d005      	beq.n	80027b4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2220      	movs	r2, #32
 80027ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e03d      	b.n	8002830 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80027b4:	69fb      	ldr	r3, [r7, #28]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d10b      	bne.n	80027d2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027ba:	69bb      	ldr	r3, [r7, #24]
 80027bc:	881b      	ldrh	r3, [r3, #0]
 80027be:	461a      	mov	r2, r3
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027c8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	3302      	adds	r3, #2
 80027ce:	61bb      	str	r3, [r7, #24]
 80027d0:	e007      	b.n	80027e2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	781a      	ldrb	r2, [r3, #0]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	3301      	adds	r3, #1
 80027e0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80027e8:	b29b      	uxth	r3, r3
 80027ea:	3b01      	subs	r3, #1
 80027ec:	b29a      	uxth	r2, r3
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d1c8      	bne.n	8002792 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	9300      	str	r3, [sp, #0]
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	2200      	movs	r2, #0
 8002808:	2140      	movs	r1, #64	@ 0x40
 800280a:	68f8      	ldr	r0, [r7, #12]
 800280c:	f000 fc2c 	bl	8003068 <UART_WaitOnFlagUntilTimeout>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d005      	beq.n	8002822 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	2220      	movs	r2, #32
 800281a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e006      	b.n	8002830 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2220      	movs	r2, #32
 8002826:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800282a:	2300      	movs	r3, #0
 800282c:	e000      	b.n	8002830 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800282e:	2302      	movs	r3, #2
  }
}
 8002830:	4618      	mov	r0, r3
 8002832:	3720      	adds	r7, #32
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002838:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800283c:	b08c      	sub	sp, #48	@ 0x30
 800283e:	af00      	add	r7, sp, #0
 8002840:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002842:	2300      	movs	r3, #0
 8002844:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	431a      	orrs	r2, r3
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	695b      	ldr	r3, [r3, #20]
 8002856:	431a      	orrs	r2, r3
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	69db      	ldr	r3, [r3, #28]
 800285c:	4313      	orrs	r3, r2
 800285e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	4bab      	ldr	r3, [pc, #684]	@ (8002b14 <UART_SetConfig+0x2dc>)
 8002868:	4013      	ands	r3, r2
 800286a:	697a      	ldr	r2, [r7, #20]
 800286c:	6812      	ldr	r2, [r2, #0]
 800286e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002870:	430b      	orrs	r3, r1
 8002872:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	68da      	ldr	r2, [r3, #12]
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	430a      	orrs	r2, r1
 8002888:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	699b      	ldr	r3, [r3, #24]
 800288e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4aa0      	ldr	r2, [pc, #640]	@ (8002b18 <UART_SetConfig+0x2e0>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d004      	beq.n	80028a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	6a1b      	ldr	r3, [r3, #32]
 800289e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028a0:	4313      	orrs	r3, r2
 80028a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80028ae:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80028b2:	697a      	ldr	r2, [r7, #20]
 80028b4:	6812      	ldr	r2, [r2, #0]
 80028b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80028b8:	430b      	orrs	r3, r1
 80028ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c2:	f023 010f 	bic.w	r1, r3, #15
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a91      	ldr	r2, [pc, #580]	@ (8002b1c <UART_SetConfig+0x2e4>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d125      	bne.n	8002928 <UART_SetConfig+0xf0>
 80028dc:	4b90      	ldr	r3, [pc, #576]	@ (8002b20 <UART_SetConfig+0x2e8>)
 80028de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028e2:	f003 0303 	and.w	r3, r3, #3
 80028e6:	2b03      	cmp	r3, #3
 80028e8:	d81a      	bhi.n	8002920 <UART_SetConfig+0xe8>
 80028ea:	a201      	add	r2, pc, #4	@ (adr r2, 80028f0 <UART_SetConfig+0xb8>)
 80028ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028f0:	08002901 	.word	0x08002901
 80028f4:	08002911 	.word	0x08002911
 80028f8:	08002909 	.word	0x08002909
 80028fc:	08002919 	.word	0x08002919
 8002900:	2301      	movs	r3, #1
 8002902:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002906:	e0d6      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002908:	2302      	movs	r3, #2
 800290a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800290e:	e0d2      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002910:	2304      	movs	r3, #4
 8002912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002916:	e0ce      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002918:	2308      	movs	r3, #8
 800291a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800291e:	e0ca      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002920:	2310      	movs	r3, #16
 8002922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002926:	e0c6      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a7d      	ldr	r2, [pc, #500]	@ (8002b24 <UART_SetConfig+0x2ec>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d138      	bne.n	80029a4 <UART_SetConfig+0x16c>
 8002932:	4b7b      	ldr	r3, [pc, #492]	@ (8002b20 <UART_SetConfig+0x2e8>)
 8002934:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002938:	f003 030c 	and.w	r3, r3, #12
 800293c:	2b0c      	cmp	r3, #12
 800293e:	d82d      	bhi.n	800299c <UART_SetConfig+0x164>
 8002940:	a201      	add	r2, pc, #4	@ (adr r2, 8002948 <UART_SetConfig+0x110>)
 8002942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002946:	bf00      	nop
 8002948:	0800297d 	.word	0x0800297d
 800294c:	0800299d 	.word	0x0800299d
 8002950:	0800299d 	.word	0x0800299d
 8002954:	0800299d 	.word	0x0800299d
 8002958:	0800298d 	.word	0x0800298d
 800295c:	0800299d 	.word	0x0800299d
 8002960:	0800299d 	.word	0x0800299d
 8002964:	0800299d 	.word	0x0800299d
 8002968:	08002985 	.word	0x08002985
 800296c:	0800299d 	.word	0x0800299d
 8002970:	0800299d 	.word	0x0800299d
 8002974:	0800299d 	.word	0x0800299d
 8002978:	08002995 	.word	0x08002995
 800297c:	2300      	movs	r3, #0
 800297e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002982:	e098      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002984:	2302      	movs	r3, #2
 8002986:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800298a:	e094      	b.n	8002ab6 <UART_SetConfig+0x27e>
 800298c:	2304      	movs	r3, #4
 800298e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002992:	e090      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002994:	2308      	movs	r3, #8
 8002996:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800299a:	e08c      	b.n	8002ab6 <UART_SetConfig+0x27e>
 800299c:	2310      	movs	r3, #16
 800299e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80029a2:	e088      	b.n	8002ab6 <UART_SetConfig+0x27e>
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a5f      	ldr	r2, [pc, #380]	@ (8002b28 <UART_SetConfig+0x2f0>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d125      	bne.n	80029fa <UART_SetConfig+0x1c2>
 80029ae:	4b5c      	ldr	r3, [pc, #368]	@ (8002b20 <UART_SetConfig+0x2e8>)
 80029b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029b4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80029b8:	2b30      	cmp	r3, #48	@ 0x30
 80029ba:	d016      	beq.n	80029ea <UART_SetConfig+0x1b2>
 80029bc:	2b30      	cmp	r3, #48	@ 0x30
 80029be:	d818      	bhi.n	80029f2 <UART_SetConfig+0x1ba>
 80029c0:	2b20      	cmp	r3, #32
 80029c2:	d00a      	beq.n	80029da <UART_SetConfig+0x1a2>
 80029c4:	2b20      	cmp	r3, #32
 80029c6:	d814      	bhi.n	80029f2 <UART_SetConfig+0x1ba>
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d002      	beq.n	80029d2 <UART_SetConfig+0x19a>
 80029cc:	2b10      	cmp	r3, #16
 80029ce:	d008      	beq.n	80029e2 <UART_SetConfig+0x1aa>
 80029d0:	e00f      	b.n	80029f2 <UART_SetConfig+0x1ba>
 80029d2:	2300      	movs	r3, #0
 80029d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80029d8:	e06d      	b.n	8002ab6 <UART_SetConfig+0x27e>
 80029da:	2302      	movs	r3, #2
 80029dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80029e0:	e069      	b.n	8002ab6 <UART_SetConfig+0x27e>
 80029e2:	2304      	movs	r3, #4
 80029e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80029e8:	e065      	b.n	8002ab6 <UART_SetConfig+0x27e>
 80029ea:	2308      	movs	r3, #8
 80029ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80029f0:	e061      	b.n	8002ab6 <UART_SetConfig+0x27e>
 80029f2:	2310      	movs	r3, #16
 80029f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80029f8:	e05d      	b.n	8002ab6 <UART_SetConfig+0x27e>
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a4b      	ldr	r2, [pc, #300]	@ (8002b2c <UART_SetConfig+0x2f4>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d125      	bne.n	8002a50 <UART_SetConfig+0x218>
 8002a04:	4b46      	ldr	r3, [pc, #280]	@ (8002b20 <UART_SetConfig+0x2e8>)
 8002a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a0a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002a0e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002a10:	d016      	beq.n	8002a40 <UART_SetConfig+0x208>
 8002a12:	2bc0      	cmp	r3, #192	@ 0xc0
 8002a14:	d818      	bhi.n	8002a48 <UART_SetConfig+0x210>
 8002a16:	2b80      	cmp	r3, #128	@ 0x80
 8002a18:	d00a      	beq.n	8002a30 <UART_SetConfig+0x1f8>
 8002a1a:	2b80      	cmp	r3, #128	@ 0x80
 8002a1c:	d814      	bhi.n	8002a48 <UART_SetConfig+0x210>
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d002      	beq.n	8002a28 <UART_SetConfig+0x1f0>
 8002a22:	2b40      	cmp	r3, #64	@ 0x40
 8002a24:	d008      	beq.n	8002a38 <UART_SetConfig+0x200>
 8002a26:	e00f      	b.n	8002a48 <UART_SetConfig+0x210>
 8002a28:	2300      	movs	r3, #0
 8002a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a2e:	e042      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002a30:	2302      	movs	r3, #2
 8002a32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a36:	e03e      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002a38:	2304      	movs	r3, #4
 8002a3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a3e:	e03a      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002a40:	2308      	movs	r3, #8
 8002a42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a46:	e036      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002a48:	2310      	movs	r3, #16
 8002a4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a4e:	e032      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a30      	ldr	r2, [pc, #192]	@ (8002b18 <UART_SetConfig+0x2e0>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d12a      	bne.n	8002ab0 <UART_SetConfig+0x278>
 8002a5a:	4b31      	ldr	r3, [pc, #196]	@ (8002b20 <UART_SetConfig+0x2e8>)
 8002a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002a64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002a68:	d01a      	beq.n	8002aa0 <UART_SetConfig+0x268>
 8002a6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002a6e:	d81b      	bhi.n	8002aa8 <UART_SetConfig+0x270>
 8002a70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a74:	d00c      	beq.n	8002a90 <UART_SetConfig+0x258>
 8002a76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a7a:	d815      	bhi.n	8002aa8 <UART_SetConfig+0x270>
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d003      	beq.n	8002a88 <UART_SetConfig+0x250>
 8002a80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a84:	d008      	beq.n	8002a98 <UART_SetConfig+0x260>
 8002a86:	e00f      	b.n	8002aa8 <UART_SetConfig+0x270>
 8002a88:	2300      	movs	r3, #0
 8002a8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a8e:	e012      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002a90:	2302      	movs	r3, #2
 8002a92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a96:	e00e      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002a98:	2304      	movs	r3, #4
 8002a9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002a9e:	e00a      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002aa0:	2308      	movs	r3, #8
 8002aa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002aa6:	e006      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002aa8:	2310      	movs	r3, #16
 8002aaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002aae:	e002      	b.n	8002ab6 <UART_SetConfig+0x27e>
 8002ab0:	2310      	movs	r3, #16
 8002ab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a17      	ldr	r2, [pc, #92]	@ (8002b18 <UART_SetConfig+0x2e0>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	f040 80a8 	bne.w	8002c12 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002ac2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002ac6:	2b08      	cmp	r3, #8
 8002ac8:	d834      	bhi.n	8002b34 <UART_SetConfig+0x2fc>
 8002aca:	a201      	add	r2, pc, #4	@ (adr r2, 8002ad0 <UART_SetConfig+0x298>)
 8002acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ad0:	08002af5 	.word	0x08002af5
 8002ad4:	08002b35 	.word	0x08002b35
 8002ad8:	08002afd 	.word	0x08002afd
 8002adc:	08002b35 	.word	0x08002b35
 8002ae0:	08002b03 	.word	0x08002b03
 8002ae4:	08002b35 	.word	0x08002b35
 8002ae8:	08002b35 	.word	0x08002b35
 8002aec:	08002b35 	.word	0x08002b35
 8002af0:	08002b0b 	.word	0x08002b0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002af4:	f7ff fb60 	bl	80021b8 <HAL_RCC_GetPCLK1Freq>
 8002af8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002afa:	e021      	b.n	8002b40 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002afc:	4b0c      	ldr	r3, [pc, #48]	@ (8002b30 <UART_SetConfig+0x2f8>)
 8002afe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002b00:	e01e      	b.n	8002b40 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b02:	f7ff faeb 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8002b06:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002b08:	e01a      	b.n	8002b40 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002b10:	e016      	b.n	8002b40 <UART_SetConfig+0x308>
 8002b12:	bf00      	nop
 8002b14:	cfff69f3 	.word	0xcfff69f3
 8002b18:	40008000 	.word	0x40008000
 8002b1c:	40013800 	.word	0x40013800
 8002b20:	40021000 	.word	0x40021000
 8002b24:	40004400 	.word	0x40004400
 8002b28:	40004800 	.word	0x40004800
 8002b2c:	40004c00 	.word	0x40004c00
 8002b30:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8002b34:	2300      	movs	r3, #0
 8002b36:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002b3e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f000 812a 	beq.w	8002d9c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4c:	4a9e      	ldr	r2, [pc, #632]	@ (8002dc8 <UART_SetConfig+0x590>)
 8002b4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b52:	461a      	mov	r2, r3
 8002b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b56:	fbb3 f3f2 	udiv	r3, r3, r2
 8002b5a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	685a      	ldr	r2, [r3, #4]
 8002b60:	4613      	mov	r3, r2
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d305      	bcc.n	8002b78 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002b72:	69ba      	ldr	r2, [r7, #24]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d903      	bls.n	8002b80 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002b7e:	e10d      	b.n	8002d9c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b82:	2200      	movs	r2, #0
 8002b84:	60bb      	str	r3, [r7, #8]
 8002b86:	60fa      	str	r2, [r7, #12]
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b8c:	4a8e      	ldr	r2, [pc, #568]	@ (8002dc8 <UART_SetConfig+0x590>)
 8002b8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	2200      	movs	r2, #0
 8002b96:	603b      	str	r3, [r7, #0]
 8002b98:	607a      	str	r2, [r7, #4]
 8002b9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002b9e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ba2:	f7fd fb39 	bl	8000218 <__aeabi_uldivmod>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	460b      	mov	r3, r1
 8002baa:	4610      	mov	r0, r2
 8002bac:	4619      	mov	r1, r3
 8002bae:	f04f 0200 	mov.w	r2, #0
 8002bb2:	f04f 0300 	mov.w	r3, #0
 8002bb6:	020b      	lsls	r3, r1, #8
 8002bb8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8002bbc:	0202      	lsls	r2, r0, #8
 8002bbe:	6979      	ldr	r1, [r7, #20]
 8002bc0:	6849      	ldr	r1, [r1, #4]
 8002bc2:	0849      	lsrs	r1, r1, #1
 8002bc4:	2000      	movs	r0, #0
 8002bc6:	460c      	mov	r4, r1
 8002bc8:	4605      	mov	r5, r0
 8002bca:	eb12 0804 	adds.w	r8, r2, r4
 8002bce:	eb43 0905 	adc.w	r9, r3, r5
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	469a      	mov	sl, r3
 8002bda:	4693      	mov	fp, r2
 8002bdc:	4652      	mov	r2, sl
 8002bde:	465b      	mov	r3, fp
 8002be0:	4640      	mov	r0, r8
 8002be2:	4649      	mov	r1, r9
 8002be4:	f7fd fb18 	bl	8000218 <__aeabi_uldivmod>
 8002be8:	4602      	mov	r2, r0
 8002bea:	460b      	mov	r3, r1
 8002bec:	4613      	mov	r3, r2
 8002bee:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002bf0:	6a3b      	ldr	r3, [r7, #32]
 8002bf2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002bf6:	d308      	bcc.n	8002c0a <UART_SetConfig+0x3d2>
 8002bf8:	6a3b      	ldr	r3, [r7, #32]
 8002bfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bfe:	d204      	bcs.n	8002c0a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	6a3a      	ldr	r2, [r7, #32]
 8002c06:	60da      	str	r2, [r3, #12]
 8002c08:	e0c8      	b.n	8002d9c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002c10:	e0c4      	b.n	8002d9c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	69db      	ldr	r3, [r3, #28]
 8002c16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c1a:	d167      	bne.n	8002cec <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8002c1c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002c20:	2b08      	cmp	r3, #8
 8002c22:	d828      	bhi.n	8002c76 <UART_SetConfig+0x43e>
 8002c24:	a201      	add	r2, pc, #4	@ (adr r2, 8002c2c <UART_SetConfig+0x3f4>)
 8002c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c2a:	bf00      	nop
 8002c2c:	08002c51 	.word	0x08002c51
 8002c30:	08002c59 	.word	0x08002c59
 8002c34:	08002c61 	.word	0x08002c61
 8002c38:	08002c77 	.word	0x08002c77
 8002c3c:	08002c67 	.word	0x08002c67
 8002c40:	08002c77 	.word	0x08002c77
 8002c44:	08002c77 	.word	0x08002c77
 8002c48:	08002c77 	.word	0x08002c77
 8002c4c:	08002c6f 	.word	0x08002c6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c50:	f7ff fab2 	bl	80021b8 <HAL_RCC_GetPCLK1Freq>
 8002c54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002c56:	e014      	b.n	8002c82 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c58:	f7ff fac4 	bl	80021e4 <HAL_RCC_GetPCLK2Freq>
 8002c5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002c5e:	e010      	b.n	8002c82 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c60:	4b5a      	ldr	r3, [pc, #360]	@ (8002dcc <UART_SetConfig+0x594>)
 8002c62:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002c64:	e00d      	b.n	8002c82 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c66:	f7ff fa39 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8002c6a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002c6c:	e009      	b.n	8002c82 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002c74:	e005      	b.n	8002c82 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8002c76:	2300      	movs	r3, #0
 8002c78:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002c80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	f000 8089 	beq.w	8002d9c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8e:	4a4e      	ldr	r2, [pc, #312]	@ (8002dc8 <UART_SetConfig+0x590>)
 8002c90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c94:	461a      	mov	r2, r3
 8002c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c98:	fbb3 f3f2 	udiv	r3, r3, r2
 8002c9c:	005a      	lsls	r2, r3, #1
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	085b      	lsrs	r3, r3, #1
 8002ca4:	441a      	add	r2, r3
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cae:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002cb0:	6a3b      	ldr	r3, [r7, #32]
 8002cb2:	2b0f      	cmp	r3, #15
 8002cb4:	d916      	bls.n	8002ce4 <UART_SetConfig+0x4ac>
 8002cb6:	6a3b      	ldr	r3, [r7, #32]
 8002cb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cbc:	d212      	bcs.n	8002ce4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002cbe:	6a3b      	ldr	r3, [r7, #32]
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	f023 030f 	bic.w	r3, r3, #15
 8002cc6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002cc8:	6a3b      	ldr	r3, [r7, #32]
 8002cca:	085b      	lsrs	r3, r3, #1
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	f003 0307 	and.w	r3, r3, #7
 8002cd2:	b29a      	uxth	r2, r3
 8002cd4:	8bfb      	ldrh	r3, [r7, #30]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	8bfa      	ldrh	r2, [r7, #30]
 8002ce0:	60da      	str	r2, [r3, #12]
 8002ce2:	e05b      	b.n	8002d9c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002cea:	e057      	b.n	8002d9c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002cec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002cf0:	2b08      	cmp	r3, #8
 8002cf2:	d828      	bhi.n	8002d46 <UART_SetConfig+0x50e>
 8002cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8002cfc <UART_SetConfig+0x4c4>)
 8002cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cfa:	bf00      	nop
 8002cfc:	08002d21 	.word	0x08002d21
 8002d00:	08002d29 	.word	0x08002d29
 8002d04:	08002d31 	.word	0x08002d31
 8002d08:	08002d47 	.word	0x08002d47
 8002d0c:	08002d37 	.word	0x08002d37
 8002d10:	08002d47 	.word	0x08002d47
 8002d14:	08002d47 	.word	0x08002d47
 8002d18:	08002d47 	.word	0x08002d47
 8002d1c:	08002d3f 	.word	0x08002d3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d20:	f7ff fa4a 	bl	80021b8 <HAL_RCC_GetPCLK1Freq>
 8002d24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d26:	e014      	b.n	8002d52 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d28:	f7ff fa5c 	bl	80021e4 <HAL_RCC_GetPCLK2Freq>
 8002d2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d2e:	e010      	b.n	8002d52 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d30:	4b26      	ldr	r3, [pc, #152]	@ (8002dcc <UART_SetConfig+0x594>)
 8002d32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002d34:	e00d      	b.n	8002d52 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d36:	f7ff f9d1 	bl	80020dc <HAL_RCC_GetSysClockFreq>
 8002d3a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002d3c:	e009      	b.n	8002d52 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002d44:	e005      	b.n	8002d52 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8002d46:	2300      	movs	r3, #0
 8002d48:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002d50:	bf00      	nop
    }

    if (pclk != 0U)
 8002d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d021      	beq.n	8002d9c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d5c:	4a1a      	ldr	r2, [pc, #104]	@ (8002dc8 <UART_SetConfig+0x590>)
 8002d5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002d62:	461a      	mov	r2, r3
 8002d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d66:	fbb3 f2f2 	udiv	r2, r3, r2
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	085b      	lsrs	r3, r3, #1
 8002d70:	441a      	add	r2, r3
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d7a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d7c:	6a3b      	ldr	r3, [r7, #32]
 8002d7e:	2b0f      	cmp	r3, #15
 8002d80:	d909      	bls.n	8002d96 <UART_SetConfig+0x55e>
 8002d82:	6a3b      	ldr	r3, [r7, #32]
 8002d84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d88:	d205      	bcs.n	8002d96 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002d8a:	6a3b      	ldr	r3, [r7, #32]
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	60da      	str	r2, [r3, #12]
 8002d94:	e002      	b.n	8002d9c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	2200      	movs	r2, #0
 8002db0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	2200      	movs	r2, #0
 8002db6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002db8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3730      	adds	r7, #48	@ 0x30
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002dc6:	bf00      	nop
 8002dc8:	08003db0 	.word	0x08003db0
 8002dcc:	00f42400 	.word	0x00f42400

08002dd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ddc:	f003 0308 	and.w	r3, r3, #8
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d00a      	beq.n	8002dfa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	430a      	orrs	r2, r1
 8002df8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dfe:	f003 0301 	and.w	r3, r3, #1
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00a      	beq.n	8002e1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e20:	f003 0302 	and.w	r3, r3, #2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d00a      	beq.n	8002e3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e42:	f003 0304 	and.w	r3, r3, #4
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d00a      	beq.n	8002e60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e64:	f003 0310 	and.w	r3, r3, #16
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00a      	beq.n	8002e82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e86:	f003 0320 	and.w	r3, r3, #32
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d00a      	beq.n	8002ea4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d01a      	beq.n	8002ee6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ece:	d10a      	bne.n	8002ee6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00a      	beq.n	8002f08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	430a      	orrs	r2, r1
 8002f06:	605a      	str	r2, [r3, #4]
  }
}
 8002f08:	bf00      	nop
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f12:	4770      	bx	lr

08002f14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b098      	sub	sp, #96	@ 0x60
 8002f18:	af02      	add	r7, sp, #8
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002f24:	f7fd fe4a 	bl	8000bbc <HAL_GetTick>
 8002f28:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0308 	and.w	r3, r3, #8
 8002f34:	2b08      	cmp	r3, #8
 8002f36:	d12f      	bne.n	8002f98 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002f3c:	9300      	str	r3, [sp, #0]
 8002f3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f40:	2200      	movs	r2, #0
 8002f42:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 f88e 	bl	8003068 <UART_WaitOnFlagUntilTimeout>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d022      	beq.n	8002f98 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f5a:	e853 3f00 	ldrex	r3, [r3]
 8002f5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f66:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f70:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f72:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002f76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f78:	e841 2300 	strex	r3, r2, [r1]
 8002f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002f7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d1e6      	bne.n	8002f52 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2220      	movs	r2, #32
 8002f88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e063      	b.n	8003060 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0304 	and.w	r3, r3, #4
 8002fa2:	2b04      	cmp	r3, #4
 8002fa4:	d149      	bne.n	800303a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fa6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002faa:	9300      	str	r3, [sp, #0]
 8002fac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f000 f857 	bl	8003068 <UART_WaitOnFlagUntilTimeout>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d03c      	beq.n	800303a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc8:	e853 3f00 	ldrex	r3, [r3]
 8002fcc:	623b      	str	r3, [r7, #32]
   return(result);
 8002fce:	6a3b      	ldr	r3, [r7, #32]
 8002fd0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002fd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	461a      	mov	r2, r3
 8002fdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002fde:	633b      	str	r3, [r7, #48]	@ 0x30
 8002fe0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fe2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002fe4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fe6:	e841 2300 	strex	r3, r2, [r1]
 8002fea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002fec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1e6      	bne.n	8002fc0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	3308      	adds	r3, #8
 8002ff8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	e853 3f00 	ldrex	r3, [r3]
 8003000:	60fb      	str	r3, [r7, #12]
   return(result);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f023 0301 	bic.w	r3, r3, #1
 8003008:	64bb      	str	r3, [r7, #72]	@ 0x48
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	3308      	adds	r3, #8
 8003010:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003012:	61fa      	str	r2, [r7, #28]
 8003014:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003016:	69b9      	ldr	r1, [r7, #24]
 8003018:	69fa      	ldr	r2, [r7, #28]
 800301a:	e841 2300 	strex	r3, r2, [r1]
 800301e:	617b      	str	r3, [r7, #20]
   return(result);
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d1e5      	bne.n	8002ff2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2220      	movs	r2, #32
 800302a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2200      	movs	r2, #0
 8003032:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e012      	b.n	8003060 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2220      	movs	r2, #32
 800303e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2220      	movs	r2, #32
 8003046:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3758      	adds	r7, #88	@ 0x58
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	603b      	str	r3, [r7, #0]
 8003074:	4613      	mov	r3, r2
 8003076:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003078:	e04f      	b.n	800311a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003080:	d04b      	beq.n	800311a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003082:	f7fd fd9b 	bl	8000bbc <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	429a      	cmp	r2, r3
 8003090:	d302      	bcc.n	8003098 <UART_WaitOnFlagUntilTimeout+0x30>
 8003092:	69bb      	ldr	r3, [r7, #24]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d101      	bne.n	800309c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e04e      	b.n	800313a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0304 	and.w	r3, r3, #4
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d037      	beq.n	800311a <UART_WaitOnFlagUntilTimeout+0xb2>
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	2b80      	cmp	r3, #128	@ 0x80
 80030ae:	d034      	beq.n	800311a <UART_WaitOnFlagUntilTimeout+0xb2>
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2b40      	cmp	r3, #64	@ 0x40
 80030b4:	d031      	beq.n	800311a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	69db      	ldr	r3, [r3, #28]
 80030bc:	f003 0308 	and.w	r3, r3, #8
 80030c0:	2b08      	cmp	r3, #8
 80030c2:	d110      	bne.n	80030e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2208      	movs	r2, #8
 80030ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80030cc:	68f8      	ldr	r0, [r7, #12]
 80030ce:	f000 f838 	bl	8003142 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	2208      	movs	r2, #8
 80030d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2200      	movs	r2, #0
 80030de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e029      	b.n	800313a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	69db      	ldr	r3, [r3, #28]
 80030ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80030f4:	d111      	bne.n	800311a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80030fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003100:	68f8      	ldr	r0, [r7, #12]
 8003102:	f000 f81e 	bl	8003142 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2220      	movs	r2, #32
 800310a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e00f      	b.n	800313a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	69da      	ldr	r2, [r3, #28]
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	4013      	ands	r3, r2
 8003124:	68ba      	ldr	r2, [r7, #8]
 8003126:	429a      	cmp	r2, r3
 8003128:	bf0c      	ite	eq
 800312a:	2301      	moveq	r3, #1
 800312c:	2300      	movne	r3, #0
 800312e:	b2db      	uxtb	r3, r3
 8003130:	461a      	mov	r2, r3
 8003132:	79fb      	ldrb	r3, [r7, #7]
 8003134:	429a      	cmp	r2, r3
 8003136:	d0a0      	beq.n	800307a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3710      	adds	r7, #16
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003142:	b480      	push	{r7}
 8003144:	b095      	sub	sp, #84	@ 0x54
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003152:	e853 3f00 	ldrex	r3, [r3]
 8003156:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800315a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800315e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	461a      	mov	r2, r3
 8003166:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003168:	643b      	str	r3, [r7, #64]	@ 0x40
 800316a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800316c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800316e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003170:	e841 2300 	strex	r3, r2, [r1]
 8003174:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1e6      	bne.n	800314a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	3308      	adds	r3, #8
 8003182:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003184:	6a3b      	ldr	r3, [r7, #32]
 8003186:	e853 3f00 	ldrex	r3, [r3]
 800318a:	61fb      	str	r3, [r7, #28]
   return(result);
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003192:	f023 0301 	bic.w	r3, r3, #1
 8003196:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	3308      	adds	r3, #8
 800319e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80031a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031a8:	e841 2300 	strex	r3, r2, [r1]
 80031ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80031ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1e3      	bne.n	800317c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d118      	bne.n	80031ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	e853 3f00 	ldrex	r3, [r3]
 80031c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	f023 0310 	bic.w	r3, r3, #16
 80031d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	461a      	mov	r2, r3
 80031d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031da:	61bb      	str	r3, [r7, #24]
 80031dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031de:	6979      	ldr	r1, [r7, #20]
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	e841 2300 	strex	r3, r2, [r1]
 80031e6:	613b      	str	r3, [r7, #16]
   return(result);
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d1e6      	bne.n	80031bc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2220      	movs	r2, #32
 80031f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003202:	bf00      	nop
 8003204:	3754      	adds	r7, #84	@ 0x54
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr

0800320e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800320e:	b480      	push	{r7}
 8003210:	b085      	sub	sp, #20
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800321c:	2b01      	cmp	r3, #1
 800321e:	d101      	bne.n	8003224 <HAL_UARTEx_DisableFifoMode+0x16>
 8003220:	2302      	movs	r3, #2
 8003222:	e027      	b.n	8003274 <HAL_UARTEx_DisableFifoMode+0x66>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2224      	movs	r2, #36	@ 0x24
 8003230:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f022 0201 	bic.w	r2, r2, #1
 800324a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8003252:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2220      	movs	r2, #32
 8003266:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003272:	2300      	movs	r3, #0
}
 8003274:	4618      	mov	r0, r3
 8003276:	3714      	adds	r7, #20
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr

08003280 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003290:	2b01      	cmp	r3, #1
 8003292:	d101      	bne.n	8003298 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003294:	2302      	movs	r3, #2
 8003296:	e02d      	b.n	80032f4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2201      	movs	r2, #1
 800329c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2224      	movs	r2, #36	@ 0x24
 80032a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f022 0201 	bic.w	r2, r2, #1
 80032be:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	683a      	ldr	r2, [r7, #0]
 80032d0:	430a      	orrs	r2, r1
 80032d2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	f000 f84f 	bl	8003378 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68fa      	ldr	r2, [r7, #12]
 80032e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2220      	movs	r2, #32
 80032e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3710      	adds	r7, #16
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800330c:	2b01      	cmp	r3, #1
 800330e:	d101      	bne.n	8003314 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003310:	2302      	movs	r3, #2
 8003312:	e02d      	b.n	8003370 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2201      	movs	r2, #1
 8003318:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2224      	movs	r2, #36	@ 0x24
 8003320:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f022 0201 	bic.w	r2, r2, #1
 800333a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	430a      	orrs	r2, r1
 800334e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f000 f811 	bl	8003378 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2220      	movs	r2, #32
 8003362:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2200      	movs	r2, #0
 800336a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800336e:	2300      	movs	r3, #0
}
 8003370:	4618      	mov	r0, r3
 8003372:	3710      	adds	r7, #16
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003378:	b480      	push	{r7}
 800337a:	b085      	sub	sp, #20
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003384:	2b00      	cmp	r3, #0
 8003386:	d108      	bne.n	800339a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2201      	movs	r2, #1
 800338c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2201      	movs	r2, #1
 8003394:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003398:	e031      	b.n	80033fe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800339a:	2308      	movs	r3, #8
 800339c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800339e:	2308      	movs	r3, #8
 80033a0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	0e5b      	lsrs	r3, r3, #25
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	f003 0307 	and.w	r3, r3, #7
 80033b0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	0f5b      	lsrs	r3, r3, #29
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	f003 0307 	and.w	r3, r3, #7
 80033c0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80033c2:	7bbb      	ldrb	r3, [r7, #14]
 80033c4:	7b3a      	ldrb	r2, [r7, #12]
 80033c6:	4911      	ldr	r1, [pc, #68]	@ (800340c <UARTEx_SetNbDataToProcess+0x94>)
 80033c8:	5c8a      	ldrb	r2, [r1, r2]
 80033ca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80033ce:	7b3a      	ldrb	r2, [r7, #12]
 80033d0:	490f      	ldr	r1, [pc, #60]	@ (8003410 <UARTEx_SetNbDataToProcess+0x98>)
 80033d2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80033d4:	fb93 f3f2 	sdiv	r3, r3, r2
 80033d8:	b29a      	uxth	r2, r3
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80033e0:	7bfb      	ldrb	r3, [r7, #15]
 80033e2:	7b7a      	ldrb	r2, [r7, #13]
 80033e4:	4909      	ldr	r1, [pc, #36]	@ (800340c <UARTEx_SetNbDataToProcess+0x94>)
 80033e6:	5c8a      	ldrb	r2, [r1, r2]
 80033e8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80033ec:	7b7a      	ldrb	r2, [r7, #13]
 80033ee:	4908      	ldr	r1, [pc, #32]	@ (8003410 <UARTEx_SetNbDataToProcess+0x98>)
 80033f0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80033f2:	fb93 f3f2 	sdiv	r3, r3, r2
 80033f6:	b29a      	uxth	r2, r3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80033fe:	bf00      	nop
 8003400:	3714      	adds	r7, #20
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	08003dc8 	.word	0x08003dc8
 8003410:	08003dd0 	.word	0x08003dd0

08003414 <std>:
 8003414:	2300      	movs	r3, #0
 8003416:	b510      	push	{r4, lr}
 8003418:	4604      	mov	r4, r0
 800341a:	e9c0 3300 	strd	r3, r3, [r0]
 800341e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003422:	6083      	str	r3, [r0, #8]
 8003424:	8181      	strh	r1, [r0, #12]
 8003426:	6643      	str	r3, [r0, #100]	@ 0x64
 8003428:	81c2      	strh	r2, [r0, #14]
 800342a:	6183      	str	r3, [r0, #24]
 800342c:	4619      	mov	r1, r3
 800342e:	2208      	movs	r2, #8
 8003430:	305c      	adds	r0, #92	@ 0x5c
 8003432:	f000 f9e7 	bl	8003804 <memset>
 8003436:	4b0d      	ldr	r3, [pc, #52]	@ (800346c <std+0x58>)
 8003438:	6263      	str	r3, [r4, #36]	@ 0x24
 800343a:	4b0d      	ldr	r3, [pc, #52]	@ (8003470 <std+0x5c>)
 800343c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800343e:	4b0d      	ldr	r3, [pc, #52]	@ (8003474 <std+0x60>)
 8003440:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003442:	4b0d      	ldr	r3, [pc, #52]	@ (8003478 <std+0x64>)
 8003444:	6323      	str	r3, [r4, #48]	@ 0x30
 8003446:	4b0d      	ldr	r3, [pc, #52]	@ (800347c <std+0x68>)
 8003448:	6224      	str	r4, [r4, #32]
 800344a:	429c      	cmp	r4, r3
 800344c:	d006      	beq.n	800345c <std+0x48>
 800344e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003452:	4294      	cmp	r4, r2
 8003454:	d002      	beq.n	800345c <std+0x48>
 8003456:	33d0      	adds	r3, #208	@ 0xd0
 8003458:	429c      	cmp	r4, r3
 800345a:	d105      	bne.n	8003468 <std+0x54>
 800345c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003464:	f000 ba46 	b.w	80038f4 <__retarget_lock_init_recursive>
 8003468:	bd10      	pop	{r4, pc}
 800346a:	bf00      	nop
 800346c:	08003655 	.word	0x08003655
 8003470:	08003677 	.word	0x08003677
 8003474:	080036af 	.word	0x080036af
 8003478:	080036d3 	.word	0x080036d3
 800347c:	20000158 	.word	0x20000158

08003480 <stdio_exit_handler>:
 8003480:	4a02      	ldr	r2, [pc, #8]	@ (800348c <stdio_exit_handler+0xc>)
 8003482:	4903      	ldr	r1, [pc, #12]	@ (8003490 <stdio_exit_handler+0x10>)
 8003484:	4803      	ldr	r0, [pc, #12]	@ (8003494 <stdio_exit_handler+0x14>)
 8003486:	f000 b869 	b.w	800355c <_fwalk_sglue>
 800348a:	bf00      	nop
 800348c:	2000000c 	.word	0x2000000c
 8003490:	08003bf5 	.word	0x08003bf5
 8003494:	2000001c 	.word	0x2000001c

08003498 <cleanup_stdio>:
 8003498:	6841      	ldr	r1, [r0, #4]
 800349a:	4b0c      	ldr	r3, [pc, #48]	@ (80034cc <cleanup_stdio+0x34>)
 800349c:	4299      	cmp	r1, r3
 800349e:	b510      	push	{r4, lr}
 80034a0:	4604      	mov	r4, r0
 80034a2:	d001      	beq.n	80034a8 <cleanup_stdio+0x10>
 80034a4:	f000 fba6 	bl	8003bf4 <_fflush_r>
 80034a8:	68a1      	ldr	r1, [r4, #8]
 80034aa:	4b09      	ldr	r3, [pc, #36]	@ (80034d0 <cleanup_stdio+0x38>)
 80034ac:	4299      	cmp	r1, r3
 80034ae:	d002      	beq.n	80034b6 <cleanup_stdio+0x1e>
 80034b0:	4620      	mov	r0, r4
 80034b2:	f000 fb9f 	bl	8003bf4 <_fflush_r>
 80034b6:	68e1      	ldr	r1, [r4, #12]
 80034b8:	4b06      	ldr	r3, [pc, #24]	@ (80034d4 <cleanup_stdio+0x3c>)
 80034ba:	4299      	cmp	r1, r3
 80034bc:	d004      	beq.n	80034c8 <cleanup_stdio+0x30>
 80034be:	4620      	mov	r0, r4
 80034c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034c4:	f000 bb96 	b.w	8003bf4 <_fflush_r>
 80034c8:	bd10      	pop	{r4, pc}
 80034ca:	bf00      	nop
 80034cc:	20000158 	.word	0x20000158
 80034d0:	200001c0 	.word	0x200001c0
 80034d4:	20000228 	.word	0x20000228

080034d8 <global_stdio_init.part.0>:
 80034d8:	b510      	push	{r4, lr}
 80034da:	4b0b      	ldr	r3, [pc, #44]	@ (8003508 <global_stdio_init.part.0+0x30>)
 80034dc:	4c0b      	ldr	r4, [pc, #44]	@ (800350c <global_stdio_init.part.0+0x34>)
 80034de:	4a0c      	ldr	r2, [pc, #48]	@ (8003510 <global_stdio_init.part.0+0x38>)
 80034e0:	601a      	str	r2, [r3, #0]
 80034e2:	4620      	mov	r0, r4
 80034e4:	2200      	movs	r2, #0
 80034e6:	2104      	movs	r1, #4
 80034e8:	f7ff ff94 	bl	8003414 <std>
 80034ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80034f0:	2201      	movs	r2, #1
 80034f2:	2109      	movs	r1, #9
 80034f4:	f7ff ff8e 	bl	8003414 <std>
 80034f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80034fc:	2202      	movs	r2, #2
 80034fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003502:	2112      	movs	r1, #18
 8003504:	f7ff bf86 	b.w	8003414 <std>
 8003508:	20000290 	.word	0x20000290
 800350c:	20000158 	.word	0x20000158
 8003510:	08003481 	.word	0x08003481

08003514 <__sfp_lock_acquire>:
 8003514:	4801      	ldr	r0, [pc, #4]	@ (800351c <__sfp_lock_acquire+0x8>)
 8003516:	f000 b9ee 	b.w	80038f6 <__retarget_lock_acquire_recursive>
 800351a:	bf00      	nop
 800351c:	20000299 	.word	0x20000299

08003520 <__sfp_lock_release>:
 8003520:	4801      	ldr	r0, [pc, #4]	@ (8003528 <__sfp_lock_release+0x8>)
 8003522:	f000 b9e9 	b.w	80038f8 <__retarget_lock_release_recursive>
 8003526:	bf00      	nop
 8003528:	20000299 	.word	0x20000299

0800352c <__sinit>:
 800352c:	b510      	push	{r4, lr}
 800352e:	4604      	mov	r4, r0
 8003530:	f7ff fff0 	bl	8003514 <__sfp_lock_acquire>
 8003534:	6a23      	ldr	r3, [r4, #32]
 8003536:	b11b      	cbz	r3, 8003540 <__sinit+0x14>
 8003538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800353c:	f7ff bff0 	b.w	8003520 <__sfp_lock_release>
 8003540:	4b04      	ldr	r3, [pc, #16]	@ (8003554 <__sinit+0x28>)
 8003542:	6223      	str	r3, [r4, #32]
 8003544:	4b04      	ldr	r3, [pc, #16]	@ (8003558 <__sinit+0x2c>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d1f5      	bne.n	8003538 <__sinit+0xc>
 800354c:	f7ff ffc4 	bl	80034d8 <global_stdio_init.part.0>
 8003550:	e7f2      	b.n	8003538 <__sinit+0xc>
 8003552:	bf00      	nop
 8003554:	08003499 	.word	0x08003499
 8003558:	20000290 	.word	0x20000290

0800355c <_fwalk_sglue>:
 800355c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003560:	4607      	mov	r7, r0
 8003562:	4688      	mov	r8, r1
 8003564:	4614      	mov	r4, r2
 8003566:	2600      	movs	r6, #0
 8003568:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800356c:	f1b9 0901 	subs.w	r9, r9, #1
 8003570:	d505      	bpl.n	800357e <_fwalk_sglue+0x22>
 8003572:	6824      	ldr	r4, [r4, #0]
 8003574:	2c00      	cmp	r4, #0
 8003576:	d1f7      	bne.n	8003568 <_fwalk_sglue+0xc>
 8003578:	4630      	mov	r0, r6
 800357a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800357e:	89ab      	ldrh	r3, [r5, #12]
 8003580:	2b01      	cmp	r3, #1
 8003582:	d907      	bls.n	8003594 <_fwalk_sglue+0x38>
 8003584:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003588:	3301      	adds	r3, #1
 800358a:	d003      	beq.n	8003594 <_fwalk_sglue+0x38>
 800358c:	4629      	mov	r1, r5
 800358e:	4638      	mov	r0, r7
 8003590:	47c0      	blx	r8
 8003592:	4306      	orrs	r6, r0
 8003594:	3568      	adds	r5, #104	@ 0x68
 8003596:	e7e9      	b.n	800356c <_fwalk_sglue+0x10>

08003598 <_puts_r>:
 8003598:	6a03      	ldr	r3, [r0, #32]
 800359a:	b570      	push	{r4, r5, r6, lr}
 800359c:	6884      	ldr	r4, [r0, #8]
 800359e:	4605      	mov	r5, r0
 80035a0:	460e      	mov	r6, r1
 80035a2:	b90b      	cbnz	r3, 80035a8 <_puts_r+0x10>
 80035a4:	f7ff ffc2 	bl	800352c <__sinit>
 80035a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80035aa:	07db      	lsls	r3, r3, #31
 80035ac:	d405      	bmi.n	80035ba <_puts_r+0x22>
 80035ae:	89a3      	ldrh	r3, [r4, #12]
 80035b0:	0598      	lsls	r0, r3, #22
 80035b2:	d402      	bmi.n	80035ba <_puts_r+0x22>
 80035b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035b6:	f000 f99e 	bl	80038f6 <__retarget_lock_acquire_recursive>
 80035ba:	89a3      	ldrh	r3, [r4, #12]
 80035bc:	0719      	lsls	r1, r3, #28
 80035be:	d502      	bpl.n	80035c6 <_puts_r+0x2e>
 80035c0:	6923      	ldr	r3, [r4, #16]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d135      	bne.n	8003632 <_puts_r+0x9a>
 80035c6:	4621      	mov	r1, r4
 80035c8:	4628      	mov	r0, r5
 80035ca:	f000 f8c5 	bl	8003758 <__swsetup_r>
 80035ce:	b380      	cbz	r0, 8003632 <_puts_r+0x9a>
 80035d0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80035d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80035d6:	07da      	lsls	r2, r3, #31
 80035d8:	d405      	bmi.n	80035e6 <_puts_r+0x4e>
 80035da:	89a3      	ldrh	r3, [r4, #12]
 80035dc:	059b      	lsls	r3, r3, #22
 80035de:	d402      	bmi.n	80035e6 <_puts_r+0x4e>
 80035e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035e2:	f000 f989 	bl	80038f8 <__retarget_lock_release_recursive>
 80035e6:	4628      	mov	r0, r5
 80035e8:	bd70      	pop	{r4, r5, r6, pc}
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	da04      	bge.n	80035f8 <_puts_r+0x60>
 80035ee:	69a2      	ldr	r2, [r4, #24]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	dc17      	bgt.n	8003624 <_puts_r+0x8c>
 80035f4:	290a      	cmp	r1, #10
 80035f6:	d015      	beq.n	8003624 <_puts_r+0x8c>
 80035f8:	6823      	ldr	r3, [r4, #0]
 80035fa:	1c5a      	adds	r2, r3, #1
 80035fc:	6022      	str	r2, [r4, #0]
 80035fe:	7019      	strb	r1, [r3, #0]
 8003600:	68a3      	ldr	r3, [r4, #8]
 8003602:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003606:	3b01      	subs	r3, #1
 8003608:	60a3      	str	r3, [r4, #8]
 800360a:	2900      	cmp	r1, #0
 800360c:	d1ed      	bne.n	80035ea <_puts_r+0x52>
 800360e:	2b00      	cmp	r3, #0
 8003610:	da11      	bge.n	8003636 <_puts_r+0x9e>
 8003612:	4622      	mov	r2, r4
 8003614:	210a      	movs	r1, #10
 8003616:	4628      	mov	r0, r5
 8003618:	f000 f85f 	bl	80036da <__swbuf_r>
 800361c:	3001      	adds	r0, #1
 800361e:	d0d7      	beq.n	80035d0 <_puts_r+0x38>
 8003620:	250a      	movs	r5, #10
 8003622:	e7d7      	b.n	80035d4 <_puts_r+0x3c>
 8003624:	4622      	mov	r2, r4
 8003626:	4628      	mov	r0, r5
 8003628:	f000 f857 	bl	80036da <__swbuf_r>
 800362c:	3001      	adds	r0, #1
 800362e:	d1e7      	bne.n	8003600 <_puts_r+0x68>
 8003630:	e7ce      	b.n	80035d0 <_puts_r+0x38>
 8003632:	3e01      	subs	r6, #1
 8003634:	e7e4      	b.n	8003600 <_puts_r+0x68>
 8003636:	6823      	ldr	r3, [r4, #0]
 8003638:	1c5a      	adds	r2, r3, #1
 800363a:	6022      	str	r2, [r4, #0]
 800363c:	220a      	movs	r2, #10
 800363e:	701a      	strb	r2, [r3, #0]
 8003640:	e7ee      	b.n	8003620 <_puts_r+0x88>
	...

08003644 <puts>:
 8003644:	4b02      	ldr	r3, [pc, #8]	@ (8003650 <puts+0xc>)
 8003646:	4601      	mov	r1, r0
 8003648:	6818      	ldr	r0, [r3, #0]
 800364a:	f7ff bfa5 	b.w	8003598 <_puts_r>
 800364e:	bf00      	nop
 8003650:	20000018 	.word	0x20000018

08003654 <__sread>:
 8003654:	b510      	push	{r4, lr}
 8003656:	460c      	mov	r4, r1
 8003658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800365c:	f000 f8fc 	bl	8003858 <_read_r>
 8003660:	2800      	cmp	r0, #0
 8003662:	bfab      	itete	ge
 8003664:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003666:	89a3      	ldrhlt	r3, [r4, #12]
 8003668:	181b      	addge	r3, r3, r0
 800366a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800366e:	bfac      	ite	ge
 8003670:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003672:	81a3      	strhlt	r3, [r4, #12]
 8003674:	bd10      	pop	{r4, pc}

08003676 <__swrite>:
 8003676:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800367a:	461f      	mov	r7, r3
 800367c:	898b      	ldrh	r3, [r1, #12]
 800367e:	05db      	lsls	r3, r3, #23
 8003680:	4605      	mov	r5, r0
 8003682:	460c      	mov	r4, r1
 8003684:	4616      	mov	r6, r2
 8003686:	d505      	bpl.n	8003694 <__swrite+0x1e>
 8003688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800368c:	2302      	movs	r3, #2
 800368e:	2200      	movs	r2, #0
 8003690:	f000 f8d0 	bl	8003834 <_lseek_r>
 8003694:	89a3      	ldrh	r3, [r4, #12]
 8003696:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800369a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800369e:	81a3      	strh	r3, [r4, #12]
 80036a0:	4632      	mov	r2, r6
 80036a2:	463b      	mov	r3, r7
 80036a4:	4628      	mov	r0, r5
 80036a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80036aa:	f000 b8e7 	b.w	800387c <_write_r>

080036ae <__sseek>:
 80036ae:	b510      	push	{r4, lr}
 80036b0:	460c      	mov	r4, r1
 80036b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036b6:	f000 f8bd 	bl	8003834 <_lseek_r>
 80036ba:	1c43      	adds	r3, r0, #1
 80036bc:	89a3      	ldrh	r3, [r4, #12]
 80036be:	bf15      	itete	ne
 80036c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80036c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80036c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80036ca:	81a3      	strheq	r3, [r4, #12]
 80036cc:	bf18      	it	ne
 80036ce:	81a3      	strhne	r3, [r4, #12]
 80036d0:	bd10      	pop	{r4, pc}

080036d2 <__sclose>:
 80036d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036d6:	f000 b89d 	b.w	8003814 <_close_r>

080036da <__swbuf_r>:
 80036da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036dc:	460e      	mov	r6, r1
 80036de:	4614      	mov	r4, r2
 80036e0:	4605      	mov	r5, r0
 80036e2:	b118      	cbz	r0, 80036ec <__swbuf_r+0x12>
 80036e4:	6a03      	ldr	r3, [r0, #32]
 80036e6:	b90b      	cbnz	r3, 80036ec <__swbuf_r+0x12>
 80036e8:	f7ff ff20 	bl	800352c <__sinit>
 80036ec:	69a3      	ldr	r3, [r4, #24]
 80036ee:	60a3      	str	r3, [r4, #8]
 80036f0:	89a3      	ldrh	r3, [r4, #12]
 80036f2:	071a      	lsls	r2, r3, #28
 80036f4:	d501      	bpl.n	80036fa <__swbuf_r+0x20>
 80036f6:	6923      	ldr	r3, [r4, #16]
 80036f8:	b943      	cbnz	r3, 800370c <__swbuf_r+0x32>
 80036fa:	4621      	mov	r1, r4
 80036fc:	4628      	mov	r0, r5
 80036fe:	f000 f82b 	bl	8003758 <__swsetup_r>
 8003702:	b118      	cbz	r0, 800370c <__swbuf_r+0x32>
 8003704:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8003708:	4638      	mov	r0, r7
 800370a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800370c:	6823      	ldr	r3, [r4, #0]
 800370e:	6922      	ldr	r2, [r4, #16]
 8003710:	1a98      	subs	r0, r3, r2
 8003712:	6963      	ldr	r3, [r4, #20]
 8003714:	b2f6      	uxtb	r6, r6
 8003716:	4283      	cmp	r3, r0
 8003718:	4637      	mov	r7, r6
 800371a:	dc05      	bgt.n	8003728 <__swbuf_r+0x4e>
 800371c:	4621      	mov	r1, r4
 800371e:	4628      	mov	r0, r5
 8003720:	f000 fa68 	bl	8003bf4 <_fflush_r>
 8003724:	2800      	cmp	r0, #0
 8003726:	d1ed      	bne.n	8003704 <__swbuf_r+0x2a>
 8003728:	68a3      	ldr	r3, [r4, #8]
 800372a:	3b01      	subs	r3, #1
 800372c:	60a3      	str	r3, [r4, #8]
 800372e:	6823      	ldr	r3, [r4, #0]
 8003730:	1c5a      	adds	r2, r3, #1
 8003732:	6022      	str	r2, [r4, #0]
 8003734:	701e      	strb	r6, [r3, #0]
 8003736:	6962      	ldr	r2, [r4, #20]
 8003738:	1c43      	adds	r3, r0, #1
 800373a:	429a      	cmp	r2, r3
 800373c:	d004      	beq.n	8003748 <__swbuf_r+0x6e>
 800373e:	89a3      	ldrh	r3, [r4, #12]
 8003740:	07db      	lsls	r3, r3, #31
 8003742:	d5e1      	bpl.n	8003708 <__swbuf_r+0x2e>
 8003744:	2e0a      	cmp	r6, #10
 8003746:	d1df      	bne.n	8003708 <__swbuf_r+0x2e>
 8003748:	4621      	mov	r1, r4
 800374a:	4628      	mov	r0, r5
 800374c:	f000 fa52 	bl	8003bf4 <_fflush_r>
 8003750:	2800      	cmp	r0, #0
 8003752:	d0d9      	beq.n	8003708 <__swbuf_r+0x2e>
 8003754:	e7d6      	b.n	8003704 <__swbuf_r+0x2a>
	...

08003758 <__swsetup_r>:
 8003758:	b538      	push	{r3, r4, r5, lr}
 800375a:	4b29      	ldr	r3, [pc, #164]	@ (8003800 <__swsetup_r+0xa8>)
 800375c:	4605      	mov	r5, r0
 800375e:	6818      	ldr	r0, [r3, #0]
 8003760:	460c      	mov	r4, r1
 8003762:	b118      	cbz	r0, 800376c <__swsetup_r+0x14>
 8003764:	6a03      	ldr	r3, [r0, #32]
 8003766:	b90b      	cbnz	r3, 800376c <__swsetup_r+0x14>
 8003768:	f7ff fee0 	bl	800352c <__sinit>
 800376c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003770:	0719      	lsls	r1, r3, #28
 8003772:	d422      	bmi.n	80037ba <__swsetup_r+0x62>
 8003774:	06da      	lsls	r2, r3, #27
 8003776:	d407      	bmi.n	8003788 <__swsetup_r+0x30>
 8003778:	2209      	movs	r2, #9
 800377a:	602a      	str	r2, [r5, #0]
 800377c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003780:	81a3      	strh	r3, [r4, #12]
 8003782:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003786:	e033      	b.n	80037f0 <__swsetup_r+0x98>
 8003788:	0758      	lsls	r0, r3, #29
 800378a:	d512      	bpl.n	80037b2 <__swsetup_r+0x5a>
 800378c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800378e:	b141      	cbz	r1, 80037a2 <__swsetup_r+0x4a>
 8003790:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003794:	4299      	cmp	r1, r3
 8003796:	d002      	beq.n	800379e <__swsetup_r+0x46>
 8003798:	4628      	mov	r0, r5
 800379a:	f000 f8af 	bl	80038fc <_free_r>
 800379e:	2300      	movs	r3, #0
 80037a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80037a2:	89a3      	ldrh	r3, [r4, #12]
 80037a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80037a8:	81a3      	strh	r3, [r4, #12]
 80037aa:	2300      	movs	r3, #0
 80037ac:	6063      	str	r3, [r4, #4]
 80037ae:	6923      	ldr	r3, [r4, #16]
 80037b0:	6023      	str	r3, [r4, #0]
 80037b2:	89a3      	ldrh	r3, [r4, #12]
 80037b4:	f043 0308 	orr.w	r3, r3, #8
 80037b8:	81a3      	strh	r3, [r4, #12]
 80037ba:	6923      	ldr	r3, [r4, #16]
 80037bc:	b94b      	cbnz	r3, 80037d2 <__swsetup_r+0x7a>
 80037be:	89a3      	ldrh	r3, [r4, #12]
 80037c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80037c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037c8:	d003      	beq.n	80037d2 <__swsetup_r+0x7a>
 80037ca:	4621      	mov	r1, r4
 80037cc:	4628      	mov	r0, r5
 80037ce:	f000 fa5f 	bl	8003c90 <__smakebuf_r>
 80037d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037d6:	f013 0201 	ands.w	r2, r3, #1
 80037da:	d00a      	beq.n	80037f2 <__swsetup_r+0x9a>
 80037dc:	2200      	movs	r2, #0
 80037de:	60a2      	str	r2, [r4, #8]
 80037e0:	6962      	ldr	r2, [r4, #20]
 80037e2:	4252      	negs	r2, r2
 80037e4:	61a2      	str	r2, [r4, #24]
 80037e6:	6922      	ldr	r2, [r4, #16]
 80037e8:	b942      	cbnz	r2, 80037fc <__swsetup_r+0xa4>
 80037ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80037ee:	d1c5      	bne.n	800377c <__swsetup_r+0x24>
 80037f0:	bd38      	pop	{r3, r4, r5, pc}
 80037f2:	0799      	lsls	r1, r3, #30
 80037f4:	bf58      	it	pl
 80037f6:	6962      	ldrpl	r2, [r4, #20]
 80037f8:	60a2      	str	r2, [r4, #8]
 80037fa:	e7f4      	b.n	80037e6 <__swsetup_r+0x8e>
 80037fc:	2000      	movs	r0, #0
 80037fe:	e7f7      	b.n	80037f0 <__swsetup_r+0x98>
 8003800:	20000018 	.word	0x20000018

08003804 <memset>:
 8003804:	4402      	add	r2, r0
 8003806:	4603      	mov	r3, r0
 8003808:	4293      	cmp	r3, r2
 800380a:	d100      	bne.n	800380e <memset+0xa>
 800380c:	4770      	bx	lr
 800380e:	f803 1b01 	strb.w	r1, [r3], #1
 8003812:	e7f9      	b.n	8003808 <memset+0x4>

08003814 <_close_r>:
 8003814:	b538      	push	{r3, r4, r5, lr}
 8003816:	4d06      	ldr	r5, [pc, #24]	@ (8003830 <_close_r+0x1c>)
 8003818:	2300      	movs	r3, #0
 800381a:	4604      	mov	r4, r0
 800381c:	4608      	mov	r0, r1
 800381e:	602b      	str	r3, [r5, #0]
 8003820:	f7fd f8c1 	bl	80009a6 <_close>
 8003824:	1c43      	adds	r3, r0, #1
 8003826:	d102      	bne.n	800382e <_close_r+0x1a>
 8003828:	682b      	ldr	r3, [r5, #0]
 800382a:	b103      	cbz	r3, 800382e <_close_r+0x1a>
 800382c:	6023      	str	r3, [r4, #0]
 800382e:	bd38      	pop	{r3, r4, r5, pc}
 8003830:	20000294 	.word	0x20000294

08003834 <_lseek_r>:
 8003834:	b538      	push	{r3, r4, r5, lr}
 8003836:	4d07      	ldr	r5, [pc, #28]	@ (8003854 <_lseek_r+0x20>)
 8003838:	4604      	mov	r4, r0
 800383a:	4608      	mov	r0, r1
 800383c:	4611      	mov	r1, r2
 800383e:	2200      	movs	r2, #0
 8003840:	602a      	str	r2, [r5, #0]
 8003842:	461a      	mov	r2, r3
 8003844:	f7fd f8d6 	bl	80009f4 <_lseek>
 8003848:	1c43      	adds	r3, r0, #1
 800384a:	d102      	bne.n	8003852 <_lseek_r+0x1e>
 800384c:	682b      	ldr	r3, [r5, #0]
 800384e:	b103      	cbz	r3, 8003852 <_lseek_r+0x1e>
 8003850:	6023      	str	r3, [r4, #0]
 8003852:	bd38      	pop	{r3, r4, r5, pc}
 8003854:	20000294 	.word	0x20000294

08003858 <_read_r>:
 8003858:	b538      	push	{r3, r4, r5, lr}
 800385a:	4d07      	ldr	r5, [pc, #28]	@ (8003878 <_read_r+0x20>)
 800385c:	4604      	mov	r4, r0
 800385e:	4608      	mov	r0, r1
 8003860:	4611      	mov	r1, r2
 8003862:	2200      	movs	r2, #0
 8003864:	602a      	str	r2, [r5, #0]
 8003866:	461a      	mov	r2, r3
 8003868:	f7fd f880 	bl	800096c <_read>
 800386c:	1c43      	adds	r3, r0, #1
 800386e:	d102      	bne.n	8003876 <_read_r+0x1e>
 8003870:	682b      	ldr	r3, [r5, #0]
 8003872:	b103      	cbz	r3, 8003876 <_read_r+0x1e>
 8003874:	6023      	str	r3, [r4, #0]
 8003876:	bd38      	pop	{r3, r4, r5, pc}
 8003878:	20000294 	.word	0x20000294

0800387c <_write_r>:
 800387c:	b538      	push	{r3, r4, r5, lr}
 800387e:	4d07      	ldr	r5, [pc, #28]	@ (800389c <_write_r+0x20>)
 8003880:	4604      	mov	r4, r0
 8003882:	4608      	mov	r0, r1
 8003884:	4611      	mov	r1, r2
 8003886:	2200      	movs	r2, #0
 8003888:	602a      	str	r2, [r5, #0]
 800388a:	461a      	mov	r2, r3
 800388c:	f7fc fe3c 	bl	8000508 <_write>
 8003890:	1c43      	adds	r3, r0, #1
 8003892:	d102      	bne.n	800389a <_write_r+0x1e>
 8003894:	682b      	ldr	r3, [r5, #0]
 8003896:	b103      	cbz	r3, 800389a <_write_r+0x1e>
 8003898:	6023      	str	r3, [r4, #0]
 800389a:	bd38      	pop	{r3, r4, r5, pc}
 800389c:	20000294 	.word	0x20000294

080038a0 <__errno>:
 80038a0:	4b01      	ldr	r3, [pc, #4]	@ (80038a8 <__errno+0x8>)
 80038a2:	6818      	ldr	r0, [r3, #0]
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	20000018 	.word	0x20000018

080038ac <__libc_init_array>:
 80038ac:	b570      	push	{r4, r5, r6, lr}
 80038ae:	4d0d      	ldr	r5, [pc, #52]	@ (80038e4 <__libc_init_array+0x38>)
 80038b0:	4c0d      	ldr	r4, [pc, #52]	@ (80038e8 <__libc_init_array+0x3c>)
 80038b2:	1b64      	subs	r4, r4, r5
 80038b4:	10a4      	asrs	r4, r4, #2
 80038b6:	2600      	movs	r6, #0
 80038b8:	42a6      	cmp	r6, r4
 80038ba:	d109      	bne.n	80038d0 <__libc_init_array+0x24>
 80038bc:	4d0b      	ldr	r5, [pc, #44]	@ (80038ec <__libc_init_array+0x40>)
 80038be:	4c0c      	ldr	r4, [pc, #48]	@ (80038f0 <__libc_init_array+0x44>)
 80038c0:	f000 fa54 	bl	8003d6c <_init>
 80038c4:	1b64      	subs	r4, r4, r5
 80038c6:	10a4      	asrs	r4, r4, #2
 80038c8:	2600      	movs	r6, #0
 80038ca:	42a6      	cmp	r6, r4
 80038cc:	d105      	bne.n	80038da <__libc_init_array+0x2e>
 80038ce:	bd70      	pop	{r4, r5, r6, pc}
 80038d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80038d4:	4798      	blx	r3
 80038d6:	3601      	adds	r6, #1
 80038d8:	e7ee      	b.n	80038b8 <__libc_init_array+0xc>
 80038da:	f855 3b04 	ldr.w	r3, [r5], #4
 80038de:	4798      	blx	r3
 80038e0:	3601      	adds	r6, #1
 80038e2:	e7f2      	b.n	80038ca <__libc_init_array+0x1e>
 80038e4:	08003de0 	.word	0x08003de0
 80038e8:	08003de0 	.word	0x08003de0
 80038ec:	08003de0 	.word	0x08003de0
 80038f0:	08003de4 	.word	0x08003de4

080038f4 <__retarget_lock_init_recursive>:
 80038f4:	4770      	bx	lr

080038f6 <__retarget_lock_acquire_recursive>:
 80038f6:	4770      	bx	lr

080038f8 <__retarget_lock_release_recursive>:
 80038f8:	4770      	bx	lr
	...

080038fc <_free_r>:
 80038fc:	b538      	push	{r3, r4, r5, lr}
 80038fe:	4605      	mov	r5, r0
 8003900:	2900      	cmp	r1, #0
 8003902:	d041      	beq.n	8003988 <_free_r+0x8c>
 8003904:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003908:	1f0c      	subs	r4, r1, #4
 800390a:	2b00      	cmp	r3, #0
 800390c:	bfb8      	it	lt
 800390e:	18e4      	addlt	r4, r4, r3
 8003910:	f000 f8e0 	bl	8003ad4 <__malloc_lock>
 8003914:	4a1d      	ldr	r2, [pc, #116]	@ (800398c <_free_r+0x90>)
 8003916:	6813      	ldr	r3, [r2, #0]
 8003918:	b933      	cbnz	r3, 8003928 <_free_r+0x2c>
 800391a:	6063      	str	r3, [r4, #4]
 800391c:	6014      	str	r4, [r2, #0]
 800391e:	4628      	mov	r0, r5
 8003920:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003924:	f000 b8dc 	b.w	8003ae0 <__malloc_unlock>
 8003928:	42a3      	cmp	r3, r4
 800392a:	d908      	bls.n	800393e <_free_r+0x42>
 800392c:	6820      	ldr	r0, [r4, #0]
 800392e:	1821      	adds	r1, r4, r0
 8003930:	428b      	cmp	r3, r1
 8003932:	bf01      	itttt	eq
 8003934:	6819      	ldreq	r1, [r3, #0]
 8003936:	685b      	ldreq	r3, [r3, #4]
 8003938:	1809      	addeq	r1, r1, r0
 800393a:	6021      	streq	r1, [r4, #0]
 800393c:	e7ed      	b.n	800391a <_free_r+0x1e>
 800393e:	461a      	mov	r2, r3
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	b10b      	cbz	r3, 8003948 <_free_r+0x4c>
 8003944:	42a3      	cmp	r3, r4
 8003946:	d9fa      	bls.n	800393e <_free_r+0x42>
 8003948:	6811      	ldr	r1, [r2, #0]
 800394a:	1850      	adds	r0, r2, r1
 800394c:	42a0      	cmp	r0, r4
 800394e:	d10b      	bne.n	8003968 <_free_r+0x6c>
 8003950:	6820      	ldr	r0, [r4, #0]
 8003952:	4401      	add	r1, r0
 8003954:	1850      	adds	r0, r2, r1
 8003956:	4283      	cmp	r3, r0
 8003958:	6011      	str	r1, [r2, #0]
 800395a:	d1e0      	bne.n	800391e <_free_r+0x22>
 800395c:	6818      	ldr	r0, [r3, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	6053      	str	r3, [r2, #4]
 8003962:	4408      	add	r0, r1
 8003964:	6010      	str	r0, [r2, #0]
 8003966:	e7da      	b.n	800391e <_free_r+0x22>
 8003968:	d902      	bls.n	8003970 <_free_r+0x74>
 800396a:	230c      	movs	r3, #12
 800396c:	602b      	str	r3, [r5, #0]
 800396e:	e7d6      	b.n	800391e <_free_r+0x22>
 8003970:	6820      	ldr	r0, [r4, #0]
 8003972:	1821      	adds	r1, r4, r0
 8003974:	428b      	cmp	r3, r1
 8003976:	bf04      	itt	eq
 8003978:	6819      	ldreq	r1, [r3, #0]
 800397a:	685b      	ldreq	r3, [r3, #4]
 800397c:	6063      	str	r3, [r4, #4]
 800397e:	bf04      	itt	eq
 8003980:	1809      	addeq	r1, r1, r0
 8003982:	6021      	streq	r1, [r4, #0]
 8003984:	6054      	str	r4, [r2, #4]
 8003986:	e7ca      	b.n	800391e <_free_r+0x22>
 8003988:	bd38      	pop	{r3, r4, r5, pc}
 800398a:	bf00      	nop
 800398c:	200002a0 	.word	0x200002a0

08003990 <sbrk_aligned>:
 8003990:	b570      	push	{r4, r5, r6, lr}
 8003992:	4e0f      	ldr	r6, [pc, #60]	@ (80039d0 <sbrk_aligned+0x40>)
 8003994:	460c      	mov	r4, r1
 8003996:	6831      	ldr	r1, [r6, #0]
 8003998:	4605      	mov	r5, r0
 800399a:	b911      	cbnz	r1, 80039a2 <sbrk_aligned+0x12>
 800399c:	f000 f9d6 	bl	8003d4c <_sbrk_r>
 80039a0:	6030      	str	r0, [r6, #0]
 80039a2:	4621      	mov	r1, r4
 80039a4:	4628      	mov	r0, r5
 80039a6:	f000 f9d1 	bl	8003d4c <_sbrk_r>
 80039aa:	1c43      	adds	r3, r0, #1
 80039ac:	d103      	bne.n	80039b6 <sbrk_aligned+0x26>
 80039ae:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80039b2:	4620      	mov	r0, r4
 80039b4:	bd70      	pop	{r4, r5, r6, pc}
 80039b6:	1cc4      	adds	r4, r0, #3
 80039b8:	f024 0403 	bic.w	r4, r4, #3
 80039bc:	42a0      	cmp	r0, r4
 80039be:	d0f8      	beq.n	80039b2 <sbrk_aligned+0x22>
 80039c0:	1a21      	subs	r1, r4, r0
 80039c2:	4628      	mov	r0, r5
 80039c4:	f000 f9c2 	bl	8003d4c <_sbrk_r>
 80039c8:	3001      	adds	r0, #1
 80039ca:	d1f2      	bne.n	80039b2 <sbrk_aligned+0x22>
 80039cc:	e7ef      	b.n	80039ae <sbrk_aligned+0x1e>
 80039ce:	bf00      	nop
 80039d0:	2000029c 	.word	0x2000029c

080039d4 <_malloc_r>:
 80039d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039d8:	1ccd      	adds	r5, r1, #3
 80039da:	f025 0503 	bic.w	r5, r5, #3
 80039de:	3508      	adds	r5, #8
 80039e0:	2d0c      	cmp	r5, #12
 80039e2:	bf38      	it	cc
 80039e4:	250c      	movcc	r5, #12
 80039e6:	2d00      	cmp	r5, #0
 80039e8:	4606      	mov	r6, r0
 80039ea:	db01      	blt.n	80039f0 <_malloc_r+0x1c>
 80039ec:	42a9      	cmp	r1, r5
 80039ee:	d904      	bls.n	80039fa <_malloc_r+0x26>
 80039f0:	230c      	movs	r3, #12
 80039f2:	6033      	str	r3, [r6, #0]
 80039f4:	2000      	movs	r0, #0
 80039f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003ad0 <_malloc_r+0xfc>
 80039fe:	f000 f869 	bl	8003ad4 <__malloc_lock>
 8003a02:	f8d8 3000 	ldr.w	r3, [r8]
 8003a06:	461c      	mov	r4, r3
 8003a08:	bb44      	cbnz	r4, 8003a5c <_malloc_r+0x88>
 8003a0a:	4629      	mov	r1, r5
 8003a0c:	4630      	mov	r0, r6
 8003a0e:	f7ff ffbf 	bl	8003990 <sbrk_aligned>
 8003a12:	1c43      	adds	r3, r0, #1
 8003a14:	4604      	mov	r4, r0
 8003a16:	d158      	bne.n	8003aca <_malloc_r+0xf6>
 8003a18:	f8d8 4000 	ldr.w	r4, [r8]
 8003a1c:	4627      	mov	r7, r4
 8003a1e:	2f00      	cmp	r7, #0
 8003a20:	d143      	bne.n	8003aaa <_malloc_r+0xd6>
 8003a22:	2c00      	cmp	r4, #0
 8003a24:	d04b      	beq.n	8003abe <_malloc_r+0xea>
 8003a26:	6823      	ldr	r3, [r4, #0]
 8003a28:	4639      	mov	r1, r7
 8003a2a:	4630      	mov	r0, r6
 8003a2c:	eb04 0903 	add.w	r9, r4, r3
 8003a30:	f000 f98c 	bl	8003d4c <_sbrk_r>
 8003a34:	4581      	cmp	r9, r0
 8003a36:	d142      	bne.n	8003abe <_malloc_r+0xea>
 8003a38:	6821      	ldr	r1, [r4, #0]
 8003a3a:	1a6d      	subs	r5, r5, r1
 8003a3c:	4629      	mov	r1, r5
 8003a3e:	4630      	mov	r0, r6
 8003a40:	f7ff ffa6 	bl	8003990 <sbrk_aligned>
 8003a44:	3001      	adds	r0, #1
 8003a46:	d03a      	beq.n	8003abe <_malloc_r+0xea>
 8003a48:	6823      	ldr	r3, [r4, #0]
 8003a4a:	442b      	add	r3, r5
 8003a4c:	6023      	str	r3, [r4, #0]
 8003a4e:	f8d8 3000 	ldr.w	r3, [r8]
 8003a52:	685a      	ldr	r2, [r3, #4]
 8003a54:	bb62      	cbnz	r2, 8003ab0 <_malloc_r+0xdc>
 8003a56:	f8c8 7000 	str.w	r7, [r8]
 8003a5a:	e00f      	b.n	8003a7c <_malloc_r+0xa8>
 8003a5c:	6822      	ldr	r2, [r4, #0]
 8003a5e:	1b52      	subs	r2, r2, r5
 8003a60:	d420      	bmi.n	8003aa4 <_malloc_r+0xd0>
 8003a62:	2a0b      	cmp	r2, #11
 8003a64:	d917      	bls.n	8003a96 <_malloc_r+0xc2>
 8003a66:	1961      	adds	r1, r4, r5
 8003a68:	42a3      	cmp	r3, r4
 8003a6a:	6025      	str	r5, [r4, #0]
 8003a6c:	bf18      	it	ne
 8003a6e:	6059      	strne	r1, [r3, #4]
 8003a70:	6863      	ldr	r3, [r4, #4]
 8003a72:	bf08      	it	eq
 8003a74:	f8c8 1000 	streq.w	r1, [r8]
 8003a78:	5162      	str	r2, [r4, r5]
 8003a7a:	604b      	str	r3, [r1, #4]
 8003a7c:	4630      	mov	r0, r6
 8003a7e:	f000 f82f 	bl	8003ae0 <__malloc_unlock>
 8003a82:	f104 000b 	add.w	r0, r4, #11
 8003a86:	1d23      	adds	r3, r4, #4
 8003a88:	f020 0007 	bic.w	r0, r0, #7
 8003a8c:	1ac2      	subs	r2, r0, r3
 8003a8e:	bf1c      	itt	ne
 8003a90:	1a1b      	subne	r3, r3, r0
 8003a92:	50a3      	strne	r3, [r4, r2]
 8003a94:	e7af      	b.n	80039f6 <_malloc_r+0x22>
 8003a96:	6862      	ldr	r2, [r4, #4]
 8003a98:	42a3      	cmp	r3, r4
 8003a9a:	bf0c      	ite	eq
 8003a9c:	f8c8 2000 	streq.w	r2, [r8]
 8003aa0:	605a      	strne	r2, [r3, #4]
 8003aa2:	e7eb      	b.n	8003a7c <_malloc_r+0xa8>
 8003aa4:	4623      	mov	r3, r4
 8003aa6:	6864      	ldr	r4, [r4, #4]
 8003aa8:	e7ae      	b.n	8003a08 <_malloc_r+0x34>
 8003aaa:	463c      	mov	r4, r7
 8003aac:	687f      	ldr	r7, [r7, #4]
 8003aae:	e7b6      	b.n	8003a1e <_malloc_r+0x4a>
 8003ab0:	461a      	mov	r2, r3
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	42a3      	cmp	r3, r4
 8003ab6:	d1fb      	bne.n	8003ab0 <_malloc_r+0xdc>
 8003ab8:	2300      	movs	r3, #0
 8003aba:	6053      	str	r3, [r2, #4]
 8003abc:	e7de      	b.n	8003a7c <_malloc_r+0xa8>
 8003abe:	230c      	movs	r3, #12
 8003ac0:	6033      	str	r3, [r6, #0]
 8003ac2:	4630      	mov	r0, r6
 8003ac4:	f000 f80c 	bl	8003ae0 <__malloc_unlock>
 8003ac8:	e794      	b.n	80039f4 <_malloc_r+0x20>
 8003aca:	6005      	str	r5, [r0, #0]
 8003acc:	e7d6      	b.n	8003a7c <_malloc_r+0xa8>
 8003ace:	bf00      	nop
 8003ad0:	200002a0 	.word	0x200002a0

08003ad4 <__malloc_lock>:
 8003ad4:	4801      	ldr	r0, [pc, #4]	@ (8003adc <__malloc_lock+0x8>)
 8003ad6:	f7ff bf0e 	b.w	80038f6 <__retarget_lock_acquire_recursive>
 8003ada:	bf00      	nop
 8003adc:	20000298 	.word	0x20000298

08003ae0 <__malloc_unlock>:
 8003ae0:	4801      	ldr	r0, [pc, #4]	@ (8003ae8 <__malloc_unlock+0x8>)
 8003ae2:	f7ff bf09 	b.w	80038f8 <__retarget_lock_release_recursive>
 8003ae6:	bf00      	nop
 8003ae8:	20000298 	.word	0x20000298

08003aec <__sflush_r>:
 8003aec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003af4:	0716      	lsls	r6, r2, #28
 8003af6:	4605      	mov	r5, r0
 8003af8:	460c      	mov	r4, r1
 8003afa:	d454      	bmi.n	8003ba6 <__sflush_r+0xba>
 8003afc:	684b      	ldr	r3, [r1, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	dc02      	bgt.n	8003b08 <__sflush_r+0x1c>
 8003b02:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	dd48      	ble.n	8003b9a <__sflush_r+0xae>
 8003b08:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003b0a:	2e00      	cmp	r6, #0
 8003b0c:	d045      	beq.n	8003b9a <__sflush_r+0xae>
 8003b0e:	2300      	movs	r3, #0
 8003b10:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003b14:	682f      	ldr	r7, [r5, #0]
 8003b16:	6a21      	ldr	r1, [r4, #32]
 8003b18:	602b      	str	r3, [r5, #0]
 8003b1a:	d030      	beq.n	8003b7e <__sflush_r+0x92>
 8003b1c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003b1e:	89a3      	ldrh	r3, [r4, #12]
 8003b20:	0759      	lsls	r1, r3, #29
 8003b22:	d505      	bpl.n	8003b30 <__sflush_r+0x44>
 8003b24:	6863      	ldr	r3, [r4, #4]
 8003b26:	1ad2      	subs	r2, r2, r3
 8003b28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003b2a:	b10b      	cbz	r3, 8003b30 <__sflush_r+0x44>
 8003b2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003b2e:	1ad2      	subs	r2, r2, r3
 8003b30:	2300      	movs	r3, #0
 8003b32:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003b34:	6a21      	ldr	r1, [r4, #32]
 8003b36:	4628      	mov	r0, r5
 8003b38:	47b0      	blx	r6
 8003b3a:	1c43      	adds	r3, r0, #1
 8003b3c:	89a3      	ldrh	r3, [r4, #12]
 8003b3e:	d106      	bne.n	8003b4e <__sflush_r+0x62>
 8003b40:	6829      	ldr	r1, [r5, #0]
 8003b42:	291d      	cmp	r1, #29
 8003b44:	d82b      	bhi.n	8003b9e <__sflush_r+0xb2>
 8003b46:	4a2a      	ldr	r2, [pc, #168]	@ (8003bf0 <__sflush_r+0x104>)
 8003b48:	410a      	asrs	r2, r1
 8003b4a:	07d6      	lsls	r6, r2, #31
 8003b4c:	d427      	bmi.n	8003b9e <__sflush_r+0xb2>
 8003b4e:	2200      	movs	r2, #0
 8003b50:	6062      	str	r2, [r4, #4]
 8003b52:	04d9      	lsls	r1, r3, #19
 8003b54:	6922      	ldr	r2, [r4, #16]
 8003b56:	6022      	str	r2, [r4, #0]
 8003b58:	d504      	bpl.n	8003b64 <__sflush_r+0x78>
 8003b5a:	1c42      	adds	r2, r0, #1
 8003b5c:	d101      	bne.n	8003b62 <__sflush_r+0x76>
 8003b5e:	682b      	ldr	r3, [r5, #0]
 8003b60:	b903      	cbnz	r3, 8003b64 <__sflush_r+0x78>
 8003b62:	6560      	str	r0, [r4, #84]	@ 0x54
 8003b64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003b66:	602f      	str	r7, [r5, #0]
 8003b68:	b1b9      	cbz	r1, 8003b9a <__sflush_r+0xae>
 8003b6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003b6e:	4299      	cmp	r1, r3
 8003b70:	d002      	beq.n	8003b78 <__sflush_r+0x8c>
 8003b72:	4628      	mov	r0, r5
 8003b74:	f7ff fec2 	bl	80038fc <_free_r>
 8003b78:	2300      	movs	r3, #0
 8003b7a:	6363      	str	r3, [r4, #52]	@ 0x34
 8003b7c:	e00d      	b.n	8003b9a <__sflush_r+0xae>
 8003b7e:	2301      	movs	r3, #1
 8003b80:	4628      	mov	r0, r5
 8003b82:	47b0      	blx	r6
 8003b84:	4602      	mov	r2, r0
 8003b86:	1c50      	adds	r0, r2, #1
 8003b88:	d1c9      	bne.n	8003b1e <__sflush_r+0x32>
 8003b8a:	682b      	ldr	r3, [r5, #0]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d0c6      	beq.n	8003b1e <__sflush_r+0x32>
 8003b90:	2b1d      	cmp	r3, #29
 8003b92:	d001      	beq.n	8003b98 <__sflush_r+0xac>
 8003b94:	2b16      	cmp	r3, #22
 8003b96:	d11e      	bne.n	8003bd6 <__sflush_r+0xea>
 8003b98:	602f      	str	r7, [r5, #0]
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	e022      	b.n	8003be4 <__sflush_r+0xf8>
 8003b9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003ba2:	b21b      	sxth	r3, r3
 8003ba4:	e01b      	b.n	8003bde <__sflush_r+0xf2>
 8003ba6:	690f      	ldr	r7, [r1, #16]
 8003ba8:	2f00      	cmp	r7, #0
 8003baa:	d0f6      	beq.n	8003b9a <__sflush_r+0xae>
 8003bac:	0793      	lsls	r3, r2, #30
 8003bae:	680e      	ldr	r6, [r1, #0]
 8003bb0:	bf08      	it	eq
 8003bb2:	694b      	ldreq	r3, [r1, #20]
 8003bb4:	600f      	str	r7, [r1, #0]
 8003bb6:	bf18      	it	ne
 8003bb8:	2300      	movne	r3, #0
 8003bba:	eba6 0807 	sub.w	r8, r6, r7
 8003bbe:	608b      	str	r3, [r1, #8]
 8003bc0:	f1b8 0f00 	cmp.w	r8, #0
 8003bc4:	dde9      	ble.n	8003b9a <__sflush_r+0xae>
 8003bc6:	6a21      	ldr	r1, [r4, #32]
 8003bc8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003bca:	4643      	mov	r3, r8
 8003bcc:	463a      	mov	r2, r7
 8003bce:	4628      	mov	r0, r5
 8003bd0:	47b0      	blx	r6
 8003bd2:	2800      	cmp	r0, #0
 8003bd4:	dc08      	bgt.n	8003be8 <__sflush_r+0xfc>
 8003bd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bde:	81a3      	strh	r3, [r4, #12]
 8003be0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003be8:	4407      	add	r7, r0
 8003bea:	eba8 0800 	sub.w	r8, r8, r0
 8003bee:	e7e7      	b.n	8003bc0 <__sflush_r+0xd4>
 8003bf0:	dfbffffe 	.word	0xdfbffffe

08003bf4 <_fflush_r>:
 8003bf4:	b538      	push	{r3, r4, r5, lr}
 8003bf6:	690b      	ldr	r3, [r1, #16]
 8003bf8:	4605      	mov	r5, r0
 8003bfa:	460c      	mov	r4, r1
 8003bfc:	b913      	cbnz	r3, 8003c04 <_fflush_r+0x10>
 8003bfe:	2500      	movs	r5, #0
 8003c00:	4628      	mov	r0, r5
 8003c02:	bd38      	pop	{r3, r4, r5, pc}
 8003c04:	b118      	cbz	r0, 8003c0e <_fflush_r+0x1a>
 8003c06:	6a03      	ldr	r3, [r0, #32]
 8003c08:	b90b      	cbnz	r3, 8003c0e <_fflush_r+0x1a>
 8003c0a:	f7ff fc8f 	bl	800352c <__sinit>
 8003c0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d0f3      	beq.n	8003bfe <_fflush_r+0xa>
 8003c16:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003c18:	07d0      	lsls	r0, r2, #31
 8003c1a:	d404      	bmi.n	8003c26 <_fflush_r+0x32>
 8003c1c:	0599      	lsls	r1, r3, #22
 8003c1e:	d402      	bmi.n	8003c26 <_fflush_r+0x32>
 8003c20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c22:	f7ff fe68 	bl	80038f6 <__retarget_lock_acquire_recursive>
 8003c26:	4628      	mov	r0, r5
 8003c28:	4621      	mov	r1, r4
 8003c2a:	f7ff ff5f 	bl	8003aec <__sflush_r>
 8003c2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c30:	07da      	lsls	r2, r3, #31
 8003c32:	4605      	mov	r5, r0
 8003c34:	d4e4      	bmi.n	8003c00 <_fflush_r+0xc>
 8003c36:	89a3      	ldrh	r3, [r4, #12]
 8003c38:	059b      	lsls	r3, r3, #22
 8003c3a:	d4e1      	bmi.n	8003c00 <_fflush_r+0xc>
 8003c3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c3e:	f7ff fe5b 	bl	80038f8 <__retarget_lock_release_recursive>
 8003c42:	e7dd      	b.n	8003c00 <_fflush_r+0xc>

08003c44 <__swhatbuf_r>:
 8003c44:	b570      	push	{r4, r5, r6, lr}
 8003c46:	460c      	mov	r4, r1
 8003c48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c4c:	2900      	cmp	r1, #0
 8003c4e:	b096      	sub	sp, #88	@ 0x58
 8003c50:	4615      	mov	r5, r2
 8003c52:	461e      	mov	r6, r3
 8003c54:	da0d      	bge.n	8003c72 <__swhatbuf_r+0x2e>
 8003c56:	89a3      	ldrh	r3, [r4, #12]
 8003c58:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003c5c:	f04f 0100 	mov.w	r1, #0
 8003c60:	bf14      	ite	ne
 8003c62:	2340      	movne	r3, #64	@ 0x40
 8003c64:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003c68:	2000      	movs	r0, #0
 8003c6a:	6031      	str	r1, [r6, #0]
 8003c6c:	602b      	str	r3, [r5, #0]
 8003c6e:	b016      	add	sp, #88	@ 0x58
 8003c70:	bd70      	pop	{r4, r5, r6, pc}
 8003c72:	466a      	mov	r2, sp
 8003c74:	f000 f848 	bl	8003d08 <_fstat_r>
 8003c78:	2800      	cmp	r0, #0
 8003c7a:	dbec      	blt.n	8003c56 <__swhatbuf_r+0x12>
 8003c7c:	9901      	ldr	r1, [sp, #4]
 8003c7e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003c82:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003c86:	4259      	negs	r1, r3
 8003c88:	4159      	adcs	r1, r3
 8003c8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c8e:	e7eb      	b.n	8003c68 <__swhatbuf_r+0x24>

08003c90 <__smakebuf_r>:
 8003c90:	898b      	ldrh	r3, [r1, #12]
 8003c92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c94:	079d      	lsls	r5, r3, #30
 8003c96:	4606      	mov	r6, r0
 8003c98:	460c      	mov	r4, r1
 8003c9a:	d507      	bpl.n	8003cac <__smakebuf_r+0x1c>
 8003c9c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003ca0:	6023      	str	r3, [r4, #0]
 8003ca2:	6123      	str	r3, [r4, #16]
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	6163      	str	r3, [r4, #20]
 8003ca8:	b003      	add	sp, #12
 8003caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cac:	ab01      	add	r3, sp, #4
 8003cae:	466a      	mov	r2, sp
 8003cb0:	f7ff ffc8 	bl	8003c44 <__swhatbuf_r>
 8003cb4:	9f00      	ldr	r7, [sp, #0]
 8003cb6:	4605      	mov	r5, r0
 8003cb8:	4639      	mov	r1, r7
 8003cba:	4630      	mov	r0, r6
 8003cbc:	f7ff fe8a 	bl	80039d4 <_malloc_r>
 8003cc0:	b948      	cbnz	r0, 8003cd6 <__smakebuf_r+0x46>
 8003cc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003cc6:	059a      	lsls	r2, r3, #22
 8003cc8:	d4ee      	bmi.n	8003ca8 <__smakebuf_r+0x18>
 8003cca:	f023 0303 	bic.w	r3, r3, #3
 8003cce:	f043 0302 	orr.w	r3, r3, #2
 8003cd2:	81a3      	strh	r3, [r4, #12]
 8003cd4:	e7e2      	b.n	8003c9c <__smakebuf_r+0xc>
 8003cd6:	89a3      	ldrh	r3, [r4, #12]
 8003cd8:	6020      	str	r0, [r4, #0]
 8003cda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cde:	81a3      	strh	r3, [r4, #12]
 8003ce0:	9b01      	ldr	r3, [sp, #4]
 8003ce2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003ce6:	b15b      	cbz	r3, 8003d00 <__smakebuf_r+0x70>
 8003ce8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cec:	4630      	mov	r0, r6
 8003cee:	f000 f81d 	bl	8003d2c <_isatty_r>
 8003cf2:	b128      	cbz	r0, 8003d00 <__smakebuf_r+0x70>
 8003cf4:	89a3      	ldrh	r3, [r4, #12]
 8003cf6:	f023 0303 	bic.w	r3, r3, #3
 8003cfa:	f043 0301 	orr.w	r3, r3, #1
 8003cfe:	81a3      	strh	r3, [r4, #12]
 8003d00:	89a3      	ldrh	r3, [r4, #12]
 8003d02:	431d      	orrs	r5, r3
 8003d04:	81a5      	strh	r5, [r4, #12]
 8003d06:	e7cf      	b.n	8003ca8 <__smakebuf_r+0x18>

08003d08 <_fstat_r>:
 8003d08:	b538      	push	{r3, r4, r5, lr}
 8003d0a:	4d07      	ldr	r5, [pc, #28]	@ (8003d28 <_fstat_r+0x20>)
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	4604      	mov	r4, r0
 8003d10:	4608      	mov	r0, r1
 8003d12:	4611      	mov	r1, r2
 8003d14:	602b      	str	r3, [r5, #0]
 8003d16:	f7fc fe52 	bl	80009be <_fstat>
 8003d1a:	1c43      	adds	r3, r0, #1
 8003d1c:	d102      	bne.n	8003d24 <_fstat_r+0x1c>
 8003d1e:	682b      	ldr	r3, [r5, #0]
 8003d20:	b103      	cbz	r3, 8003d24 <_fstat_r+0x1c>
 8003d22:	6023      	str	r3, [r4, #0]
 8003d24:	bd38      	pop	{r3, r4, r5, pc}
 8003d26:	bf00      	nop
 8003d28:	20000294 	.word	0x20000294

08003d2c <_isatty_r>:
 8003d2c:	b538      	push	{r3, r4, r5, lr}
 8003d2e:	4d06      	ldr	r5, [pc, #24]	@ (8003d48 <_isatty_r+0x1c>)
 8003d30:	2300      	movs	r3, #0
 8003d32:	4604      	mov	r4, r0
 8003d34:	4608      	mov	r0, r1
 8003d36:	602b      	str	r3, [r5, #0]
 8003d38:	f7fc fe51 	bl	80009de <_isatty>
 8003d3c:	1c43      	adds	r3, r0, #1
 8003d3e:	d102      	bne.n	8003d46 <_isatty_r+0x1a>
 8003d40:	682b      	ldr	r3, [r5, #0]
 8003d42:	b103      	cbz	r3, 8003d46 <_isatty_r+0x1a>
 8003d44:	6023      	str	r3, [r4, #0]
 8003d46:	bd38      	pop	{r3, r4, r5, pc}
 8003d48:	20000294 	.word	0x20000294

08003d4c <_sbrk_r>:
 8003d4c:	b538      	push	{r3, r4, r5, lr}
 8003d4e:	4d06      	ldr	r5, [pc, #24]	@ (8003d68 <_sbrk_r+0x1c>)
 8003d50:	2300      	movs	r3, #0
 8003d52:	4604      	mov	r4, r0
 8003d54:	4608      	mov	r0, r1
 8003d56:	602b      	str	r3, [r5, #0]
 8003d58:	f7fc fe5a 	bl	8000a10 <_sbrk>
 8003d5c:	1c43      	adds	r3, r0, #1
 8003d5e:	d102      	bne.n	8003d66 <_sbrk_r+0x1a>
 8003d60:	682b      	ldr	r3, [r5, #0]
 8003d62:	b103      	cbz	r3, 8003d66 <_sbrk_r+0x1a>
 8003d64:	6023      	str	r3, [r4, #0]
 8003d66:	bd38      	pop	{r3, r4, r5, pc}
 8003d68:	20000294 	.word	0x20000294

08003d6c <_init>:
 8003d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d6e:	bf00      	nop
 8003d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d72:	bc08      	pop	{r3}
 8003d74:	469e      	mov	lr, r3
 8003d76:	4770      	bx	lr

08003d78 <_fini>:
 8003d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d7a:	bf00      	nop
 8003d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d7e:	bc08      	pop	{r3}
 8003d80:	469e      	mov	lr, r3
 8003d82:	4770      	bx	lr
