#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Sep 21 19:30:02 2020
# Process ID: 6492
# Current directory: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8292 C:\Users\marku\Documents\EE2026\Lab\Post_Lab_3\Post_Lab_3.xpr
# Log file: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/vivado.log
# Journal file: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/marku/Documents/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 780.871 ; gain = 81.395
update_compile_order -fileset sources_1
close [ open C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v w ]
add_files C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v
update_compile_order -fileset sources_1
close [ open C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v w ]
add_files C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v
update_compile_order -fileset sources_1
close [ open C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v w ]
add_files C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v
update_compile_order -fileset sources_1
set_property top main [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: main
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 940.629 ; gain = 98.680
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
ERROR: [Synth 8-685] variable 'num_display' should not be used in output port connection [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:25]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 983.105 ; gain = 141.156
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 11 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: main
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 983.105 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:25]
ERROR: [Synth 8-685] variable 'AN_input' should not be used in output port connection [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:25]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.762 ; gain = 20.656
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 12 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: main
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
ERROR: [Synth 8-685] variable 'num_display1' should not be used in output port connection [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.762 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 12 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: main
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1003.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
ERROR: [Synth 8-685] variable 'num_display1' should not be used in output port connection [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1008.488 ; gain = 4.727
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 12 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: main
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1008.488 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
ERROR: [Synth 8-685] variable 'AN_input' should not be used in output port connection [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.461 ; gain = 0.973
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 12 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: main
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.461 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
ERROR: [Synth 8-685] variable 'led1' should not be used in output port connection [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.805 ; gain = 6.344
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 13 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xa7a35tcpg236-1I
Top: main
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.805 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2a' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:33]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:33]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_off' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_off' (6#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
WARNING: [Synth 8-151] case item 16'b0000000001101111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:68]
WARNING: [Synth 8-151] case item 16'b0000010001010111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:73]
WARNING: [Synth 8-151] case item 16'b0010101101100111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:78]
WARNING: [Synth 8-151] case item 16'b1011001000000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-151] case item 16'b1111010001000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-151] case item 16'b1000101011000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-151] case item 16'b0110101111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-151] case item 16'b0011010111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-151] case item 16'b0001100111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-151] case item 16'b0000000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-151] case item 16'b0001000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-151] case item 16'b1011000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-151] case item 16'b1111000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-151] case item 16'b0111000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2b' (7#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:34]
INFO: [Synth 8-6155] done synthesizing module 'main' (8#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.805 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.805 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a35tcpg236-1I
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1351.953 ; gain = 336.148
21 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1351.953 ; gain = 336.148
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep 21 20:51:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Mon Sep 21 20:51:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
refresh_design
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1364.703 ; gain = 12.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2a' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:33]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:33]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_off' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_off' (6#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
WARNING: [Synth 8-151] case item 16'b0000000001101111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:68]
WARNING: [Synth 8-151] case item 16'b0000010001010111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:73]
WARNING: [Synth 8-151] case item 16'b0010101101100111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:78]
WARNING: [Synth 8-151] case item 16'b1011001000000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-151] case item 16'b1111010001000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-151] case item 16'b1000101011000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-151] case item 16'b0110101111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-151] case item 16'b0011010111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-151] case item 16'b0001100111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-151] case item 16'b0000000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-151] case item 16'b0001000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-151] case item 16'b1011000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-151] case item 16'b1111000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-151] case item 16'b0111000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2b' (7#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:34]
INFO: [Synth 8-6155] done synthesizing module 'main' (8#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1381.012 ; gain = 29.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1381.012 ; gain = 29.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1381.012 ; gain = 29.059
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 1410.777 ; gain = 58.824
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1410.777 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1986.992 ; gain = 576.215
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_hw: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1992.457 ; gain = 1.199
refresh_design
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2038.418 ; gain = 45.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2a' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:33]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:33]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_off' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_off' (6#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
WARNING: [Synth 8-151] case item 16'b0000000001101111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:68]
WARNING: [Synth 8-151] case item 16'b0000010001010111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:73]
WARNING: [Synth 8-151] case item 16'b0010101101100111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:78]
WARNING: [Synth 8-151] case item 16'b1011001000000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-151] case item 16'b1111010001000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-151] case item 16'b1000101011000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-151] case item 16'b0110101111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-151] case item 16'b0011010111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-151] case item 16'b0001100111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-151] case item 16'b0000000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-151] case item 16'b0001000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-151] case item 16'b1011000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-151] case item 16'b1111000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-151] case item 16'b0111000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2b' (7#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:34]
INFO: [Synth 8-6155] done synthesizing module 'main' (8#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2073.051 ; gain = 80.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2073.051 ; gain = 80.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2073.051 ; gain = 80.594
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2168.891 ; gain = 176.434
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep 21 21:38:28 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Mon Sep 21 21:38:29 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2168.891 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep 21 22:10:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Mon Sep 21 22:10:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
refresh_design
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2168.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
ERROR: [Synth 8-685] variable 'num_display' should not be used in output port connection [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.891 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.891 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2168.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
ERROR: [Synth 8-439] module 'sub_task_1' not found [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
ERROR: [Synth 8-6156] failed synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.891 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2168.891 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2168.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2a' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:33]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:33]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_off' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_off' (6#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
WARNING: [Synth 8-151] case item 16'b0000000001101111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:68]
WARNING: [Synth 8-151] case item 16'b0000010001010111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:73]
WARNING: [Synth 8-151] case item 16'b0010101101100111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:78]
WARNING: [Synth 8-151] case item 16'b1011001000000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-151] case item 16'b1111010001000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-151] case item 16'b1000101011000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-151] case item 16'b0110101111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-151] case item 16'b0011010111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-151] case item 16'b0001100111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-151] case item 16'b0000000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-151] case item 16'b0001000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-151] case item 16'b1011000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-151] case item 16'b1111000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-151] case item 16'b0111000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2b' (7#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:34]
INFO: [Synth 8-6155] done synthesizing module 'main' (8#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.891 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2187.152 ; gain = 18.262
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep 21 23:02:40 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Mon Sep 21 23:02:40 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
refresh_design
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2187.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2a' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:33]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:33]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_off' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_off' (6#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
WARNING: [Synth 8-151] case item 16'b0000000001101111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:68]
WARNING: [Synth 8-151] case item 16'b0000010001010111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:73]
WARNING: [Synth 8-151] case item 16'b0010101101100111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:78]
WARNING: [Synth 8-151] case item 16'b1011001000000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-151] case item 16'b1111010001000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-151] case item 16'b1000101011000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-151] case item 16'b0110101111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-151] case item 16'b0011010111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-151] case item 16'b0001100111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-151] case item 16'b0000000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-151] case item 16'b0001000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-151] case item 16'b1011000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-151] case item 16'b1111000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-151] case item 16'b0111000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2b' (7#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:34]
INFO: [Synth 8-6155] done synthesizing module 'main' (8#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
WARNING: [Synth 8-3917] design main has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port led[2] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2187.152 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2187.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2187.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 18 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2187.152 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep 21 23:10:52 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Mon Sep 21 23:10:52 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
refresh_design
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-2292] literal value truncated to fit in 16 bits [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2187.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_1' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:32]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2a' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:33]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_2a' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:33]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_off' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_off' (6#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
WARNING: [Synth 8-151] case item 16'b0000000001101111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:68]
WARNING: [Synth 8-151] case item 16'b0000010001010111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:73]
WARNING: [Synth 8-151] case item 16'b0010101101100111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:78]
WARNING: [Synth 8-151] case item 16'b1011001000000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:83]
WARNING: [Synth 8-151] case item 16'b1111010001000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:88]
WARNING: [Synth 8-151] case item 16'b1000101011000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:93]
WARNING: [Synth 8-151] case item 16'b0110101111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:98]
WARNING: [Synth 8-151] case item 16'b0011010111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:103]
WARNING: [Synth 8-151] case item 16'b0001100111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:108]
WARNING: [Synth 8-151] case item 16'b0000000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:113]
WARNING: [Synth 8-151] case item 16'b0001000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:118]
WARNING: [Synth 8-151] case item 16'b1011000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:123]
WARNING: [Synth 8-151] case item 16'b1111000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:128]
WARNING: [Synth 8-151] case item 16'b0111000111000111 is unreachable [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:133]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2b' (7#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2b.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'num_display' does not match port width (8) of module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:34]
WARNING: [Synth 8-689] width (1) of port connection 'led' does not match port width (16) of module 'sub_task_2b' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:34]
WARNING: [Synth 8-567] referenced signal 'num_display1' should be on the sensitivity list [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:36]
WARNING: [Synth 8-567] referenced signal 'num_display2a' should be on the sensitivity list [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:36]
WARNING: [Synth 8-567] referenced signal 'led2a' should be on the sensitivity list [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:36]
WARNING: [Synth 8-567] referenced signal 'num_display2b' should be on the sensitivity list [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:36]
WARNING: [Synth 8-567] referenced signal 'led2b' should be on the sensitivity list [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:36]
INFO: [Synth 8-6155] done synthesizing module 'main' (8#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2187.152 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2187.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2187.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2187.152 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Sep 21 23:24:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Mon Sep 21 23:24:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
close_hw
close_hw: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2187.152 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2246.137 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_off' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_off' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:103]
INFO: [Synth 8-6155] done synthesizing module 'main' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2247.809 ; gain = 1.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2247.809 ; gain = 1.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2247.809 ; gain = 1.672
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2335.820 ; gain = 89.684
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 01:16:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 01:16:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
reset_run synth_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2335.820 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_off' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_off' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:103]
INFO: [Synth 8-6155] done synthesizing module 'main' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2335.820 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2335.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2335.820 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2336.336 ; gain = 0.516
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 01:20:18 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 01:20:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2336.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_off' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_off' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:107]
INFO: [Synth 8-6155] done synthesizing module 'main' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2336.336 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2336.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2336.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2339.211 ; gain = 2.875
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 01:27:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 01:27:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2339.211 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_off' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_off' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:107]
INFO: [Synth 8-6155] done synthesizing module 'main' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2339.211 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2339.211 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2339.211 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2343.949 ; gain = 4.738
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 01:32:50 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 01:32:50 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
refresh_design
ERROR: [Synth 8-2576] procedural assignment to a non-register led_count is not permitted [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:79]
ERROR: [Synth 8-2576] procedural assignment to a non-register led_count is not permitted [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:81]
ERROR: [Synth 8-2576] procedural assignment to a non-register led_count is not permitted [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:83]
ERROR: [Synth 8-2576] procedural assignment to a non-register led_count is not permitted [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:88]
ERROR: [Synth 8-2576] procedural assignment to a non-register led_count is not permitted [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:90]
ERROR: [Synth 8-2576] procedural assignment to a non-register led_count is not permitted [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:92]
INFO: [Synth 8-2350] module main ignored due to previous errors [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
Failed to read verilog 'C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v'
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2343.949 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2343.949 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_off' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_off' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:107]
INFO: [Synth 8-6155] done synthesizing module 'main' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2343.949 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2343.949 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2343.949 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2348.531 ; gain = 4.582
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2348.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_off' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_off' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:99]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:110]
INFO: [Synth 8-6155] done synthesizing module 'main' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2348.531 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2348.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2348.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2363.691 ; gain = 15.160
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 01:46:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 01:46:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2363.691 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA0D1DA
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 01:55:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 01:55:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 01:57:22 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 01:57:22 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 02:04:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 02:04:38 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 02:11:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 02:11:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 02:28:28 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 02:28:28 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 02:52:12 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 02:52:12 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 03:05:09 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 03:05:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 03:12:31 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 03:12:31 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 03:28:36 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 03:28:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 03:39:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 03:39:56 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 03:47:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 03:47:45 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 03:52:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 03:52:46 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2363.691 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_off' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_off' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
WARNING: [Synth 8-6090] variable 'led_count_minus' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:103]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:122]
INFO: [Synth 8-6155] done synthesizing module 'main' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2363.691 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2363.691 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2363.691 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2373.352 ; gain = 9.660
refresh_design
ERROR: [Synth 8-2715] syntax error near end [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:107]
INFO: [Synth 8-2350] module main ignored due to previous errors [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
Failed to read verilog 'C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v'
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2373.352 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2373.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_off' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_off' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_off.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:121]
INFO: [Synth 8-6155] done synthesizing module 'main' (5#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2373.352 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2373.352 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2373.352 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2388.832 ; gain = 15.480
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 04:03:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 04:03:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 04:09:48 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 04:09:48 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
reset_run synth_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2388.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_1_clock' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_1_clock' (1#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_1_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_on' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_on' (2#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_on.v:23]
INFO: [Synth 8-6157] synthesizing module 'sub_task_2_F_blink' [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sub_task_2_F_blink' (3#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/sub_task_2_F_blink.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:92]
INFO: [Synth 8-6155] done synthesizing module 'main' (4#1) [C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN_input[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN_input[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN_input[0] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2388.832 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2388.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2388.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/marku/Documents/EE2026/Lab/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2388.832 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Sep 22 04:11:28 2020] Launched synth_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/synth_1/runme.log
[Tue Sep 22 04:11:28 2020] Launched impl_1...
Run output will be captured here: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/Post_Lab_3.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
archive_project {C:/Users/marku/Documents/EE2026/Lab/Lab Archives/L3_Wed_AM_Markus Lim Yi Qin_Archive_A0221167M1.xpr.zip} -temp_dir C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/.Xil/Vivado-6492-DESKTOP-JBI4V78 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/.Xil/Vivado-6492-DESKTOP-JBI4V78' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3/.Xil/Vivado-6492-DESKTOP-JBI4V78/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
