Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 16:34:12 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_int_div7_timing_summary_routed.rpt -pb operator_int_div7_timing_summary_routed.pb -rpx operator_int_div7_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_int_div7
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.253        0.000                      0                  113        0.157        0.000                      0                  113        0.850        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.253        0.000                      0                  113        0.157        0.000                      0                  113        0.850        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_80/r0_U/lut_div7_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.520ns (23.508%)  route 1.692ns (76.492%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.672     0.672    ap_clk
    SLICE_X16Y59         FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[3]/Q
                         net (fo=10, routed)          0.527     1.507    grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/ap_CS_fsm_reg[21][1]
    SLICE_X16Y59         LUT4 (Prop_lut4_I2_O)        0.053     1.560 r  grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_18/O
                         net (fo=1, routed)           0.404     1.964    grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_18_n_0
    SLICE_X17Y60         LUT6 (Prop_lut6_I3_O)        0.053     2.017 r  grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.230     2.247    grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_10_n_0
    SLICE_X17Y60         LUT6 (Prop_lut6_I5_O)        0.053     2.300 r  grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=5, routed)           0.531     2.831    grp_lut_div7_chunk_fu_80/r0_U/lut_div7_chunk_r0_rom_U/sel[1]
    SLICE_X19Y57         LUT6 (Prop_lut6_I1_O)        0.053     2.884 r  grp_lut_div7_chunk_fu_80/r0_U/lut_div7_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     2.884    grp_lut_div7_chunk_fu_80/r0_U/lut_div7_chunk_r0_rom_U/p_0_out
    SLICE_X19Y57         FDRE                                         r  grp_lut_div7_chunk_fu_80/r0_U/lut_div7_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=100, unset)          0.638     3.138    grp_lut_div7_chunk_fu_80/r0_U/lut_div7_chunk_r0_rom_U/ap_clk
    SLICE_X19Y57         FDRE                                         r  grp_lut_div7_chunk_fu_80/r0_U/lut_div7_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y57         FDRE (Setup_fdre_C_D)        0.034     3.137    grp_lut_div7_chunk_fu_80/r0_U/lut_div7_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_80/r2_U/lut_div7_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.520ns (23.529%)  route 1.690ns (76.471%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.672     0.672    ap_clk
    SLICE_X16Y59         FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[3]/Q
                         net (fo=10, routed)          0.527     1.507    grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/ap_CS_fsm_reg[21][1]
    SLICE_X16Y59         LUT4 (Prop_lut4_I2_O)        0.053     1.560 r  grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_18/O
                         net (fo=1, routed)           0.404     1.964    grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_18_n_0
    SLICE_X17Y60         LUT6 (Prop_lut6_I3_O)        0.053     2.017 r  grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.230     2.247    grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_10_n_0
    SLICE_X17Y60         LUT6 (Prop_lut6_I5_O)        0.053     2.300 r  grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=5, routed)           0.529     2.829    grp_lut_div7_chunk_fu_80/r2_U/lut_div7_chunk_r2_rom_U/sel[1]
    SLICE_X19Y57         LUT6 (Prop_lut6_I1_O)        0.053     2.882 r  grp_lut_div7_chunk_fu_80/r2_U/lut_div7_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     2.882    grp_lut_div7_chunk_fu_80/r2_U/lut_div7_chunk_r2_rom_U/g0_b0__1_n_0
    SLICE_X19Y57         FDRE                                         r  grp_lut_div7_chunk_fu_80/r2_U/lut_div7_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=100, unset)          0.638     3.138    grp_lut_div7_chunk_fu_80/r2_U/lut_div7_chunk_r2_rom_U/ap_clk
    SLICE_X19Y57         FDRE                                         r  grp_lut_div7_chunk_fu_80/r2_U/lut_div7_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y57         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div7_chunk_fu_80/r2_U/lut_div7_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.882    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.481ns (22.006%)  route 1.705ns (77.994%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.672     0.672    ap_clk
    SLICE_X17Y59         FDRE                                         r  ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  ap_CS_fsm_reg[11]/Q
                         net (fo=12, routed)          0.513     1.454    grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/ap_CS_fsm_reg[21][5]
    SLICE_X17Y59         LUT3 (Prop_lut3_I1_O)        0.053     1.507 r  grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_16/O
                         net (fo=2, routed)           0.585     2.091    grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I3_O)        0.053     2.144 r  grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_8/O
                         net (fo=1, routed)           0.136     2.280    grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_8_n_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I1_O)        0.053     2.333 r  grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=4, routed)           0.471     2.805    grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/sel[0]
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.053     2.858 r  grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     2.858    grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/g0_b0__2_n_0
    SLICE_X17Y56         FDRE                                         r  grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=100, unset)          0.638     3.138    grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/ap_clk
    SLICE_X17Y56         FDRE                                         r  grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y56         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_80/r1_U/lut_div7_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.481ns (22.036%)  route 1.702ns (77.964%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.672     0.672    ap_clk
    SLICE_X17Y59         FDRE                                         r  ap_CS_fsm_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  ap_CS_fsm_reg[11]/Q
                         net (fo=12, routed)          0.513     1.454    grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/ap_CS_fsm_reg[21][5]
    SLICE_X17Y59         LUT3 (Prop_lut3_I1_O)        0.053     1.507 r  grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_16/O
                         net (fo=2, routed)           0.585     2.091    grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I3_O)        0.053     2.144 r  grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_8/O
                         net (fo=1, routed)           0.136     2.280    grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_8_n_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I1_O)        0.053     2.333 r  grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=4, routed)           0.468     2.802    grp_lut_div7_chunk_fu_80/r1_U/lut_div7_chunk_r1_rom_U/sel[0]
    SLICE_X17Y56         LUT6 (Prop_lut6_I0_O)        0.053     2.855 r  grp_lut_div7_chunk_fu_80/r1_U/lut_div7_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     2.855    grp_lut_div7_chunk_fu_80/r1_U/lut_div7_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X17Y56         FDRE                                         r  grp_lut_div7_chunk_fu_80/r1_U/lut_div7_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=100, unset)          0.638     3.138    grp_lut_div7_chunk_fu_80/r1_U/lut_div7_chunk_r1_rom_U/ap_clk
    SLICE_X17Y56         FDRE                                         r  grp_lut_div7_chunk_fu_80/r1_U/lut_div7_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y56         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div7_chunk_fu_80/r1_U/lut_div7_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.855    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.428ns (20.260%)  route 1.685ns (79.740%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.672     0.672    ap_clk
    SLICE_X17Y57         FDRE                                         r  ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[19]/Q
                         net (fo=10, routed)          0.570     1.511    grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/ap_CS_fsm_reg[21][8]
    SLICE_X16Y57         LUT4 (Prop_lut4_I2_O)        0.053     1.564 r  grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_14/O
                         net (fo=3, routed)           0.353     1.917    grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_14_n_0
    SLICE_X16Y57         LUT6 (Prop_lut6_I4_O)        0.053     1.970 r  grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_5/O
                         net (fo=6, routed)           0.761     2.732    grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/r_in_V[1]
    SLICE_X19Y61         LUT4 (Prop_lut4_I2_O)        0.053     2.785 r  grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     2.785    grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/g0_b0__4_n_0
    SLICE_X19Y61         FDRE                                         r  grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=100, unset)          0.638     3.138    grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/ap_clk
    SLICE_X19Y61         FDRE                                         r  grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)        0.034     3.137    grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -2.785    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.428ns (20.342%)  route 1.676ns (79.658%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.672     0.672    ap_clk
    SLICE_X17Y57         FDRE                                         r  ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y57         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[19]/Q
                         net (fo=10, routed)          0.570     1.511    grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/ap_CS_fsm_reg[21][8]
    SLICE_X16Y57         LUT4 (Prop_lut4_I2_O)        0.053     1.564 r  grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_14/O
                         net (fo=3, routed)           0.430     1.995    grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_14_n_0
    SLICE_X18Y57         LUT6 (Prop_lut6_I4_O)        0.053     2.048 r  grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_6/O
                         net (fo=6, routed)           0.675     2.723    grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/r_in_V[2]
    SLICE_X17Y61         LUT5 (Prop_lut5_I4_O)        0.053     2.776 r  grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     2.776    grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/g0_b0__3_n_0
    SLICE_X17Y61         FDRE                                         r  grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=100, unset)          0.638     3.138    grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/ap_clk
    SLICE_X17Y61         FDRE                                         r  grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y61         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.776    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_80_ap_start_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.428ns (22.594%)  route 1.466ns (77.406%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.672     0.672    ap_clk
    SLICE_X15Y59         FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDSE (Prop_fdse_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.639     1.580    ap_CS_fsm_reg_n_0_[0]
    SLICE_X17Y60         LUT4 (Prop_lut4_I1_O)        0.053     1.633 r  grp_lut_div7_chunk_fu_80_ap_start_reg_i_3/O
                         net (fo=1, routed)           0.454     2.087    grp_lut_div7_chunk_fu_80_ap_start_reg_i_3_n_0
    SLICE_X18Y60         LUT6 (Prop_lut6_I4_O)        0.053     2.140 r  grp_lut_div7_chunk_fu_80_ap_start_reg_i_2/O
                         net (fo=1, routed)           0.373     2.513    grp_lut_div7_chunk_fu_80/ap_start0
    SLICE_X16Y57         LUT3 (Prop_lut3_I1_O)        0.053     2.566 r  grp_lut_div7_chunk_fu_80/grp_lut_div7_chunk_fu_80_ap_start_reg_i_1/O
                         net (fo=1, routed)           0.000     2.566    grp_lut_div7_chunk_fu_80_n_58
    SLICE_X16Y57         FDRE                                         r  grp_lut_div7_chunk_fu_80_ap_start_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=100, unset)          0.638     3.138    ap_clk
    SLICE_X16Y57         FDRE                                         r  grp_lut_div7_chunk_fu_80_ap_start_reg_reg/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y57         FDRE (Setup_fdre_C_D)        0.071     3.174    grp_lut_div7_chunk_fu_80_ap_start_reg_reg
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -2.566    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_107_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.467ns (25.657%)  route 1.353ns (74.343%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.672     0.672    ap_clk
    SLICE_X16Y59         FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[3]/Q
                         net (fo=10, routed)          0.738     1.718    ap_CS_fsm_state4
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.053     1.771 f  reg_107[2]_i_3/O
                         net (fo=1, routed)           0.241     2.012    grp_lut_div7_chunk_fu_80/ap_CS_fsm_reg[17]
    SLICE_X16Y58         LUT6 (Prop_lut6_I0_O)        0.053     2.065 r  grp_lut_div7_chunk_fu_80/reg_107[2]_i_2/O
                         net (fo=3, routed)           0.375     2.439    grp_lut_div7_chunk_fu_80/r2_U/lut_div7_chunk_r2_rom_U/reg_1070
    SLICE_X19Y58         LUT5 (Prop_lut5_I3_O)        0.053     2.492 r  grp_lut_div7_chunk_fu_80/r2_U/lut_div7_chunk_r2_rom_U/reg_107[2]_i_1/O
                         net (fo=1, routed)           0.000     2.492    grp_lut_div7_chunk_fu_80_n_29
    SLICE_X19Y58         FDRE                                         r  reg_107_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=100, unset)          0.638     3.138    ap_clk
    SLICE_X19Y58         FDRE                                         r  reg_107_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y58         FDRE (Setup_fdre_C_D)        0.035     3.138    reg_107_reg[2]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            reg_107_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.467ns (25.714%)  route 1.349ns (74.286%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.672     0.672    ap_clk
    SLICE_X16Y59         FDRE                                         r  ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  ap_CS_fsm_reg[3]/Q
                         net (fo=10, routed)          0.738     1.718    ap_CS_fsm_state4
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.053     1.771 f  reg_107[2]_i_3/O
                         net (fo=1, routed)           0.241     2.012    grp_lut_div7_chunk_fu_80/ap_CS_fsm_reg[17]
    SLICE_X16Y58         LUT6 (Prop_lut6_I0_O)        0.053     2.065 r  grp_lut_div7_chunk_fu_80/reg_107[2]_i_2/O
                         net (fo=3, routed)           0.371     2.435    grp_lut_div7_chunk_fu_80/r0_U/lut_div7_chunk_r0_rom_U/reg_1070
    SLICE_X19Y58         LUT5 (Prop_lut5_I3_O)        0.053     2.488 r  grp_lut_div7_chunk_fu_80/r0_U/lut_div7_chunk_r0_rom_U/reg_107[0]_i_1/O
                         net (fo=1, routed)           0.000     2.488    grp_lut_div7_chunk_fu_80_n_31
    SLICE_X19Y58         FDRE                                         r  reg_107_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=100, unset)          0.638     3.138    ap_clk
    SLICE_X19Y58         FDRE                                         r  reg_107_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y58         FDRE (Setup_fdre_C_D)        0.035     3.138    reg_107_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            d_chunk_V_10_reg_291_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.322ns (21.143%)  route 1.201ns (78.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.672     0.672    ap_clk
    SLICE_X15Y59         FDSE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDSE (Prop_fdse_C_Q)         0.269     0.941 r  ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.425     1.366    ap_CS_fsm_reg_n_0_[0]
    SLICE_X15Y60         LUT2 (Prop_lut2_I0_O)        0.053     1.419 r  d_chunk_V_reg_241[1]_i_1/O
                         net (fo=32, routed)          0.776     2.195    ap_NS_fsm19_out
    SLICE_X19Y56         FDRE                                         r  d_chunk_V_10_reg_291_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=100, unset)          0.638     3.138    ap_clk
    SLICE_X19Y56         FDRE                                         r  d_chunk_V_10_reg_291_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X19Y56         FDRE (Setup_fdre_C_CE)      -0.244     2.859    d_chunk_V_10_reg_291_reg[0]
  -------------------------------------------------------------------
                         required time                          2.859    
                         arrival time                          -2.195    
  -------------------------------------------------------------------
                         slack                                  0.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 grp_lut_div7_chunk_fu_80/ap_return_0_preg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_2_reg_311_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.146ns (63.052%)  route 0.086ns (36.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.283     0.283    grp_lut_div7_chunk_fu_80/ap_clk
    SLICE_X14Y58         FDRE                                         r  grp_lut_div7_chunk_fu_80/ap_return_0_preg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  grp_lut_div7_chunk_fu_80/ap_return_0_preg_reg[2]/Q
                         net (fo=10, routed)          0.086     0.487    grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/ap_return_0_preg[0]
    SLICE_X15Y58         LUT6 (Prop_lut6_I2_O)        0.028     0.515 r  grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/q_chunk_V_2_reg_311[2]_i_1/O
                         net (fo=1, routed)           0.000     0.515    grp_lut_div7_chunk_fu_80_n_18
    SLICE_X15Y58         FDRE                                         r  q_chunk_V_2_reg_311_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.298     0.298    ap_clk
    SLICE_X15Y58         FDRE                                         r  q_chunk_V_2_reg_311_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y58         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_2_reg_311_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_6_reg_331_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.135%)  route 0.133ns (50.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.283     0.283    ap_clk
    SLICE_X15Y59         FDRE                                         r  ap_CS_fsm_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[15]/Q
                         net (fo=10, routed)          0.133     0.516    grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/ap_CS_fsm_reg[21][6]
    SLICE_X14Y59         LUT6 (Prop_lut6_I3_O)        0.028     0.544 r  grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/q_chunk_V_6_reg_331[2]_i_1/O
                         net (fo=1, routed)           0.000     0.544    grp_lut_div7_chunk_fu_80_n_6
    SLICE_X14Y59         FDRE                                         r  q_chunk_V_6_reg_331_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.298     0.298    ap_clk
    SLICE_X14Y59         FDRE                                         r  q_chunk_V_6_reg_331_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y59         FDRE (Hold_fdre_C_D)         0.087     0.385    q_chunk_V_6_reg_331_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.544    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_7_reg_336_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.088%)  route 0.138ns (51.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.283     0.283    ap_clk
    SLICE_X15Y59         FDRE                                         r  ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y59         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[17]/Q
                         net (fo=10, routed)          0.138     0.521    grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/ap_CS_fsm_reg[21][7]
    SLICE_X14Y59         LUT6 (Prop_lut6_I3_O)        0.028     0.549 r  grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/q_chunk_V_7_reg_336[2]_i_1/O
                         net (fo=1, routed)           0.000     0.549    grp_lut_div7_chunk_fu_80_n_3
    SLICE_X14Y59         FDRE                                         r  q_chunk_V_7_reg_336_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.298     0.298    ap_clk
    SLICE_X14Y59         FDRE                                         r  q_chunk_V_7_reg_336_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y59         FDRE (Hold_fdre_C_D)         0.087     0.385    q_chunk_V_7_reg_336_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (48.001%)  route 0.139ns (51.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.283     0.283    ap_clk
    SLICE_X17Y59         FDRE                                         r  ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y59         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[12]/Q
                         net (fo=2, routed)           0.139     0.522    grp_lut_div7_chunk_fu_80/Q[12]
    SLICE_X18Y58         LUT5 (Prop_lut5_I0_O)        0.028     0.550 r  grp_lut_div7_chunk_fu_80/ap_CS_fsm[13]_i_1/O
                         net (fo=1, routed)           0.000     0.550    ap_NS_fsm[13]
    SLICE_X18Y58         FDRE                                         r  ap_CS_fsm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.298     0.298    ap_clk
    SLICE_X18Y58         FDRE                                         r  ap_CS_fsm_reg[13]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y58         FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.550    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 q_chunk_V_4_reg_321_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_4_reg_321_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.283     0.283    ap_clk
    SLICE_X15Y57         FDRE                                         r  q_chunk_V_4_reg_321_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_4_reg_321_reg[0]/Q
                         net (fo=1, routed)           0.129     0.513    grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/ap_return[4]
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.028     0.541 r  grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/q_chunk_V_4_reg_321[0]_i_1/O
                         net (fo=1, routed)           0.000     0.541    grp_lut_div7_chunk_fu_80_n_14
    SLICE_X15Y57         FDRE                                         r  q_chunk_V_4_reg_321_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.298     0.298    ap_clk
    SLICE_X15Y57         FDRE                                         r  q_chunk_V_4_reg_321_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_4_reg_321_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 q_chunk_V_8_reg_341_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_8_reg_341_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.283     0.283    ap_clk
    SLICE_X13Y59         FDRE                                         r  q_chunk_V_8_reg_341_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_8_reg_341_reg[0]/Q
                         net (fo=1, routed)           0.129     0.513    grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/ap_return[0]
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.028     0.541 r  grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/q_chunk_V_8_reg_341[0]_i_1/O
                         net (fo=1, routed)           0.000     0.541    grp_lut_div7_chunk_fu_80_n_2
    SLICE_X13Y59         FDRE                                         r  q_chunk_V_8_reg_341_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.298     0.298    ap_clk
    SLICE_X13Y59         FDRE                                         r  q_chunk_V_8_reg_341_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y59         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_8_reg_341_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tmp_reg_296_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            tmp_reg_296_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.751%)  route 0.129ns (50.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.283     0.283    ap_clk
    SLICE_X15Y58         FDRE                                         r  tmp_reg_296_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_reg_296_reg[0]/Q
                         net (fo=1, routed)           0.129     0.513    grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/ap_return[9]
    SLICE_X15Y58         LUT6 (Prop_lut6_I5_O)        0.028     0.541 r  grp_lut_div7_chunk_fu_80/q0_U/lut_div7_chunk_q0_rom_U/tmp_reg_296[0]_i_1/O
                         net (fo=1, routed)           0.000     0.541    grp_lut_div7_chunk_fu_80_n_28
    SLICE_X15Y58         FDRE                                         r  tmp_reg_296_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.298     0.298    ap_clk
    SLICE_X15Y58         FDRE                                         r  tmp_reg_296_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y58         FDRE (Hold_fdre_C_D)         0.060     0.358    tmp_reg_296_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 q_chunk_V_5_reg_326_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_5_reg_326_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.558%)  route 0.130ns (50.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.283     0.283    ap_clk
    SLICE_X15Y57         FDRE                                         r  q_chunk_V_5_reg_326_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y57         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_5_reg_326_reg[1]/Q
                         net (fo=1, routed)           0.130     0.514    grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/ap_return[3]
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.028     0.542 r  grp_lut_div7_chunk_fu_80/q1_U/lut_div7_chunk_q1_rom_U/q_chunk_V_5_reg_326[1]_i_1/O
                         net (fo=1, routed)           0.000     0.542    grp_lut_div7_chunk_fu_80_n_10
    SLICE_X15Y57         FDRE                                         r  q_chunk_V_5_reg_326_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.298     0.298    ap_clk
    SLICE_X15Y57         FDRE                                         r  q_chunk_V_5_reg_326_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y57         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_5_reg_326_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 q_chunk_V_5_reg_326_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_5_reg_326_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.558%)  route 0.130ns (50.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.283     0.283    ap_clk
    SLICE_X13Y58         FDRE                                         r  q_chunk_V_5_reg_326_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_5_reg_326_reg[2]/Q
                         net (fo=1, routed)           0.130     0.514    grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/ap_return[3]
    SLICE_X13Y58         LUT6 (Prop_lut6_I5_O)        0.028     0.542 r  grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/q_chunk_V_5_reg_326[2]_i_1/O
                         net (fo=1, routed)           0.000     0.542    grp_lut_div7_chunk_fu_80_n_9
    SLICE_X13Y58         FDRE                                         r  q_chunk_V_5_reg_326_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.298     0.298    ap_clk
    SLICE_X13Y58         FDRE                                         r  q_chunk_V_5_reg_326_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y58         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_5_reg_326_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 q_chunk_V_8_reg_341_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            q_chunk_V_8_reg_341_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.558%)  route 0.130ns (50.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.283     0.283    ap_clk
    SLICE_X13Y59         FDRE                                         r  q_chunk_V_8_reg_341_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_8_reg_341_reg[2]/Q
                         net (fo=1, routed)           0.130     0.514    grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/ap_return[0]
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.028     0.542 r  grp_lut_div7_chunk_fu_80/q2_U/lut_div7_chunk_q2_rom_U/q_chunk_V_8_reg_341[2]_i_1/O
                         net (fo=1, routed)           0.000     0.542    grp_lut_div7_chunk_fu_80_n_0
    SLICE_X13Y59         FDRE                                         r  q_chunk_V_8_reg_341_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=100, unset)          0.298     0.298    ap_clk
    SLICE_X13Y59         FDRE                                         r  q_chunk_V_8_reg_341_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y59         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_8_reg_341_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X16Y60  d_chunk_V_1_reg_246_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X19Y60  d_chunk_V_7_reg_276_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X19Y60  d_chunk_V_8_reg_281_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X19Y60  d_chunk_V_8_reg_281_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X18Y60  d_chunk_V_9_reg_286_reg[2]/C
Min Period        n/a     FDSE/C   n/a            0.700         2.500       1.800      SLICE_X15Y59  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.500       1.800      SLICE_X17Y57  ap_CS_fsm_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.500       1.800      SLICE_X17Y59  ap_CS_fsm_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.500       1.800      SLICE_X17Y59  ap_CS_fsm_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.500       1.800      SLICE_X18Y58  ap_CS_fsm_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X16Y60  d_chunk_V_1_reg_246_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X19Y60  d_chunk_V_7_reg_276_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X19Y60  d_chunk_V_8_reg_281_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X19Y60  d_chunk_V_8_reg_281_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y60  d_chunk_V_9_reg_286_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X16Y60  d_chunk_V_1_reg_246_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X19Y60  d_chunk_V_7_reg_276_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X19Y60  d_chunk_V_8_reg_281_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X19Y60  d_chunk_V_8_reg_281_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X18Y60  d_chunk_V_9_reg_286_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X15Y59  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X17Y57  ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X17Y59  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X17Y59  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y58  ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y59  ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X15Y59  ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X19Y59  ap_CS_fsm_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X15Y59  ap_CS_fsm_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X19Y59  ap_CS_fsm_reg[18]/C



