<stg><name>stencil3d_Pipeline_loop_height_loop_col_loop_row</name>


<trans_list>

<trans id="241" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten29"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %C_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C_load_1

]]></Node>
<StgValue><ssdm name="C_load_1_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %C_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C_load

]]></Node>
<StgValue><ssdm name="C_load_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i14 0, i14 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i5 1, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i9 0, i9 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i5 1, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i4 1, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %for.inc167

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc167:0 %indvar_flatten29_load = load i14 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="indvar_flatten29_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc167:1 %icmp_ln36 = icmp_eq  i14 %indvar_flatten29_load, i14 12600

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc167:2 %add_ln36 = add i14 %indvar_flatten29_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc167:3 %br_ln36 = br i1 %icmp_ln36, void %fpga_resource_hint.for.inc167.2, void %for.end175.exitStub

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:0 %k_load = load i4 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:1 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:2 %indvar_flatten13_load_1 = load i9 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:3 %i_load = load i5 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc167.2:6 %icmp_ln37 = icmp_eq  i9 %indvar_flatten13_load_1, i9 420

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:7 %select_ln7 = select i1 %icmp_ln37, i5 1, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:8 %xor_ln7 = xor i1 %icmp_ln37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln7"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:9 %icmp_ln38 = icmp_eq  i4 %k_load, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:10 %and_ln7 = and i1 %icmp_ln38, i1 %xor_ln7

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:11 %indvars_iv_next3339 = add i5 %i_load, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next3339"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:12 %select_ln36 = select i1 %icmp_ln37, i5 %indvars_iv_next3339, i5 %i_load

]]></Node>
<StgValue><ssdm name="select_ln36"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:13 %indvars_iv_next19_dup = add i5 %select_ln7, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next19_dup"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:15 %or_ln8 = or i1 %and_ln7, i1 %icmp_ln37

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:16 %select_ln8 = select i1 %or_ln8, i4 1, i4 %k_load

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:17 %select_ln37 = select i1 %and_ln7, i5 %indvars_iv_next19_dup, i5 %select_ln7

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:18 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln36, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:21 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln36, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:23 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln36, i32 4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:25 %tmp2_cast_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %select_ln37

]]></Node>
<StgValue><ssdm name="tmp2_cast_cast"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:26 %tmp2_cast_cast_cast = zext i6 %tmp2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp2_cast_cast_cast"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.2:27 %empty_20 = add i10 %tmp2_cast_cast_cast, i10 %tmp_s

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:28 %tmp3_cast = sext i6 %tmp2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.2:29 %empty_21 = add i10 %tmp3_cast, i10 %tmp_s

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:32 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_20, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:33 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_20, i32 8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:35 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_21, i32 9

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:36 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_21, i32 8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:43 %trunc_ln39 = trunc i5 %select_ln36

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.2:58 %trunc_ln40 = trunc i10 %empty_20

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:59 %add_ln40_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln40, i4 %select_ln8

]]></Node>
<StgValue><ssdm name="add_ln40_cast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:60 %zext_ln40 = zext i12 %add_ln40_cast

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:61 %orig_0_addr_2 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="orig_0_addr_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:62 %orig_0_load_2 = load i12 %orig_0_addr_2

]]></Node>
<StgValue><ssdm name="orig_0_load_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:66 %orig_1_addr_2 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="orig_1_addr_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:67 %orig_1_load_2 = load i12 %orig_1_addr_2

]]></Node>
<StgValue><ssdm name="orig_1_load_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.2:72 %trunc_ln41 = trunc i10 %empty_21

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:73 %add_ln41_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln41, i4 %select_ln8

]]></Node>
<StgValue><ssdm name="add_ln41_cast"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:74 %zext_ln41 = zext i12 %add_ln41_cast

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:75 %orig_0_addr_3 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="orig_0_addr_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:76 %orig_0_load_3 = load i12 %orig_0_addr_3

]]></Node>
<StgValue><ssdm name="orig_0_load_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:80 %orig_1_addr_3 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="orig_1_addr_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:81 %orig_1_load_3 = load i12 %orig_1_addr_3

]]></Node>
<StgValue><ssdm name="orig_1_load_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:161 %br_ln48 = br i1 %tmp_2, void %arrayidx16620.case.0, void %arrayidx16620.case.1

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx16620.exit:3 %store_ln38 = store i14 %add_ln36, i14 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx16620.exit:4 %store_ln38 = store i5 %select_ln36, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx16620.exit:6 %store_ln38 = store i5 %select_ln37, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.2:19 %tmp47 = or i10 %tmp_s, i10 1

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.2:20 %tmp47_cast = zext i10 %tmp47

]]></Node>
<StgValue><ssdm name="tmp47_cast"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:24 %j_2_cast18 = zext i5 %select_ln37

]]></Node>
<StgValue><ssdm name="j_2_cast18"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc167.2:30 %empty_22 = add i11 %tmp47_cast, i11 %j_2_cast18

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:31 %tmp5 = add i5 %select_ln37, i5 31

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:34 %and_ln5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_4, i5 0

]]></Node>
<StgValue><ssdm name="and_ln5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:37 %and_ln6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_6, i5 0

]]></Node>
<StgValue><ssdm name="and_ln6"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:38 %tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %empty_22, i32 9, i32 10

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:39 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %empty_22, i32 8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:62 %orig_0_load_2 = load i12 %orig_0_addr_2

]]></Node>
<StgValue><ssdm name="orig_0_load_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:63 %zext_ln40_1 = zext i6 %and_ln5

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:64 %lshr_ln40 = lshr i64 %orig_0_load_2, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="lshr_ln40"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:65 %trunc_ln40_1 = trunc i64 %lshr_ln40

]]></Node>
<StgValue><ssdm name="trunc_ln40_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:67 %orig_1_load_2 = load i12 %orig_1_addr_2

]]></Node>
<StgValue><ssdm name="orig_1_load_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:68 %zext_ln40_2 = zext i6 %and_ln5

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:69 %lshr_ln40_1 = lshr i64 %orig_1_load_2, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="lshr_ln40_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:70 %trunc_ln40_2 = trunc i64 %lshr_ln40_1

]]></Node>
<StgValue><ssdm name="trunc_ln40_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:71 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln40_1, i32 %trunc_ln40_2, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:76 %orig_0_load_3 = load i12 %orig_0_addr_3

]]></Node>
<StgValue><ssdm name="orig_0_load_3"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:77 %zext_ln41_1 = zext i6 %and_ln6

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:78 %lshr_ln41 = lshr i64 %orig_0_load_3, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="lshr_ln41"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:79 %trunc_ln41_1 = trunc i64 %lshr_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:81 %orig_1_load_3 = load i12 %orig_1_addr_3

]]></Node>
<StgValue><ssdm name="orig_1_load_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:82 %zext_ln41_2 = zext i6 %and_ln6

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:83 %lshr_ln41_1 = lshr i64 %orig_1_load_3, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="lshr_ln41_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:84 %trunc_ln41_2 = trunc i64 %lshr_ln41_1

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:85 %tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln41_1, i32 %trunc_ln41_2, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="11">
<![CDATA[
fpga_resource_hint.for.inc167.2:88 %trunc_ln42 = trunc i11 %empty_22

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:89 %add_ln42_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln42, i4 %select_ln8

]]></Node>
<StgValue><ssdm name="add_ln42_cast"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:90 %zext_ln42 = zext i12 %add_ln42_cast

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:91 %orig_0_addr_4 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="orig_0_addr_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:92 %orig_0_load_4 = load i12 %orig_0_addr_4

]]></Node>
<StgValue><ssdm name="orig_0_load_4"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:96 %orig_1_addr_4 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="orig_1_addr_4"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:97 %orig_1_load_4 = load i12 %orig_1_addr_4

]]></Node>
<StgValue><ssdm name="orig_1_load_4"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="5" op_3_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:104 %add_ln43_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %tmp5, i4 %select_ln8

]]></Node>
<StgValue><ssdm name="add_ln43_cast"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:105 %zext_ln43 = zext i12 %add_ln43_cast

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:106 %orig_0_addr_5 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="orig_0_addr_5"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:107 %orig_0_load_5 = load i12 %orig_0_addr_5

]]></Node>
<StgValue><ssdm name="orig_0_load_5"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:111 %orig_1_addr_5 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="orig_1_addr_5"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:112 %orig_1_load_5 = load i12 %orig_1_addr_5

]]></Node>
<StgValue><ssdm name="orig_1_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:22 %and_ln4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp, i5 0

]]></Node>
<StgValue><ssdm name="and_ln4"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:40 %and_ln8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_8, i5 0

]]></Node>
<StgValue><ssdm name="and_ln8"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:86 %add_ln40 = add i32 %tmp_10, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:87 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:92 %orig_0_load_4 = load i12 %orig_0_addr_4

]]></Node>
<StgValue><ssdm name="orig_0_load_4"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:93 %zext_ln42_1 = zext i6 %and_ln8

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:94 %lshr_ln42 = lshr i64 %orig_0_load_4, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="lshr_ln42"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:95 %trunc_ln42_1 = trunc i64 %lshr_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:97 %orig_1_load_4 = load i12 %orig_1_addr_4

]]></Node>
<StgValue><ssdm name="orig_1_load_4"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:98 %zext_ln42_2 = zext i6 %and_ln8

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:99 %lshr_ln42_1 = lshr i64 %orig_1_load_4, i64 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="lshr_ln42_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:100 %trunc_ln42_2 = trunc i64 %lshr_ln42_1

]]></Node>
<StgValue><ssdm name="trunc_ln42_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.inc167.2:101 %tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln42_1, i32 %trunc_ln42_2, i2 %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:107 %orig_0_load_5 = load i12 %orig_0_addr_5

]]></Node>
<StgValue><ssdm name="orig_0_load_5"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:108 %zext_ln43_1 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:109 %lshr_ln43 = lshr i64 %orig_0_load_5, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="lshr_ln43"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:110 %trunc_ln43 = trunc i64 %lshr_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:112 %orig_1_load_5 = load i12 %orig_1_addr_5

]]></Node>
<StgValue><ssdm name="orig_1_load_5"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:113 %zext_ln43_2 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:114 %lshr_ln43_1 = lshr i64 %orig_1_load_5, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="lshr_ln43_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:115 %trunc_ln43_1 = trunc i64 %lshr_ln43_1

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:116 %tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln43, i32 %trunc_ln43_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:119 %add_ln44 = add i4 %select_ln8, i4 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="5" op_3_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:120 %add_ln44_1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %select_ln37, i4 %add_ln44

]]></Node>
<StgValue><ssdm name="add_ln44_1_cast"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:121 %zext_ln44 = zext i12 %add_ln44_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:122 %orig_0_addr_6 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="orig_0_addr_6"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:123 %orig_0_load_6 = load i12 %orig_0_addr_6

]]></Node>
<StgValue><ssdm name="orig_0_load_6"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:127 %orig_1_addr_6 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="orig_1_addr_6"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:128 %orig_1_load_6 = load i12 %orig_1_addr_6

]]></Node>
<StgValue><ssdm name="orig_1_load_6"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:135 %add_ln45 = add i4 %select_ln8, i4 15

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="5" op_3_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:136 %add_ln45_1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %select_ln37, i4 %add_ln45

]]></Node>
<StgValue><ssdm name="add_ln45_1_cast"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:137 %zext_ln45 = zext i12 %add_ln45_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:138 %orig_0_addr_7 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="orig_0_addr_7"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:139 %orig_0_load_7 = load i12 %orig_0_addr_7

]]></Node>
<StgValue><ssdm name="orig_0_load_7"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:143 %orig_1_addr_7 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="orig_1_addr_7"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:144 %orig_1_load_7 = load i12 %orig_1_addr_7

]]></Node>
<StgValue><ssdm name="orig_1_load_7"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx16620.exit:7 %store_ln38 = store i4 %add_ln44, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0">
<![CDATA[
for.end175.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="5" op_3_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:44 %add_ln39_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %select_ln37, i4 %select_ln8

]]></Node>
<StgValue><ssdm name="add_ln39_cast"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:45 %zext_ln39 = zext i12 %add_ln39_cast

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:46 %orig_0_addr = getelementptr i64 %orig_0, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="orig_0_addr"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:47 %orig_0_load = load i12 %orig_0_addr

]]></Node>
<StgValue><ssdm name="orig_0_load"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:51 %orig_1_addr = getelementptr i64 %orig_1, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="orig_1_addr"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:52 %orig_1_load = load i12 %orig_1_addr

]]></Node>
<StgValue><ssdm name="orig_1_load"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:102 %add_ln41 = add i32 %tmp_11, i32 %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:103 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:117 %add_ln42 = add i32 %tmp_12, i32 %add_ln41

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:118 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:123 %orig_0_load_6 = load i12 %orig_0_addr_6

]]></Node>
<StgValue><ssdm name="orig_0_load_6"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:124 %zext_ln44_1 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:125 %lshr_ln44 = lshr i64 %orig_0_load_6, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="lshr_ln44"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:126 %trunc_ln44 = trunc i64 %lshr_ln44

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:128 %orig_1_load_6 = load i12 %orig_1_addr_6

]]></Node>
<StgValue><ssdm name="orig_1_load_6"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:129 %zext_ln44_2 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:130 %lshr_ln44_1 = lshr i64 %orig_1_load_6, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="lshr_ln44_1"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:131 %trunc_ln44_1 = trunc i64 %lshr_ln44_1

]]></Node>
<StgValue><ssdm name="trunc_ln44_1"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:132 %tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln44, i32 %trunc_ln44_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:139 %orig_0_load_7 = load i12 %orig_0_addr_7

]]></Node>
<StgValue><ssdm name="orig_0_load_7"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:140 %zext_ln45_1 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:141 %lshr_ln45 = lshr i64 %orig_0_load_7, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="lshr_ln45"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:142 %trunc_ln45 = trunc i64 %lshr_ln45

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:144 %orig_1_load_7 = load i12 %orig_1_addr_7

]]></Node>
<StgValue><ssdm name="orig_1_load_7"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:145 %zext_ln45_2 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:146 %lshr_ln45_1 = lshr i64 %orig_1_load_7, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="lshr_ln45_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:147 %trunc_ln45_1 = trunc i64 %lshr_ln45_1

]]></Node>
<StgValue><ssdm name="trunc_ln45_1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:148 %tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln45, i32 %trunc_ln45_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx16620.case.0:0 %sol_0_addr = getelementptr i64 %sol_0, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="sol_0_addr"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="12">
<![CDATA[
arrayidx16620.case.0:1 %sol_0_load = load i12 %sol_0_addr

]]></Node>
<StgValue><ssdm name="sol_0_load"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx16620.case.1:0 %sol_1_addr = getelementptr i64 %sol_1, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="sol_1_addr"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="12">
<![CDATA[
arrayidx16620.case.1:1 %sol_1_load = load i12 %sol_1_addr

]]></Node>
<StgValue><ssdm name="sol_1_load"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
arrayidx16620.exit:0 %indvar_flatten13_load = load i9 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx16620.exit:1 %add_ln37 = add i9 %indvar_flatten13_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayidx16620.exit:2 %select_ln37_1 = select i1 %icmp_ln37, i9 1, i9 %add_ln37

]]></Node>
<StgValue><ssdm name="select_ln37_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx16620.exit:5 %store_ln38 = store i9 %select_ln37_1, i9 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
arrayidx16620.exit:8 %br_ln38 = br void %for.inc167

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="191" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:47 %orig_0_load = load i12 %orig_0_addr

]]></Node>
<StgValue><ssdm name="orig_0_load"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:48 %zext_ln39_1 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:49 %lshr_ln39 = lshr i64 %orig_0_load, i64 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="lshr_ln39"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:50 %trunc_ln39_1 = trunc i64 %lshr_ln39

]]></Node>
<StgValue><ssdm name="trunc_ln39_1"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:52 %orig_1_load = load i12 %orig_1_addr

]]></Node>
<StgValue><ssdm name="orig_1_load"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:53 %zext_ln39_2 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:54 %lshr_ln39_1 = lshr i64 %orig_1_load, i64 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="lshr_ln39_1"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:55 %trunc_ln39_2 = trunc i64 %lshr_ln39_1

]]></Node>
<StgValue><ssdm name="trunc_ln39_2"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:56 %sum0 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln39_1, i32 %trunc_ln39_2, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="sum0"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:133 %add_ln43 = add i32 %tmp_13, i32 %add_ln42

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:134 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:149 %sum1 = add i32 %tmp_14, i32 %add_ln43

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:150 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="12">
<![CDATA[
arrayidx16620.case.0:1 %sol_0_load = load i12 %sol_0_addr

]]></Node>
<StgValue><ssdm name="sol_0_load"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="12">
<![CDATA[
arrayidx16620.case.1:1 %sol_1_load = load i12 %sol_1_addr

]]></Node>
<StgValue><ssdm name="sol_1_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_height_loop_col_loop_row_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12600, i64 12600, i64 12600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:14 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_col_loop_row_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:41 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:42 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:57 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:151 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:152 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:153 %mul0 = mul i32 %C_load_read, i32 %sum0

]]></Node>
<StgValue><ssdm name="mul0"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:154 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:155 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:156 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:157 %mul1 = mul i32 %C_load_1_read, i32 %sum1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:158 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:159 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:160 %add_ln48 = add i32 %mul1, i32 %mul0

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="6">
<![CDATA[
arrayidx16620.case.0:2 %zext_ln48_2 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln48_2"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.0:3 %shl_ln48_2 = shl i64 4294967295, i64 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="shl_ln48_2"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.0:4 %xor_ln48_1 = xor i64 %shl_ln48_2, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln48_1"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.0:5 %and_ln48_1 = and i64 %sol_0_load, i64 %xor_ln48_1

]]></Node>
<StgValue><ssdm name="and_ln48_1"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="32">
<![CDATA[
arrayidx16620.case.0:6 %zext_ln48_3 = zext i32 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48_3"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.0:7 %shl_ln48_3 = shl i64 %zext_ln48_3, i64 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="shl_ln48_3"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.0:8 %or_ln48_1 = or i64 %and_ln48_1, i64 %shl_ln48_3

]]></Node>
<StgValue><ssdm name="or_ln48_1"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx16620.case.0:9 %store_ln48 = store i64 %or_ln48_1, i12 %sol_0_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
arrayidx16620.case.0:10 %br_ln48 = br void %arrayidx16620.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="6">
<![CDATA[
arrayidx16620.case.1:2 %zext_ln48 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.1:3 %shl_ln48 = shl i64 4294967295, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="shl_ln48"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.1:4 %xor_ln48 = xor i64 %shl_ln48, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln48"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.1:5 %and_ln48 = and i64 %sol_1_load, i64 %xor_ln48

]]></Node>
<StgValue><ssdm name="and_ln48"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="32">
<![CDATA[
arrayidx16620.case.1:6 %zext_ln48_1 = zext i32 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.1:7 %shl_ln48_1 = shl i64 %zext_ln48_1, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="shl_ln48_1"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.1:8 %or_ln48 = or i64 %and_ln48, i64 %shl_ln48_1

]]></Node>
<StgValue><ssdm name="or_ln48"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx16620.case.1:9 %store_ln48 = store i64 %or_ln48, i12 %sol_1_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
arrayidx16620.case.1:10 %br_ln48 = br void %arrayidx16620.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="270" name="sol_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="sol_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="271" name="orig_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="orig_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="272" name="orig_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="orig_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="273" name="C_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="C_load"/></StgValue>
</port>
<port id="274" name="C_load_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="C_load_1"/></StgValue>
</port>
<port id="275" name="sol_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="sol_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="277" from="StgValue_276" to="k" fromId="276" toId="10">
</dataflow>
<dataflow id="278" from="StgValue_276" to="j" fromId="276" toId="11">
</dataflow>
<dataflow id="279" from="StgValue_276" to="indvar_flatten13" fromId="276" toId="12">
</dataflow>
<dataflow id="280" from="StgValue_276" to="i" fromId="276" toId="13">
</dataflow>
<dataflow id="281" from="StgValue_276" to="indvar_flatten29" fromId="276" toId="14">
</dataflow>
<dataflow id="283" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="282" toId="15">
</dataflow>
<dataflow id="284" from="sol_1" to="specinterface_ln0" fromId="275" toId="15">
</dataflow>
<dataflow id="286" from="empty_1" to="specinterface_ln0" fromId="285" toId="15">
</dataflow>
<dataflow id="288" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="15">
</dataflow>
<dataflow id="289" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="15">
</dataflow>
<dataflow id="291" from="empty_2" to="specinterface_ln0" fromId="290" toId="15">
</dataflow>
<dataflow id="293" from="StgValue_292" to="specinterface_ln0" fromId="292" toId="15">
</dataflow>
<dataflow id="294" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="15">
</dataflow>
<dataflow id="295" from="empty_2" to="specinterface_ln0" fromId="290" toId="15">
</dataflow>
<dataflow id="296" from="empty_2" to="specinterface_ln0" fromId="290" toId="15">
</dataflow>
<dataflow id="297" from="empty_2" to="specinterface_ln0" fromId="290" toId="15">
</dataflow>
<dataflow id="298" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="15">
</dataflow>
<dataflow id="299" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="15">
</dataflow>
<dataflow id="300" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="15">
</dataflow>
<dataflow id="301" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="15">
</dataflow>
<dataflow id="302" from="empty_2" to="specinterface_ln0" fromId="290" toId="15">
</dataflow>
<dataflow id="303" from="empty_2" to="specinterface_ln0" fromId="290" toId="15">
</dataflow>
<dataflow id="304" from="StgValue_292" to="specinterface_ln0" fromId="292" toId="15">
</dataflow>
<dataflow id="305" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="15">
</dataflow>
<dataflow id="306" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="282" toId="16">
</dataflow>
<dataflow id="307" from="sol_0" to="specinterface_ln0" fromId="270" toId="16">
</dataflow>
<dataflow id="308" from="empty_1" to="specinterface_ln0" fromId="285" toId="16">
</dataflow>
<dataflow id="309" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="16">
</dataflow>
<dataflow id="310" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="16">
</dataflow>
<dataflow id="311" from="empty_2" to="specinterface_ln0" fromId="290" toId="16">
</dataflow>
<dataflow id="312" from="StgValue_292" to="specinterface_ln0" fromId="292" toId="16">
</dataflow>
<dataflow id="313" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="16">
</dataflow>
<dataflow id="314" from="empty_2" to="specinterface_ln0" fromId="290" toId="16">
</dataflow>
<dataflow id="315" from="empty_2" to="specinterface_ln0" fromId="290" toId="16">
</dataflow>
<dataflow id="316" from="empty_2" to="specinterface_ln0" fromId="290" toId="16">
</dataflow>
<dataflow id="317" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="16">
</dataflow>
<dataflow id="318" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="16">
</dataflow>
<dataflow id="319" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="16">
</dataflow>
<dataflow id="320" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="16">
</dataflow>
<dataflow id="321" from="empty_2" to="specinterface_ln0" fromId="290" toId="16">
</dataflow>
<dataflow id="322" from="empty_2" to="specinterface_ln0" fromId="290" toId="16">
</dataflow>
<dataflow id="323" from="StgValue_292" to="specinterface_ln0" fromId="292" toId="16">
</dataflow>
<dataflow id="324" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="16">
</dataflow>
<dataflow id="325" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="282" toId="17">
</dataflow>
<dataflow id="326" from="orig_1" to="specinterface_ln0" fromId="272" toId="17">
</dataflow>
<dataflow id="327" from="empty_1" to="specinterface_ln0" fromId="285" toId="17">
</dataflow>
<dataflow id="328" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="17">
</dataflow>
<dataflow id="329" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="17">
</dataflow>
<dataflow id="330" from="empty_2" to="specinterface_ln0" fromId="290" toId="17">
</dataflow>
<dataflow id="331" from="StgValue_292" to="specinterface_ln0" fromId="292" toId="17">
</dataflow>
<dataflow id="332" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="17">
</dataflow>
<dataflow id="333" from="empty_2" to="specinterface_ln0" fromId="290" toId="17">
</dataflow>
<dataflow id="334" from="empty_2" to="specinterface_ln0" fromId="290" toId="17">
</dataflow>
<dataflow id="335" from="empty_2" to="specinterface_ln0" fromId="290" toId="17">
</dataflow>
<dataflow id="336" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="17">
</dataflow>
<dataflow id="337" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="17">
</dataflow>
<dataflow id="338" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="17">
</dataflow>
<dataflow id="339" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="17">
</dataflow>
<dataflow id="340" from="empty_2" to="specinterface_ln0" fromId="290" toId="17">
</dataflow>
<dataflow id="341" from="empty_2" to="specinterface_ln0" fromId="290" toId="17">
</dataflow>
<dataflow id="342" from="StgValue_292" to="specinterface_ln0" fromId="292" toId="17">
</dataflow>
<dataflow id="343" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="17">
</dataflow>
<dataflow id="344" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="282" toId="18">
</dataflow>
<dataflow id="345" from="orig_0" to="specinterface_ln0" fromId="271" toId="18">
</dataflow>
<dataflow id="346" from="empty_1" to="specinterface_ln0" fromId="285" toId="18">
</dataflow>
<dataflow id="347" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="18">
</dataflow>
<dataflow id="348" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="18">
</dataflow>
<dataflow id="349" from="empty_2" to="specinterface_ln0" fromId="290" toId="18">
</dataflow>
<dataflow id="350" from="StgValue_292" to="specinterface_ln0" fromId="292" toId="18">
</dataflow>
<dataflow id="351" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="18">
</dataflow>
<dataflow id="352" from="empty_2" to="specinterface_ln0" fromId="290" toId="18">
</dataflow>
<dataflow id="353" from="empty_2" to="specinterface_ln0" fromId="290" toId="18">
</dataflow>
<dataflow id="354" from="empty_2" to="specinterface_ln0" fromId="290" toId="18">
</dataflow>
<dataflow id="355" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="18">
</dataflow>
<dataflow id="356" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="18">
</dataflow>
<dataflow id="357" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="18">
</dataflow>
<dataflow id="358" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="18">
</dataflow>
<dataflow id="359" from="empty_2" to="specinterface_ln0" fromId="290" toId="18">
</dataflow>
<dataflow id="360" from="empty_2" to="specinterface_ln0" fromId="290" toId="18">
</dataflow>
<dataflow id="361" from="StgValue_292" to="specinterface_ln0" fromId="292" toId="18">
</dataflow>
<dataflow id="362" from="StgValue_287" to="specinterface_ln0" fromId="287" toId="18">
</dataflow>
<dataflow id="364" from="_ssdm_op_Read.ap_auto.i32" to="C_load_1_read" fromId="363" toId="19">
</dataflow>
<dataflow id="365" from="C_load_1" to="C_load_1_read" fromId="274" toId="19">
</dataflow>
<dataflow id="366" from="_ssdm_op_Read.ap_auto.i32" to="C_load_read" fromId="363" toId="20">
</dataflow>
<dataflow id="367" from="C_load" to="C_load_read" fromId="273" toId="20">
</dataflow>
<dataflow id="369" from="StgValue_368" to="store_ln0" fromId="368" toId="21">
</dataflow>
<dataflow id="370" from="indvar_flatten29" to="store_ln0" fromId="14" toId="21">
</dataflow>
<dataflow id="372" from="StgValue_371" to="store_ln0" fromId="371" toId="22">
</dataflow>
<dataflow id="373" from="i" to="store_ln0" fromId="13" toId="22">
</dataflow>
<dataflow id="375" from="StgValue_374" to="store_ln0" fromId="374" toId="23">
</dataflow>
<dataflow id="376" from="indvar_flatten13" to="store_ln0" fromId="12" toId="23">
</dataflow>
<dataflow id="377" from="StgValue_371" to="store_ln0" fromId="371" toId="24">
</dataflow>
<dataflow id="378" from="j" to="store_ln0" fromId="11" toId="24">
</dataflow>
<dataflow id="380" from="StgValue_379" to="store_ln0" fromId="379" toId="25">
</dataflow>
<dataflow id="381" from="k" to="store_ln0" fromId="10" toId="25">
</dataflow>
<dataflow id="382" from="indvar_flatten29" to="indvar_flatten29_load" fromId="14" toId="27">
</dataflow>
<dataflow id="383" from="indvar_flatten29_load" to="icmp_ln36" fromId="27" toId="28">
</dataflow>
<dataflow id="385" from="StgValue_384" to="icmp_ln36" fromId="384" toId="28">
</dataflow>
<dataflow id="386" from="indvar_flatten29_load" to="add_ln36" fromId="27" toId="29">
</dataflow>
<dataflow id="388" from="StgValue_387" to="add_ln36" fromId="387" toId="29">
</dataflow>
<dataflow id="389" from="icmp_ln36" to="br_ln36" fromId="28" toId="30">
</dataflow>
<dataflow id="390" from="k" to="k_load" fromId="10" toId="31">
</dataflow>
<dataflow id="391" from="j" to="j_load" fromId="11" toId="32">
</dataflow>
<dataflow id="392" from="indvar_flatten13" to="indvar_flatten13_load_1" fromId="12" toId="33">
</dataflow>
<dataflow id="393" from="i" to="i_load" fromId="13" toId="34">
</dataflow>
<dataflow id="394" from="indvar_flatten13_load_1" to="icmp_ln37" fromId="33" toId="35">
</dataflow>
<dataflow id="396" from="StgValue_395" to="icmp_ln37" fromId="395" toId="35">
</dataflow>
<dataflow id="397" from="icmp_ln37" to="select_ln7" fromId="35" toId="36">
</dataflow>
<dataflow id="398" from="StgValue_371" to="select_ln7" fromId="371" toId="36">
</dataflow>
<dataflow id="399" from="j_load" to="select_ln7" fromId="32" toId="36">
</dataflow>
<dataflow id="400" from="icmp_ln37" to="xor_ln7" fromId="35" toId="37">
</dataflow>
<dataflow id="402" from="StgValue_401" to="xor_ln7" fromId="401" toId="37">
</dataflow>
<dataflow id="403" from="k_load" to="icmp_ln38" fromId="31" toId="38">
</dataflow>
<dataflow id="405" from="StgValue_404" to="icmp_ln38" fromId="404" toId="38">
</dataflow>
<dataflow id="406" from="icmp_ln38" to="and_ln7" fromId="38" toId="39">
</dataflow>
<dataflow id="407" from="xor_ln7" to="and_ln7" fromId="37" toId="39">
</dataflow>
<dataflow id="408" from="i_load" to="indvars_iv_next3339" fromId="34" toId="40">
</dataflow>
<dataflow id="409" from="StgValue_371" to="indvars_iv_next3339" fromId="371" toId="40">
</dataflow>
<dataflow id="410" from="icmp_ln37" to="select_ln36" fromId="35" toId="41">
</dataflow>
<dataflow id="411" from="indvars_iv_next3339" to="select_ln36" fromId="40" toId="41">
</dataflow>
<dataflow id="412" from="i_load" to="select_ln36" fromId="34" toId="41">
</dataflow>
<dataflow id="413" from="select_ln7" to="indvars_iv_next19_dup" fromId="36" toId="42">
</dataflow>
<dataflow id="414" from="StgValue_371" to="indvars_iv_next19_dup" fromId="371" toId="42">
</dataflow>
<dataflow id="415" from="and_ln7" to="or_ln8" fromId="39" toId="43">
</dataflow>
<dataflow id="416" from="icmp_ln37" to="or_ln8" fromId="35" toId="43">
</dataflow>
<dataflow id="417" from="or_ln8" to="select_ln8" fromId="43" toId="44">
</dataflow>
<dataflow id="418" from="StgValue_379" to="select_ln8" fromId="379" toId="44">
</dataflow>
<dataflow id="419" from="k_load" to="select_ln8" fromId="31" toId="44">
</dataflow>
<dataflow id="420" from="and_ln7" to="select_ln37" fromId="39" toId="45">
</dataflow>
<dataflow id="421" from="indvars_iv_next19_dup" to="select_ln37" fromId="42" toId="45">
</dataflow>
<dataflow id="422" from="select_ln7" to="select_ln37" fromId="36" toId="45">
</dataflow>
<dataflow id="424" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="tmp_s" fromId="423" toId="46">
</dataflow>
<dataflow id="425" from="select_ln36" to="tmp_s" fromId="41" toId="46">
</dataflow>
<dataflow id="427" from="StgValue_426" to="tmp_s" fromId="426" toId="46">
</dataflow>
<dataflow id="429" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="428" toId="47">
</dataflow>
<dataflow id="430" from="select_ln36" to="tmp" fromId="41" toId="47">
</dataflow>
<dataflow id="432" from="StgValue_431" to="tmp" fromId="431" toId="47">
</dataflow>
<dataflow id="433" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp_2" fromId="428" toId="48">
</dataflow>
<dataflow id="434" from="select_ln36" to="tmp_2" fromId="41" toId="48">
</dataflow>
<dataflow id="436" from="StgValue_435" to="tmp_2" fromId="435" toId="48">
</dataflow>
<dataflow id="438" from="_ssdm_op_BitConcatenate.i6.i1.i5" to="tmp2_cast_cast" fromId="437" toId="49">
</dataflow>
<dataflow id="439" from="StgValue_401" to="tmp2_cast_cast" fromId="401" toId="49">
</dataflow>
<dataflow id="440" from="select_ln37" to="tmp2_cast_cast" fromId="45" toId="49">
</dataflow>
<dataflow id="441" from="tmp2_cast_cast" to="tmp2_cast_cast_cast" fromId="49" toId="50">
</dataflow>
<dataflow id="442" from="tmp2_cast_cast_cast" to="empty_20" fromId="50" toId="51">
</dataflow>
<dataflow id="443" from="tmp_s" to="empty_20" fromId="46" toId="51">
</dataflow>
<dataflow id="444" from="tmp2_cast_cast" to="tmp3_cast" fromId="49" toId="52">
</dataflow>
<dataflow id="445" from="tmp3_cast" to="empty_21" fromId="52" toId="53">
</dataflow>
<dataflow id="446" from="tmp_s" to="empty_21" fromId="46" toId="53">
</dataflow>
<dataflow id="448" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_3" fromId="447" toId="54">
</dataflow>
<dataflow id="449" from="empty_20" to="tmp_3" fromId="51" toId="54">
</dataflow>
<dataflow id="451" from="StgValue_450" to="tmp_3" fromId="450" toId="54">
</dataflow>
<dataflow id="452" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_4" fromId="447" toId="55">
</dataflow>
<dataflow id="453" from="empty_20" to="tmp_4" fromId="51" toId="55">
</dataflow>
<dataflow id="455" from="StgValue_454" to="tmp_4" fromId="454" toId="55">
</dataflow>
<dataflow id="456" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_5" fromId="447" toId="56">
</dataflow>
<dataflow id="457" from="empty_21" to="tmp_5" fromId="53" toId="56">
</dataflow>
<dataflow id="458" from="StgValue_450" to="tmp_5" fromId="450" toId="56">
</dataflow>
<dataflow id="459" from="_ssdm_op_BitSelect.i1.i10.i32" to="tmp_6" fromId="447" toId="57">
</dataflow>
<dataflow id="460" from="empty_21" to="tmp_6" fromId="53" toId="57">
</dataflow>
<dataflow id="461" from="StgValue_454" to="tmp_6" fromId="454" toId="57">
</dataflow>
<dataflow id="462" from="select_ln36" to="trunc_ln39" fromId="41" toId="58">
</dataflow>
<dataflow id="463" from="empty_20" to="trunc_ln40" fromId="51" toId="59">
</dataflow>
<dataflow id="465" from="_ssdm_op_BitConcatenate.i12.i8.i4" to="add_ln40_cast" fromId="464" toId="60">
</dataflow>
<dataflow id="466" from="trunc_ln40" to="add_ln40_cast" fromId="59" toId="60">
</dataflow>
<dataflow id="467" from="select_ln8" to="add_ln40_cast" fromId="44" toId="60">
</dataflow>
<dataflow id="468" from="add_ln40_cast" to="zext_ln40" fromId="60" toId="61">
</dataflow>
<dataflow id="469" from="orig_0" to="orig_0_addr_2" fromId="271" toId="62">
</dataflow>
<dataflow id="471" from="StgValue_470" to="orig_0_addr_2" fromId="470" toId="62">
</dataflow>
<dataflow id="472" from="zext_ln40" to="orig_0_addr_2" fromId="61" toId="62">
</dataflow>
<dataflow id="473" from="orig_0_addr_2" to="orig_0_load_2" fromId="62" toId="63">
</dataflow>
<dataflow id="474" from="orig_1" to="orig_1_addr_2" fromId="272" toId="64">
</dataflow>
<dataflow id="475" from="StgValue_470" to="orig_1_addr_2" fromId="470" toId="64">
</dataflow>
<dataflow id="476" from="zext_ln40" to="orig_1_addr_2" fromId="61" toId="64">
</dataflow>
<dataflow id="477" from="orig_1_addr_2" to="orig_1_load_2" fromId="64" toId="65">
</dataflow>
<dataflow id="478" from="empty_21" to="trunc_ln41" fromId="53" toId="66">
</dataflow>
<dataflow id="479" from="_ssdm_op_BitConcatenate.i12.i8.i4" to="add_ln41_cast" fromId="464" toId="67">
</dataflow>
<dataflow id="480" from="trunc_ln41" to="add_ln41_cast" fromId="66" toId="67">
</dataflow>
<dataflow id="481" from="select_ln8" to="add_ln41_cast" fromId="44" toId="67">
</dataflow>
<dataflow id="482" from="add_ln41_cast" to="zext_ln41" fromId="67" toId="68">
</dataflow>
<dataflow id="483" from="orig_0" to="orig_0_addr_3" fromId="271" toId="69">
</dataflow>
<dataflow id="484" from="StgValue_470" to="orig_0_addr_3" fromId="470" toId="69">
</dataflow>
<dataflow id="485" from="zext_ln41" to="orig_0_addr_3" fromId="68" toId="69">
</dataflow>
<dataflow id="486" from="orig_0_addr_3" to="orig_0_load_3" fromId="69" toId="70">
</dataflow>
<dataflow id="487" from="orig_1" to="orig_1_addr_3" fromId="272" toId="71">
</dataflow>
<dataflow id="488" from="StgValue_470" to="orig_1_addr_3" fromId="470" toId="71">
</dataflow>
<dataflow id="489" from="zext_ln41" to="orig_1_addr_3" fromId="68" toId="71">
</dataflow>
<dataflow id="490" from="orig_1_addr_3" to="orig_1_load_3" fromId="71" toId="72">
</dataflow>
<dataflow id="491" from="tmp_2" to="br_ln48" fromId="48" toId="73">
</dataflow>
<dataflow id="492" from="add_ln36" to="store_ln38" fromId="29" toId="74">
</dataflow>
<dataflow id="493" from="indvar_flatten29" to="store_ln38" fromId="14" toId="74">
</dataflow>
<dataflow id="494" from="select_ln36" to="store_ln38" fromId="41" toId="75">
</dataflow>
<dataflow id="495" from="i" to="store_ln38" fromId="13" toId="75">
</dataflow>
<dataflow id="496" from="select_ln37" to="store_ln38" fromId="45" toId="76">
</dataflow>
<dataflow id="497" from="j" to="store_ln38" fromId="11" toId="76">
</dataflow>
<dataflow id="498" from="tmp_s" to="tmp47" fromId="46" toId="77">
</dataflow>
<dataflow id="500" from="StgValue_499" to="tmp47" fromId="499" toId="77">
</dataflow>
<dataflow id="501" from="tmp47" to="tmp47_cast" fromId="77" toId="78">
</dataflow>
<dataflow id="502" from="select_ln37" to="j_2_cast18" fromId="45" toId="79">
</dataflow>
<dataflow id="503" from="tmp47_cast" to="empty_22" fromId="78" toId="80">
</dataflow>
<dataflow id="504" from="j_2_cast18" to="empty_22" fromId="79" toId="80">
</dataflow>
<dataflow id="505" from="select_ln37" to="tmp5" fromId="45" toId="81">
</dataflow>
<dataflow id="507" from="StgValue_506" to="tmp5" fromId="506" toId="81">
</dataflow>
<dataflow id="508" from="_ssdm_op_BitConcatenate.i6.i1.i5" to="and_ln5" fromId="437" toId="82">
</dataflow>
<dataflow id="509" from="tmp_4" to="and_ln5" fromId="55" toId="82">
</dataflow>
<dataflow id="510" from="StgValue_426" to="and_ln5" fromId="426" toId="82">
</dataflow>
<dataflow id="511" from="_ssdm_op_BitConcatenate.i6.i1.i5" to="and_ln6" fromId="437" toId="83">
</dataflow>
<dataflow id="512" from="tmp_6" to="and_ln6" fromId="57" toId="83">
</dataflow>
<dataflow id="513" from="StgValue_426" to="and_ln6" fromId="426" toId="83">
</dataflow>
<dataflow id="515" from="_ssdm_op_PartSelect.i2.i11.i32.i32" to="tmp_7" fromId="514" toId="84">
</dataflow>
<dataflow id="516" from="empty_22" to="tmp_7" fromId="80" toId="84">
</dataflow>
<dataflow id="517" from="StgValue_450" to="tmp_7" fromId="450" toId="84">
</dataflow>
<dataflow id="519" from="StgValue_518" to="tmp_7" fromId="518" toId="84">
</dataflow>
<dataflow id="521" from="_ssdm_op_BitSelect.i1.i11.i32" to="tmp_8" fromId="520" toId="85">
</dataflow>
<dataflow id="522" from="empty_22" to="tmp_8" fromId="80" toId="85">
</dataflow>
<dataflow id="523" from="StgValue_454" to="tmp_8" fromId="454" toId="85">
</dataflow>
<dataflow id="524" from="orig_0_addr_2" to="orig_0_load_2" fromId="62" toId="86">
</dataflow>
<dataflow id="525" from="and_ln5" to="zext_ln40_1" fromId="82" toId="87">
</dataflow>
<dataflow id="526" from="orig_0_load_2" to="lshr_ln40" fromId="86" toId="88">
</dataflow>
<dataflow id="527" from="zext_ln40_1" to="lshr_ln40" fromId="87" toId="88">
</dataflow>
<dataflow id="528" from="lshr_ln40" to="trunc_ln40_1" fromId="88" toId="89">
</dataflow>
<dataflow id="529" from="orig_1_addr_2" to="orig_1_load_2" fromId="64" toId="90">
</dataflow>
<dataflow id="530" from="and_ln5" to="zext_ln40_2" fromId="82" toId="91">
</dataflow>
<dataflow id="531" from="orig_1_load_2" to="lshr_ln40_1" fromId="90" toId="92">
</dataflow>
<dataflow id="532" from="zext_ln40_2" to="lshr_ln40_1" fromId="91" toId="92">
</dataflow>
<dataflow id="533" from="lshr_ln40_1" to="trunc_ln40_2" fromId="92" toId="93">
</dataflow>
<dataflow id="535" from="_ssdm_op_Mux.ap_auto.2i32.i1" to="tmp_9" fromId="534" toId="94">
</dataflow>
<dataflow id="536" from="trunc_ln40_1" to="tmp_9" fromId="89" toId="94">
</dataflow>
<dataflow id="537" from="trunc_ln40_2" to="tmp_9" fromId="93" toId="94">
</dataflow>
<dataflow id="538" from="tmp_3" to="tmp_9" fromId="54" toId="94">
</dataflow>
<dataflow id="539" from="orig_0_addr_3" to="orig_0_load_3" fromId="69" toId="95">
</dataflow>
<dataflow id="540" from="and_ln6" to="zext_ln41_1" fromId="83" toId="96">
</dataflow>
<dataflow id="541" from="orig_0_load_3" to="lshr_ln41" fromId="95" toId="97">
</dataflow>
<dataflow id="542" from="zext_ln41_1" to="lshr_ln41" fromId="96" toId="97">
</dataflow>
<dataflow id="543" from="lshr_ln41" to="trunc_ln41_1" fromId="97" toId="98">
</dataflow>
<dataflow id="544" from="orig_1_addr_3" to="orig_1_load_3" fromId="71" toId="99">
</dataflow>
<dataflow id="545" from="and_ln6" to="zext_ln41_2" fromId="83" toId="100">
</dataflow>
<dataflow id="546" from="orig_1_load_3" to="lshr_ln41_1" fromId="99" toId="101">
</dataflow>
<dataflow id="547" from="zext_ln41_2" to="lshr_ln41_1" fromId="100" toId="101">
</dataflow>
<dataflow id="548" from="lshr_ln41_1" to="trunc_ln41_2" fromId="101" toId="102">
</dataflow>
<dataflow id="549" from="_ssdm_op_Mux.ap_auto.2i32.i1" to="tmp_10" fromId="534" toId="103">
</dataflow>
<dataflow id="550" from="trunc_ln41_1" to="tmp_10" fromId="98" toId="103">
</dataflow>
<dataflow id="551" from="trunc_ln41_2" to="tmp_10" fromId="102" toId="103">
</dataflow>
<dataflow id="552" from="tmp_5" to="tmp_10" fromId="56" toId="103">
</dataflow>
<dataflow id="553" from="empty_22" to="trunc_ln42" fromId="80" toId="104">
</dataflow>
<dataflow id="554" from="_ssdm_op_BitConcatenate.i12.i8.i4" to="add_ln42_cast" fromId="464" toId="105">
</dataflow>
<dataflow id="555" from="trunc_ln42" to="add_ln42_cast" fromId="104" toId="105">
</dataflow>
<dataflow id="556" from="select_ln8" to="add_ln42_cast" fromId="44" toId="105">
</dataflow>
<dataflow id="557" from="add_ln42_cast" to="zext_ln42" fromId="105" toId="106">
</dataflow>
<dataflow id="558" from="orig_0" to="orig_0_addr_4" fromId="271" toId="107">
</dataflow>
<dataflow id="559" from="StgValue_470" to="orig_0_addr_4" fromId="470" toId="107">
</dataflow>
<dataflow id="560" from="zext_ln42" to="orig_0_addr_4" fromId="106" toId="107">
</dataflow>
<dataflow id="561" from="orig_0_addr_4" to="orig_0_load_4" fromId="107" toId="108">
</dataflow>
<dataflow id="562" from="orig_1" to="orig_1_addr_4" fromId="272" toId="109">
</dataflow>
<dataflow id="563" from="StgValue_470" to="orig_1_addr_4" fromId="470" toId="109">
</dataflow>
<dataflow id="564" from="zext_ln42" to="orig_1_addr_4" fromId="106" toId="109">
</dataflow>
<dataflow id="565" from="orig_1_addr_4" to="orig_1_load_4" fromId="109" toId="110">
</dataflow>
<dataflow id="567" from="_ssdm_op_BitConcatenate.i12.i3.i5.i4" to="add_ln43_cast" fromId="566" toId="111">
</dataflow>
<dataflow id="568" from="trunc_ln39" to="add_ln43_cast" fromId="58" toId="111">
</dataflow>
<dataflow id="569" from="tmp5" to="add_ln43_cast" fromId="81" toId="111">
</dataflow>
<dataflow id="570" from="select_ln8" to="add_ln43_cast" fromId="44" toId="111">
</dataflow>
<dataflow id="571" from="add_ln43_cast" to="zext_ln43" fromId="111" toId="112">
</dataflow>
<dataflow id="572" from="orig_0" to="orig_0_addr_5" fromId="271" toId="113">
</dataflow>
<dataflow id="573" from="StgValue_470" to="orig_0_addr_5" fromId="470" toId="113">
</dataflow>
<dataflow id="574" from="zext_ln43" to="orig_0_addr_5" fromId="112" toId="113">
</dataflow>
<dataflow id="575" from="orig_0_addr_5" to="orig_0_load_5" fromId="113" toId="114">
</dataflow>
<dataflow id="576" from="orig_1" to="orig_1_addr_5" fromId="272" toId="115">
</dataflow>
<dataflow id="577" from="StgValue_470" to="orig_1_addr_5" fromId="470" toId="115">
</dataflow>
<dataflow id="578" from="zext_ln43" to="orig_1_addr_5" fromId="112" toId="115">
</dataflow>
<dataflow id="579" from="orig_1_addr_5" to="orig_1_load_5" fromId="115" toId="116">
</dataflow>
<dataflow id="580" from="_ssdm_op_BitConcatenate.i6.i1.i5" to="and_ln4" fromId="437" toId="117">
</dataflow>
<dataflow id="581" from="tmp" to="and_ln4" fromId="47" toId="117">
</dataflow>
<dataflow id="582" from="StgValue_426" to="and_ln4" fromId="426" toId="117">
</dataflow>
<dataflow id="583" from="_ssdm_op_BitConcatenate.i6.i1.i5" to="and_ln8" fromId="437" toId="118">
</dataflow>
<dataflow id="584" from="tmp_8" to="and_ln8" fromId="85" toId="118">
</dataflow>
<dataflow id="585" from="StgValue_426" to="and_ln8" fromId="426" toId="118">
</dataflow>
<dataflow id="586" from="tmp_10" to="add_ln40" fromId="103" toId="119">
</dataflow>
<dataflow id="587" from="tmp_9" to="add_ln40" fromId="94" toId="119">
</dataflow>
<dataflow id="589" from="_ssdm_op_SpecFUCore" to="specfucore_ln42" fromId="588" toId="120">
</dataflow>
<dataflow id="590" from="add_ln40" to="specfucore_ln42" fromId="119" toId="120">
</dataflow>
<dataflow id="592" from="StgValue_591" to="specfucore_ln42" fromId="591" toId="120">
</dataflow>
<dataflow id="594" from="StgValue_593" to="specfucore_ln42" fromId="593" toId="120">
</dataflow>
<dataflow id="596" from="StgValue_595" to="specfucore_ln42" fromId="595" toId="120">
</dataflow>
<dataflow id="597" from="orig_0_addr_4" to="orig_0_load_4" fromId="107" toId="121">
</dataflow>
<dataflow id="598" from="and_ln8" to="zext_ln42_1" fromId="118" toId="122">
</dataflow>
<dataflow id="599" from="orig_0_load_4" to="lshr_ln42" fromId="121" toId="123">
</dataflow>
<dataflow id="600" from="zext_ln42_1" to="lshr_ln42" fromId="122" toId="123">
</dataflow>
<dataflow id="601" from="lshr_ln42" to="trunc_ln42_1" fromId="123" toId="124">
</dataflow>
<dataflow id="602" from="orig_1_addr_4" to="orig_1_load_4" fromId="109" toId="125">
</dataflow>
<dataflow id="603" from="and_ln8" to="zext_ln42_2" fromId="118" toId="126">
</dataflow>
<dataflow id="604" from="orig_1_load_4" to="lshr_ln42_1" fromId="125" toId="127">
</dataflow>
<dataflow id="605" from="zext_ln42_2" to="lshr_ln42_1" fromId="126" toId="127">
</dataflow>
<dataflow id="606" from="lshr_ln42_1" to="trunc_ln42_2" fromId="127" toId="128">
</dataflow>
<dataflow id="608" from="_ssdm_op_Mux.ap_auto.2i32.i2" to="tmp_11" fromId="607" toId="129">
</dataflow>
<dataflow id="609" from="trunc_ln42_1" to="tmp_11" fromId="124" toId="129">
</dataflow>
<dataflow id="610" from="trunc_ln42_2" to="tmp_11" fromId="128" toId="129">
</dataflow>
<dataflow id="611" from="tmp_7" to="tmp_11" fromId="84" toId="129">
</dataflow>
<dataflow id="612" from="orig_0_addr_5" to="orig_0_load_5" fromId="113" toId="130">
</dataflow>
<dataflow id="613" from="and_ln4" to="zext_ln43_1" fromId="117" toId="131">
</dataflow>
<dataflow id="614" from="orig_0_load_5" to="lshr_ln43" fromId="130" toId="132">
</dataflow>
<dataflow id="615" from="zext_ln43_1" to="lshr_ln43" fromId="131" toId="132">
</dataflow>
<dataflow id="616" from="lshr_ln43" to="trunc_ln43" fromId="132" toId="133">
</dataflow>
<dataflow id="617" from="orig_1_addr_5" to="orig_1_load_5" fromId="115" toId="134">
</dataflow>
<dataflow id="618" from="and_ln4" to="zext_ln43_2" fromId="117" toId="135">
</dataflow>
<dataflow id="619" from="orig_1_load_5" to="lshr_ln43_1" fromId="134" toId="136">
</dataflow>
<dataflow id="620" from="zext_ln43_2" to="lshr_ln43_1" fromId="135" toId="136">
</dataflow>
<dataflow id="621" from="lshr_ln43_1" to="trunc_ln43_1" fromId="136" toId="137">
</dataflow>
<dataflow id="622" from="_ssdm_op_Mux.ap_auto.2i32.i1" to="tmp_12" fromId="534" toId="138">
</dataflow>
<dataflow id="623" from="trunc_ln43" to="tmp_12" fromId="133" toId="138">
</dataflow>
<dataflow id="624" from="trunc_ln43_1" to="tmp_12" fromId="137" toId="138">
</dataflow>
<dataflow id="625" from="tmp_2" to="tmp_12" fromId="48" toId="138">
</dataflow>
<dataflow id="626" from="select_ln8" to="add_ln44" fromId="44" toId="139">
</dataflow>
<dataflow id="627" from="StgValue_379" to="add_ln44" fromId="379" toId="139">
</dataflow>
<dataflow id="628" from="_ssdm_op_BitConcatenate.i12.i3.i5.i4" to="add_ln44_1_cast" fromId="566" toId="140">
</dataflow>
<dataflow id="629" from="trunc_ln39" to="add_ln44_1_cast" fromId="58" toId="140">
</dataflow>
<dataflow id="630" from="select_ln37" to="add_ln44_1_cast" fromId="45" toId="140">
</dataflow>
<dataflow id="631" from="add_ln44" to="add_ln44_1_cast" fromId="139" toId="140">
</dataflow>
<dataflow id="632" from="add_ln44_1_cast" to="zext_ln44" fromId="140" toId="141">
</dataflow>
<dataflow id="633" from="orig_0" to="orig_0_addr_6" fromId="271" toId="142">
</dataflow>
<dataflow id="634" from="StgValue_470" to="orig_0_addr_6" fromId="470" toId="142">
</dataflow>
<dataflow id="635" from="zext_ln44" to="orig_0_addr_6" fromId="141" toId="142">
</dataflow>
<dataflow id="636" from="orig_0_addr_6" to="orig_0_load_6" fromId="142" toId="143">
</dataflow>
<dataflow id="637" from="orig_1" to="orig_1_addr_6" fromId="272" toId="144">
</dataflow>
<dataflow id="638" from="StgValue_470" to="orig_1_addr_6" fromId="470" toId="144">
</dataflow>
<dataflow id="639" from="zext_ln44" to="orig_1_addr_6" fromId="141" toId="144">
</dataflow>
<dataflow id="640" from="orig_1_addr_6" to="orig_1_load_6" fromId="144" toId="145">
</dataflow>
<dataflow id="641" from="select_ln8" to="add_ln45" fromId="44" toId="146">
</dataflow>
<dataflow id="642" from="StgValue_404" to="add_ln45" fromId="404" toId="146">
</dataflow>
<dataflow id="643" from="_ssdm_op_BitConcatenate.i12.i3.i5.i4" to="add_ln45_1_cast" fromId="566" toId="147">
</dataflow>
<dataflow id="644" from="trunc_ln39" to="add_ln45_1_cast" fromId="58" toId="147">
</dataflow>
<dataflow id="645" from="select_ln37" to="add_ln45_1_cast" fromId="45" toId="147">
</dataflow>
<dataflow id="646" from="add_ln45" to="add_ln45_1_cast" fromId="146" toId="147">
</dataflow>
<dataflow id="647" from="add_ln45_1_cast" to="zext_ln45" fromId="147" toId="148">
</dataflow>
<dataflow id="648" from="orig_0" to="orig_0_addr_7" fromId="271" toId="149">
</dataflow>
<dataflow id="649" from="StgValue_470" to="orig_0_addr_7" fromId="470" toId="149">
</dataflow>
<dataflow id="650" from="zext_ln45" to="orig_0_addr_7" fromId="148" toId="149">
</dataflow>
<dataflow id="651" from="orig_0_addr_7" to="orig_0_load_7" fromId="149" toId="150">
</dataflow>
<dataflow id="652" from="orig_1" to="orig_1_addr_7" fromId="272" toId="151">
</dataflow>
<dataflow id="653" from="StgValue_470" to="orig_1_addr_7" fromId="470" toId="151">
</dataflow>
<dataflow id="654" from="zext_ln45" to="orig_1_addr_7" fromId="148" toId="151">
</dataflow>
<dataflow id="655" from="orig_1_addr_7" to="orig_1_load_7" fromId="151" toId="152">
</dataflow>
<dataflow id="656" from="add_ln44" to="store_ln38" fromId="139" toId="153">
</dataflow>
<dataflow id="657" from="k" to="store_ln38" fromId="10" toId="153">
</dataflow>
<dataflow id="658" from="_ssdm_op_BitConcatenate.i12.i3.i5.i4" to="add_ln39_cast" fromId="566" toId="154">
</dataflow>
<dataflow id="659" from="trunc_ln39" to="add_ln39_cast" fromId="58" toId="154">
</dataflow>
<dataflow id="660" from="select_ln37" to="add_ln39_cast" fromId="45" toId="154">
</dataflow>
<dataflow id="661" from="select_ln8" to="add_ln39_cast" fromId="44" toId="154">
</dataflow>
<dataflow id="662" from="add_ln39_cast" to="zext_ln39" fromId="154" toId="155">
</dataflow>
<dataflow id="663" from="orig_0" to="orig_0_addr" fromId="271" toId="156">
</dataflow>
<dataflow id="664" from="StgValue_470" to="orig_0_addr" fromId="470" toId="156">
</dataflow>
<dataflow id="665" from="zext_ln39" to="orig_0_addr" fromId="155" toId="156">
</dataflow>
<dataflow id="666" from="orig_0_addr" to="orig_0_load" fromId="156" toId="157">
</dataflow>
<dataflow id="667" from="orig_1" to="orig_1_addr" fromId="272" toId="158">
</dataflow>
<dataflow id="668" from="StgValue_470" to="orig_1_addr" fromId="470" toId="158">
</dataflow>
<dataflow id="669" from="zext_ln39" to="orig_1_addr" fromId="155" toId="158">
</dataflow>
<dataflow id="670" from="orig_1_addr" to="orig_1_load" fromId="158" toId="159">
</dataflow>
<dataflow id="671" from="tmp_11" to="add_ln41" fromId="129" toId="160">
</dataflow>
<dataflow id="672" from="add_ln40" to="add_ln41" fromId="119" toId="160">
</dataflow>
<dataflow id="673" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="588" toId="161">
</dataflow>
<dataflow id="674" from="add_ln41" to="specfucore_ln43" fromId="160" toId="161">
</dataflow>
<dataflow id="675" from="StgValue_591" to="specfucore_ln43" fromId="591" toId="161">
</dataflow>
<dataflow id="676" from="StgValue_593" to="specfucore_ln43" fromId="593" toId="161">
</dataflow>
<dataflow id="677" from="StgValue_595" to="specfucore_ln43" fromId="595" toId="161">
</dataflow>
<dataflow id="678" from="tmp_12" to="add_ln42" fromId="138" toId="162">
</dataflow>
<dataflow id="679" from="add_ln41" to="add_ln42" fromId="160" toId="162">
</dataflow>
<dataflow id="680" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="588" toId="163">
</dataflow>
<dataflow id="681" from="add_ln42" to="specfucore_ln44" fromId="162" toId="163">
</dataflow>
<dataflow id="682" from="StgValue_591" to="specfucore_ln44" fromId="591" toId="163">
</dataflow>
<dataflow id="683" from="StgValue_593" to="specfucore_ln44" fromId="593" toId="163">
</dataflow>
<dataflow id="684" from="StgValue_595" to="specfucore_ln44" fromId="595" toId="163">
</dataflow>
<dataflow id="685" from="orig_0_addr_6" to="orig_0_load_6" fromId="142" toId="164">
</dataflow>
<dataflow id="686" from="and_ln4" to="zext_ln44_1" fromId="117" toId="165">
</dataflow>
<dataflow id="687" from="orig_0_load_6" to="lshr_ln44" fromId="164" toId="166">
</dataflow>
<dataflow id="688" from="zext_ln44_1" to="lshr_ln44" fromId="165" toId="166">
</dataflow>
<dataflow id="689" from="lshr_ln44" to="trunc_ln44" fromId="166" toId="167">
</dataflow>
<dataflow id="690" from="orig_1_addr_6" to="orig_1_load_6" fromId="144" toId="168">
</dataflow>
<dataflow id="691" from="and_ln4" to="zext_ln44_2" fromId="117" toId="169">
</dataflow>
<dataflow id="692" from="orig_1_load_6" to="lshr_ln44_1" fromId="168" toId="170">
</dataflow>
<dataflow id="693" from="zext_ln44_2" to="lshr_ln44_1" fromId="169" toId="170">
</dataflow>
<dataflow id="694" from="lshr_ln44_1" to="trunc_ln44_1" fromId="170" toId="171">
</dataflow>
<dataflow id="695" from="_ssdm_op_Mux.ap_auto.2i32.i1" to="tmp_13" fromId="534" toId="172">
</dataflow>
<dataflow id="696" from="trunc_ln44" to="tmp_13" fromId="167" toId="172">
</dataflow>
<dataflow id="697" from="trunc_ln44_1" to="tmp_13" fromId="171" toId="172">
</dataflow>
<dataflow id="698" from="tmp_2" to="tmp_13" fromId="48" toId="172">
</dataflow>
<dataflow id="699" from="orig_0_addr_7" to="orig_0_load_7" fromId="149" toId="173">
</dataflow>
<dataflow id="700" from="and_ln4" to="zext_ln45_1" fromId="117" toId="174">
</dataflow>
<dataflow id="701" from="orig_0_load_7" to="lshr_ln45" fromId="173" toId="175">
</dataflow>
<dataflow id="702" from="zext_ln45_1" to="lshr_ln45" fromId="174" toId="175">
</dataflow>
<dataflow id="703" from="lshr_ln45" to="trunc_ln45" fromId="175" toId="176">
</dataflow>
<dataflow id="704" from="orig_1_addr_7" to="orig_1_load_7" fromId="151" toId="177">
</dataflow>
<dataflow id="705" from="and_ln4" to="zext_ln45_2" fromId="117" toId="178">
</dataflow>
<dataflow id="706" from="orig_1_load_7" to="lshr_ln45_1" fromId="177" toId="179">
</dataflow>
<dataflow id="707" from="zext_ln45_2" to="lshr_ln45_1" fromId="178" toId="179">
</dataflow>
<dataflow id="708" from="lshr_ln45_1" to="trunc_ln45_1" fromId="179" toId="180">
</dataflow>
<dataflow id="709" from="_ssdm_op_Mux.ap_auto.2i32.i1" to="tmp_14" fromId="534" toId="181">
</dataflow>
<dataflow id="710" from="trunc_ln45" to="tmp_14" fromId="176" toId="181">
</dataflow>
<dataflow id="711" from="trunc_ln45_1" to="tmp_14" fromId="180" toId="181">
</dataflow>
<dataflow id="712" from="tmp_2" to="tmp_14" fromId="48" toId="181">
</dataflow>
<dataflow id="713" from="sol_0" to="sol_0_addr" fromId="270" toId="182">
</dataflow>
<dataflow id="714" from="StgValue_470" to="sol_0_addr" fromId="470" toId="182">
</dataflow>
<dataflow id="715" from="zext_ln39" to="sol_0_addr" fromId="155" toId="182">
</dataflow>
<dataflow id="716" from="sol_0_addr" to="sol_0_load" fromId="182" toId="183">
</dataflow>
<dataflow id="717" from="sol_1" to="sol_1_addr" fromId="275" toId="184">
</dataflow>
<dataflow id="718" from="StgValue_470" to="sol_1_addr" fromId="470" toId="184">
</dataflow>
<dataflow id="719" from="zext_ln39" to="sol_1_addr" fromId="155" toId="184">
</dataflow>
<dataflow id="720" from="sol_1_addr" to="sol_1_load" fromId="184" toId="185">
</dataflow>
<dataflow id="721" from="indvar_flatten13" to="indvar_flatten13_load" fromId="12" toId="186">
</dataflow>
<dataflow id="722" from="indvar_flatten13_load" to="add_ln37" fromId="186" toId="187">
</dataflow>
<dataflow id="724" from="StgValue_723" to="add_ln37" fromId="723" toId="187">
</dataflow>
<dataflow id="725" from="icmp_ln37" to="select_ln37_1" fromId="35" toId="188">
</dataflow>
<dataflow id="726" from="StgValue_723" to="select_ln37_1" fromId="723" toId="188">
</dataflow>
<dataflow id="727" from="add_ln37" to="select_ln37_1" fromId="187" toId="188">
</dataflow>
<dataflow id="728" from="select_ln37_1" to="store_ln38" fromId="188" toId="189">
</dataflow>
<dataflow id="729" from="indvar_flatten13" to="store_ln38" fromId="12" toId="189">
</dataflow>
<dataflow id="730" from="orig_0_addr" to="orig_0_load" fromId="156" toId="191">
</dataflow>
<dataflow id="731" from="and_ln4" to="zext_ln39_1" fromId="117" toId="192">
</dataflow>
<dataflow id="732" from="orig_0_load" to="lshr_ln39" fromId="191" toId="193">
</dataflow>
<dataflow id="733" from="zext_ln39_1" to="lshr_ln39" fromId="192" toId="193">
</dataflow>
<dataflow id="734" from="lshr_ln39" to="trunc_ln39_1" fromId="193" toId="194">
</dataflow>
<dataflow id="735" from="orig_1_addr" to="orig_1_load" fromId="158" toId="195">
</dataflow>
<dataflow id="736" from="and_ln4" to="zext_ln39_2" fromId="117" toId="196">
</dataflow>
<dataflow id="737" from="orig_1_load" to="lshr_ln39_1" fromId="195" toId="197">
</dataflow>
<dataflow id="738" from="zext_ln39_2" to="lshr_ln39_1" fromId="196" toId="197">
</dataflow>
<dataflow id="739" from="lshr_ln39_1" to="trunc_ln39_2" fromId="197" toId="198">
</dataflow>
<dataflow id="740" from="_ssdm_op_Mux.ap_auto.2i32.i1" to="sum0" fromId="534" toId="199">
</dataflow>
<dataflow id="741" from="trunc_ln39_1" to="sum0" fromId="194" toId="199">
</dataflow>
<dataflow id="742" from="trunc_ln39_2" to="sum0" fromId="198" toId="199">
</dataflow>
<dataflow id="743" from="tmp_2" to="sum0" fromId="48" toId="199">
</dataflow>
<dataflow id="744" from="tmp_13" to="add_ln43" fromId="172" toId="200">
</dataflow>
<dataflow id="745" from="add_ln42" to="add_ln43" fromId="162" toId="200">
</dataflow>
<dataflow id="746" from="_ssdm_op_SpecFUCore" to="specfucore_ln45" fromId="588" toId="201">
</dataflow>
<dataflow id="747" from="add_ln43" to="specfucore_ln45" fromId="200" toId="201">
</dataflow>
<dataflow id="748" from="StgValue_591" to="specfucore_ln45" fromId="591" toId="201">
</dataflow>
<dataflow id="749" from="StgValue_593" to="specfucore_ln45" fromId="593" toId="201">
</dataflow>
<dataflow id="750" from="StgValue_595" to="specfucore_ln45" fromId="595" toId="201">
</dataflow>
<dataflow id="751" from="tmp_14" to="sum1" fromId="181" toId="202">
</dataflow>
<dataflow id="752" from="add_ln43" to="sum1" fromId="200" toId="202">
</dataflow>
<dataflow id="753" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="588" toId="203">
</dataflow>
<dataflow id="754" from="sum1" to="specfucore_ln12" fromId="202" toId="203">
</dataflow>
<dataflow id="755" from="StgValue_591" to="specfucore_ln12" fromId="591" toId="203">
</dataflow>
<dataflow id="756" from="StgValue_593" to="specfucore_ln12" fromId="593" toId="203">
</dataflow>
<dataflow id="757" from="StgValue_595" to="specfucore_ln12" fromId="595" toId="203">
</dataflow>
<dataflow id="758" from="sol_0_addr" to="sol_0_load" fromId="182" toId="204">
</dataflow>
<dataflow id="759" from="sol_1_addr" to="sol_1_load" fromId="184" toId="205">
</dataflow>
<dataflow id="761" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="760" toId="206">
</dataflow>
<dataflow id="763" from="loop_height_loop_col_loop_row_str" to="specloopname_ln0" fromId="762" toId="206">
</dataflow>
<dataflow id="765" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="764" toId="207">
</dataflow>
<dataflow id="767" from="StgValue_766" to="empty" fromId="766" toId="207">
</dataflow>
<dataflow id="768" from="StgValue_766" to="empty" fromId="766" toId="207">
</dataflow>
<dataflow id="769" from="StgValue_766" to="empty" fromId="766" toId="207">
</dataflow>
<dataflow id="770" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="760" toId="208">
</dataflow>
<dataflow id="772" from="loop_col_loop_row_str" to="specloopname_ln0" fromId="771" toId="208">
</dataflow>
<dataflow id="774" from="_ssdm_op_SpecPipeline" to="specpipeline_ln9" fromId="773" toId="209">
</dataflow>
<dataflow id="775" from="StgValue_292" to="specpipeline_ln9" fromId="292" toId="209">
</dataflow>
<dataflow id="776" from="StgValue_276" to="specpipeline_ln9" fromId="276" toId="209">
</dataflow>
<dataflow id="777" from="StgValue_287" to="specpipeline_ln9" fromId="287" toId="209">
</dataflow>
<dataflow id="778" from="StgValue_287" to="specpipeline_ln9" fromId="287" toId="209">
</dataflow>
<dataflow id="779" from="empty_2" to="specpipeline_ln9" fromId="290" toId="209">
</dataflow>
<dataflow id="780" from="_ssdm_op_SpecLoopName" to="specloopname_ln11" fromId="760" toId="210">
</dataflow>
<dataflow id="782" from="empty_4" to="specloopname_ln11" fromId="781" toId="210">
</dataflow>
<dataflow id="784" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="783" toId="211">
</dataflow>
<dataflow id="786" from="empty_0" to="rbegin3" fromId="785" toId="211">
</dataflow>
<dataflow id="788" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="787" toId="212">
</dataflow>
<dataflow id="789" from="empty_0" to="rend4" fromId="785" toId="212">
</dataflow>
<dataflow id="790" from="rbegin3" to="rend4" fromId="211" toId="212">
</dataflow>
<dataflow id="791" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="783" toId="213">
</dataflow>
<dataflow id="793" from="empty_9" to="rbegin1" fromId="792" toId="213">
</dataflow>
<dataflow id="794" from="C_load_read" to="mul0" fromId="20" toId="214">
</dataflow>
<dataflow id="795" from="sum0" to="mul0" fromId="199" toId="214">
</dataflow>
<dataflow id="796" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="588" toId="215">
</dataflow>
<dataflow id="797" from="mul0" to="specfucore_ln12" fromId="214" toId="215">
</dataflow>
<dataflow id="799" from="StgValue_798" to="specfucore_ln12" fromId="798" toId="215">
</dataflow>
<dataflow id="800" from="StgValue_593" to="specfucore_ln12" fromId="593" toId="215">
</dataflow>
<dataflow id="801" from="StgValue_595" to="specfucore_ln12" fromId="595" toId="215">
</dataflow>
<dataflow id="802" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="787" toId="216">
</dataflow>
<dataflow id="803" from="empty_9" to="rend2" fromId="792" toId="216">
</dataflow>
<dataflow id="804" from="rbegin1" to="rend2" fromId="213" toId="216">
</dataflow>
<dataflow id="805" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="783" toId="217">
</dataflow>
<dataflow id="807" from="empty" to="rbegin" fromId="806" toId="217">
</dataflow>
<dataflow id="808" from="C_load_1_read" to="mul1" fromId="19" toId="218">
</dataflow>
<dataflow id="809" from="sum1" to="mul1" fromId="202" toId="218">
</dataflow>
<dataflow id="810" from="_ssdm_op_SpecFUCore" to="specfucore_ln12" fromId="588" toId="219">
</dataflow>
<dataflow id="811" from="mul1" to="specfucore_ln12" fromId="218" toId="219">
</dataflow>
<dataflow id="812" from="StgValue_798" to="specfucore_ln12" fromId="798" toId="219">
</dataflow>
<dataflow id="813" from="StgValue_593" to="specfucore_ln12" fromId="593" toId="219">
</dataflow>
<dataflow id="814" from="StgValue_595" to="specfucore_ln12" fromId="595" toId="219">
</dataflow>
<dataflow id="815" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="787" toId="220">
</dataflow>
<dataflow id="816" from="empty" to="rend" fromId="806" toId="220">
</dataflow>
<dataflow id="817" from="rbegin" to="rend" fromId="217" toId="220">
</dataflow>
<dataflow id="818" from="mul1" to="add_ln48" fromId="218" toId="221">
</dataflow>
<dataflow id="819" from="mul0" to="add_ln48" fromId="214" toId="221">
</dataflow>
<dataflow id="820" from="and_ln4" to="zext_ln48_2" fromId="117" toId="222">
</dataflow>
<dataflow id="822" from="StgValue_821" to="shl_ln48_2" fromId="821" toId="223">
</dataflow>
<dataflow id="823" from="zext_ln48_2" to="shl_ln48_2" fromId="222" toId="223">
</dataflow>
<dataflow id="824" from="shl_ln48_2" to="xor_ln48_1" fromId="223" toId="224">
</dataflow>
<dataflow id="825" from="StgValue_595" to="xor_ln48_1" fromId="595" toId="224">
</dataflow>
<dataflow id="826" from="sol_0_load" to="and_ln48_1" fromId="204" toId="225">
</dataflow>
<dataflow id="827" from="xor_ln48_1" to="and_ln48_1" fromId="224" toId="225">
</dataflow>
<dataflow id="828" from="add_ln48" to="zext_ln48_3" fromId="221" toId="226">
</dataflow>
<dataflow id="829" from="zext_ln48_3" to="shl_ln48_3" fromId="226" toId="227">
</dataflow>
<dataflow id="830" from="zext_ln48_2" to="shl_ln48_3" fromId="222" toId="227">
</dataflow>
<dataflow id="831" from="and_ln48_1" to="or_ln48_1" fromId="225" toId="228">
</dataflow>
<dataflow id="832" from="shl_ln48_3" to="or_ln48_1" fromId="227" toId="228">
</dataflow>
<dataflow id="833" from="or_ln48_1" to="store_ln48" fromId="228" toId="229">
</dataflow>
<dataflow id="834" from="sol_0_addr" to="store_ln48" fromId="182" toId="229">
</dataflow>
<dataflow id="835" from="and_ln4" to="zext_ln48" fromId="117" toId="231">
</dataflow>
<dataflow id="836" from="StgValue_821" to="shl_ln48" fromId="821" toId="232">
</dataflow>
<dataflow id="837" from="zext_ln48" to="shl_ln48" fromId="231" toId="232">
</dataflow>
<dataflow id="838" from="shl_ln48" to="xor_ln48" fromId="232" toId="233">
</dataflow>
<dataflow id="839" from="StgValue_595" to="xor_ln48" fromId="595" toId="233">
</dataflow>
<dataflow id="840" from="sol_1_load" to="and_ln48" fromId="205" toId="234">
</dataflow>
<dataflow id="841" from="xor_ln48" to="and_ln48" fromId="233" toId="234">
</dataflow>
<dataflow id="842" from="add_ln48" to="zext_ln48_1" fromId="221" toId="235">
</dataflow>
<dataflow id="843" from="zext_ln48_1" to="shl_ln48_1" fromId="235" toId="236">
</dataflow>
<dataflow id="844" from="zext_ln48" to="shl_ln48_1" fromId="231" toId="236">
</dataflow>
<dataflow id="845" from="and_ln48" to="or_ln48" fromId="234" toId="237">
</dataflow>
<dataflow id="846" from="shl_ln48_1" to="or_ln48" fromId="236" toId="237">
</dataflow>
<dataflow id="847" from="or_ln48" to="store_ln48" fromId="237" toId="238">
</dataflow>
<dataflow id="848" from="sol_1_addr" to="store_ln48" fromId="184" toId="238">
</dataflow>
<dataflow id="849" from="icmp_ln36" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="850" from="icmp_ln36" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="851" from="icmp_ln36" to="StgValue_4" fromId="28" toId="4">
</dataflow>
<dataflow id="852" from="icmp_ln36" to="StgValue_5" fromId="28" toId="5">
</dataflow>
<dataflow id="853" from="tmp_2" to="StgValue_5" fromId="48" toId="5">
</dataflow>
<dataflow id="854" from="icmp_ln37" to="StgValue_5" fromId="35" toId="5">
</dataflow>
<dataflow id="855" from="tmp_2" to="StgValue_6" fromId="48" toId="6">
</dataflow>
<dataflow id="856" from="tmp_2" to="StgValue_8" fromId="48" toId="8">
</dataflow>
</dataflows>


</stg>
