# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lhn_cache_2w_v_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_2w_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:14 on Nov 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_2w_v.v 
# -- Compiling module lhn_cache_2w_v
# 
# Top level modules:
# 	lhn_cache_2w_v
# End time: 10:27:14 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_3to8_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:14 on Nov 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_3to8_dec.v 
# -- Compiling module lhn_3to8_dec
# 
# Top level modules:
# 	lhn_3to8_dec
# End time: 10:27:14 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:14 on Nov 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v 
# -- Compiling module lhn_CAM_v
# ** Warning: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v(54): (vlog-2256) Event expressions should result in a singular type.
# 
# Top level modules:
# 	lhn_CAM_v
# End time: 10:27:14 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:14 on Nov 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_v.v 
# -- Compiling module lhn_cache_v
# 
# Top level modules:
# 	lhn_cache_v
# End time: 10:27:14 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_pll_3_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:14 on Nov 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_pll_3_v.v 
# -- Compiling module lhn_pll_3_v
# 
# Top level modules:
# 	lhn_pll_3_v
# End time: 10:27:14 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhnRISC621_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:15 on Nov 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhnRISC621_ram.v 
# -- Compiling module lhnRISC621_ram
# 
# Top level modules:
# 	lhnRISC621_ram
# End time: 10:27:15 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/db {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/db/lhn_pll_3_v_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:15 on Nov 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/db" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/db/lhn_pll_3_v_altpll.v 
# -- Compiling module lhn_pll_3_v_altpll
# 
# Top level modules:
# 	lhn_pll_3_v_altpll
# End time: 10:27:15 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v {E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_2w_v_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:15 on Nov 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v" E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_2w_v_tb.v 
# -- Compiling module lhn_cache_2w_v_tb
# 
# Top level modules:
# 	lhn_cache_2w_v_tb
# End time: 10:27:15 on Nov 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lhn_cache_2w_v_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lhn_cache_2w_v_tb 
# Start time: 10:27:15 on Nov 03,2022
# Loading work.lhn_cache_2w_v_tb
# Loading work.lhn_cache_2w_v
# Loading work.lhn_pll_3_v
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading work.lhn_CAM_v
# Loading work.lhnRISC621_ram
# Loading altera_mf_ver.altsyncram
# Loading work.lhn_cache_v
# Loading work.lhn_3to8_dec
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_2w_v.v(71): [PCDPC] - Port size (8) does not match connection size (7) for port 'argin'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhn_cache_2w_v_tb/dut/my_cam0 File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_2w_v.v(71): [PCDPC] - Port size (3) does not match connection size (4) for port 'addrs'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhn_cache_2w_v_tb/dut/my_cam0 File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_2w_v.v(72): [PCDPC] - Port size (8) does not match connection size (7) for port 'argin'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhn_cache_2w_v_tb/dut/my_cam1 File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_2w_v.v(72): [PCDPC] - Port size (3) does not match connection size (4) for port 'addrs'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhn_cache_2w_v_tb/dut/my_cam1 File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_2w_v.v(93): [PCDPC] - Port size (14) does not match connection size (8) for port 'eq'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_3to8_dec.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhn_cache_2w_v_tb/dut/my_dec File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_3to8_dec.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 180000  Instance: lhn_cache_2w_v_tb.dut.my_pll.altpll_component.cycloneiii_pll.pll3
# Note : Cyclone IV E PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
# Note : Please run timing simulation to check whether the input clock is operating within the supported VCO range or not.
# Time: 9500000  Instance: lhn_cache_2w_v_tb.dut.my_pll.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint sim:/lhn_cache_2w_v_tb/dut/*
restart
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_2w_v.v(71): [PCDPC] - Port size (8) does not match connection size (7) for port 'argin'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhn_cache_2w_v_tb/dut/my_cam0 File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_2w_v.v(71): [PCDPC] - Port size (3) does not match connection size (4) for port 'addrs'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhn_cache_2w_v_tb/dut/my_cam0 File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_2w_v.v(72): [PCDPC] - Port size (8) does not match connection size (7) for port 'argin'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhn_cache_2w_v_tb/dut/my_cam1 File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_2w_v.v(72): [PCDPC] - Port size (3) does not match connection size (4) for port 'addrs'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhn_cache_2w_v_tb/dut/my_cam1 File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_CAM_v.v
# ** Warning: (vsim-3015) E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_cache_2w_v.v(93): [PCDPC] - Port size (14) does not match connection size (8) for port 'eq'. The port definition is at: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_3to8_dec.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /lhn_cache_2w_v_tb/dut/my_dec File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/lhn_cache_2w_v/lhn_3to8_dec.v
run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 180000  Instance: lhn_cache_2w_v_tb.dut.my_pll.altpll_component.cycloneiii_pll.pll3
# Note : Cyclone IV E PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
# Note : Please run timing simulation to check whether the input clock is operating within the supported VCO range or not.
# Time: 9500000  Instance: lhn_cache_2w_v_tb.dut.my_pll.altpll_component.cycloneiii_pll.pll3
# End time: 17:19:15 on Nov 03,2022, Elapsed time: 6:52:00
# Errors: 0, Warnings: 10
