\doxysection{/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g4xx\+\_\+hal\+\_\+cortex.h File Reference}
\label{stm32g4xx__hal__cortex_8h}\index{/home/yule/Documents/ENSEA/Ensea\_2022-\/2023/Actionneur\_et\_automatique/TP\_actionneur/TP\_actionneur/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_cortex.h@{/home/yule/Documents/ENSEA/Ensea\_2022-\/2023/Actionneur\_et\_automatique/TP\_actionneur/TP\_actionneur/Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_cortex.h}}


Header file of CORTEX HAL module.  


{\ttfamily \#include \char`\"{}stm32g4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ NVIC\+\_\+\+PRIORITYGROUP\+\_\+0}~0x00000007U
\item 
\#define \textbf{ NVIC\+\_\+\+PRIORITYGROUP\+\_\+1}~0x00000006U
\item 
\#define \textbf{ NVIC\+\_\+\+PRIORITYGROUP\+\_\+2}~0x00000005U
\item 
\#define \textbf{ NVIC\+\_\+\+PRIORITYGROUP\+\_\+3}~0x00000004U
\item 
\#define \textbf{ NVIC\+\_\+\+PRIORITYGROUP\+\_\+4}~0x00000003U
\item 
\#define \textbf{ SYSTICK\+\_\+\+CLKSOURCE\+\_\+\+HCLK\+\_\+\+DIV8}~0x00000000U
\item 
\#define \textbf{ SYSTICK\+\_\+\+CLKSOURCE\+\_\+\+HCLK}~0x00000004U
\item 
\#define \textbf{ IS\+\_\+\+NVIC\+\_\+\+PRIORITY\+\_\+\+GROUP}(GROUP)
\item 
\#define \textbf{ IS\+\_\+\+NVIC\+\_\+\+PREEMPTION\+\_\+\+PRIORITY}(PRIORITY)~((PRIORITY) $<$ 0x10U)
\item 
\#define \textbf{ IS\+\_\+\+NVIC\+\_\+\+SUB\+\_\+\+PRIORITY}(PRIORITY)~((PRIORITY) $<$ 0x10U)
\item 
\#define \textbf{ IS\+\_\+\+NVIC\+\_\+\+DEVICE\+\_\+\+IRQ}(IRQ)~((IRQ) $>$ \textbf{ Sys\+Tick\+\_\+\+IRQn})
\item 
\#define \textbf{ IS\+\_\+\+SYSTICK\+\_\+\+CLK\+\_\+\+SOURCE}(SOURCE)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Set\+Priority\+Grouping} (uint32\+\_\+t Priority\+Group)
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Set\+Priority} (\textbf{ IRQn\+\_\+\+Type} IRQn, uint32\+\_\+t Preempt\+Priority, uint32\+\_\+t Sub\+Priority)
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Enable\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Disable\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+System\+Reset} (void)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+SYSTICK\+\_\+\+Config} (uint32\+\_\+t Ticks\+Numb)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Get\+Priority\+Grouping} (void)
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Get\+Priority} (\textbf{ IRQn\+\_\+\+Type} IRQn, uint32\+\_\+t Priority\+Group, uint32\+\_\+t $\ast$p\+Preempt\+Priority, uint32\+\_\+t $\ast$p\+Sub\+Priority)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Get\+Pending\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Set\+Pending\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Clear\+Pending\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Get\+Active} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\item 
void {\bfseries HAL\+\_\+\+SYSTICK\+\_\+\+CLKSource\+Config} (uint32\+\_\+t CLKSource)
\item 
void {\bfseries HAL\+\_\+\+SYSTICK\+\_\+\+IRQHandler} (void)
\item 
void {\bfseries HAL\+\_\+\+SYSTICK\+\_\+\+Callback} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of CORTEX HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2019 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \textbf{ stm32g4xx\+\_\+hal\+\_\+cortex.\+h}.

