ENOMEM	,	V_83
"Unable to acquire AHB clock\n"	,	L_10
sun6i_spi	,	V_1
dev_get_drvdata	,	F_32
chip_select	,	V_22
SUN6I_CLK_CTL_CDR2_MASK	,	V_52
"Couldn't get reset controller\n"	,	L_13
sun6i_spi_remove	,	F_59
min_speed_hz	,	V_88
SUN6I_TFR_CTL_CS_MASK	,	V_21
spi_master_put	,	F_58
jiffies_to_msecs	,	F_28
spi_master	,	V_25
len	,	V_6
dev	,	V_62
mclk_rate	,	V_28
SUN6I_CLK_CTL_REG	,	V_54
SUN6I_FIFO_STA_REG	,	V_9
enable	,	V_18
SUN6I_FIFO_CTL_TF_RST	,	V_40
SPI_CPHA	,	V_44
SUN6I_XMIT_CNT_REG	,	V_56
SUN6I_GBL_CTL_REG	,	V_75
"No spi IRQ specified\n"	,	L_6
devm_spi_register_master	,	F_56
tx_time	,	V_32
byte	,	V_8
sun6i_spi_runtime_resume	,	F_31
sun6i_spi_drain_fifo	,	F_5
SUN6I_TFR_CTL_CS	,	F_11
base_addr	,	V_4
SUN6I_TFR_CTL_REG	,	V_20
wait_for_completion_timeout	,	F_24
of_device_get_match_data	,	F_48
IRQ_HANDLED	,	V_68
SPI_CS_HIGH	,	V_93
"Unable to acquire module clock\n"	,	L_12
SUN6I_FIFO_CTL_REG	,	V_38
reset_control_deassert	,	F_35
of_node	,	V_95
fifo_depth	,	V_24
SPI_CPOL	,	V_42
device	,	V_70
spi_master_get_devdata	,	F_10
SUN6I_FIFO_CTL_RF_RST	,	V_39
status	,	V_67
tfr	,	V_27
err2	,	V_74
sun6i_spi_runtime_suspend	,	F_37
IRQ_NONE	,	V_69
rstc	,	V_73
SUN6I_TFR_CTL_CS_MANUAL	,	V_49
SUN6I_GBL_CTL_BUS_ENABLE	,	V_76
"Unable to allocate SPI Master\n"	,	L_5
out	,	V_64
init_completion	,	F_51
sun6i_spi_read	,	F_1
transfer_one	,	V_90
sun6i_spi_set_cs	,	F_9
mode_bits	,	V_92
num_chipselect	,	V_91
pm_runtime_disable	,	F_57
"Couldn't enable AHB clock\n"	,	L_2
clk_prepare_enable	,	F_33
SUN6I_CLK_CTL_DRS	,	V_53
devm_ioremap_resource	,	F_43
u8	,	T_2
tx_len	,	V_33
err	,	V_72
max	,	F_23
SUN6I_TFR_CTL_DHB	,	V_48
cnt	,	V_7
irq	,	V_65
sun6i_spi_fill_fifo	,	F_7
spi_device	,	V_16
sun6i_spi_max_transfer_size	,	F_12
sspi	,	V_2
set_cs	,	V_89
EINVAL	,	V_35
"%s: timeout transferring %u bytes@%iHz for %i(%i)ms"	,	L_1
SUN6I_BURST_CNT	,	F_20
jiffies	,	V_61
sun6i_spi_transfer_one	,	F_13
SUN6I_BURST_CTL_CNT_REG	,	V_57
"Couldn't enable module clock\n"	,	L_3
auto_runtime_pm	,	V_96
complete	,	F_30
SUN6I_INT_CTL_REG	,	V_58
platform_device	,	V_79
tx_buf	,	V_14
"ahb"	,	L_9
err_pm_disable	,	V_98
SUN6I_TFR_CTL_FBS	,	V_47
SUN6I_XMIT_CNT	,	F_21
SUN6I_BURST_CTL_CNT_STC	,	F_22
hclk	,	V_71
size_t	,	T_3
reinit_completion	,	F_14
max_transfer_size	,	V_97
mode	,	V_41
"mod"	,	L_11
pdev	,	V_80
max_speed_hz	,	V_87
u32	,	T_1
reg	,	V_3
"Couldn't deassert the device from reset\n"	,	L_4
reset_control_assert	,	F_38
platform_get_irq	,	F_46
ret	,	V_34
res	,	V_82
"Cannot request IRQ\n"	,	L_8
resource	,	V_81
spi_transfer	,	V_26
mclk	,	V_50
rx_buf	,	V_13
spi	,	V_17
done	,	V_36
ilog2	,	F_18
PTR_ERR	,	F_45
SUN6I_RXDATA_REG	,	V_12
clk_get_rate	,	F_15
sun6i_spi_probe	,	F_39
ETIMEDOUT	,	V_63
"sun6i-spi"	,	L_7
pm_runtime_idle	,	F_55
platform_get_resource	,	F_42
clk_set_rate	,	F_16
platform_set_drvdata	,	F_41
SUN6I_INT_STA_REG	,	V_37
SUN6I_FIFO_STA_RF_CNT_BITS	,	V_11
SUN6I_TFR_CTL_CPOL	,	V_43
SPI_LSB_FIRST	,	V_46
ENXIO	,	V_86
SUN6I_GBL_CTL_MASTER	,	V_77
sun6i_spi_handler	,	F_29
timeout	,	V_29
SPI_BPW_MASK	,	F_49
devm_reset_control_get	,	F_52
"cannot register SPI master\n"	,	L_15
dev_err	,	F_34
pm_runtime_set_active	,	F_53
SUN6I_TFR_CTL_CS_LEVEL	,	V_23
msecs_to_jiffies	,	F_25
end	,	V_31
sun6i_spi_write	,	F_3
IORESOURCE_MEM	,	V_84
value	,	V_5
pm_runtime_enable	,	F_54
dev_name	,	F_27
readl	,	F_2
devm_clk_get	,	F_50
writel	,	F_4
SUN6I_TFR_CTL_XCH	,	V_60
SUN6I_FIFO_STA_RF_CNT_MASK	,	V_10
SUN6I_TFR_CTL_CPHA	,	V_45
irqreturn_t	,	T_4
start	,	V_30
dev_warn	,	F_26
SUN6I_GBL_CTL_TP	,	V_78
clk_disable_unprepare	,	F_36
writeb	,	F_8
SUN6I_BURST_CNT_REG	,	V_55
bits_per_word_mask	,	V_94
"Couldn't resume the device\n"	,	L_14
master	,	V_19
dev_id	,	V_66
speed_hz	,	V_51
readb	,	F_6
err_free_master	,	V_85
SUN6I_INT_CTL_TC	,	V_59
SUN6I_TXDATA_REG	,	V_15
SUN6I_CLK_CTL_CDR1	,	F_19
SUN6I_CLK_CTL_CDR2	,	F_17
spi_alloc_master	,	F_40
IS_ERR	,	F_44
devm_request_irq	,	F_47
