// Seed: 2282476607
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_13;
  wire  id_14;
  wire  id_15;
  logic id_16;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd65,
    parameter id_6 = 32'd95
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire _id_6;
  input wire id_5;
  output wor id_4;
  inout wire _id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = -1;
  genvar id_9;
  assign id_9 = 1 - -1;
  wire [id_6 : id_3] id_10;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_9,
      id_4,
      id_9,
      id_9
  );
endmodule
