/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  reg [8:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [17:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [13:0] celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_17z ? celloutsig_0_3z : celloutsig_0_31z[2];
  assign celloutsig_0_5z = celloutsig_0_2z ? celloutsig_0_0z[2] : celloutsig_0_2z;
  assign celloutsig_0_3z = ~(celloutsig_0_0z[2] | celloutsig_0_1z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[3] | celloutsig_1_0z[2]);
  assign celloutsig_0_11z = ~((celloutsig_0_8z[10] | celloutsig_0_6z) & celloutsig_0_6z);
  assign celloutsig_0_16z = ~((in_data[30] | celloutsig_0_10z) & celloutsig_0_13z);
  assign celloutsig_1_3z = celloutsig_1_0z[0] | ~(celloutsig_1_2z);
  assign celloutsig_0_18z = celloutsig_0_16z | ~(celloutsig_0_7z);
  assign celloutsig_0_1z = celloutsig_0_0z[0] ^ in_data[88];
  assign celloutsig_1_2z = ~(celloutsig_1_1z ^ in_data[165]);
  assign celloutsig_1_12z = ~(celloutsig_1_2z ^ celloutsig_1_1z);
  assign celloutsig_1_14z = { celloutsig_1_0z[2:0], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_2z } & { in_data[112:107], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_1_19z = celloutsig_1_14z[6:1] & { celloutsig_1_7z, celloutsig_1_17z };
  assign celloutsig_1_4z = ! { in_data[167], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_6z = ! { celloutsig_1_0z[2:0], celloutsig_1_3z };
  assign celloutsig_0_13z = ! { celloutsig_0_8z[10:2], celloutsig_0_0z };
  assign celloutsig_0_4z = celloutsig_0_2z ? { in_data[49:33], 1'h1 } : in_data[62:45];
  assign celloutsig_0_31z = celloutsig_0_3z ? { celloutsig_0_8z[4:3], celloutsig_0_18z } : celloutsig_0_19z[3:1];
  assign celloutsig_1_7z = | { in_data[137:123], celloutsig_1_3z };
  assign celloutsig_1_8z = | in_data[119:114];
  assign celloutsig_1_18z = | { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_17z };
  assign celloutsig_0_7z = celloutsig_0_3z & celloutsig_0_1z;
  assign celloutsig_0_10z = celloutsig_0_4z[7] & celloutsig_0_2z;
  assign celloutsig_0_2z = celloutsig_0_0z[1] & celloutsig_0_0z[0];
  assign celloutsig_1_5z = ^ { in_data[128:123], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_9z = ^ { in_data[173:169], celloutsig_1_4z };
  assign celloutsig_1_10z = ^ { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_6z = ^ { in_data[92:90], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[3:1] - in_data[41:39];
  assign celloutsig_1_0z = in_data[101:98] - in_data[99:96];
  assign celloutsig_1_17z = celloutsig_1_14z[9:5] - { in_data[167:165], celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_12z = { celloutsig_0_8z[6], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z } - { celloutsig_0_4z[16:9], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_19z = { celloutsig_0_12z[6:3], celloutsig_0_7z } - celloutsig_0_8z[8:4];
  always_latch
    if (clkin_data[0]) celloutsig_0_34z = 9'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_34z = { celloutsig_0_4z[13:6], celloutsig_0_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_8z = 14'h0000;
    else if (celloutsig_1_19z[0]) celloutsig_0_8z = { in_data[58:51], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_13z = ~((celloutsig_1_9z & celloutsig_1_1z) | (celloutsig_1_0z[1] & celloutsig_1_5z));
  assign celloutsig_0_17z = ~((celloutsig_0_6z & celloutsig_0_12z[6]) | (celloutsig_0_11z & celloutsig_0_10z));
  assign { out_data[128], out_data[101:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
