

<h2><u>Welcome to Clock Divider Personal Project using VHDL</u></h2>
<p>
This entity divides the frequency of the 50 MHz main FPGA clock into a new desired clock signal.
</p>
<h4><u>Files included:</u></h4>
<p>
- 1. clockDivider.vhd - Entity RTL Code<br>
- 2. clockDividerTB.vhd - Testbench RTL Code<br>
- 3. clockDividerBlock.JPG - Entity block<br>
- 4. clockDivider.jpg - The design shell<br>
- 5. clockDividerTB.jpg - Testing the entity to get 1 MHz new clock<br>
</p>
<table>
    <tr>
            <td><img src="https://github.com/Matanlaza89/Clock-Divider/blob/main/images/clockDividerBlock.JPG" alt="TEST"></td>
            <td><img src="https://github.com/Matanlaza89/Clock-Divider/blob/main/images/clockDivider.jpg" alt=""></td>
            <td><img src="https://github.com/Matanlaza89/Clock-Divider/blob/main/images/clockDividerTB.jpg" alt="1 MHz Clock Divider"></td>
</table>

<h1><u>Testbench</u></h1>
<p>
- 1 MHz clock with 50% duty cycle <br>
- 1 MHz single pulse tick<br>
</p>
