FIRRTL version 1.2.0
circuit ProtocolLayer :
  module ProtocolLayer : @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 19:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 19:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 19:7]
    input io_fdi_lpData_ready : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpData_valid : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpData_irdy : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpData_bits : UInt<64> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plData_valid : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plData_bits : UInt<64> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpRetimerCrd : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpCorruptCrc : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpDllp_valid : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpDllp_bits : UInt<8> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpDllpOfc : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpStream_protoStack : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpStream_protoType : UInt<3> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plRetimerCrd : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plDllp_valid : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plDllp_bits : UInt<8> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plDllpOfc : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plStream_protoStack : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plStream_protoType : UInt<3> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plFlitCancel : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpStateReq : UInt<4> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpLinkError : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plStateStatus : UInt<4> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plInbandPres : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plError : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plCerror : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plNfError : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plTrainError : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plRxActiveReq : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpRxActiveStatus : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plProtocol : UInt<3> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plProtocolFlitFormat : UInt<3> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plProtocolValid : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plStallReq : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpStallAck : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plPhyInRecenter : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plPhyInL1 : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plPhyInL2 : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plSpeedMode : UInt<3> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plLinkWidth : UInt<3> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plClkReq : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpClkAck : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpWakeReq : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plWakeAck : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plConfig_valid : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_plConfig_bits : UInt<32> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_plConfigCredit : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpConfig_valid : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_fdi_lpConfig_bits : UInt<32> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fdi_lpConfigCredit : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_TLplStateStatus : UInt<4> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_TLlpData_valid : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_TLlpData_bits : UInt<64> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_TLlpData_irdy : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_TLlpData_ready : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_TLplData_bits : UInt<64> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    output io_TLplData_valid : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_TLready_to_rcv : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_fault : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]
    input io_soft_reset : UInt<1> @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 20:16]

    reg lp_rx_active_sts_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), lp_rx_active_sts_reg) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 63:39]
    node lp_rx_active_pl_state = eq(io_fdi_plStateStatus, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 68:55]
    node _T = and(io_fdi_plRxActiveReq, io_TLready_to_rcv) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 70:31]
    node _GEN_0 = mux(_T, UInt<1>("h1"), lp_rx_active_sts_reg) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 70:52 71:30 63:39]
    reg lp_state_req_reg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), lp_state_req_reg) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 76:35]
    node _reqActive_T = eq(io_fdi_plStateStatus, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 81:44]
    node _reqActive_T_1 = and(_reqActive_T, io_fdi_plInbandPres) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 81:63]
    node _reqActive_T_2 = eq(io_fdi_plStateStatus, UInt<4>("h9")) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 82:66]
    node reqActive = or(_reqActive_T_1, _reqActive_T_2) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 82:42]
    node _T_1 = not(reqActive) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 86:16]
    node _T_2 = and(_T_1, io_soft_reset) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 86:27]
    node _GEN_1 = mux(_T_2, UInt<4>("h9"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 86:48 87:26 88:36]
    node _GEN_2 = mux(reqActive, UInt<1>("h1"), _GEN_1) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 84:21 85:26]
    reg lp_stall_reg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), lp_stall_reg) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 99:31]
    reg pl_protocol_reg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), pl_protocol_reg) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 108:34]
    reg pl_protocol_flitfmt_reg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), pl_protocol_flitfmt_reg) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 109:42]
    node _pl_protocol_reg_T = asUInt(io_fdi_plProtocol) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 111:44]
    node _pl_protocol_flitfmt_reg_T = asUInt(io_fdi_plProtocolFlitFormat) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 112:62]
    node _GEN_3 = mux(io_fdi_plProtocolValid, _pl_protocol_reg_T, pl_protocol_reg) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 110:35 111:23 108:34]
    node _GEN_4 = mux(io_fdi_plProtocolValid, _pl_protocol_flitfmt_reg_T, pl_protocol_flitfmt_reg) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 110:35 112:31 109:42]
    node streaming_protoStack = UInt<1>("h0") @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 55:25 56:26]
    node streaming_protoType = UInt<3>("h4") @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 55:25 57:25]
    io_fdi_lpData_valid <= io_TLlpData_valid @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 37:25]
    io_fdi_lpData_irdy <= io_TLlpData_irdy @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 38:24]
    io_fdi_lpData_bits <= io_TLlpData_bits @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 36:24]
    io_fdi_lpRetimerCrd <= UInt<1>("h0") @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 45:25]
    io_fdi_lpCorruptCrc <= UInt<1>("h0") @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 46:25]
    io_fdi_lpDllp_valid <= UInt<1>("h0") @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 47:25]
    io_fdi_lpDllp_bits <= UInt<8>("h0") @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 48:24]
    io_fdi_lpDllpOfc <= UInt<1>("h0") @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 49:22]
    io_fdi_lpStream_protoStack <= streaming_protoStack @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 58:21]
    io_fdi_lpStream_protoType <= streaming_protoType @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 58:21]
    io_fdi_lpStateReq <= lp_state_req_reg @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 90:23]
    io_fdi_lpLinkError <= io_fault @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 94:24]
    io_fdi_lpRxActiveStatus <= lp_rx_active_sts_reg @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 73:29]
    io_fdi_lpStallAck <= lp_stall_reg @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 101:23]
    io_fdi_lpClkAck <= UInt<1>("h1") @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 51:21]
    io_fdi_lpWakeReq <= UInt<1>("h1") @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 52:22]
    io_fdi_plConfigCredit <= UInt<1>("h0") @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 120:27]
    io_fdi_lpConfig_valid <= UInt<1>("h0") @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 117:27]
    io_fdi_lpConfig_bits <= UInt<32>("h0") @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 116:26]
    io_TLplStateStatus <= io_fdi_plStateStatus @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 34:24]
    io_TLlpData_ready <= io_fdi_lpData_ready @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 39:23]
    io_TLplData_bits <= io_fdi_plData_bits @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 42:22]
    io_TLplData_valid <= io_fdi_plData_valid @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 41:23]
    lp_rx_active_sts_reg <= mux(reset, UInt<1>("h0"), _GEN_0) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 63:{39,39}]
    lp_state_req_reg <= mux(reset, UInt<1>("h0"), _GEN_2) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 76:{35,35}]
    lp_stall_reg <= mux(reset, UInt<1>("h0"), io_fdi_plStallReq) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 100:18 99:{31,31}]
    pl_protocol_reg <= mux(reset, UInt<3>("h0"), _GEN_3) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 108:{34,34}]
    pl_protocol_flitfmt_reg <= mux(reset, UInt<4>("h0"), _GEN_4) @[generators/uciedigital/src/main/scala/protocol/ProtocolLayer.scala 109:{42,42}]
