// Seed: 3831266048
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_15 = 0;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  supply1 [1 'b0 : -1  -  1 'b0] id_5;
  wire id_6;
  assign id_5 = 1 == -1 + "";
  always force id_4 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd64
) (
    output wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    output wor id_4,
    input uwire id_5,
    output tri0 id_6,
    input uwire id_7,
    input tri _id_8,
    output wor id_9,
    input wor id_10,
    input uwire id_11,
    output wire id_12,
    output tri id_13,
    output tri id_14,
    input wand id_15,
    output wand id_16,
    input supply1 id_17,
    output wor id_18
);
  logic [7:0][id_8 : -1 'b0] id_20;
  wire id_21;
  logic [1 : 1] id_22;
  always @(1 or negedge id_20) begin : LABEL_0
    id_20[-1 : 1] <= id_8 - id_2;
  end
  module_0 modCall_1 (
      id_21,
      id_22,
      id_22
  );
endmodule
