{
  "module_name": "tegra20_spdif.c",
  "hash_id": "6d19b73be71ca4415ba8084dc26f6515b02fa97ede0d98584131310af1b9c54f",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/tegra/tegra20_spdif.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/device.h>\n#include <linux/io.h>\n#include <linux/module.h>\n#include <linux/of_device.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/regmap.h>\n#include <linux/reset.h>\n#include <linux/slab.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n#include <sound/dmaengine_pcm.h>\n\n#include \"tegra20_spdif.h\"\n\nstatic __maybe_unused int tegra20_spdif_runtime_suspend(struct device *dev)\n{\n\tstruct tegra20_spdif *spdif = dev_get_drvdata(dev);\n\n\tregcache_cache_only(spdif->regmap, true);\n\n\tclk_disable_unprepare(spdif->clk_spdif_out);\n\n\treturn 0;\n}\n\nstatic __maybe_unused int tegra20_spdif_runtime_resume(struct device *dev)\n{\n\tstruct tegra20_spdif *spdif = dev_get_drvdata(dev);\n\tint ret;\n\n\tret = reset_control_assert(spdif->reset);\n\tif (ret)\n\t\treturn ret;\n\n\tret = clk_prepare_enable(spdif->clk_spdif_out);\n\tif (ret) {\n\t\tdev_err(dev, \"clk_enable failed: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tusleep_range(10, 100);\n\n\tret = reset_control_deassert(spdif->reset);\n\tif (ret)\n\t\tgoto disable_clocks;\n\n\tregcache_cache_only(spdif->regmap, false);\n\tregcache_mark_dirty(spdif->regmap);\n\n\tret = regcache_sync(spdif->regmap);\n\tif (ret)\n\t\tgoto disable_clocks;\n\n\treturn 0;\n\ndisable_clocks:\n\tclk_disable_unprepare(spdif->clk_spdif_out);\n\n\treturn ret;\n}\n\nstatic int tegra20_spdif_hw_params(struct snd_pcm_substream *substream,\n\t\t\t\t   struct snd_pcm_hw_params *params,\n\t\t\t\t   struct snd_soc_dai *dai)\n{\n\tstruct tegra20_spdif *spdif = dev_get_drvdata(dai->dev);\n\tunsigned int mask = 0, val = 0;\n\tint ret, spdifclock;\n\tlong rate;\n\n\tmask |= TEGRA20_SPDIF_CTRL_PACK |\n\t\tTEGRA20_SPDIF_CTRL_BIT_MODE_MASK;\n\tswitch (params_format(params)) {\n\tcase SNDRV_PCM_FORMAT_S16_LE:\n\t\tval |= TEGRA20_SPDIF_CTRL_PACK |\n\t\t       TEGRA20_SPDIF_CTRL_BIT_MODE_16BIT;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tregmap_update_bits(spdif->regmap, TEGRA20_SPDIF_CTRL, mask, val);\n\n\t \n\tregmap_update_bits(spdif->regmap, TEGRA20_SPDIF_DATA_FIFO_CSR,\n\t\t\t   TEGRA20_SPDIF_DATA_FIFO_CSR_TX_ATN_LVL_MASK,\n\t\t\t   TEGRA20_SPDIF_DATA_FIFO_CSR_TX_ATN_LVL_TU4_WORD_FULL);\n\n\tswitch (params_rate(params)) {\n\tcase 32000:\n\t\tspdifclock = 4096000;\n\t\tbreak;\n\tcase 44100:\n\t\tspdifclock = 5644800;\n\t\tbreak;\n\tcase 48000:\n\t\tspdifclock = 6144000;\n\t\tbreak;\n\tcase 88200:\n\t\tspdifclock = 11289600;\n\t\tbreak;\n\tcase 96000:\n\t\tspdifclock = 12288000;\n\t\tbreak;\n\tcase 176400:\n\t\tspdifclock = 22579200;\n\t\tbreak;\n\tcase 192000:\n\t\tspdifclock = 24576000;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tret = clk_set_rate(spdif->clk_spdif_out, spdifclock);\n\tif (ret) {\n\t\tdev_err(dai->dev, \"Can't set SPDIF clock rate: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\trate = clk_get_rate(spdif->clk_spdif_out);\n\tif (rate != spdifclock)\n\t\tdev_warn_once(dai->dev,\n\t\t\t      \"SPDIF clock rate %d doesn't match requested rate %lu\\n\",\n\t\t\t      spdifclock, rate);\n\n\treturn 0;\n}\n\nstatic void tegra20_spdif_start_playback(struct tegra20_spdif *spdif)\n{\n\tregmap_update_bits(spdif->regmap, TEGRA20_SPDIF_CTRL,\n\t\t\t   TEGRA20_SPDIF_CTRL_TX_EN,\n\t\t\t   TEGRA20_SPDIF_CTRL_TX_EN);\n}\n\nstatic void tegra20_spdif_stop_playback(struct tegra20_spdif *spdif)\n{\n\tregmap_update_bits(spdif->regmap, TEGRA20_SPDIF_CTRL,\n\t\t\t   TEGRA20_SPDIF_CTRL_TX_EN, 0);\n}\n\nstatic int tegra20_spdif_trigger(struct snd_pcm_substream *substream, int cmd,\n\t\t\t\t struct snd_soc_dai *dai)\n{\n\tstruct tegra20_spdif *spdif = dev_get_drvdata(dai->dev);\n\n\tswitch (cmd) {\n\tcase SNDRV_PCM_TRIGGER_START:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_RELEASE:\n\tcase SNDRV_PCM_TRIGGER_RESUME:\n\t\ttegra20_spdif_start_playback(spdif);\n\t\tbreak;\n\tcase SNDRV_PCM_TRIGGER_STOP:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_PUSH:\n\tcase SNDRV_PCM_TRIGGER_SUSPEND:\n\t\ttegra20_spdif_stop_playback(spdif);\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int tegra20_spdif_filter_rates(struct snd_pcm_hw_params *params,\n\t\t\t\t      struct snd_pcm_hw_rule *rule)\n{\n\tstruct snd_interval *r = hw_param_interval(params, rule->var);\n\tstruct snd_soc_dai *dai = rule->private;\n\tstruct tegra20_spdif *spdif = dev_get_drvdata(dai->dev);\n\tstruct clk *parent = clk_get_parent(spdif->clk_spdif_out);\n\tstatic const unsigned int rates[] = { 32000, 44100, 48000 };\n\tunsigned long i, parent_rate, valid_rates = 0;\n\n\tparent_rate = clk_get_rate(parent);\n\tif (!parent_rate) {\n\t\tdev_err(dai->dev, \"Can't get parent clock rate\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(rates); i++) {\n\t\tif (parent_rate % (rates[i] * 128) == 0)\n\t\t\tvalid_rates |= BIT(i);\n\t}\n\n\t \n\tif (!valid_rates)\n\t\tvalid_rates = BIT(ARRAY_SIZE(rates)) - 1;\n\n\treturn snd_interval_list(r, ARRAY_SIZE(rates), rates, valid_rates);\n}\n\nstatic int tegra20_spdif_startup(struct snd_pcm_substream *substream,\n\t\t\t\t struct snd_soc_dai *dai)\n{\n\tif (!device_property_read_bool(dai->dev, \"nvidia,fixed-parent-rate\"))\n\t\treturn 0;\n\n\t \n\treturn snd_pcm_hw_rule_add(substream->runtime, 0,\n\t\t\t\t   SNDRV_PCM_HW_PARAM_RATE,\n\t\t\t\t   tegra20_spdif_filter_rates, dai,\n\t\t\t\t   SNDRV_PCM_HW_PARAM_RATE, -1);\n}\n\nstatic int tegra20_spdif_probe(struct snd_soc_dai *dai)\n{\n\tstruct tegra20_spdif *spdif = dev_get_drvdata(dai->dev);\n\n\tsnd_soc_dai_init_dma_data(dai, &spdif->playback_dma_data, NULL);\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dai_ops tegra20_spdif_dai_ops = {\n\t.probe = tegra20_spdif_probe,\n\t.hw_params = tegra20_spdif_hw_params,\n\t.trigger = tegra20_spdif_trigger,\n\t.startup = tegra20_spdif_startup,\n};\n\nstatic struct snd_soc_dai_driver tegra20_spdif_dai = {\n\t.name = \"tegra20-spdif\",\n\t.playback = {\n\t\t.stream_name = \"Playback\",\n\t\t.channels_min = 2,\n\t\t.channels_max = 2,\n\t\t.rates = SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 |\n\t\t\t SNDRV_PCM_RATE_48000,\n\t\t.formats = SNDRV_PCM_FMTBIT_S16_LE,\n\t},\n\t.ops = &tegra20_spdif_dai_ops,\n};\n\nstatic const struct snd_soc_component_driver tegra20_spdif_component = {\n\t.name = \"tegra20-spdif\",\n\t.legacy_dai_naming = 1,\n};\n\nstatic bool tegra20_spdif_wr_rd_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase TEGRA20_SPDIF_CTRL:\n\tcase TEGRA20_SPDIF_STATUS:\n\tcase TEGRA20_SPDIF_STROBE_CTRL:\n\tcase TEGRA20_SPDIF_DATA_FIFO_CSR:\n\tcase TEGRA20_SPDIF_DATA_OUT:\n\tcase TEGRA20_SPDIF_DATA_IN:\n\tcase TEGRA20_SPDIF_CH_STA_RX_A:\n\tcase TEGRA20_SPDIF_CH_STA_RX_B:\n\tcase TEGRA20_SPDIF_CH_STA_RX_C:\n\tcase TEGRA20_SPDIF_CH_STA_RX_D:\n\tcase TEGRA20_SPDIF_CH_STA_RX_E:\n\tcase TEGRA20_SPDIF_CH_STA_RX_F:\n\tcase TEGRA20_SPDIF_CH_STA_TX_A:\n\tcase TEGRA20_SPDIF_CH_STA_TX_B:\n\tcase TEGRA20_SPDIF_CH_STA_TX_C:\n\tcase TEGRA20_SPDIF_CH_STA_TX_D:\n\tcase TEGRA20_SPDIF_CH_STA_TX_E:\n\tcase TEGRA20_SPDIF_CH_STA_TX_F:\n\tcase TEGRA20_SPDIF_USR_STA_RX_A:\n\tcase TEGRA20_SPDIF_USR_DAT_TX_A:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool tegra20_spdif_volatile_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase TEGRA20_SPDIF_STATUS:\n\tcase TEGRA20_SPDIF_DATA_FIFO_CSR:\n\tcase TEGRA20_SPDIF_DATA_OUT:\n\tcase TEGRA20_SPDIF_DATA_IN:\n\tcase TEGRA20_SPDIF_CH_STA_RX_A:\n\tcase TEGRA20_SPDIF_CH_STA_RX_B:\n\tcase TEGRA20_SPDIF_CH_STA_RX_C:\n\tcase TEGRA20_SPDIF_CH_STA_RX_D:\n\tcase TEGRA20_SPDIF_CH_STA_RX_E:\n\tcase TEGRA20_SPDIF_CH_STA_RX_F:\n\tcase TEGRA20_SPDIF_USR_STA_RX_A:\n\tcase TEGRA20_SPDIF_USR_DAT_TX_A:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool tegra20_spdif_precious_reg(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase TEGRA20_SPDIF_DATA_OUT:\n\tcase TEGRA20_SPDIF_DATA_IN:\n\tcase TEGRA20_SPDIF_USR_STA_RX_A:\n\tcase TEGRA20_SPDIF_USR_DAT_TX_A:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic const struct regmap_config tegra20_spdif_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = TEGRA20_SPDIF_USR_DAT_TX_A,\n\t.writeable_reg = tegra20_spdif_wr_rd_reg,\n\t.readable_reg = tegra20_spdif_wr_rd_reg,\n\t.volatile_reg = tegra20_spdif_volatile_reg,\n\t.precious_reg = tegra20_spdif_precious_reg,\n\t.cache_type = REGCACHE_FLAT,\n};\n\nstatic int tegra20_spdif_platform_probe(struct platform_device *pdev)\n{\n\tstruct tegra20_spdif *spdif;\n\tstruct resource *mem;\n\tvoid __iomem *regs;\n\tint ret;\n\n\tspdif = devm_kzalloc(&pdev->dev, sizeof(struct tegra20_spdif),\n\t\t\t     GFP_KERNEL);\n\tif (!spdif)\n\t\treturn -ENOMEM;\n\n\tdev_set_drvdata(&pdev->dev, spdif);\n\n\tspdif->reset = devm_reset_control_get_exclusive(&pdev->dev, NULL);\n\tif (IS_ERR(spdif->reset)) {\n\t\tdev_err(&pdev->dev, \"Can't retrieve spdif reset\\n\");\n\t\treturn PTR_ERR(spdif->reset);\n\t}\n\n\tspdif->clk_spdif_out = devm_clk_get(&pdev->dev, \"out\");\n\tif (IS_ERR(spdif->clk_spdif_out)) {\n\t\tdev_err(&pdev->dev, \"Could not retrieve spdif clock\\n\");\n\t\treturn PTR_ERR(spdif->clk_spdif_out);\n\t}\n\n\tregs = devm_platform_get_and_ioremap_resource(pdev, 0, &mem);\n\tif (IS_ERR(regs))\n\t\treturn PTR_ERR(regs);\n\n\tspdif->regmap = devm_regmap_init_mmio(&pdev->dev, regs,\n\t\t\t\t\t      &tegra20_spdif_regmap_config);\n\tif (IS_ERR(spdif->regmap)) {\n\t\tdev_err(&pdev->dev, \"regmap init failed\\n\");\n\t\treturn PTR_ERR(spdif->regmap);\n\t}\n\n\tspdif->playback_dma_data.addr = mem->start + TEGRA20_SPDIF_DATA_OUT;\n\tspdif->playback_dma_data.addr_width = DMA_SLAVE_BUSWIDTH_4_BYTES;\n\tspdif->playback_dma_data.maxburst = 4;\n\n\tret = devm_pm_runtime_enable(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = devm_snd_soc_register_component(&pdev->dev,\n\t\t\t\t\t      &tegra20_spdif_component,\n\t\t\t\t\t      &tegra20_spdif_dai, 1);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Could not register DAI: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = devm_tegra_pcm_platform_register(&pdev->dev);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"Could not register PCM: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct dev_pm_ops tegra20_spdif_pm_ops = {\n\tSET_RUNTIME_PM_OPS(tegra20_spdif_runtime_suspend,\n\t\t\t   tegra20_spdif_runtime_resume, NULL)\n\tSET_SYSTEM_SLEEP_PM_OPS(pm_runtime_force_suspend,\n\t\t\t\tpm_runtime_force_resume)\n};\n\nstatic const struct of_device_id tegra20_spdif_of_match[] = {\n\t{ .compatible = \"nvidia,tegra20-spdif\", },\n\t{},\n};\nMODULE_DEVICE_TABLE(of, tegra20_spdif_of_match);\n\nstatic struct platform_driver tegra20_spdif_driver = {\n\t.driver = {\n\t\t.name = \"tegra20-spdif\",\n\t\t.pm = &tegra20_spdif_pm_ops,\n\t\t.of_match_table = tegra20_spdif_of_match,\n\t},\n\t.probe = tegra20_spdif_platform_probe,\n};\nmodule_platform_driver(tegra20_spdif_driver);\n\nMODULE_AUTHOR(\"Stephen Warren <swarren@nvidia.com>\");\nMODULE_DESCRIPTION(\"Tegra20 SPDIF ASoC driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}