// Seed: 2500473043
module module_0 ();
  tri id_2;
  assign id_1 = id_2;
  wire id_4;
  assign id_1 = 1'd0;
  always @(posedge 1 or posedge id_2) begin
    if (id_2) #1;
  end
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input logic id_2,
    input supply1 id_3,
    output logic id_4
);
  always @(*)
    if (1) begin
      if (id_2) if ('h0 || id_2) id_4 <= id_2;
    end
  xor (id_0, id_1, id_2, id_3);
  module_0();
endmodule
