
Assignment1Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cb8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000148  08002e48  08002e48  00012e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002f90  08002f90  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08002f90  08002f90  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002f90  08002f90  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002f90  08002f90  00012f90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002f94  08002f94  00012f94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08002f98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000014c  20000090  08003028  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001dc  08003028  000201dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d0e  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000195a  00000000  00000000  00029dce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a68  00000000  00000000  0002b728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009a0  00000000  00000000  0002c190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004bc8  00000000  00000000  0002cb30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000878a  00000000  00000000  000316f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005c9b6  00000000  00000000  00039e82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00096838  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035dc  00000000  00000000  0009688c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002e30 	.word	0x08002e30

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08002e30 	.word	0x08002e30

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <EXTI_Init>:
  * @retval None
  */
  

void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000278:	2300      	movs	r3, #0
 800027a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE_ALL(EXTI_InitStruct->EXTI_Line));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 800027c:	4b7b      	ldr	r3, [pc, #492]	; (800046c <EXTI_Init+0x1fc>)
 800027e:	60fb      	str	r3, [r7, #12]
      
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	799b      	ldrb	r3, [r3, #6]
 8000284:	2b00      	cmp	r3, #0
 8000286:	f000 80d2 	beq.w	800042e <EXTI_Init+0x1be>
  {
    /* Clear EXTI line configuration */   
    *(__IO uint32_t *) (((uint32_t) &(EXTI->IMR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));   
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	095b      	lsrs	r3, r3, #5
 8000290:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8000294:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 8000298:	015b      	lsls	r3, r3, #5
 800029a:	6819      	ldr	r1, [r3, #0]
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	f003 031f 	and.w	r3, r3, #31
 80002a4:	2201      	movs	r2, #1
 80002a6:	fa02 f303 	lsl.w	r3, r2, r3
 80002aa:	43da      	mvns	r2, r3
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	095b      	lsrs	r3, r3, #5
 80002b2:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80002b6:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 80002ba:	015b      	lsls	r3, r3, #5
 80002bc:	4618      	mov	r0, r3
 80002be:	ea01 0302 	and.w	r3, r1, r2
 80002c2:	6003      	str	r3, [r0, #0]
    *(__IO uint32_t *) (((uint32_t) &(EXTI->EMR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	095b      	lsrs	r3, r3, #5
 80002ca:	015a      	lsls	r2, r3, #5
 80002cc:	4b68      	ldr	r3, [pc, #416]	; (8000470 <EXTI_Init+0x200>)
 80002ce:	4413      	add	r3, r2
 80002d0:	6819      	ldr	r1, [r3, #0]
 80002d2:	687b      	ldr	r3, [r7, #4]
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	f003 031f 	and.w	r3, r3, #31
 80002da:	2201      	movs	r2, #1
 80002dc:	fa02 f303 	lsl.w	r3, r2, r3
 80002e0:	43da      	mvns	r2, r3
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	681b      	ldr	r3, [r3, #0]
 80002e6:	095b      	lsrs	r3, r3, #5
 80002e8:	0158      	lsls	r0, r3, #5
 80002ea:	4b61      	ldr	r3, [pc, #388]	; (8000470 <EXTI_Init+0x200>)
 80002ec:	4403      	add	r3, r0
 80002ee:	4618      	mov	r0, r3
 80002f0:	ea01 0302 	and.w	r3, r1, r2
 80002f4:	6003      	str	r3, [r0, #0]
     
    tmp += EXTI_InitStruct->EXTI_Mode + (((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20);
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	791b      	ldrb	r3, [r3, #4]
 80002fa:	461a      	mov	r2, r3
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	095b      	lsrs	r3, r3, #5
 8000302:	015b      	lsls	r3, r3, #5
 8000304:	4413      	add	r3, r2
 8000306:	68fa      	ldr	r2, [r7, #12]
 8000308:	4413      	add	r3, r2
 800030a:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 800030c:	68fb      	ldr	r3, [r7, #12]
 800030e:	681a      	ldr	r2, [r3, #0]
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	f003 031f 	and.w	r3, r3, #31
 8000318:	2101      	movs	r1, #1
 800031a:	fa01 f303 	lsl.w	r3, r1, r3
 800031e:	4619      	mov	r1, r3
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	430a      	orrs	r2, r1
 8000324:	601a      	str	r2, [r3, #0]
    
    tmp = (uint32_t)EXTI_BASE;
 8000326:	4b51      	ldr	r3, [pc, #324]	; (800046c <EXTI_Init+0x1fc>)
 8000328:	60fb      	str	r3, [r7, #12]

    /* Clear Rising Falling edge configuration */
    *(__IO uint32_t *) (((uint32_t) &(EXTI->RTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	095b      	lsrs	r3, r3, #5
 8000330:	015a      	lsls	r2, r3, #5
 8000332:	4b50      	ldr	r3, [pc, #320]	; (8000474 <EXTI_Init+0x204>)
 8000334:	4413      	add	r3, r2
 8000336:	6819      	ldr	r1, [r3, #0]
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	f003 031f 	and.w	r3, r3, #31
 8000340:	2201      	movs	r2, #1
 8000342:	fa02 f303 	lsl.w	r3, r2, r3
 8000346:	43da      	mvns	r2, r3
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	095b      	lsrs	r3, r3, #5
 800034e:	0158      	lsls	r0, r3, #5
 8000350:	4b48      	ldr	r3, [pc, #288]	; (8000474 <EXTI_Init+0x204>)
 8000352:	4403      	add	r3, r0
 8000354:	4618      	mov	r0, r3
 8000356:	ea01 0302 	and.w	r3, r1, r2
 800035a:	6003      	str	r3, [r0, #0]
    *(__IO uint32_t *) (((uint32_t) &(EXTI->FTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	095b      	lsrs	r3, r3, #5
 8000362:	015a      	lsls	r2, r3, #5
 8000364:	4b44      	ldr	r3, [pc, #272]	; (8000478 <EXTI_Init+0x208>)
 8000366:	4413      	add	r3, r2
 8000368:	6819      	ldr	r1, [r3, #0]
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	f003 031f 	and.w	r3, r3, #31
 8000372:	2201      	movs	r2, #1
 8000374:	fa02 f303 	lsl.w	r3, r2, r3
 8000378:	43da      	mvns	r2, r3
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	681b      	ldr	r3, [r3, #0]
 800037e:	095b      	lsrs	r3, r3, #5
 8000380:	0158      	lsls	r0, r3, #5
 8000382:	4b3d      	ldr	r3, [pc, #244]	; (8000478 <EXTI_Init+0x208>)
 8000384:	4403      	add	r3, r0
 8000386:	4618      	mov	r0, r3
 8000388:	ea01 0302 	and.w	r3, r1, r2
 800038c:	6003      	str	r3, [r0, #0]
    
      /* Select the trigger for the selected interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	795b      	ldrb	r3, [r3, #5]
 8000392:	2b10      	cmp	r3, #16
 8000394:	d132      	bne.n	80003fc <EXTI_Init+0x18c>
    {
      /* Rising Falling edge */
    *(__IO uint32_t *) (((uint32_t) &(EXTI->RTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	095b      	lsrs	r3, r3, #5
 800039c:	015a      	lsls	r2, r3, #5
 800039e:	4b35      	ldr	r3, [pc, #212]	; (8000474 <EXTI_Init+0x204>)
 80003a0:	4413      	add	r3, r2
 80003a2:	681a      	ldr	r2, [r3, #0]
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	f003 031f 	and.w	r3, r3, #31
 80003ac:	2101      	movs	r1, #1
 80003ae:	fa01 f303 	lsl.w	r3, r1, r3
 80003b2:	4618      	mov	r0, r3
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	095b      	lsrs	r3, r3, #5
 80003ba:	0159      	lsls	r1, r3, #5
 80003bc:	4b2d      	ldr	r3, [pc, #180]	; (8000474 <EXTI_Init+0x204>)
 80003be:	440b      	add	r3, r1
 80003c0:	4619      	mov	r1, r3
 80003c2:	ea42 0300 	orr.w	r3, r2, r0
 80003c6:	600b      	str	r3, [r1, #0]
    *(__IO uint32_t *) (((uint32_t) &(EXTI->FTSR)) + ((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20) |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));      
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	095b      	lsrs	r3, r3, #5
 80003ce:	015a      	lsls	r2, r3, #5
 80003d0:	4b29      	ldr	r3, [pc, #164]	; (8000478 <EXTI_Init+0x208>)
 80003d2:	4413      	add	r3, r2
 80003d4:	681a      	ldr	r2, [r3, #0]
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	f003 031f 	and.w	r3, r3, #31
 80003de:	2101      	movs	r1, #1
 80003e0:	fa01 f303 	lsl.w	r3, r1, r3
 80003e4:	4618      	mov	r0, r3
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	095b      	lsrs	r3, r3, #5
 80003ec:	0159      	lsls	r1, r3, #5
 80003ee:	4b22      	ldr	r3, [pc, #136]	; (8000478 <EXTI_Init+0x208>)
 80003f0:	440b      	add	r3, r1
 80003f2:	4619      	mov	r1, r3
 80003f4:	ea42 0300 	orr.w	r3, r2, r0
 80003f8:	600b      	str	r3, [r1, #0]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
  }
         
}
 80003fa:	e030      	b.n	800045e <EXTI_Init+0x1ee>
      tmp += EXTI_InitStruct->EXTI_Trigger + (((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20);
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	795b      	ldrb	r3, [r3, #5]
 8000400:	461a      	mov	r2, r3
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	095b      	lsrs	r3, r3, #5
 8000408:	015b      	lsls	r3, r3, #5
 800040a:	4413      	add	r3, r2
 800040c:	68fa      	ldr	r2, [r7, #12]
 800040e:	4413      	add	r3, r2
 8000410:	60fb      	str	r3, [r7, #12]
      *(__IO uint32_t *) tmp |= (uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8000412:	68fb      	ldr	r3, [r7, #12]
 8000414:	681a      	ldr	r2, [r3, #0]
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	f003 031f 	and.w	r3, r3, #31
 800041e:	2101      	movs	r1, #1
 8000420:	fa01 f303 	lsl.w	r3, r1, r3
 8000424:	4619      	mov	r1, r3
 8000426:	68fb      	ldr	r3, [r7, #12]
 8000428:	430a      	orrs	r2, r1
 800042a:	601a      	str	r2, [r3, #0]
}
 800042c:	e017      	b.n	800045e <EXTI_Init+0x1ee>
    tmp += EXTI_InitStruct->EXTI_Mode + (((EXTI_InitStruct->EXTI_Line) >> 5 ) * 0x20);
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	791b      	ldrb	r3, [r3, #4]
 8000432:	461a      	mov	r2, r3
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	095b      	lsrs	r3, r3, #5
 800043a:	015b      	lsls	r3, r3, #5
 800043c:	4413      	add	r3, r2
 800043e:	68fa      	ldr	r2, [r7, #12]
 8000440:	4413      	add	r3, r2
 8000442:	60fb      	str	r3, [r7, #12]
    *(__IO uint32_t *) tmp &= ~(uint32_t)(1 << (EXTI_InitStruct->EXTI_Line & 0x1F));
 8000444:	68fb      	ldr	r3, [r7, #12]
 8000446:	6819      	ldr	r1, [r3, #0]
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	f003 031f 	and.w	r3, r3, #31
 8000450:	2201      	movs	r2, #1
 8000452:	fa02 f303 	lsl.w	r3, r2, r3
 8000456:	43da      	mvns	r2, r3
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	400a      	ands	r2, r1
 800045c:	601a      	str	r2, [r3, #0]
}
 800045e:	bf00      	nop
 8000460:	3714      	adds	r7, #20
 8000462:	46bd      	mov	sp, r7
 8000464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000468:	4770      	bx	lr
 800046a:	bf00      	nop
 800046c:	40010400 	.word	0x40010400
 8000470:	40010404 	.word	0x40010404
 8000474:	40010408 	.word	0x40010408
 8000478:	4001040c 	.word	0x4001040c

0800047c <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 800047c:	b480      	push	{r7}
 800047e:	b085      	sub	sp, #20
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8000484:	2300      	movs	r3, #0
 8000486:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8000488:	2300      	movs	r3, #0
 800048a:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  *(__IO uint32_t *) (((uint32_t) &(EXTI->IMR)) + ((EXTI_Line) >> 5 ) * 0x20) & (uint32_t)(1 << (EXTI_Line & 0x1F));
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	095b      	lsrs	r3, r3, #5
 8000490:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8000494:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 8000498:	015b      	lsls	r3, r3, #5
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	687a      	ldr	r2, [r7, #4]
 800049e:	f002 021f 	and.w	r2, r2, #31
 80004a2:	2101      	movs	r1, #1
 80004a4:	fa01 f202 	lsl.w	r2, r1, r2
 80004a8:	4013      	ands	r3, r2
 80004aa:	60bb      	str	r3, [r7, #8]
 
  if ( (((*(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + (((EXTI_Line) >> 5 ) * 0x20) )) & (uint32_t)(1 << (EXTI_Line & 0x1F))) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	095b      	lsrs	r3, r3, #5
 80004b0:	015a      	lsls	r2, r3, #5
 80004b2:	4b0d      	ldr	r3, [pc, #52]	; (80004e8 <EXTI_GetITStatus+0x6c>)
 80004b4:	4413      	add	r3, r2
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	687a      	ldr	r2, [r7, #4]
 80004ba:	f002 021f 	and.w	r2, r2, #31
 80004be:	2101      	movs	r1, #1
 80004c0:	fa01 f202 	lsl.w	r2, r1, r2
 80004c4:	4013      	ands	r3, r2
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d005      	beq.n	80004d6 <EXTI_GetITStatus+0x5a>
 80004ca:	68bb      	ldr	r3, [r7, #8]
 80004cc:	2b00      	cmp	r3, #0
 80004ce:	d002      	beq.n	80004d6 <EXTI_GetITStatus+0x5a>
  {
    bitstatus = SET;
 80004d0:	2301      	movs	r3, #1
 80004d2:	73fb      	strb	r3, [r7, #15]
 80004d4:	e001      	b.n	80004da <EXTI_GetITStatus+0x5e>
  }
  else
  {
    bitstatus = RESET;
 80004d6:	2300      	movs	r3, #0
 80004d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80004da:	7bfb      	ldrb	r3, [r7, #15]
  
}
 80004dc:	4618      	mov	r0, r3
 80004de:	3714      	adds	r7, #20
 80004e0:	46bd      	mov	sp, r7
 80004e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e6:	4770      	bx	lr
 80004e8:	40010414 	.word	0x40010414

080004ec <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80004ec:	b480      	push	{r7}
 80004ee:	b083      	sub	sp, #12
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE_EXT(EXTI_Line));
  
  *(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + ((EXTI_Line) >> 5 ) * 0x20) = (1 << (EXTI_Line & 0x1F));
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	f003 031f 	and.w	r3, r3, #31
 80004fa:	2201      	movs	r2, #1
 80004fc:	fa02 f103 	lsl.w	r1, r2, r3
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	095b      	lsrs	r3, r3, #5
 8000504:	015a      	lsls	r2, r3, #5
 8000506:	4b05      	ldr	r3, [pc, #20]	; (800051c <EXTI_ClearITPendingBit+0x30>)
 8000508:	4413      	add	r3, r2
 800050a:	460a      	mov	r2, r1
 800050c:	601a      	str	r2, [r3, #0]
}
 800050e:	bf00      	nop
 8000510:	370c      	adds	r7, #12
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	40010414 	.word	0x40010414

08000520 <GPIO_Init>:
  *         GPIO_Pin_0->GPIO_Pin_2, GPIO_Pin_4, GPIO_Pin_6, GPIO_Pin_9 
  *                       and GPIO_Pin_10 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{ 
 8000520:	b480      	push	{r7}
 8000522:	b087      	sub	sp, #28
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
 8000528:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800052a:	2300      	movs	r3, #0
 800052c:	617b      	str	r3, [r7, #20]
 800052e:	2300      	movs	r3, #0
 8000530:	613b      	str	r3, [r7, #16]
 8000532:	2300      	movs	r3, #0
 8000534:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000536:	2300      	movs	r3, #0
 8000538:	617b      	str	r3, [r7, #20]
 800053a:	e07c      	b.n	8000636 <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800053c:	2201      	movs	r2, #1
 800053e:	697b      	ldr	r3, [r7, #20]
 8000540:	fa02 f303 	lsl.w	r3, r2, r3
 8000544:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	693a      	ldr	r2, [r7, #16]
 800054c:	4013      	ands	r3, r2
 800054e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000550:	68fa      	ldr	r2, [r7, #12]
 8000552:	693b      	ldr	r3, [r7, #16]
 8000554:	429a      	cmp	r2, r3
 8000556:	d16b      	bne.n	8000630 <GPIO_Init+0x110>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	791b      	ldrb	r3, [r3, #4]
 800055c:	2b01      	cmp	r3, #1
 800055e:	d003      	beq.n	8000568 <GPIO_Init+0x48>
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	791b      	ldrb	r3, [r3, #4]
 8000564:	2b02      	cmp	r3, #2
 8000566:	d134      	bne.n	80005d2 <GPIO_Init+0xb2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	689a      	ldr	r2, [r3, #8]
 800056c:	697b      	ldr	r3, [r7, #20]
 800056e:	005b      	lsls	r3, r3, #1
 8000570:	2103      	movs	r1, #3
 8000572:	fa01 f303 	lsl.w	r3, r1, r3
 8000576:	43db      	mvns	r3, r3
 8000578:	401a      	ands	r2, r3
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	689a      	ldr	r2, [r3, #8]
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	795b      	ldrb	r3, [r3, #5]
 8000586:	4619      	mov	r1, r3
 8000588:	697b      	ldr	r3, [r7, #20]
 800058a:	005b      	lsls	r3, r3, #1
 800058c:	fa01 f303 	lsl.w	r3, r1, r3
 8000590:	431a      	orrs	r2, r3
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	889b      	ldrh	r3, [r3, #4]
 800059a:	b29a      	uxth	r2, r3
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	b29b      	uxth	r3, r3
 80005a0:	4619      	mov	r1, r3
 80005a2:	2301      	movs	r3, #1
 80005a4:	408b      	lsls	r3, r1
 80005a6:	b29b      	uxth	r3, r3
 80005a8:	43db      	mvns	r3, r3
 80005aa:	b29b      	uxth	r3, r3
 80005ac:	4013      	ands	r3, r2
 80005ae:	b29a      	uxth	r2, r3
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	889b      	ldrh	r3, [r3, #4]
 80005b8:	b29a      	uxth	r2, r3
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	799b      	ldrb	r3, [r3, #6]
 80005be:	4619      	mov	r1, r3
 80005c0:	697b      	ldr	r3, [r7, #20]
 80005c2:	b29b      	uxth	r3, r3
 80005c4:	fa01 f303 	lsl.w	r3, r1, r3
 80005c8:	b29b      	uxth	r3, r3
 80005ca:	4313      	orrs	r3, r2
 80005cc:	b29a      	uxth	r2, r3
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	809a      	strh	r2, [r3, #4]
      }
      
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	681a      	ldr	r2, [r3, #0]
 80005d6:	697b      	ldr	r3, [r7, #20]
 80005d8:	005b      	lsls	r3, r3, #1
 80005da:	2103      	movs	r1, #3
 80005dc:	fa01 f303 	lsl.w	r3, r1, r3
 80005e0:	43db      	mvns	r3, r3
 80005e2:	401a      	ands	r2, r3
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681a      	ldr	r2, [r3, #0]
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	791b      	ldrb	r3, [r3, #4]
 80005f0:	4619      	mov	r1, r3
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	005b      	lsls	r3, r3, #1
 80005f6:	fa01 f303 	lsl.w	r3, r1, r3
 80005fa:	431a      	orrs	r2, r3
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	601a      	str	r2, [r3, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	68da      	ldr	r2, [r3, #12]
 8000604:	697b      	ldr	r3, [r7, #20]
 8000606:	b29b      	uxth	r3, r3
 8000608:	005b      	lsls	r3, r3, #1
 800060a:	2103      	movs	r1, #3
 800060c:	fa01 f303 	lsl.w	r3, r1, r3
 8000610:	43db      	mvns	r3, r3
 8000612:	401a      	ands	r2, r3
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	68da      	ldr	r2, [r3, #12]
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	79db      	ldrb	r3, [r3, #7]
 8000620:	4619      	mov	r1, r3
 8000622:	697b      	ldr	r3, [r7, #20]
 8000624:	005b      	lsls	r3, r3, #1
 8000626:	fa01 f303 	lsl.w	r3, r1, r3
 800062a:	431a      	orrs	r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000630:	697b      	ldr	r3, [r7, #20]
 8000632:	3301      	adds	r3, #1
 8000634:	617b      	str	r3, [r7, #20]
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	2b0f      	cmp	r3, #15
 800063a:	f67f af7f 	bls.w	800053c <GPIO_Init+0x1c>
    }
  }
}
 800063e:	bf00      	nop
 8000640:	bf00      	nop
 8000642:	371c      	adds	r7, #28
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr

0800064c <GPIO_StructInit>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800065a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	2200      	movs	r2, #0
 8000660:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	2202      	movs	r2, #2
 8000666:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2200      	movs	r2, #0
 800066c:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	2200      	movs	r2, #0
 8000672:	71da      	strb	r2, [r3, #7]
}
 8000674:	bf00      	nop
 8000676:	370c      	adds	r7, #12
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr

08000680 <GPIO_ReadInputDataBit>:
  *         (0..15) for GPIOA, GPIOB, GPIOC, GPIOD or GPIOE;
  *         (0..2, 4, 6, 9..10) for GPIOF.
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000680:	b480      	push	{r7}
 8000682:	b085      	sub	sp, #20
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
 8000688:	460b      	mov	r3, r1
 800068a:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 800068c:	2300      	movs	r3, #0
 800068e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	8a1b      	ldrh	r3, [r3, #16]
 8000694:	b29a      	uxth	r2, r3
 8000696:	887b      	ldrh	r3, [r7, #2]
 8000698:	4013      	ands	r3, r2
 800069a:	b29b      	uxth	r3, r3
 800069c:	2b00      	cmp	r3, #0
 800069e:	d002      	beq.n	80006a6 <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 80006a0:	2301      	movs	r3, #1
 80006a2:	73fb      	strb	r3, [r7, #15]
 80006a4:	e001      	b.n	80006aa <GPIO_ReadInputDataBit+0x2a>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80006a6:	2300      	movs	r3, #0
 80006a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80006aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	3714      	adds	r7, #20
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr

080006b8 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b083      	sub	sp, #12
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	460b      	mov	r3, r1
 80006c2:	807b      	strh	r3, [r7, #2]
 80006c4:	4613      	mov	r3, r2
 80006c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));
  
  if (BitVal != Bit_RESET)
 80006c8:	787b      	ldrb	r3, [r7, #1]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d003      	beq.n	80006d6 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80006ce:	887a      	ldrh	r2, [r7, #2]
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80006d4:	e002      	b.n	80006dc <GPIO_WriteBit+0x24>
    GPIOx->BRR = GPIO_Pin ;
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	887a      	ldrh	r2, [r7, #2]
 80006da:	851a      	strh	r2, [r3, #40]	; 0x28
}
 80006dc:	bf00      	nop
 80006de:	370c      	adds	r7, #12
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr

080006e8 <NVIC_PriorityGroupConfig>:
  *     @note When NVIC_PriorityGroup_0 is selected, it will no be any nested 
  *           interrupt. This interrupts priority is managed only with subpriority.                                    
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80006f0:	4a06      	ldr	r2, [pc, #24]	; (800070c <NVIC_PriorityGroupConfig+0x24>)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006fc:	60d3      	str	r3, [r2, #12]
}
 80006fe:	bf00      	nop
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	e000ed00 	.word	0xe000ed00

08000710 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000710:	b480      	push	{r7}
 8000712:	b087      	sub	sp, #28
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000718:	2300      	movs	r3, #0
 800071a:	617b      	str	r3, [r7, #20]
 800071c:	2300      	movs	r3, #0
 800071e:	613b      	str	r3, [r7, #16]
 8000720:	230f      	movs	r3, #15
 8000722:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	78db      	ldrb	r3, [r3, #3]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d03a      	beq.n	80007a2 <NVIC_Init+0x92>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800072c:	4b28      	ldr	r3, [pc, #160]	; (80007d0 <NVIC_Init+0xc0>)
 800072e:	68db      	ldr	r3, [r3, #12]
 8000730:	43db      	mvns	r3, r3
 8000732:	0a1b      	lsrs	r3, r3, #8
 8000734:	f003 0307 	and.w	r3, r3, #7
 8000738:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 800073a:	697b      	ldr	r3, [r7, #20]
 800073c:	f1c3 0304 	rsb	r3, r3, #4
 8000740:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8000742:	68fa      	ldr	r2, [r7, #12]
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	fa22 f303 	lsr.w	r3, r2, r3
 800074a:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	785b      	ldrb	r3, [r3, #1]
 8000750:	461a      	mov	r2, r3
 8000752:	693b      	ldr	r3, [r7, #16]
 8000754:	fa02 f303 	lsl.w	r3, r2, r3
 8000758:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	789b      	ldrb	r3, [r3, #2]
 800075e:	461a      	mov	r2, r3
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	4013      	ands	r3, r2
 8000764:	697a      	ldr	r2, [r7, #20]
 8000766:	4313      	orrs	r3, r2
 8000768:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 800076a:	697b      	ldr	r3, [r7, #20]
 800076c:	011b      	lsls	r3, r3, #4
 800076e:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000770:	4a18      	ldr	r2, [pc, #96]	; (80007d4 <NVIC_Init+0xc4>)
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	6979      	ldr	r1, [r7, #20]
 8000778:	b2c9      	uxtb	r1, r1
 800077a:	4413      	add	r3, r2
 800077c:	460a      	mov	r2, r1
 800077e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	781b      	ldrb	r3, [r3, #0]
 8000786:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800078a:	4912      	ldr	r1, [pc, #72]	; (80007d4 <NVIC_Init+0xc4>)
 800078c:	687a      	ldr	r2, [r7, #4]
 800078e:	7812      	ldrb	r2, [r2, #0]
 8000790:	0952      	lsrs	r2, r2, #5
 8000792:	b2d2      	uxtb	r2, r2
 8000794:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000796:	2201      	movs	r2, #1
 8000798:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800079c:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80007a0:	e00f      	b.n	80007c2 <NVIC_Init+0xb2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80007aa:	490a      	ldr	r1, [pc, #40]	; (80007d4 <NVIC_Init+0xc4>)
 80007ac:	687a      	ldr	r2, [r7, #4]
 80007ae:	7812      	ldrb	r2, [r2, #0]
 80007b0:	0952      	lsrs	r2, r2, #5
 80007b2:	b2d2      	uxtb	r2, r2
 80007b4:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80007b6:	2201      	movs	r2, #1
 80007b8:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80007ba:	f100 0320 	add.w	r3, r0, #32
 80007be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80007c2:	bf00      	nop
 80007c4:	371c      	adds	r7, #28
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	e000ed00 	.word	0xe000ed00
 80007d4:	e000e100 	.word	0xe000e100

080007d8 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80007d8:	b480      	push	{r7}
 80007da:	b08b      	sub	sp, #44	; 0x2c
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	623b      	str	r3, [r7, #32]
 80007e4:	2300      	movs	r3, #0
 80007e6:	61fb      	str	r3, [r7, #28]
 80007e8:	2300      	movs	r3, #0
 80007ea:	61bb      	str	r3, [r7, #24]
 80007ec:	2300      	movs	r3, #0
 80007ee:	617b      	str	r3, [r7, #20]
 80007f0:	2300      	movs	r3, #0
 80007f2:	613b      	str	r3, [r7, #16]
 80007f4:	2300      	movs	r3, #0
 80007f6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	60fb      	str	r3, [r7, #12]
 80007fc:	2300      	movs	r3, #0
 80007fe:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000800:	4b91      	ldr	r3, [pc, #580]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 8000802:	685b      	ldr	r3, [r3, #4]
 8000804:	f003 030c 	and.w	r3, r3, #12
 8000808:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 800080a:	6a3b      	ldr	r3, [r7, #32]
 800080c:	2b08      	cmp	r3, #8
 800080e:	d011      	beq.n	8000834 <RCC_GetClocksFreq+0x5c>
 8000810:	6a3b      	ldr	r3, [r7, #32]
 8000812:	2b08      	cmp	r3, #8
 8000814:	d837      	bhi.n	8000886 <RCC_GetClocksFreq+0xae>
 8000816:	6a3b      	ldr	r3, [r7, #32]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d003      	beq.n	8000824 <RCC_GetClocksFreq+0x4c>
 800081c:	6a3b      	ldr	r3, [r7, #32]
 800081e:	2b04      	cmp	r3, #4
 8000820:	d004      	beq.n	800082c <RCC_GetClocksFreq+0x54>
 8000822:	e030      	b.n	8000886 <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	4a89      	ldr	r2, [pc, #548]	; (8000a4c <RCC_GetClocksFreq+0x274>)
 8000828:	601a      	str	r2, [r3, #0]
      break;
 800082a:	e030      	b.n	800088e <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	4a87      	ldr	r2, [pc, #540]	; (8000a4c <RCC_GetClocksFreq+0x274>)
 8000830:	601a      	str	r2, [r3, #0]
      break;
 8000832:	e02c      	b.n	800088e <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000834:	4b84      	ldr	r3, [pc, #528]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 8000836:	685b      	ldr	r3, [r3, #4]
 8000838:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800083c:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800083e:	4b82      	ldr	r3, [pc, #520]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 8000840:	685b      	ldr	r3, [r3, #4]
 8000842:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000846:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 8000848:	69fb      	ldr	r3, [r7, #28]
 800084a:	0c9b      	lsrs	r3, r3, #18
 800084c:	3302      	adds	r3, #2
 800084e:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8000850:	69bb      	ldr	r3, [r7, #24]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d105      	bne.n	8000862 <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 8000856:	69fb      	ldr	r3, [r7, #28]
 8000858:	4a7d      	ldr	r2, [pc, #500]	; (8000a50 <RCC_GetClocksFreq+0x278>)
 800085a:	fb02 f303 	mul.w	r3, r2, r3
 800085e:	627b      	str	r3, [r7, #36]	; 0x24
 8000860:	e00d      	b.n	800087e <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000862:	4b79      	ldr	r3, [pc, #484]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 8000864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000866:	f003 030f 	and.w	r3, r3, #15
 800086a:	3301      	adds	r3, #1
 800086c:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 800086e:	4a77      	ldr	r2, [pc, #476]	; (8000a4c <RCC_GetClocksFreq+0x274>)
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	fbb2 f2f3 	udiv	r2, r2, r3
 8000876:	69fb      	ldr	r3, [r7, #28]
 8000878:	fb02 f303 	mul.w	r3, r2, r3
 800087c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000882:	601a      	str	r2, [r3, #0]
      break;
 8000884:	e003      	b.n	800088e <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	4a70      	ldr	r2, [pc, #448]	; (8000a4c <RCC_GetClocksFreq+0x274>)
 800088a:	601a      	str	r2, [r3, #0]
      break;
 800088c:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800088e:	4b6e      	ldr	r3, [pc, #440]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 8000890:	685b      	ldr	r3, [r3, #4]
 8000892:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000896:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000898:	6a3b      	ldr	r3, [r7, #32]
 800089a:	091b      	lsrs	r3, r3, #4
 800089c:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 800089e:	4a6d      	ldr	r2, [pc, #436]	; (8000a54 <RCC_GetClocksFreq+0x27c>)
 80008a0:	6a3b      	ldr	r3, [r7, #32]
 80008a2:	4413      	add	r3, r2
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	b2db      	uxtb	r3, r3
 80008a8:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	40da      	lsrs	r2, r3
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80008b6:	4b64      	ldr	r3, [pc, #400]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 80008b8:	685b      	ldr	r3, [r3, #4]
 80008ba:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80008be:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 80008c0:	6a3b      	ldr	r3, [r7, #32]
 80008c2:	0a1b      	lsrs	r3, r3, #8
 80008c4:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 80008c6:	4a63      	ldr	r2, [pc, #396]	; (8000a54 <RCC_GetClocksFreq+0x27c>)
 80008c8:	6a3b      	ldr	r3, [r7, #32]
 80008ca:	4413      	add	r3, r2
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	b2db      	uxtb	r3, r3
 80008d0:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	685a      	ldr	r2, [r3, #4]
 80008d6:	693b      	ldr	r3, [r7, #16]
 80008d8:	40da      	lsrs	r2, r3
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80008de:	4b5a      	ldr	r3, [pc, #360]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 80008e0:	685b      	ldr	r3, [r3, #4]
 80008e2:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80008e6:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 80008e8:	6a3b      	ldr	r3, [r7, #32]
 80008ea:	0adb      	lsrs	r3, r3, #11
 80008ec:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 80008ee:	4a59      	ldr	r2, [pc, #356]	; (8000a54 <RCC_GetClocksFreq+0x27c>)
 80008f0:	6a3b      	ldr	r3, [r7, #32]
 80008f2:	4413      	add	r3, r2
 80008f4:	781b      	ldrb	r3, [r3, #0]
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	685a      	ldr	r2, [r3, #4]
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	40da      	lsrs	r2, r3
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 8000906:	4b50      	ldr	r3, [pc, #320]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 8000908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800090a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800090e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000910:	6a3b      	ldr	r3, [r7, #32]
 8000912:	091b      	lsrs	r3, r3, #4
 8000914:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000916:	4a50      	ldr	r2, [pc, #320]	; (8000a58 <RCC_GetClocksFreq+0x280>)
 8000918:	6a3b      	ldr	r3, [r7, #32]
 800091a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800091e:	b29b      	uxth	r3, r3
 8000920:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000922:	693b      	ldr	r3, [r7, #16]
 8000924:	f003 0310 	and.w	r3, r3, #16
 8000928:	2b00      	cmp	r3, #0
 800092a:	d006      	beq.n	800093a <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 800092c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800092e:	693b      	ldr	r3, [r7, #16]
 8000930:	fbb2 f2f3 	udiv	r2, r2, r3
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	611a      	str	r2, [r3, #16]
 8000938:	e003      	b.n	8000942 <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8000942:	4b41      	ldr	r3, [pc, #260]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 8000944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000946:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 800094a:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 800094c:	6a3b      	ldr	r3, [r7, #32]
 800094e:	0a5b      	lsrs	r3, r3, #9
 8000950:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000952:	4a41      	ldr	r2, [pc, #260]	; (8000a58 <RCC_GetClocksFreq+0x280>)
 8000954:	6a3b      	ldr	r3, [r7, #32]
 8000956:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800095a:	b29b      	uxth	r3, r3
 800095c:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 800095e:	693b      	ldr	r3, [r7, #16]
 8000960:	f003 0310 	and.w	r3, r3, #16
 8000964:	2b00      	cmp	r3, #0
 8000966:	d006      	beq.n	8000976 <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8000968:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800096a:	693b      	ldr	r3, [r7, #16]
 800096c:	fbb2 f2f3 	udiv	r2, r2, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	615a      	str	r2, [r3, #20]
 8000974:	e003      	b.n	800097e <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 800097e:	4b32      	ldr	r3, [pc, #200]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	f003 0310 	and.w	r3, r3, #16
 8000986:	2b10      	cmp	r3, #16
 8000988:	d003      	beq.n	8000992 <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4a2f      	ldr	r2, [pc, #188]	; (8000a4c <RCC_GetClocksFreq+0x274>)
 800098e:	619a      	str	r2, [r3, #24]
 8000990:	e003      	b.n	800099a <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681a      	ldr	r2, [r3, #0]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 800099a:	4b2b      	ldr	r3, [pc, #172]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	f003 0320 	and.w	r3, r3, #32
 80009a2:	2b20      	cmp	r3, #32
 80009a4:	d003      	beq.n	80009ae <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	4a28      	ldr	r2, [pc, #160]	; (8000a4c <RCC_GetClocksFreq+0x274>)
 80009aa:	61da      	str	r2, [r3, #28]
 80009ac:	e003      	b.n	80009b6 <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80009b6:	4b24      	ldr	r3, [pc, #144]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80009c2:	d10d      	bne.n	80009e0 <RCC_GetClocksFreq+0x208>
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009ca:	429a      	cmp	r2, r3
 80009cc:	d108      	bne.n	80009e0 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 80009ce:	68fa      	ldr	r2, [r7, #12]
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	429a      	cmp	r2, r3
 80009d4:	d104      	bne.n	80009e0 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 80009d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009d8:	005a      	lsls	r2, r3, #1
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	621a      	str	r2, [r3, #32]
 80009de:	e003      	b.n	80009e8 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	68da      	ldr	r2, [r3, #12]
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80009e8:	4b17      	ldr	r3, [pc, #92]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 80009ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80009f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80009f4:	d10d      	bne.n	8000a12 <RCC_GetClocksFreq+0x23a>
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009fc:	429a      	cmp	r2, r3
 80009fe:	d108      	bne.n	8000a12 <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 8000a00:	68fa      	ldr	r2, [r7, #12]
 8000a02:	68bb      	ldr	r3, [r7, #8]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	d104      	bne.n	8000a12 <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 8000a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a0a:	005a      	lsls	r2, r3, #1
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	625a      	str	r2, [r3, #36]	; 0x24
 8000a10:	e003      	b.n	8000a1a <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	68da      	ldr	r2, [r3, #12]
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 8000a1a:	4b0b      	ldr	r3, [pc, #44]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	f003 0303 	and.w	r3, r3, #3
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d104      	bne.n	8000a30 <RCC_GetClocksFreq+0x258>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	68da      	ldr	r2, [r3, #12]
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	629a      	str	r2, [r3, #40]	; 0x28
 8000a2e:	e029      	b.n	8000a84 <RCC_GetClocksFreq+0x2ac>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8000a30:	4b05      	ldr	r3, [pc, #20]	; (8000a48 <RCC_GetClocksFreq+0x270>)
 8000a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a34:	f003 0303 	and.w	r3, r3, #3
 8000a38:	2b01      	cmp	r3, #1
 8000a3a:	d10f      	bne.n	8000a5c <RCC_GetClocksFreq+0x284>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	629a      	str	r2, [r3, #40]	; 0x28
 8000a44:	e01e      	b.n	8000a84 <RCC_GetClocksFreq+0x2ac>
 8000a46:	bf00      	nop
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	007a1200 	.word	0x007a1200
 8000a50:	003d0900 	.word	0x003d0900
 8000a54:	20000000 	.word	0x20000000
 8000a58:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 8000a5c:	4b66      	ldr	r3, [pc, #408]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a60:	f003 0303 	and.w	r3, r3, #3
 8000a64:	2b02      	cmp	r3, #2
 8000a66:	d104      	bne.n	8000a72 <RCC_GetClocksFreq+0x29a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000a6e:	629a      	str	r2, [r3, #40]	; 0x28
 8000a70:	e008      	b.n	8000a84 <RCC_GetClocksFreq+0x2ac>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8000a72:	4b61      	ldr	r3, [pc, #388]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a76:	f003 0303 	and.w	r3, r3, #3
 8000a7a:	2b03      	cmp	r3, #3
 8000a7c:	d102      	bne.n	8000a84 <RCC_GetClocksFreq+0x2ac>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4a5e      	ldr	r2, [pc, #376]	; (8000bfc <RCC_GetClocksFreq+0x424>)
 8000a82:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 8000a84:	4b5c      	ldr	r3, [pc, #368]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a88:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d104      	bne.n	8000a9a <RCC_GetClocksFreq+0x2c2>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	689a      	ldr	r2, [r3, #8]
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a98:	e021      	b.n	8000ade <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 8000a9a:	4b57      	ldr	r3, [pc, #348]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000aa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000aa6:	d104      	bne.n	8000ab2 <RCC_GetClocksFreq+0x2da>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ab0:	e015      	b.n	8000ade <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 8000ab2:	4b51      	ldr	r3, [pc, #324]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000aba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000abe:	d104      	bne.n	8000aca <RCC_GetClocksFreq+0x2f2>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000ac6:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ac8:	e009      	b.n	8000ade <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 8000aca:	4b4b      	ldr	r3, [pc, #300]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000ad2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8000ad6:	d102      	bne.n	8000ade <RCC_GetClocksFreq+0x306>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	4a48      	ldr	r2, [pc, #288]	; (8000bfc <RCC_GetClocksFreq+0x424>)
 8000adc:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 8000ade:	4b46      	ldr	r3, [pc, #280]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d104      	bne.n	8000af4 <RCC_GetClocksFreq+0x31c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	689a      	ldr	r2, [r3, #8]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	631a      	str	r2, [r3, #48]	; 0x30
 8000af2:	e021      	b.n	8000b38 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 8000af4:	4b40      	ldr	r3, [pc, #256]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000afc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8000b00:	d104      	bne.n	8000b0c <RCC_GetClocksFreq+0x334>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	631a      	str	r2, [r3, #48]	; 0x30
 8000b0a:	e015      	b.n	8000b38 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 8000b0c:	4b3a      	ldr	r3, [pc, #232]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b10:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000b14:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8000b18:	d104      	bne.n	8000b24 <RCC_GetClocksFreq+0x34c>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000b20:	631a      	str	r2, [r3, #48]	; 0x30
 8000b22:	e009      	b.n	8000b38 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8000b24:	4b34      	ldr	r3, [pc, #208]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b28:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000b2c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8000b30:	d102      	bne.n	8000b38 <RCC_GetClocksFreq+0x360>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4a31      	ldr	r2, [pc, #196]	; (8000bfc <RCC_GetClocksFreq+0x424>)
 8000b36:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 8000b38:	4b2f      	ldr	r3, [pc, #188]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d104      	bne.n	8000b4e <RCC_GetClocksFreq+0x376>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	689a      	ldr	r2, [r3, #8]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	635a      	str	r2, [r3, #52]	; 0x34
 8000b4c:	e021      	b.n	8000b92 <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 8000b4e:	4b2a      	ldr	r3, [pc, #168]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b52:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000b56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8000b5a:	d104      	bne.n	8000b66 <RCC_GetClocksFreq+0x38e>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681a      	ldr	r2, [r3, #0]
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	635a      	str	r2, [r3, #52]	; 0x34
 8000b64:	e015      	b.n	8000b92 <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 8000b66:	4b24      	ldr	r3, [pc, #144]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000b6e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000b72:	d104      	bne.n	8000b7e <RCC_GetClocksFreq+0x3a6>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000b7a:	635a      	str	r2, [r3, #52]	; 0x34
 8000b7c:	e009      	b.n	8000b92 <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 8000b7e:	4b1e      	ldr	r3, [pc, #120]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b82:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000b86:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8000b8a:	d102      	bne.n	8000b92 <RCC_GetClocksFreq+0x3ba>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	4a1b      	ldr	r2, [pc, #108]	; (8000bfc <RCC_GetClocksFreq+0x424>)
 8000b90:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 8000b92:	4b19      	ldr	r3, [pc, #100]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b96:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d104      	bne.n	8000ba8 <RCC_GetClocksFreq+0x3d0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	689a      	ldr	r2, [r3, #8]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 8000ba6:	e021      	b.n	8000bec <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 8000ba8:	4b13      	ldr	r3, [pc, #76]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bac:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000bb0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000bb4:	d104      	bne.n	8000bc0 <RCC_GetClocksFreq+0x3e8>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000bbe:	e015      	b.n	8000bec <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 8000bc0:	4b0d      	ldr	r3, [pc, #52]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000bc8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8000bcc:	d104      	bne.n	8000bd8 <RCC_GetClocksFreq+0x400>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000bd4:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000bd6:	e009      	b.n	8000bec <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 8000bd8:	4b07      	ldr	r3, [pc, #28]	; (8000bf8 <RCC_GetClocksFreq+0x420>)
 8000bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bdc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000be0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8000be4:	d102      	bne.n	8000bec <RCC_GetClocksFreq+0x414>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4a04      	ldr	r2, [pc, #16]	; (8000bfc <RCC_GetClocksFreq+0x424>)
 8000bea:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000bec:	bf00      	nop
 8000bee:	372c      	adds	r7, #44	; 0x2c
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr
 8000bf8:	40021000 	.word	0x40021000
 8000bfc:	007a1200 	.word	0x007a1200

08000c00 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	460b      	mov	r3, r1
 8000c0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000c0c:	78fb      	ldrb	r3, [r7, #3]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d006      	beq.n	8000c20 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000c12:	4b0a      	ldr	r3, [pc, #40]	; (8000c3c <RCC_AHBPeriphClockCmd+0x3c>)
 8000c14:	695a      	ldr	r2, [r3, #20]
 8000c16:	4909      	ldr	r1, [pc, #36]	; (8000c3c <RCC_AHBPeriphClockCmd+0x3c>)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000c1e:	e006      	b.n	8000c2e <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000c20:	4b06      	ldr	r3, [pc, #24]	; (8000c3c <RCC_AHBPeriphClockCmd+0x3c>)
 8000c22:	695a      	ldr	r2, [r3, #20]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	43db      	mvns	r3, r3
 8000c28:	4904      	ldr	r1, [pc, #16]	; (8000c3c <RCC_AHBPeriphClockCmd+0x3c>)
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	614b      	str	r3, [r1, #20]
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	40021000 	.word	0x40021000

08000c40 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b083      	sub	sp, #12
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
 8000c48:	460b      	mov	r3, r1
 8000c4a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c4c:	78fb      	ldrb	r3, [r7, #3]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d006      	beq.n	8000c60 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000c52:	4b0a      	ldr	r3, [pc, #40]	; (8000c7c <RCC_APB2PeriphClockCmd+0x3c>)
 8000c54:	699a      	ldr	r2, [r3, #24]
 8000c56:	4909      	ldr	r1, [pc, #36]	; (8000c7c <RCC_APB2PeriphClockCmd+0x3c>)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	4313      	orrs	r3, r2
 8000c5c:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000c5e:	e006      	b.n	8000c6e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000c60:	4b06      	ldr	r3, [pc, #24]	; (8000c7c <RCC_APB2PeriphClockCmd+0x3c>)
 8000c62:	699a      	ldr	r2, [r3, #24]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	43db      	mvns	r3, r3
 8000c68:	4904      	ldr	r1, [pc, #16]	; (8000c7c <RCC_APB2PeriphClockCmd+0x3c>)
 8000c6a:	4013      	ands	r3, r2
 8000c6c:	618b      	str	r3, [r1, #24]
}
 8000c6e:	bf00      	nop
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	40021000 	.word	0x40021000

08000c80 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	460b      	mov	r3, r1
 8000c8a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c8c:	78fb      	ldrb	r3, [r7, #3]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d006      	beq.n	8000ca0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000c92:	4b0a      	ldr	r3, [pc, #40]	; (8000cbc <RCC_APB1PeriphClockCmd+0x3c>)
 8000c94:	69da      	ldr	r2, [r3, #28]
 8000c96:	4909      	ldr	r1, [pc, #36]	; (8000cbc <RCC_APB1PeriphClockCmd+0x3c>)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000c9e:	e006      	b.n	8000cae <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000ca0:	4b06      	ldr	r3, [pc, #24]	; (8000cbc <RCC_APB1PeriphClockCmd+0x3c>)
 8000ca2:	69da      	ldr	r2, [r3, #28]
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	43db      	mvns	r3, r3
 8000ca8:	4904      	ldr	r1, [pc, #16]	; (8000cbc <RCC_APB1PeriphClockCmd+0x3c>)
 8000caa:	4013      	ands	r3, r2
 8000cac:	61cb      	str	r3, [r1, #28]
}
 8000cae:	bf00      	nop
 8000cb0:	370c      	adds	r7, #12
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	40021000 	.word	0x40021000

08000cc0 <SYSCFG_EXTILineConfig>:
  * @param  EXTI_PinSourcex: specifies the EXTI line to be configured.
  *         This parameter can be EXTI_PinSourcex where x can be (0..15)
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b085      	sub	sp, #20
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	460a      	mov	r2, r1
 8000cca:	71fb      	strb	r3, [r7, #7]
 8000ccc:	4613      	mov	r3, r2
 8000cce:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8000cd4:	79bb      	ldrb	r3, [r7, #6]
 8000cd6:	f003 0303 	and.w	r3, r3, #3
 8000cda:	009b      	lsls	r3, r3, #2
 8000cdc:	220f      	movs	r2, #15
 8000cde:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce2:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8000ce4:	4a16      	ldr	r2, [pc, #88]	; (8000d40 <SYSCFG_EXTILineConfig+0x80>)
 8000ce6:	79bb      	ldrb	r3, [r7, #6]
 8000ce8:	089b      	lsrs	r3, r3, #2
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	3302      	adds	r3, #2
 8000cee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	43db      	mvns	r3, r3
 8000cf6:	4812      	ldr	r0, [pc, #72]	; (8000d40 <SYSCFG_EXTILineConfig+0x80>)
 8000cf8:	79b9      	ldrb	r1, [r7, #6]
 8000cfa:	0889      	lsrs	r1, r1, #2
 8000cfc:	b2c9      	uxtb	r1, r1
 8000cfe:	401a      	ands	r2, r3
 8000d00:	1c8b      	adds	r3, r1, #2
 8000d02:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8000d06:	4a0e      	ldr	r2, [pc, #56]	; (8000d40 <SYSCFG_EXTILineConfig+0x80>)
 8000d08:	79bb      	ldrb	r3, [r7, #6]
 8000d0a:	089b      	lsrs	r3, r3, #2
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	3302      	adds	r3, #2
 8000d10:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d14:	79f9      	ldrb	r1, [r7, #7]
 8000d16:	79bb      	ldrb	r3, [r7, #6]
 8000d18:	f003 0303 	and.w	r3, r3, #3
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d22:	4807      	ldr	r0, [pc, #28]	; (8000d40 <SYSCFG_EXTILineConfig+0x80>)
 8000d24:	79b9      	ldrb	r1, [r7, #6]
 8000d26:	0889      	lsrs	r1, r1, #2
 8000d28:	b2c9      	uxtb	r1, r1
 8000d2a:	431a      	orrs	r2, r3
 8000d2c:	1c8b      	adds	r3, r1, #2
 8000d2e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000d32:	bf00      	nop
 8000d34:	3714      	adds	r7, #20
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	40010000 	.word	0x40010000

08000d44 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	881b      	ldrh	r3, [r3, #0]
 8000d56:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || 
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	4a2d      	ldr	r2, [pc, #180]	; (8000e10 <TIM_TimeBaseInit+0xcc>)
 8000d5c:	4293      	cmp	r3, r2
 8000d5e:	d00f      	beq.n	8000d80 <TIM_TimeBaseInit+0x3c>
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	4a2c      	ldr	r2, [pc, #176]	; (8000e14 <TIM_TimeBaseInit+0xd0>)
 8000d64:	4293      	cmp	r3, r2
 8000d66:	d00b      	beq.n	8000d80 <TIM_TimeBaseInit+0x3c>
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d6e:	d007      	beq.n	8000d80 <TIM_TimeBaseInit+0x3c>
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	4a29      	ldr	r2, [pc, #164]	; (8000e18 <TIM_TimeBaseInit+0xd4>)
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d003      	beq.n	8000d80 <TIM_TimeBaseInit+0x3c>
     (TIMx == TIM3)|| (TIMx == TIM4)) 
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	4a28      	ldr	r2, [pc, #160]	; (8000e1c <TIM_TimeBaseInit+0xd8>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d108      	bne.n	8000d92 <TIM_TimeBaseInit+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000d80:	89fb      	ldrh	r3, [r7, #14]
 8000d82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000d86:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	885a      	ldrh	r2, [r3, #2]
 8000d8c:	89fb      	ldrh	r3, [r7, #14]
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4a22      	ldr	r2, [pc, #136]	; (8000e20 <TIM_TimeBaseInit+0xdc>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d00c      	beq.n	8000db4 <TIM_TimeBaseInit+0x70>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4a21      	ldr	r2, [pc, #132]	; (8000e24 <TIM_TimeBaseInit+0xe0>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d008      	beq.n	8000db4 <TIM_TimeBaseInit+0x70>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000da2:	89fb      	ldrh	r3, [r7, #14]
 8000da4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000da8:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	891a      	ldrh	r2, [r3, #8]
 8000dae:	89fb      	ldrh	r3, [r7, #14]
 8000db0:	4313      	orrs	r3, r2
 8000db2:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	89fa      	ldrh	r2, [r7, #14]
 8000db8:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685a      	ldr	r2, [r3, #4]
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	881a      	ldrh	r2, [r3, #0]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15) || 
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	4a10      	ldr	r2, [pc, #64]	; (8000e10 <TIM_TimeBaseInit+0xcc>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d00f      	beq.n	8000df2 <TIM_TimeBaseInit+0xae>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	4a0f      	ldr	r2, [pc, #60]	; (8000e14 <TIM_TimeBaseInit+0xd0>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d00b      	beq.n	8000df2 <TIM_TimeBaseInit+0xae>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	4a12      	ldr	r2, [pc, #72]	; (8000e28 <TIM_TimeBaseInit+0xe4>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d007      	beq.n	8000df2 <TIM_TimeBaseInit+0xae>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4a11      	ldr	r2, [pc, #68]	; (8000e2c <TIM_TimeBaseInit+0xe8>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d003      	beq.n	8000df2 <TIM_TimeBaseInit+0xae>
      (TIMx == TIM16) || (TIMx == TIM17))  
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4a10      	ldr	r2, [pc, #64]	; (8000e30 <TIM_TimeBaseInit+0xec>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d104      	bne.n	8000dfc <TIM_TimeBaseInit+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	7a9b      	ldrb	r3, [r3, #10]
 8000df6:	b29a      	uxth	r2, r3
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2201      	movs	r2, #1
 8000e00:	615a      	str	r2, [r3, #20]
}
 8000e02:	bf00      	nop
 8000e04:	3714      	adds	r7, #20
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	40012c00 	.word	0x40012c00
 8000e14:	40013400 	.word	0x40013400
 8000e18:	40000400 	.word	0x40000400
 8000e1c:	40000800 	.word	0x40000800
 8000e20:	40001000 	.word	0x40001000
 8000e24:	40001400 	.word	0x40001400
 8000e28:	40014000 	.word	0x40014000
 8000e2c:	40014400 	.word	0x40014400
 8000e30:	40014800 	.word	0x40014800

08000e34 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8000e42:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2200      	movs	r2, #0
 8000e48:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2200      	movs	r2, #0
 8000e54:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2200      	movs	r2, #0
 8000e5a:	729a      	strb	r2, [r3, #10]
}
 8000e5c:	bf00      	nop
 8000e5e:	370c      	adds	r7, #12
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr

08000e68 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b083      	sub	sp, #12
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	460b      	mov	r3, r1
 8000e72:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000e74:	78fb      	ldrb	r3, [r7, #3]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d008      	beq.n	8000e8c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	881b      	ldrh	r3, [r3, #0]
 8000e7e:	b29b      	uxth	r3, r3
 8000e80:	f043 0301 	orr.w	r3, r3, #1
 8000e84:	b29a      	uxth	r2, r3
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000e8a:	e007      	b.n	8000e9c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	881b      	ldrh	r3, [r3, #0]
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	f023 0301 	bic.w	r3, r3, #1
 8000e96:	b29a      	uxth	r2, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	801a      	strh	r2, [r3, #0]
}
 8000e9c:	bf00      	nop
 8000e9e:	370c      	adds	r7, #12
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr

08000ea8 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	460b      	mov	r3, r1
 8000eb2:	807b      	strh	r3, [r7, #2]
 8000eb4:	4613      	mov	r3, r2
 8000eb6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000eb8:	787b      	ldrb	r3, [r7, #1]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d006      	beq.n	8000ecc <TIM_ITConfig+0x24>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	68da      	ldr	r2, [r3, #12]
 8000ec2:	887b      	ldrh	r3, [r7, #2]
 8000ec4:	431a      	orrs	r2, r3
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	60da      	str	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8000eca:	e007      	b.n	8000edc <TIM_ITConfig+0x34>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	887a      	ldrh	r2, [r7, #2]
 8000ed2:	43d2      	mvns	r2, r2
 8000ed4:	b292      	uxth	r2, r2
 8000ed6:	401a      	ands	r2, r3
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	60da      	str	r2, [r3, #12]
}
 8000edc:	bf00      	nop
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr

08000ee8 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000ef4:	887b      	ldrh	r3, [r7, #2]
 8000ef6:	43db      	mvns	r3, r3
 8000ef8:	b29b      	uxth	r3, r3
 8000efa:	461a      	mov	r2, r3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	611a      	str	r2, [r3, #16]
}
 8000f00:	bf00      	nop
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	460b      	mov	r3, r1
 8000f16:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8000f18:	887b      	ldrh	r3, [r7, #2]
 8000f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000f1e:	b29a      	uxth	r2, r3
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b089      	sub	sp, #36	; 0x24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61bb      	str	r3, [r7, #24]
 8000f42:	2300      	movs	r3, #0
 8000f44:	617b      	str	r3, [r7, #20]
 8000f46:	2300      	movs	r3, #0
 8000f48:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8000f52:	68bb      	ldr	r3, [r7, #8]
 8000f54:	b29b      	uxth	r3, r3
 8000f56:	0a1b      	lsrs	r3, r3, #8
 8000f58:	b29b      	uxth	r3, r3
 8000f5a:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 8000f62:	2201      	movs	r2, #1
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d103      	bne.n	8000f7a <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	3304      	adds	r3, #4
 8000f76:	61fb      	str	r3, [r7, #28]
 8000f78:	e005      	b.n	8000f86 <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 8000f7a:	69bb      	ldr	r3, [r7, #24]
 8000f7c:	2b03      	cmp	r3, #3
 8000f7e:	d102      	bne.n	8000f86 <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	3308      	adds	r3, #8
 8000f84:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d006      	beq.n	8000f9a <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	6819      	ldr	r1, [r3, #0]
 8000f90:	69fb      	ldr	r3, [r7, #28]
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	430a      	orrs	r2, r1
 8000f96:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000f98:	e006      	b.n	8000fa8 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	6819      	ldr	r1, [r3, #0]
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	43da      	mvns	r2, r3
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	400a      	ands	r2, r1
 8000fa6:	601a      	str	r2, [r3, #0]
}
 8000fa8:	bf00      	nop
 8000faa:	3724      	adds	r7, #36	; 0x24
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	69da      	ldr	r2, [r3, #28]
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d002      	beq.n	8000fd4 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	73fb      	strb	r3, [r7, #15]
 8000fd2:	e001      	b.n	8000fd8 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3714      	adds	r7, #20
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	b087      	sub	sp, #28
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
 8000fee:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	60fb      	str	r3, [r7, #12]
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	b29b      	uxth	r3, r3
 8001004:	0a1b      	lsrs	r3, r3, #8
 8001006:	b29b      	uxth	r3, r3
 8001008:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	b2db      	uxtb	r3, r3
 800100e:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001010:	2201      	movs	r2, #1
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800101a:	68bb      	ldr	r3, [r7, #8]
 800101c:	2b01      	cmp	r3, #1
 800101e:	d105      	bne.n	800102c <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	697a      	ldr	r2, [r7, #20]
 8001026:	4013      	ands	r3, r2
 8001028:	617b      	str	r3, [r7, #20]
 800102a:	e00d      	b.n	8001048 <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	2b02      	cmp	r3, #2
 8001030:	d105      	bne.n	800103e <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	697a      	ldr	r2, [r7, #20]
 8001038:	4013      	ands	r3, r2
 800103a:	617b      	str	r3, [r7, #20]
 800103c:	e004      	b.n	8001048 <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	697a      	ldr	r2, [r7, #20]
 8001044:	4013      	ands	r3, r2
 8001046:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	0c1b      	lsrs	r3, r3, #16
 800104c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800104e:	2201      	movs	r2, #1
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	fa02 f303 	lsl.w	r3, r2, r3
 8001056:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	69db      	ldr	r3, [r3, #28]
 800105c:	68fa      	ldr	r2, [r7, #12]
 800105e:	4013      	ands	r3, r2
 8001060:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d005      	beq.n	8001074 <USART_GetITStatus+0x8e>
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d002      	beq.n	8001074 <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 800106e:	2301      	movs	r3, #1
 8001070:	74fb      	strb	r3, [r7, #19]
 8001072:	e001      	b.n	8001078 <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 8001074:	2300      	movs	r3, #0
 8001076:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001078:	7cfb      	ldrb	r3, [r7, #19]
}
 800107a:	4618      	mov	r0, r3
 800107c:	371c      	adds	r7, #28
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
	...

08001088 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	f003 031f 	and.w	r3, r3, #31
 8001098:	2201      	movs	r2, #1
 800109a:	fa02 f103 	lsl.w	r1, r2, r3
 800109e:	4a06      	ldr	r2, [pc, #24]	; (80010b8 <NVIC_EnableIRQ+0x30>)
 80010a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a4:	095b      	lsrs	r3, r3, #5
 80010a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80010aa:	bf00      	nop
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	e000e100 	.word	0xe000e100

080010bc <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	4619      	mov	r1, r3
 80010cc:	4807      	ldr	r0, [pc, #28]	; (80010ec <uart_put_char+0x30>)
 80010ce:	f7ff ff1d 	bl	8000f0c <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 80010d2:	bf00      	nop
 80010d4:	2180      	movs	r1, #128	; 0x80
 80010d6:	4805      	ldr	r0, [pc, #20]	; (80010ec <uart_put_char+0x30>)
 80010d8:	f7ff ff6c 	bl	8000fb4 <USART_GetFlagStatus>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d0f8      	beq.n	80010d4 <uart_put_char+0x18>
}
 80010e2:	bf00      	nop
 80010e4:	bf00      	nop
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40004400 	.word	0x40004400

080010f0 <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	60b9      	str	r1, [r7, #8]
 80010fa:	607a      	str	r2, [r7, #4]
 80010fc:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
 8001102:	e012      	b.n	800112a <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	4413      	add	r3, r2
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	2b0a      	cmp	r3, #10
 800110e:	d102      	bne.n	8001116 <_write_r+0x26>
            uart_put_char('\r');
 8001110:	200d      	movs	r0, #13
 8001112:	f7ff ffd3 	bl	80010bc <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	687a      	ldr	r2, [r7, #4]
 800111a:	4413      	add	r3, r2
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff ffcc 	bl	80010bc <uart_put_char>
    for (n = 0; n < len; n++) {
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	3301      	adds	r3, #1
 8001128:	617b      	str	r3, [r7, #20]
 800112a:	697a      	ldr	r2, [r7, #20]
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	429a      	cmp	r2, r3
 8001130:	dbe8      	blt.n	8001104 <_write_r+0x14>
    }

    return len;
 8001132:	683b      	ldr	r3, [r7, #0]
}
 8001134:	4618      	mov	r0, r3
 8001136:	3718      	adds	r7, #24
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}

0800113c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8001140:	4915      	ldr	r1, [pc, #84]	; (8001198 <USART2_IRQHandler+0x5c>)
 8001142:	4816      	ldr	r0, [pc, #88]	; (800119c <USART2_IRQHandler+0x60>)
 8001144:	f7ff ff4f 	bl	8000fe6 <USART_GetITStatus>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d021      	beq.n	8001192 <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 800114e:	4b13      	ldr	r3, [pc, #76]	; (800119c <USART2_IRQHandler+0x60>)
 8001150:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001152:	b299      	uxth	r1, r3
 8001154:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <USART2_IRQHandler+0x64>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	b2db      	uxtb	r3, r3
 800115a:	1c5a      	adds	r2, r3, #1
 800115c:	b2d0      	uxtb	r0, r2
 800115e:	4a10      	ldr	r2, [pc, #64]	; (80011a0 <USART2_IRQHandler+0x64>)
 8001160:	7010      	strb	r0, [r2, #0]
 8001162:	461a      	mov	r2, r3
 8001164:	b2c9      	uxtb	r1, r1
 8001166:	4b0f      	ldr	r3, [pc, #60]	; (80011a4 <USART2_IRQHandler+0x68>)
 8001168:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 800116a:	4b0f      	ldr	r3, [pc, #60]	; (80011a8 <USART2_IRQHandler+0x6c>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	b2db      	uxtb	r3, r3
 8001170:	2bff      	cmp	r3, #255	; 0xff
 8001172:	d107      	bne.n	8001184 <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8001174:	4b0d      	ldr	r3, [pc, #52]	; (80011ac <USART2_IRQHandler+0x70>)
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	b2db      	uxtb	r3, r3
 800117a:	3301      	adds	r3, #1
 800117c:	b2da      	uxtb	r2, r3
 800117e:	4b0b      	ldr	r3, [pc, #44]	; (80011ac <USART2_IRQHandler+0x70>)
 8001180:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 8001182:	e006      	b.n	8001192 <USART2_IRQHandler+0x56>
            UART_COUNT++;
 8001184:	4b08      	ldr	r3, [pc, #32]	; (80011a8 <USART2_IRQHandler+0x6c>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	b2db      	uxtb	r3, r3
 800118a:	3301      	adds	r3, #1
 800118c:	b2da      	uxtb	r2, r3
 800118e:	4b06      	ldr	r3, [pc, #24]	; (80011a8 <USART2_IRQHandler+0x6c>)
 8001190:	701a      	strb	r2, [r3, #0]
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	00050105 	.word	0x00050105
 800119c:	40004400 	.word	0x40004400
 80011a0:	200001ac 	.word	0x200001ac
 80011a4:	200000ac 	.word	0x200000ac
 80011a8:	200001ae 	.word	0x200001ae
 80011ac:	200001ad 	.word	0x200001ad

080011b0 <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b094      	sub	sp, #80	; 0x50
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 80011b8:	4b86      	ldr	r3, [pc, #536]	; (80013d4 <uart_init+0x224>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	2100      	movs	r1, #0
 80011c0:	4618      	mov	r0, r3
 80011c2:	f000 fe33 	bl	8001e2c <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 80011c6:	4b83      	ldr	r3, [pc, #524]	; (80013d4 <uart_init+0x224>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	2100      	movs	r1, #0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f000 fe2c 	bl	8001e2c <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 80011d4:	4b80      	ldr	r3, [pc, #512]	; (80013d8 <uart_init+0x228>)
 80011d6:	695b      	ldr	r3, [r3, #20]
 80011d8:	4a7f      	ldr	r2, [pc, #508]	; (80013d8 <uart_init+0x228>)
 80011da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011de:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 80011e0:	4b7d      	ldr	r3, [pc, #500]	; (80013d8 <uart_init+0x228>)
 80011e2:	69db      	ldr	r3, [r3, #28]
 80011e4:	4a7c      	ldr	r2, [pc, #496]	; (80013d8 <uart_init+0x228>)
 80011e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011ea:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 80011ec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80011f0:	6a1b      	ldr	r3, [r3, #32]
 80011f2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80011f6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80011fa:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 80011fc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001200:	6a1b      	ldr	r3, [r3, #32]
 8001202:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001206:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800120a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 800120c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001210:	6a1b      	ldr	r3, [r3, #32]
 8001212:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001216:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800121a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 800121c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001220:	6a1b      	ldr	r3, [r3, #32]
 8001222:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001226:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800122a:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 800122c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001230:	689b      	ldr	r3, [r3, #8]
 8001232:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001236:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800123a:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 800123c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001246:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800124a:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 800124c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001250:	889b      	ldrh	r3, [r3, #4]
 8001252:	b29b      	uxth	r3, r3
 8001254:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001258:	f023 030c 	bic.w	r3, r3, #12
 800125c:	b29b      	uxth	r3, r3
 800125e:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8001260:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001264:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001268:	8892      	ldrh	r2, [r2, #4]
 800126a:	b292      	uxth	r2, r2
 800126c:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 800126e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001278:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800127c:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 800127e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001288:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800128c:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 800128e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001298:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800129c:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 800129e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80012a2:	68db      	ldr	r3, [r3, #12]
 80012a4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80012a8:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80012ac:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 80012ae:	4b4b      	ldr	r3, [pc, #300]	; (80013dc <uart_init+0x22c>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a4a      	ldr	r2, [pc, #296]	; (80013dc <uart_init+0x22c>)
 80012b4:	f023 0301 	bic.w	r3, r3, #1
 80012b8:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 80012ba:	4b48      	ldr	r3, [pc, #288]	; (80013dc <uart_init+0x22c>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	4a47      	ldr	r2, [pc, #284]	; (80013dc <uart_init+0x22c>)
 80012c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80012c4:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 80012c6:	4b45      	ldr	r3, [pc, #276]	; (80013dc <uart_init+0x22c>)
 80012c8:	4a44      	ldr	r2, [pc, #272]	; (80013dc <uart_init+0x22c>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 80012ce:	4b43      	ldr	r3, [pc, #268]	; (80013dc <uart_init+0x22c>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a42      	ldr	r2, [pc, #264]	; (80013dc <uart_init+0x22c>)
 80012d4:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80012d8:	f023 030c 	bic.w	r3, r3, #12
 80012dc:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 80012de:	4b3f      	ldr	r3, [pc, #252]	; (80013dc <uart_init+0x22c>)
 80012e0:	4a3e      	ldr	r2, [pc, #248]	; (80013dc <uart_init+0x22c>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 80012e6:	4b3d      	ldr	r3, [pc, #244]	; (80013dc <uart_init+0x22c>)
 80012e8:	4a3c      	ldr	r2, [pc, #240]	; (80013dc <uart_init+0x22c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 80012ee:	4b3b      	ldr	r3, [pc, #236]	; (80013dc <uart_init+0x22c>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a3a      	ldr	r2, [pc, #232]	; (80013dc <uart_init+0x22c>)
 80012f4:	f043 030c 	orr.w	r3, r3, #12
 80012f8:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 80012fa:	4b38      	ldr	r3, [pc, #224]	; (80013dc <uart_init+0x22c>)
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	4a37      	ldr	r2, [pc, #220]	; (80013dc <uart_init+0x22c>)
 8001300:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001304:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8001306:	4b35      	ldr	r3, [pc, #212]	; (80013dc <uart_init+0x22c>)
 8001308:	4a34      	ldr	r2, [pc, #208]	; (80013dc <uart_init+0x22c>)
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 800130e:	2300      	movs	r3, #0
 8001310:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001312:	2300      	movs	r3, #0
 8001314:	647b      	str	r3, [r7, #68]	; 0x44
 8001316:	2300      	movs	r3, #0
 8001318:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 800131a:	f107 0308 	add.w	r3, r7, #8
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff fa5a 	bl	80007d8 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8001324:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001326:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8001328:	4b2c      	ldr	r3, [pc, #176]	; (80013dc <uart_init+0x22c>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001330:	2b00      	cmp	r3, #0
 8001332:	d010      	beq.n	8001356 <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8001334:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001336:	005a      	lsls	r2, r3, #1
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	fbb2 f3f3 	udiv	r3, r2, r3
 800133e:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 8001340:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	687a      	ldr	r2, [r7, #4]
 8001346:	fbb3 f2f2 	udiv	r2, r3, r2
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	fb01 f202 	mul.w	r2, r1, r2
 8001350:	1a9b      	subs	r3, r3, r2
 8001352:	64bb      	str	r3, [r7, #72]	; 0x48
 8001354:	e00d      	b.n	8001372 <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 8001356:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	fbb2 f3f3 	udiv	r3, r2, r3
 800135e:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 8001360:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001362:	687a      	ldr	r2, [r7, #4]
 8001364:	fbb3 f2f2 	udiv	r2, r3, r2
 8001368:	6879      	ldr	r1, [r7, #4]
 800136a:	fb01 f202 	mul.w	r2, r1, r2
 800136e:	1a9b      	subs	r3, r3, r2
 8001370:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	085b      	lsrs	r3, r3, #1
 8001376:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001378:	429a      	cmp	r2, r3
 800137a:	d302      	bcc.n	8001382 <uart_init+0x1d2>
        divider++;
 800137c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800137e:	3301      	adds	r3, #1
 8001380:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 8001382:	4b16      	ldr	r3, [pc, #88]	; (80013dc <uart_init+0x22c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d00b      	beq.n	80013a6 <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 800138e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001390:	085b      	lsrs	r3, r3, #1
 8001392:	f003 0307 	and.w	r3, r3, #7
 8001396:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8001398:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800139a:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 800139e:	4013      	ands	r3, r2
 80013a0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80013a2:	4313      	orrs	r3, r2
 80013a4:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 80013a6:	4b0d      	ldr	r3, [pc, #52]	; (80013dc <uart_init+0x22c>)
 80013a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80013aa:	b292      	uxth	r2, r2
 80013ac:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 80013ae:	4b0b      	ldr	r3, [pc, #44]	; (80013dc <uart_init+0x22c>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a0a      	ldr	r2, [pc, #40]	; (80013dc <uart_init+0x22c>)
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 80013ba:	2201      	movs	r2, #1
 80013bc:	4908      	ldr	r1, [pc, #32]	; (80013e0 <uart_init+0x230>)
 80013be:	4807      	ldr	r0, [pc, #28]	; (80013dc <uart_init+0x22c>)
 80013c0:	f7ff fdb6 	bl	8000f30 <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 80013c4:	2026      	movs	r0, #38	; 0x26
 80013c6:	f7ff fe5f 	bl	8001088 <NVIC_EnableIRQ>
}
 80013ca:	bf00      	nop
 80013cc:	3750      	adds	r7, #80	; 0x50
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	2000002c 	.word	0x2000002c
 80013d8:	40021000 	.word	0x40021000
 80013dc:	40004400 	.word	0x40004400
 80013e0:	00050105 	.word	0x00050105

080013e4 <NVIC_EnableIRQ>:
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	f003 031f 	and.w	r3, r3, #31
 80013f4:	2201      	movs	r2, #1
 80013f6:	fa02 f103 	lsl.w	r1, r2, r3
 80013fa:	4a06      	ldr	r2, [pc, #24]	; (8001414 <NVIC_EnableIRQ+0x30>)
 80013fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001400:	095b      	lsrs	r3, r3, #5
 8001402:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001406:	bf00      	nop
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	e000e100 	.word	0xe000e100

08001418 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	6039      	str	r1, [r7, #0]
 8001422:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001424:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001428:	2b00      	cmp	r3, #0
 800142a:	da0b      	bge.n	8001444 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	b2da      	uxtb	r2, r3
 8001430:	490c      	ldr	r1, [pc, #48]	; (8001464 <NVIC_SetPriority+0x4c>)
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	f003 030f 	and.w	r3, r3, #15
 8001438:	3b04      	subs	r3, #4
 800143a:	0112      	lsls	r2, r2, #4
 800143c:	b2d2      	uxtb	r2, r2
 800143e:	440b      	add	r3, r1
 8001440:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8001442:	e009      	b.n	8001458 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	b2da      	uxtb	r2, r3
 8001448:	4907      	ldr	r1, [pc, #28]	; (8001468 <NVIC_SetPriority+0x50>)
 800144a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144e:	0112      	lsls	r2, r2, #4
 8001450:	b2d2      	uxtb	r2, r2
 8001452:	440b      	add	r3, r1
 8001454:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001458:	bf00      	nop
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr
 8001464:	e000ed00 	.word	0xe000ed00
 8001468:	e000e100 	.word	0xe000e100

0800146c <convertCsToTime>:


/* FUNCTION DEFINITIONS */

TimeHMS_S convertCsToTime(uint32_t centiseconds)
{
 800146c:	b490      	push	{r4, r7}
 800146e:	b08a      	sub	sp, #40	; 0x28
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]
	uint32_t t_cs = centiseconds;
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	627b      	str	r3, [r7, #36]	; 0x24
	TimeHMS_S timeHMS;

	uint32_t hours = t_cs / H_TO_CS;
 800147a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800147c:	099b      	lsrs	r3, r3, #6
 800147e:	4a22      	ldr	r2, [pc, #136]	; (8001508 <convertCsToTime+0x9c>)
 8001480:	fba2 2303 	umull	r2, r3, r2, r3
 8001484:	089b      	lsrs	r3, r3, #2
 8001486:	623b      	str	r3, [r7, #32]
	timeHMS.h = hours;
 8001488:	6a3b      	ldr	r3, [r7, #32]
 800148a:	617b      	str	r3, [r7, #20]
	t_cs = t_cs % H_TO_CS;
 800148c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800148e:	099a      	lsrs	r2, r3, #6
 8001490:	491d      	ldr	r1, [pc, #116]	; (8001508 <convertCsToTime+0x9c>)
 8001492:	fba1 1202 	umull	r1, r2, r1, r2
 8001496:	0892      	lsrs	r2, r2, #2
 8001498:	491c      	ldr	r1, [pc, #112]	; (800150c <convertCsToTime+0xa0>)
 800149a:	fb01 f202 	mul.w	r2, r1, r2
 800149e:	1a9b      	subs	r3, r3, r2
 80014a0:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t minutes = t_cs / M_TO_CS;
 80014a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a4:	4a1a      	ldr	r2, [pc, #104]	; (8001510 <convertCsToTime+0xa4>)
 80014a6:	fba2 2303 	umull	r2, r3, r2, r3
 80014aa:	09db      	lsrs	r3, r3, #7
 80014ac:	61fb      	str	r3, [r7, #28]
	timeHMS.m = minutes;
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	613b      	str	r3, [r7, #16]
	t_cs = t_cs % M_TO_CS;
 80014b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b4:	4a16      	ldr	r2, [pc, #88]	; (8001510 <convertCsToTime+0xa4>)
 80014b6:	fba2 1203 	umull	r1, r2, r2, r3
 80014ba:	09d2      	lsrs	r2, r2, #7
 80014bc:	f241 7170 	movw	r1, #6000	; 0x1770
 80014c0:	fb01 f202 	mul.w	r2, r1, r2
 80014c4:	1a9b      	subs	r3, r3, r2
 80014c6:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t seconds = t_cs / S_TO_CS;
 80014c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ca:	4a12      	ldr	r2, [pc, #72]	; (8001514 <convertCsToTime+0xa8>)
 80014cc:	fba2 2303 	umull	r2, r3, r2, r3
 80014d0:	095b      	lsrs	r3, r3, #5
 80014d2:	61bb      	str	r3, [r7, #24]
	timeHMS.s = seconds;
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	60fb      	str	r3, [r7, #12]
	t_cs = t_cs % S_TO_CS;
 80014d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014da:	4a0e      	ldr	r2, [pc, #56]	; (8001514 <convertCsToTime+0xa8>)
 80014dc:	fba2 1203 	umull	r1, r2, r2, r3
 80014e0:	0952      	lsrs	r2, r2, #5
 80014e2:	2164      	movs	r1, #100	; 0x64
 80014e4:	fb01 f202 	mul.w	r2, r1, r2
 80014e8:	1a9b      	subs	r3, r3, r2
 80014ea:	627b      	str	r3, [r7, #36]	; 0x24

	timeHMS.cs = t_cs;
 80014ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ee:	60bb      	str	r3, [r7, #8]

	return timeHMS;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	461c      	mov	r4, r3
 80014f4:	f107 0308 	add.w	r3, r7, #8
 80014f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	3728      	adds	r7, #40	; 0x28
 8001502:	46bd      	mov	sp, r7
 8001504:	bc90      	pop	{r4, r7}
 8001506:	4770      	bx	lr
 8001508:	002e9a77 	.word	0x002e9a77
 800150c:	00057e40 	.word	0x00057e40
 8001510:	057619f1 	.word	0x057619f1
 8001514:	51eb851f 	.word	0x51eb851f

08001518 <initStopwatch>:

void initStopwatch(volatile StopwatchData_S* sw)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
	sw->state = SW_STOP;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2201      	movs	r2, #1
 8001524:	701a      	strb	r2, [r3, #0]
	sw->timeCentiseconds = 0U;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2200      	movs	r2, #0
 800152a:	605a      	str	r2, [r3, #4]
	sw->splitTime1 = 0U;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2200      	movs	r2, #0
 8001530:	609a      	str	r2, [r3, #8]
	sw->splitTime2 = 0U;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2200      	movs	r2, #0
 8001536:	60da      	str	r2, [r3, #12]
	printf("\nSTOPWATCH\n");
 8001538:	4803      	ldr	r0, [pc, #12]	; (8001548 <initStopwatch+0x30>)
 800153a:	f000 fc6f 	bl	8001e1c <puts>
}
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	08002e48 	.word	0x08002e48

0800154c <incrementStopwatch>:

void incrementStopwatch(volatile StopwatchData_S* sw)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
	if (sw->state == SW_START)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	b2db      	uxtb	r3, r3
 800155a:	2b00      	cmp	r3, #0
 800155c:	d104      	bne.n	8001568 <incrementStopwatch+0x1c>
	{
		sw->timeCentiseconds++;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	1c5a      	adds	r2, r3, #1
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	605a      	str	r2, [r3, #4]
	}
}
 8001568:	bf00      	nop
 800156a:	370c      	adds	r7, #12
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <readStopwatchInputs>:

void readStopwatchInputs(volatile StopwatchData_S* sw, uint8_t joystickState)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b090      	sub	sp, #64	; 0x40
 8001578:	af02      	add	r7, sp, #8
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	460b      	mov	r3, r1
 800157e:	70fb      	strb	r3, [r7, #3]
	switch (joystickState)
 8001580:	78fb      	ldrb	r3, [r7, #3]
 8001582:	3b01      	subs	r3, #1
 8001584:	2b0f      	cmp	r3, #15
 8001586:	f200 808a 	bhi.w	800169e <readStopwatchInputs+0x12a>
 800158a:	a201      	add	r2, pc, #4	; (adr r2, 8001590 <readStopwatchInputs+0x1c>)
 800158c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001590:	08001637 	.word	0x08001637
 8001594:	080015f7 	.word	0x080015f7
 8001598:	0800169f 	.word	0x0800169f
 800159c:	08001617 	.word	0x08001617
 80015a0:	0800169f 	.word	0x0800169f
 80015a4:	0800169f 	.word	0x0800169f
 80015a8:	0800169f 	.word	0x0800169f
 80015ac:	08001627 	.word	0x08001627
 80015b0:	0800169f 	.word	0x0800169f
 80015b4:	0800169f 	.word	0x0800169f
 80015b8:	0800169f 	.word	0x0800169f
 80015bc:	0800169f 	.word	0x0800169f
 80015c0:	0800169f 	.word	0x0800169f
 80015c4:	0800169f 	.word	0x0800169f
 80015c8:	0800169f 	.word	0x0800169f
 80015cc:	080015d1 	.word	0x080015d1
	{
		case (CENTRE):
			if (sw -> state == SW_STOP){
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d106      	bne.n	80015e8 <readStopwatchInputs+0x74>
				sw -> state = SW_START;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]
				printf("START\n");
 80015e0:	4831      	ldr	r0, [pc, #196]	; (80016a8 <readStopwatchInputs+0x134>)
 80015e2:	f000 fc1b 	bl	8001e1c <puts>
			} else {
				sw -> state = SW_STOP;
				printf("STOP\n");
			}
			break;
 80015e6:	e05a      	b.n	800169e <readStopwatchInputs+0x12a>
				sw -> state = SW_STOP;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2201      	movs	r2, #1
 80015ec:	701a      	strb	r2, [r3, #0]
				printf("STOP\n");
 80015ee:	482f      	ldr	r0, [pc, #188]	; (80016ac <readStopwatchInputs+0x138>)
 80015f0:	f000 fc14 	bl	8001e1c <puts>
			break;
 80015f4:	e053      	b.n	800169e <readStopwatchInputs+0x12a>

		case (DOWN):
			sw -> state = SW_STOP;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2201      	movs	r2, #1
 80015fa:	701a      	strb	r2, [r3, #0]
			sw -> timeCentiseconds = 0U;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2200      	movs	r2, #0
 8001600:	605a      	str	r2, [r3, #4]
			sw -> splitTime1 = 0U;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2200      	movs	r2, #0
 8001606:	609a      	str	r2, [r3, #8]
			sw -> splitTime2 = 0U;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2200      	movs	r2, #0
 800160c:	60da      	str	r2, [r3, #12]
			printf("RESET\n");
 800160e:	4828      	ldr	r0, [pc, #160]	; (80016b0 <readStopwatchInputs+0x13c>)
 8001610:	f000 fc04 	bl	8001e1c <puts>
			break;
 8001614:	e043      	b.n	800169e <readStopwatchInputs+0x12a>

		case (LEFT):
			sw -> splitTime1 = sw -> timeCentiseconds;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	685a      	ldr	r2, [r3, #4]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	609a      	str	r2, [r3, #8]
			printf("SPLIT 1\n");
 800161e:	4825      	ldr	r0, [pc, #148]	; (80016b4 <readStopwatchInputs+0x140>)
 8001620:	f000 fbfc 	bl	8001e1c <puts>
			break;
 8001624:	e03b      	b.n	800169e <readStopwatchInputs+0x12a>

		case (RIGHT):
			sw -> splitTime2 = sw -> timeCentiseconds;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685a      	ldr	r2, [r3, #4]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	60da      	str	r2, [r3, #12]
			printf("SPLIT 2\n");
 800162e:	4822      	ldr	r0, [pc, #136]	; (80016b8 <readStopwatchInputs+0x144>)
 8001630:	f000 fbf4 	bl	8001e1c <puts>
			break;
 8001634:	e033      	b.n	800169e <readStopwatchInputs+0x12a>

		case (UP):;
			TimeHMS_S swTime = convertCsToTime(sw -> timeCentiseconds);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685a      	ldr	r2, [r3, #4]
 800163a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800163e:	4611      	mov	r1, r2
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff ff13 	bl	800146c <convertCsToTime>
			TimeHMS_S splitTime1 = convertCsToTime(sw -> splitTime1);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	689a      	ldr	r2, [r3, #8]
 800164a:	f107 0318 	add.w	r3, r7, #24
 800164e:	4611      	mov	r1, r2
 8001650:	4618      	mov	r0, r3
 8001652:	f7ff ff0b 	bl	800146c <convertCsToTime>
			TimeHMS_S splitTime2 = convertCsToTime(sw -> splitTime2);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	68da      	ldr	r2, [r3, #12]
 800165a:	f107 0308 	add.w	r3, r7, #8
 800165e:	4611      	mov	r1, r2
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff ff03 	bl	800146c <convertCsToTime>
			printf("Time since start: %02ld:%02ld:%02ld.%02ld\n",
					(unsigned long)swTime.h,
 8001666:	6b79      	ldr	r1, [r7, #52]	; 0x34
					(unsigned long)swTime.m,
 8001668:	6b3a      	ldr	r2, [r7, #48]	; 0x30
					(unsigned long)swTime.s,
 800166a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
					(unsigned long)swTime.cs);
 800166c:	6abb      	ldr	r3, [r7, #40]	; 0x28
			printf("Time since start: %02ld:%02ld:%02ld.%02ld\n",
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	4603      	mov	r3, r0
 8001672:	4812      	ldr	r0, [pc, #72]	; (80016bc <readStopwatchInputs+0x148>)
 8001674:	f000 fb4c 	bl	8001d10 <iprintf>

			printf("Split time 1: %02ld:%02ld:%02ld.%02ld\n",
					(unsigned long)splitTime1.h,
 8001678:	6a79      	ldr	r1, [r7, #36]	; 0x24
					(unsigned long)splitTime1.m,
 800167a:	6a3a      	ldr	r2, [r7, #32]
					(unsigned long)splitTime1.s,
 800167c:	69f8      	ldr	r0, [r7, #28]
					(unsigned long)splitTime1.cs);
 800167e:	69bb      	ldr	r3, [r7, #24]
			printf("Split time 1: %02ld:%02ld:%02ld.%02ld\n",
 8001680:	9300      	str	r3, [sp, #0]
 8001682:	4603      	mov	r3, r0
 8001684:	480e      	ldr	r0, [pc, #56]	; (80016c0 <readStopwatchInputs+0x14c>)
 8001686:	f000 fb43 	bl	8001d10 <iprintf>

			printf("Split time 2: %02ld:%02ld:%02ld.%02ld\n",
					(unsigned long)splitTime2.h,
 800168a:	6979      	ldr	r1, [r7, #20]
					(unsigned long)splitTime2.m,
 800168c:	693a      	ldr	r2, [r7, #16]
					(unsigned long)splitTime2.s,
 800168e:	68f8      	ldr	r0, [r7, #12]
					(unsigned long)splitTime2.cs);
 8001690:	68bb      	ldr	r3, [r7, #8]
			printf("Split time 2: %02ld:%02ld:%02ld.%02ld\n",
 8001692:	9300      	str	r3, [sp, #0]
 8001694:	4603      	mov	r3, r0
 8001696:	480b      	ldr	r0, [pc, #44]	; (80016c4 <readStopwatchInputs+0x150>)
 8001698:	f000 fb3a 	bl	8001d10 <iprintf>
			break;
 800169c:	bf00      	nop
	}
}
 800169e:	bf00      	nop
 80016a0:	3738      	adds	r7, #56	; 0x38
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	08002e54 	.word	0x08002e54
 80016ac:	08002e5c 	.word	0x08002e5c
 80016b0:	08002e64 	.word	0x08002e64
 80016b4:	08002e6c 	.word	0x08002e6c
 80016b8:	08002e74 	.word	0x08002e74
 80016bc:	08002e7c 	.word	0x08002e7c
 80016c0:	08002ea8 	.word	0x08002ea8
 80016c4:	08002ed0 	.word	0x08002ed0

080016c8 <initTimer>:

void initTimer(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
	// Timer
	 RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2,ENABLE);
 80016ce:	2101      	movs	r1, #1
 80016d0:	2001      	movs	r0, #1
 80016d2:	f7ff fad5 	bl	8000c80 <RCC_APB1PeriphClockCmd>
	 TIM_TimeBaseInitTypeDef TIM_InitStructure;
	 TIM_TimeBaseStructInit(&TIM_InitStructure);
 80016d6:	1d3b      	adds	r3, r7, #4
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff fbab 	bl	8000e34 <TIM_TimeBaseStructInit>
	 TIM_InitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80016de:	2300      	movs	r3, #0
 80016e0:	81bb      	strh	r3, [r7, #12]
	 TIM_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80016e2:	2300      	movs	r3, #0
 80016e4:	80fb      	strh	r3, [r7, #6]
	 TIM_InitStructure.TIM_Period = 639999;
 80016e6:	4b16      	ldr	r3, [pc, #88]	; (8001740 <initTimer+0x78>)
 80016e8:	60bb      	str	r3, [r7, #8]
	 TIM_InitStructure.TIM_Prescaler = 0;
 80016ea:	2300      	movs	r3, #0
 80016ec:	80bb      	strh	r3, [r7, #4]
	 TIM_TimeBaseInit(TIM2,&TIM_InitStructure);
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	4619      	mov	r1, r3
 80016f2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80016f6:	f7ff fb25 	bl	8000d44 <TIM_TimeBaseInit>
	 TIM_ITConfig(TIM2,TIM_IT_Update,ENABLE);
 80016fa:	2201      	movs	r2, #1
 80016fc:	2101      	movs	r1, #1
 80016fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001702:	f7ff fbd1 	bl	8000ea8 <TIM_ITConfig>
	 TIM_Cmd(TIM2,ENABLE);
 8001706:	2101      	movs	r1, #1
 8001708:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800170c:	f7ff fbac 	bl	8000e68 <TIM_Cmd>

	 // NVIC for timer
	 NVIC_InitTypeDef NVIC_InitStructure;
	 NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 8001710:	231c      	movs	r3, #28
 8001712:	703b      	strb	r3, [r7, #0]
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001714:	2301      	movs	r3, #1
 8001716:	70fb      	strb	r3, [r7, #3]
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001718:	2300      	movs	r3, #0
 800171a:	707b      	strb	r3, [r7, #1]
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 800171c:	2301      	movs	r3, #1
 800171e:	70bb      	strb	r3, [r7, #2]
	 NVIC_Init(&NVIC_InitStructure);
 8001720:	463b      	mov	r3, r7
 8001722:	4618      	mov	r0, r3
 8001724:	f7fe fff4 	bl	8000710 <NVIC_Init>
	 NVIC_SetPriority(TIM2_IRQn, 0); // Set interrupt priority interrupts
 8001728:	2100      	movs	r1, #0
 800172a:	201c      	movs	r0, #28
 800172c:	f7ff fe74 	bl	8001418 <NVIC_SetPriority>
	 NVIC_EnableIRQ(TIM2_IRQn); // Enable interrupt
 8001730:	201c      	movs	r0, #28
 8001732:	f7ff fe57 	bl	80013e4 <NVIC_EnableIRQ>
}
 8001736:	bf00      	nop
 8001738:	3710      	adds	r7, #16
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	0009c3ff 	.word	0x0009c3ff

08001744 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
	incrementStopwatch(&stopwatch);
 8001748:	4804      	ldr	r0, [pc, #16]	; (800175c <TIM2_IRQHandler+0x18>)
 800174a:	f7ff feff 	bl	800154c <incrementStopwatch>
	TIM_ClearITPendingBit(TIM2,TIM_IT_Update); // Clear interrupt bit
 800174e:	2101      	movs	r1, #1
 8001750:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001754:	f7ff fbc8 	bl	8000ee8 <TIM_ClearITPendingBit>
}
 8001758:	bf00      	nop
 800175a:	bd80      	pop	{r7, pc}
 800175c:	200001bc 	.word	0x200001bc

08001760 <initInterrupts>:

void initInterrupts(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
	// enable interrupts
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG,ENABLE);
 8001766:	2101      	movs	r1, #1
 8001768:	2001      	movs	r0, #1
 800176a:	f7ff fa69 	bl	8000c40 <RCC_APB2PeriphClockCmd>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, EXTI_PinSource5); // sets port B pin 5 to the IRQ
 800176e:	2105      	movs	r1, #5
 8001770:	2001      	movs	r0, #1
 8001772:	f7ff faa5 	bl	8000cc0 <SYSCFG_EXTILineConfig>
	SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOB, EXTI_PinSource0); // sets port B pin 0 to the IRQ
 8001776:	2100      	movs	r1, #0
 8001778:	2001      	movs	r0, #1
 800177a:	f7ff faa1 	bl	8000cc0 <SYSCFG_EXTILineConfig>

	// define and set setting for EXTI
	EXTI_InitTypeDef EXTI_InitStructure;
	EXTI_InitStructure.EXTI_Line = EXTI_Line5; // line 5 see [RM p. 215]
 800177e:	2305      	movs	r3, #5
 8001780:	60bb      	str	r3, [r7, #8]
	EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8001782:	2301      	movs	r3, #1
 8001784:	73bb      	strb	r3, [r7, #14]
	EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8001786:	2300      	movs	r3, #0
 8001788:	733b      	strb	r3, [r7, #12]
	EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 800178a:	2308      	movs	r3, #8
 800178c:	737b      	strb	r3, [r7, #13]
	EXTI_Init(&EXTI_InitStructure);
 800178e:	f107 0308 	add.w	r3, r7, #8
 8001792:	4618      	mov	r0, r3
 8001794:	f7fe fd6c 	bl	8000270 <EXTI_Init>

	EXTI_InitStructure.EXTI_Line = EXTI_Line0; // line 5 see [RM p. 215]
 8001798:	2300      	movs	r3, #0
 800179a:	60bb      	str	r3, [r7, #8]
	EXTI_Init(&EXTI_InitStructure);
 800179c:	f107 0308 	add.w	r3, r7, #8
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7fe fd65 	bl	8000270 <EXTI_Init>

	// setup NVIC
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 80017a6:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 80017aa:	f7fe ff9d 	bl	80006e8 <NVIC_PriorityGroupConfig>
	NVIC_InitTypeDef NVIC_InitStructure;
	NVIC_InitStructure.NVIC_IRQChannel = EXTI9_5_IRQn;
 80017ae:	2317      	movs	r3, #23
 80017b0:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80017b2:	2301      	movs	r3, #1
 80017b4:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80017b6:	2300      	movs	r3, #0
 80017b8:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80017ba:	2300      	movs	r3, #0
 80017bc:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStructure);
 80017be:	1d3b      	adds	r3, r7, #4
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7fe ffa5 	bl	8000710 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn;
 80017c6:	2306      	movs	r3, #6
 80017c8:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80017ca:	2301      	movs	r3, #1
 80017cc:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80017ce:	2301      	movs	r3, #1
 80017d0:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStructure);
 80017d2:	1d3b      	adds	r3, r7, #4
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7fe ff9b 	bl	8000710 <NVIC_Init>

	NVIC_EnableIRQ(EXTI9_5_IRQn); // Enable interrupt
 80017da:	2017      	movs	r0, #23
 80017dc:	f7ff fe02 	bl	80013e4 <NVIC_EnableIRQ>
	NVIC_EnableIRQ(EXTI0_IRQn); // Enable interrupt
 80017e0:	2006      	movs	r0, #6
 80017e2:	f7ff fdff 	bl	80013e4 <NVIC_EnableIRQ>
}
 80017e6:	bf00      	nop
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
	...

080017f0 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
	if( EXTI_GetITStatus(EXTI_Line5) != RESET ){
 80017f4:	2005      	movs	r0, #5
 80017f6:	f7fe fe41 	bl	800047c <EXTI_GetITStatus>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d013      	beq.n	8001828 <EXTI9_5_IRQHandler+0x38>
				GPIO_ReadInputDataBit(GPIOA,GPIO_Pin_4),
				GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_5),
				GPIO_ReadInputDataBit(GPIOC,GPIO_Pin_1),
				GPIO_ReadInputDataBit(GPIOB,GPIO_Pin_0));*/

		GPIO_WriteBit(GPIOB, GPIO_Pin_4, ((CYAN >> 2U) & 1U));
 8001800:	2201      	movs	r2, #1
 8001802:	2110      	movs	r1, #16
 8001804:	4809      	ldr	r0, [pc, #36]	; (800182c <EXTI9_5_IRQHandler+0x3c>)
 8001806:	f7fe ff57 	bl	80006b8 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOC, GPIO_Pin_7, ((CYAN >> 1U) & 1U));
 800180a:	2200      	movs	r2, #0
 800180c:	2180      	movs	r1, #128	; 0x80
 800180e:	4808      	ldr	r0, [pc, #32]	; (8001830 <EXTI9_5_IRQHandler+0x40>)
 8001810:	f7fe ff52 	bl	80006b8 <GPIO_WriteBit>
		GPIO_WriteBit(GPIOA, GPIO_Pin_9, ((CYAN >> 0U) & 1U));
 8001814:	2200      	movs	r2, #0
 8001816:	f44f 7100 	mov.w	r1, #512	; 0x200
 800181a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800181e:	f7fe ff4b 	bl	80006b8 <GPIO_WriteBit>

		EXTI_ClearITPendingBit(EXTI_Line5);
 8001822:	2005      	movs	r0, #5
 8001824:	f7fe fe62 	bl	80004ec <EXTI_ClearITPendingBit>

		// printf("Interrupt Triggered PB5\n");
	}
}
 8001828:	bf00      	nop
 800182a:	bd80      	pop	{r7, pc}
 800182c:	48000400 	.word	0x48000400
 8001830:	48000800 	.word	0x48000800

08001834 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void){
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
	EXTI_ClearITPendingBit(EXTI_Line0);
 8001838:	2000      	movs	r0, #0
 800183a:	f7fe fe57 	bl	80004ec <EXTI_ClearITPendingBit>
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
	...

08001844 <initJoystick>:

void initJoystick(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE); // Enable clock for GPIO Port A
 800184a:	2101      	movs	r1, #1
 800184c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001850:	f7ff f9d6 	bl	8000c00 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB,ENABLE); // Enable clock for GPIO Port B
 8001854:	2101      	movs	r1, #1
 8001856:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800185a:	f7ff f9d1 	bl	8000c00 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC,ENABLE); // Enable clock for GPIO Port C
 800185e:	2101      	movs	r1, #1
 8001860:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001864:	f7ff f9cc 	bl	8000c00 <RCC_AHBPeriphClockCmd>

	// PC0 Input
	GPIO_InitTypeDef GPIO_InitStructAll; // Define typedef struct for setting pins
	GPIO_StructInit(&GPIO_InitStructAll); // Initialize GPIO struct
 8001868:	463b      	mov	r3, r7
 800186a:	4618      	mov	r0, r3
 800186c:	f7fe feee 	bl	800064c <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_IN; // Set as input
 8001870:	2300      	movs	r3, #0
 8001872:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_PuPd = GPIO_PuPd_DOWN; // Set as pull down
 8001874:	2302      	movs	r3, #2
 8001876:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_0; // Set so the configuration is on pin C0
 8001878:	2301      	movs	r3, #1
 800187a:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOC, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 800187c:	463b      	mov	r3, r7
 800187e:	4619      	mov	r1, r3
 8001880:	4811      	ldr	r0, [pc, #68]	; (80018c8 <initJoystick+0x84>)
 8001882:	f7fe fe4d 	bl	8000520 <GPIO_Init>

	// PA4 Input
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_4; // Set so the configuration is on pin A4
 8001886:	2310      	movs	r3, #16
 8001888:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 800188a:	463b      	mov	r3, r7
 800188c:	4619      	mov	r1, r3
 800188e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001892:	f7fe fe45 	bl	8000520 <GPIO_Init>

	// PB5 Input
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_5; // Set so the configuration is on pin B5
 8001896:	2320      	movs	r3, #32
 8001898:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOB, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 800189a:	463b      	mov	r3, r7
 800189c:	4619      	mov	r1, r3
 800189e:	480b      	ldr	r0, [pc, #44]	; (80018cc <initJoystick+0x88>)
 80018a0:	f7fe fe3e 	bl	8000520 <GPIO_Init>

	// PC1 Input
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_1; // Set so the configuration is on pin A4
 80018a4:	2302      	movs	r3, #2
 80018a6:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOC, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 80018a8:	463b      	mov	r3, r7
 80018aa:	4619      	mov	r1, r3
 80018ac:	4806      	ldr	r0, [pc, #24]	; (80018c8 <initJoystick+0x84>)
 80018ae:	f7fe fe37 	bl	8000520 <GPIO_Init>

	// PB0 Input
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_0; // Set so the configuration is on pin A4
 80018b2:	2301      	movs	r3, #1
 80018b4:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOB, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 80018b6:	463b      	mov	r3, r7
 80018b8:	4619      	mov	r1, r3
 80018ba:	4804      	ldr	r0, [pc, #16]	; (80018cc <initJoystick+0x88>)
 80018bc:	f7fe fe30 	bl	8000520 <GPIO_Init>
}
 80018c0:	bf00      	nop
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	48000800 	.word	0x48000800
 80018cc:	48000400 	.word	0x48000400

080018d0 <initLed>:

void initLed(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE); // Enable clock for GPIO Port A
 80018d6:	2101      	movs	r1, #1
 80018d8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80018dc:	f7ff f990 	bl	8000c00 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB,ENABLE); // Enable clock for GPIO Port B
 80018e0:	2101      	movs	r1, #1
 80018e2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80018e6:	f7ff f98b 	bl	8000c00 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC,ENABLE); // Enable clock for GPIO Port C
 80018ea:	2101      	movs	r1, #1
 80018ec:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80018f0:	f7ff f986 	bl	8000c00 <RCC_AHBPeriphClockCmd>

	// PC0 Input
	GPIO_InitTypeDef GPIO_InitStructAll; // Define typedef struct for setting pins
	GPIO_StructInit(&GPIO_InitStructAll); // Initialize GPIO struct
 80018f4:	463b      	mov	r3, r7
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fea8 	bl	800064c <GPIO_StructInit>
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_OUT; // Set as input
 80018fc:	2301      	movs	r3, #1
 80018fe:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructAll.GPIO_OType = GPIO_OType_PP; // Set as Push-Pull
 8001900:	2300      	movs	r3, #0
 8001902:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_2MHz; // Set speed to 2 MHz
 8001904:	2302      	movs	r3, #2
 8001906:	717b      	strb	r3, [r7, #5]

	// PB4 Output
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_4; // Set so the configuration is on pin B4
 8001908:	2310      	movs	r3, #16
 800190a:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOB, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 800190c:	463b      	mov	r3, r7
 800190e:	4619      	mov	r1, r3
 8001910:	480b      	ldr	r0, [pc, #44]	; (8001940 <initLed+0x70>)
 8001912:	f7fe fe05 	bl	8000520 <GPIO_Init>

	// PC7 Output
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_7; // Set so the configuration is on pin C7
 8001916:	2380      	movs	r3, #128	; 0x80
 8001918:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOC, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 800191a:	463b      	mov	r3, r7
 800191c:	4619      	mov	r1, r3
 800191e:	4809      	ldr	r0, [pc, #36]	; (8001944 <initLed+0x74>)
 8001920:	f7fe fdfe 	bl	8000520 <GPIO_Init>

	// PA9 Input
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_9; // Set so the configuration is on pin A9
 8001924:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001928:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA, &GPIO_InitStructAll); // Setup of GPIO with the settings chosen
 800192a:	463b      	mov	r3, r7
 800192c:	4619      	mov	r1, r3
 800192e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001932:	f7fe fdf5 	bl	8000520 <GPIO_Init>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	48000400 	.word	0x48000400
 8001944:	48000800 	.word	0x48000800

08001948 <readJoystick>:
	GPIO_WriteBit(GPIOC, GPIO_Pin_7, ((colour >> 1U) & 1U));
	GPIO_WriteBit(GPIOA, GPIO_Pin_9, ((colour >> 0U) & 1U));
}

uint8_t readJoystick(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
	uint8_t up     = GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_4);
 800194e:	2110      	movs	r1, #16
 8001950:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001954:	f7fe fe94 	bl	8000680 <GPIO_ReadInputDataBit>
 8001958:	4603      	mov	r3, r0
 800195a:	71fb      	strb	r3, [r7, #7]
	uint8_t down   = GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_0);
 800195c:	2101      	movs	r1, #1
 800195e:	4821      	ldr	r0, [pc, #132]	; (80019e4 <readJoystick+0x9c>)
 8001960:	f7fe fe8e 	bl	8000680 <GPIO_ReadInputDataBit>
 8001964:	4603      	mov	r3, r0
 8001966:	71bb      	strb	r3, [r7, #6]
	uint8_t left   = GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_1);
 8001968:	2102      	movs	r1, #2
 800196a:	481f      	ldr	r0, [pc, #124]	; (80019e8 <readJoystick+0xa0>)
 800196c:	f7fe fe88 	bl	8000680 <GPIO_ReadInputDataBit>
 8001970:	4603      	mov	r3, r0
 8001972:	717b      	strb	r3, [r7, #5]
	uint8_t right  = GPIO_ReadInputDataBit(GPIOC, GPIO_Pin_0);
 8001974:	2101      	movs	r1, #1
 8001976:	481c      	ldr	r0, [pc, #112]	; (80019e8 <readJoystick+0xa0>)
 8001978:	f7fe fe82 	bl	8000680 <GPIO_ReadInputDataBit>
 800197c:	4603      	mov	r3, r0
 800197e:	713b      	strb	r3, [r7, #4]
	uint8_t centre = GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_5);
 8001980:	2120      	movs	r1, #32
 8001982:	4818      	ldr	r0, [pc, #96]	; (80019e4 <readJoystick+0x9c>)
 8001984:	f7fe fe7c 	bl	8000680 <GPIO_ReadInputDataBit>
 8001988:	4603      	mov	r3, r0
 800198a:	70fb      	strb	r3, [r7, #3]

	uint8_t joystickBits = 0U;
 800198c:	2300      	movs	r3, #0
 800198e:	70bb      	strb	r3, [r7, #2]

	joystickBits |= up     << 0U;
 8001990:	78ba      	ldrb	r2, [r7, #2]
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	4313      	orrs	r3, r2
 8001996:	70bb      	strb	r3, [r7, #2]
	joystickBits |= down   << 1U;
 8001998:	79bb      	ldrb	r3, [r7, #6]
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	b25a      	sxtb	r2, r3
 800199e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	b25b      	sxtb	r3, r3
 80019a6:	70bb      	strb	r3, [r7, #2]
	joystickBits |= left   << 2U;
 80019a8:	797b      	ldrb	r3, [r7, #5]
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	b25a      	sxtb	r2, r3
 80019ae:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	b25b      	sxtb	r3, r3
 80019b6:	70bb      	strb	r3, [r7, #2]
	joystickBits |= right  << 3U;
 80019b8:	793b      	ldrb	r3, [r7, #4]
 80019ba:	00db      	lsls	r3, r3, #3
 80019bc:	b25a      	sxtb	r2, r3
 80019be:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	b25b      	sxtb	r3, r3
 80019c6:	70bb      	strb	r3, [r7, #2]
	joystickBits |= centre << 4U;
 80019c8:	78fb      	ldrb	r3, [r7, #3]
 80019ca:	011b      	lsls	r3, r3, #4
 80019cc:	b25a      	sxtb	r2, r3
 80019ce:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80019d2:	4313      	orrs	r3, r2
 80019d4:	b25b      	sxtb	r3, r3
 80019d6:	70bb      	strb	r3, [r7, #2]

	return joystickBits;
 80019d8:	78bb      	ldrb	r3, [r7, #2]
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	48000400 	.word	0x48000400
 80019e8:	48000800 	.word	0x48000800

080019ec <main>:

int main(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
	uart_init( 9600 ); // Initialize USB serial at 9600 baud
 80019f2:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 80019f6:	f7ff fbdb 	bl	80011b0 <uart_init>
	initJoystick();
 80019fa:	f7ff ff23 	bl	8001844 <initJoystick>
	initLed();
 80019fe:	f7ff ff67 	bl	80018d0 <initLed>
	initInterrupts();
 8001a02:	f7ff fead 	bl	8001760 <initInterrupts>
	initStopwatch(&stopwatch);
 8001a06:	480a      	ldr	r0, [pc, #40]	; (8001a30 <main+0x44>)
 8001a08:	f7ff fd86 	bl	8001518 <initStopwatch>
	initTimer();
 8001a0c:	f7ff fe5c 	bl	80016c8 <initTimer>

	uint8_t joystickState;

	while(1)
	{
		uint8_t newJoystickState = readJoystick();
 8001a10:	f7ff ff9a 	bl	8001948 <readJoystick>
 8001a14:	4603      	mov	r3, r0
 8001a16:	71bb      	strb	r3, [r7, #6]

		if (newJoystickState != joystickState)
 8001a18:	79ba      	ldrb	r2, [r7, #6]
 8001a1a:	79fb      	ldrb	r3, [r7, #7]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d0f7      	beq.n	8001a10 <main+0x24>
		{
			joystickState = newJoystickState;
 8001a20:	79bb      	ldrb	r3, [r7, #6]
 8001a22:	71fb      	strb	r3, [r7, #7]
			//printf("Joystick: %d\n", joystickState);
			readStopwatchInputs(&stopwatch, joystickState);
 8001a24:	79fb      	ldrb	r3, [r7, #7]
 8001a26:	4619      	mov	r1, r3
 8001a28:	4801      	ldr	r0, [pc, #4]	; (8001a30 <main+0x44>)
 8001a2a:	f7ff fda3 	bl	8001574 <readStopwatchInputs>
	{
 8001a2e:	e7ef      	b.n	8001a10 <main+0x24>
 8001a30:	200001bc 	.word	0x200001bc

08001a34 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]
 8001a44:	e00a      	b.n	8001a5c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001a46:	f3af 8000 	nop.w
 8001a4a:	4601      	mov	r1, r0
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	1c5a      	adds	r2, r3, #1
 8001a50:	60ba      	str	r2, [r7, #8]
 8001a52:	b2ca      	uxtb	r2, r1
 8001a54:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	3301      	adds	r3, #1
 8001a5a:	617b      	str	r3, [r7, #20]
 8001a5c:	697a      	ldr	r2, [r7, #20]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	dbf0      	blt.n	8001a46 <_read+0x12>
	}

return len;
 8001a64:	687b      	ldr	r3, [r7, #4]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3718      	adds	r7, #24
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <_close>:
	}
	return len;
}

int _close(int file)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	b083      	sub	sp, #12
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
	return -1;
 8001a76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a86:	b480      	push	{r7}
 8001a88:	b083      	sub	sp, #12
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
 8001a8e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a96:	605a      	str	r2, [r3, #4]
	return 0;
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr

08001aa6 <_isatty>:

int _isatty(int file)
{
 8001aa6:	b480      	push	{r7}
 8001aa8:	b083      	sub	sp, #12
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
	return 1;
 8001aae:	2301      	movs	r3, #1
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b085      	sub	sp, #20
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
	return 0;
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3714      	adds	r7, #20
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr
	...

08001ad8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001ae0:	4b11      	ldr	r3, [pc, #68]	; (8001b28 <_sbrk+0x50>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d102      	bne.n	8001aee <_sbrk+0x16>
		heap_end = &end;
 8001ae8:	4b0f      	ldr	r3, [pc, #60]	; (8001b28 <_sbrk+0x50>)
 8001aea:	4a10      	ldr	r2, [pc, #64]	; (8001b2c <_sbrk+0x54>)
 8001aec:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001aee:	4b0e      	ldr	r3, [pc, #56]	; (8001b28 <_sbrk+0x50>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001af4:	4b0c      	ldr	r3, [pc, #48]	; (8001b28 <_sbrk+0x50>)
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	4413      	add	r3, r2
 8001afc:	466a      	mov	r2, sp
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d907      	bls.n	8001b12 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001b02:	f000 f8d3 	bl	8001cac <__errno>
 8001b06:	4603      	mov	r3, r0
 8001b08:	220c      	movs	r2, #12
 8001b0a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b10:	e006      	b.n	8001b20 <_sbrk+0x48>
	}

	heap_end += incr;
 8001b12:	4b05      	ldr	r3, [pc, #20]	; (8001b28 <_sbrk+0x50>)
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4413      	add	r3, r2
 8001b1a:	4a03      	ldr	r2, [pc, #12]	; (8001b28 <_sbrk+0x50>)
 8001b1c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3710      	adds	r7, #16
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	200001b0 	.word	0x200001b0
 8001b2c:	200001e0 	.word	0x200001e0

08001b30 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b34:	4b1f      	ldr	r3, [pc, #124]	; (8001bb4 <SystemInit+0x84>)
 8001b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b3a:	4a1e      	ldr	r2, [pc, #120]	; (8001bb4 <SystemInit+0x84>)
 8001b3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b40:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001b44:	4b1c      	ldr	r3, [pc, #112]	; (8001bb8 <SystemInit+0x88>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a1b      	ldr	r2, [pc, #108]	; (8001bb8 <SystemInit+0x88>)
 8001b4a:	f043 0301 	orr.w	r3, r3, #1
 8001b4e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8001b50:	4b19      	ldr	r3, [pc, #100]	; (8001bb8 <SystemInit+0x88>)
 8001b52:	685a      	ldr	r2, [r3, #4]
 8001b54:	4918      	ldr	r1, [pc, #96]	; (8001bb8 <SystemInit+0x88>)
 8001b56:	4b19      	ldr	r3, [pc, #100]	; (8001bbc <SystemInit+0x8c>)
 8001b58:	4013      	ands	r3, r2
 8001b5a:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001b5c:	4b16      	ldr	r3, [pc, #88]	; (8001bb8 <SystemInit+0x88>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a15      	ldr	r2, [pc, #84]	; (8001bb8 <SystemInit+0x88>)
 8001b62:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001b66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b6a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001b6c:	4b12      	ldr	r3, [pc, #72]	; (8001bb8 <SystemInit+0x88>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a11      	ldr	r2, [pc, #68]	; (8001bb8 <SystemInit+0x88>)
 8001b72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b76:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8001b78:	4b0f      	ldr	r3, [pc, #60]	; (8001bb8 <SystemInit+0x88>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	4a0e      	ldr	r2, [pc, #56]	; (8001bb8 <SystemInit+0x88>)
 8001b7e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001b82:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8001b84:	4b0c      	ldr	r3, [pc, #48]	; (8001bb8 <SystemInit+0x88>)
 8001b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b88:	4a0b      	ldr	r2, [pc, #44]	; (8001bb8 <SystemInit+0x88>)
 8001b8a:	f023 030f 	bic.w	r3, r3, #15
 8001b8e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8001b90:	4b09      	ldr	r3, [pc, #36]	; (8001bb8 <SystemInit+0x88>)
 8001b92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b94:	4908      	ldr	r1, [pc, #32]	; (8001bb8 <SystemInit+0x88>)
 8001b96:	4b0a      	ldr	r3, [pc, #40]	; (8001bc0 <SystemInit+0x90>)
 8001b98:	4013      	ands	r3, r2
 8001b9a:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001b9c:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <SystemInit+0x88>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001ba2:	f000 f80f 	bl	8001bc4 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001ba6:	4b03      	ldr	r3, [pc, #12]	; (8001bb4 <SystemInit+0x84>)
 8001ba8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001bac:	609a      	str	r2, [r3, #8]
#endif  
}
 8001bae:	bf00      	nop
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	e000ed00 	.word	0xe000ed00
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	f87fc00c 	.word	0xf87fc00c
 8001bc0:	ff00fccc 	.word	0xff00fccc

08001bc4 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8001bc8:	4b21      	ldr	r3, [pc, #132]	; (8001c50 <SetSysClock+0x8c>)
 8001bca:	2212      	movs	r2, #18
 8001bcc:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001bce:	4b21      	ldr	r3, [pc, #132]	; (8001c54 <SetSysClock+0x90>)
 8001bd0:	4a20      	ldr	r2, [pc, #128]	; (8001c54 <SetSysClock+0x90>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001bd6:	4b1f      	ldr	r3, [pc, #124]	; (8001c54 <SetSysClock+0x90>)
 8001bd8:	4a1e      	ldr	r2, [pc, #120]	; (8001c54 <SetSysClock+0x90>)
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001bde:	4b1d      	ldr	r3, [pc, #116]	; (8001c54 <SetSysClock+0x90>)
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	4a1c      	ldr	r2, [pc, #112]	; (8001c54 <SetSysClock+0x90>)
 8001be4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001be8:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8001bea:	4b1a      	ldr	r3, [pc, #104]	; (8001c54 <SetSysClock+0x90>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	4a19      	ldr	r2, [pc, #100]	; (8001c54 <SetSysClock+0x90>)
 8001bf0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001bf4:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 8001bf6:	4b17      	ldr	r3, [pc, #92]	; (8001c54 <SetSysClock+0x90>)
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	4a16      	ldr	r2, [pc, #88]	; (8001c54 <SetSysClock+0x90>)
 8001bfc:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 8001c00:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8001c02:	4b14      	ldr	r3, [pc, #80]	; (8001c54 <SetSysClock+0x90>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a13      	ldr	r2, [pc, #76]	; (8001c54 <SetSysClock+0x90>)
 8001c08:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c0c:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001c0e:	bf00      	nop
 8001c10:	4b10      	ldr	r3, [pc, #64]	; (8001c54 <SetSysClock+0x90>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d0f9      	beq.n	8001c10 <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001c1c:	4b0d      	ldr	r3, [pc, #52]	; (8001c54 <SetSysClock+0x90>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	4a0c      	ldr	r2, [pc, #48]	; (8001c54 <SetSysClock+0x90>)
 8001c22:	f023 0303 	bic.w	r3, r3, #3
 8001c26:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8001c28:	4b0a      	ldr	r3, [pc, #40]	; (8001c54 <SetSysClock+0x90>)
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	4a09      	ldr	r2, [pc, #36]	; (8001c54 <SetSysClock+0x90>)
 8001c2e:	f043 0302 	orr.w	r3, r3, #2
 8001c32:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001c34:	bf00      	nop
 8001c36:	4b07      	ldr	r3, [pc, #28]	; (8001c54 <SetSysClock+0x90>)
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f003 030c 	and.w	r3, r3, #12
 8001c3e:	2b08      	cmp	r3, #8
 8001c40:	d1f9      	bne.n	8001c36 <SetSysClock+0x72>
  {
  }
}
 8001c42:	bf00      	nop
 8001c44:	bf00      	nop
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	40022000 	.word	0x40022000
 8001c54:	40021000 	.word	0x40021000

08001c58 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c58:	480d      	ldr	r0, [pc, #52]	; (8001c90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c5a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c5c:	480d      	ldr	r0, [pc, #52]	; (8001c94 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c5e:	490e      	ldr	r1, [pc, #56]	; (8001c98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c60:	4a0e      	ldr	r2, [pc, #56]	; (8001c9c <LoopForever+0xe>)
  movs r3, #0
 8001c62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c64:	e002      	b.n	8001c6c <LoopCopyDataInit>

08001c66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c6a:	3304      	adds	r3, #4

08001c6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c70:	d3f9      	bcc.n	8001c66 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c72:	4a0b      	ldr	r2, [pc, #44]	; (8001ca0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c74:	4c0b      	ldr	r4, [pc, #44]	; (8001ca4 <LoopForever+0x16>)
  movs r3, #0
 8001c76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c78:	e001      	b.n	8001c7e <LoopFillZerobss>

08001c7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c7c:	3204      	adds	r2, #4

08001c7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c80:	d3fb      	bcc.n	8001c7a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001c82:	f7ff ff55 	bl	8001b30 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001c86:	f000 f817 	bl	8001cb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c8a:	f7ff feaf 	bl	80019ec <main>

08001c8e <LoopForever>:

LoopForever:
    b LoopForever
 8001c8e:	e7fe      	b.n	8001c8e <LoopForever>
  ldr   r0, =_estack
 8001c90:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001c94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c98:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001c9c:	08002f98 	.word	0x08002f98
  ldr r2, =_sbss
 8001ca0:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001ca4:	200001dc 	.word	0x200001dc

08001ca8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ca8:	e7fe      	b.n	8001ca8 <ADC1_2_IRQHandler>
	...

08001cac <__errno>:
 8001cac:	4b01      	ldr	r3, [pc, #4]	; (8001cb4 <__errno+0x8>)
 8001cae:	6818      	ldr	r0, [r3, #0]
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	2000002c 	.word	0x2000002c

08001cb8 <__libc_init_array>:
 8001cb8:	b570      	push	{r4, r5, r6, lr}
 8001cba:	4d0d      	ldr	r5, [pc, #52]	; (8001cf0 <__libc_init_array+0x38>)
 8001cbc:	4c0d      	ldr	r4, [pc, #52]	; (8001cf4 <__libc_init_array+0x3c>)
 8001cbe:	1b64      	subs	r4, r4, r5
 8001cc0:	10a4      	asrs	r4, r4, #2
 8001cc2:	2600      	movs	r6, #0
 8001cc4:	42a6      	cmp	r6, r4
 8001cc6:	d109      	bne.n	8001cdc <__libc_init_array+0x24>
 8001cc8:	4d0b      	ldr	r5, [pc, #44]	; (8001cf8 <__libc_init_array+0x40>)
 8001cca:	4c0c      	ldr	r4, [pc, #48]	; (8001cfc <__libc_init_array+0x44>)
 8001ccc:	f001 f8b0 	bl	8002e30 <_init>
 8001cd0:	1b64      	subs	r4, r4, r5
 8001cd2:	10a4      	asrs	r4, r4, #2
 8001cd4:	2600      	movs	r6, #0
 8001cd6:	42a6      	cmp	r6, r4
 8001cd8:	d105      	bne.n	8001ce6 <__libc_init_array+0x2e>
 8001cda:	bd70      	pop	{r4, r5, r6, pc}
 8001cdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ce0:	4798      	blx	r3
 8001ce2:	3601      	adds	r6, #1
 8001ce4:	e7ee      	b.n	8001cc4 <__libc_init_array+0xc>
 8001ce6:	f855 3b04 	ldr.w	r3, [r5], #4
 8001cea:	4798      	blx	r3
 8001cec:	3601      	adds	r6, #1
 8001cee:	e7f2      	b.n	8001cd6 <__libc_init_array+0x1e>
 8001cf0:	08002f90 	.word	0x08002f90
 8001cf4:	08002f90 	.word	0x08002f90
 8001cf8:	08002f90 	.word	0x08002f90
 8001cfc:	08002f94 	.word	0x08002f94

08001d00 <memset>:
 8001d00:	4402      	add	r2, r0
 8001d02:	4603      	mov	r3, r0
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d100      	bne.n	8001d0a <memset+0xa>
 8001d08:	4770      	bx	lr
 8001d0a:	f803 1b01 	strb.w	r1, [r3], #1
 8001d0e:	e7f9      	b.n	8001d04 <memset+0x4>

08001d10 <iprintf>:
 8001d10:	b40f      	push	{r0, r1, r2, r3}
 8001d12:	4b0a      	ldr	r3, [pc, #40]	; (8001d3c <iprintf+0x2c>)
 8001d14:	b513      	push	{r0, r1, r4, lr}
 8001d16:	681c      	ldr	r4, [r3, #0]
 8001d18:	b124      	cbz	r4, 8001d24 <iprintf+0x14>
 8001d1a:	69a3      	ldr	r3, [r4, #24]
 8001d1c:	b913      	cbnz	r3, 8001d24 <iprintf+0x14>
 8001d1e:	4620      	mov	r0, r4
 8001d20:	f000 fb2c 	bl	800237c <__sinit>
 8001d24:	ab05      	add	r3, sp, #20
 8001d26:	9a04      	ldr	r2, [sp, #16]
 8001d28:	68a1      	ldr	r1, [r4, #8]
 8001d2a:	9301      	str	r3, [sp, #4]
 8001d2c:	4620      	mov	r0, r4
 8001d2e:	f000 fd05 	bl	800273c <_vfiprintf_r>
 8001d32:	b002      	add	sp, #8
 8001d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d38:	b004      	add	sp, #16
 8001d3a:	4770      	bx	lr
 8001d3c:	2000002c 	.word	0x2000002c

08001d40 <_puts_r>:
 8001d40:	b570      	push	{r4, r5, r6, lr}
 8001d42:	460e      	mov	r6, r1
 8001d44:	4605      	mov	r5, r0
 8001d46:	b118      	cbz	r0, 8001d50 <_puts_r+0x10>
 8001d48:	6983      	ldr	r3, [r0, #24]
 8001d4a:	b90b      	cbnz	r3, 8001d50 <_puts_r+0x10>
 8001d4c:	f000 fb16 	bl	800237c <__sinit>
 8001d50:	69ab      	ldr	r3, [r5, #24]
 8001d52:	68ac      	ldr	r4, [r5, #8]
 8001d54:	b913      	cbnz	r3, 8001d5c <_puts_r+0x1c>
 8001d56:	4628      	mov	r0, r5
 8001d58:	f000 fb10 	bl	800237c <__sinit>
 8001d5c:	4b2c      	ldr	r3, [pc, #176]	; (8001e10 <_puts_r+0xd0>)
 8001d5e:	429c      	cmp	r4, r3
 8001d60:	d120      	bne.n	8001da4 <_puts_r+0x64>
 8001d62:	686c      	ldr	r4, [r5, #4]
 8001d64:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001d66:	07db      	lsls	r3, r3, #31
 8001d68:	d405      	bmi.n	8001d76 <_puts_r+0x36>
 8001d6a:	89a3      	ldrh	r3, [r4, #12]
 8001d6c:	0598      	lsls	r0, r3, #22
 8001d6e:	d402      	bmi.n	8001d76 <_puts_r+0x36>
 8001d70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001d72:	f000 fba1 	bl	80024b8 <__retarget_lock_acquire_recursive>
 8001d76:	89a3      	ldrh	r3, [r4, #12]
 8001d78:	0719      	lsls	r1, r3, #28
 8001d7a:	d51d      	bpl.n	8001db8 <_puts_r+0x78>
 8001d7c:	6923      	ldr	r3, [r4, #16]
 8001d7e:	b1db      	cbz	r3, 8001db8 <_puts_r+0x78>
 8001d80:	3e01      	subs	r6, #1
 8001d82:	68a3      	ldr	r3, [r4, #8]
 8001d84:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001d88:	3b01      	subs	r3, #1
 8001d8a:	60a3      	str	r3, [r4, #8]
 8001d8c:	bb39      	cbnz	r1, 8001dde <_puts_r+0x9e>
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	da38      	bge.n	8001e04 <_puts_r+0xc4>
 8001d92:	4622      	mov	r2, r4
 8001d94:	210a      	movs	r1, #10
 8001d96:	4628      	mov	r0, r5
 8001d98:	f000 f916 	bl	8001fc8 <__swbuf_r>
 8001d9c:	3001      	adds	r0, #1
 8001d9e:	d011      	beq.n	8001dc4 <_puts_r+0x84>
 8001da0:	250a      	movs	r5, #10
 8001da2:	e011      	b.n	8001dc8 <_puts_r+0x88>
 8001da4:	4b1b      	ldr	r3, [pc, #108]	; (8001e14 <_puts_r+0xd4>)
 8001da6:	429c      	cmp	r4, r3
 8001da8:	d101      	bne.n	8001dae <_puts_r+0x6e>
 8001daa:	68ac      	ldr	r4, [r5, #8]
 8001dac:	e7da      	b.n	8001d64 <_puts_r+0x24>
 8001dae:	4b1a      	ldr	r3, [pc, #104]	; (8001e18 <_puts_r+0xd8>)
 8001db0:	429c      	cmp	r4, r3
 8001db2:	bf08      	it	eq
 8001db4:	68ec      	ldreq	r4, [r5, #12]
 8001db6:	e7d5      	b.n	8001d64 <_puts_r+0x24>
 8001db8:	4621      	mov	r1, r4
 8001dba:	4628      	mov	r0, r5
 8001dbc:	f000 f956 	bl	800206c <__swsetup_r>
 8001dc0:	2800      	cmp	r0, #0
 8001dc2:	d0dd      	beq.n	8001d80 <_puts_r+0x40>
 8001dc4:	f04f 35ff 	mov.w	r5, #4294967295
 8001dc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001dca:	07da      	lsls	r2, r3, #31
 8001dcc:	d405      	bmi.n	8001dda <_puts_r+0x9a>
 8001dce:	89a3      	ldrh	r3, [r4, #12]
 8001dd0:	059b      	lsls	r3, r3, #22
 8001dd2:	d402      	bmi.n	8001dda <_puts_r+0x9a>
 8001dd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001dd6:	f000 fb70 	bl	80024ba <__retarget_lock_release_recursive>
 8001dda:	4628      	mov	r0, r5
 8001ddc:	bd70      	pop	{r4, r5, r6, pc}
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	da04      	bge.n	8001dec <_puts_r+0xac>
 8001de2:	69a2      	ldr	r2, [r4, #24]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	dc06      	bgt.n	8001df6 <_puts_r+0xb6>
 8001de8:	290a      	cmp	r1, #10
 8001dea:	d004      	beq.n	8001df6 <_puts_r+0xb6>
 8001dec:	6823      	ldr	r3, [r4, #0]
 8001dee:	1c5a      	adds	r2, r3, #1
 8001df0:	6022      	str	r2, [r4, #0]
 8001df2:	7019      	strb	r1, [r3, #0]
 8001df4:	e7c5      	b.n	8001d82 <_puts_r+0x42>
 8001df6:	4622      	mov	r2, r4
 8001df8:	4628      	mov	r0, r5
 8001dfa:	f000 f8e5 	bl	8001fc8 <__swbuf_r>
 8001dfe:	3001      	adds	r0, #1
 8001e00:	d1bf      	bne.n	8001d82 <_puts_r+0x42>
 8001e02:	e7df      	b.n	8001dc4 <_puts_r+0x84>
 8001e04:	6823      	ldr	r3, [r4, #0]
 8001e06:	250a      	movs	r5, #10
 8001e08:	1c5a      	adds	r2, r3, #1
 8001e0a:	6022      	str	r2, [r4, #0]
 8001e0c:	701d      	strb	r5, [r3, #0]
 8001e0e:	e7db      	b.n	8001dc8 <_puts_r+0x88>
 8001e10:	08002f1c 	.word	0x08002f1c
 8001e14:	08002f3c 	.word	0x08002f3c
 8001e18:	08002efc 	.word	0x08002efc

08001e1c <puts>:
 8001e1c:	4b02      	ldr	r3, [pc, #8]	; (8001e28 <puts+0xc>)
 8001e1e:	4601      	mov	r1, r0
 8001e20:	6818      	ldr	r0, [r3, #0]
 8001e22:	f7ff bf8d 	b.w	8001d40 <_puts_r>
 8001e26:	bf00      	nop
 8001e28:	2000002c 	.word	0x2000002c

08001e2c <setbuf>:
 8001e2c:	2900      	cmp	r1, #0
 8001e2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e32:	bf0c      	ite	eq
 8001e34:	2202      	moveq	r2, #2
 8001e36:	2200      	movne	r2, #0
 8001e38:	f000 b800 	b.w	8001e3c <setvbuf>

08001e3c <setvbuf>:
 8001e3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001e40:	461d      	mov	r5, r3
 8001e42:	4b5d      	ldr	r3, [pc, #372]	; (8001fb8 <setvbuf+0x17c>)
 8001e44:	681f      	ldr	r7, [r3, #0]
 8001e46:	4604      	mov	r4, r0
 8001e48:	460e      	mov	r6, r1
 8001e4a:	4690      	mov	r8, r2
 8001e4c:	b127      	cbz	r7, 8001e58 <setvbuf+0x1c>
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	b913      	cbnz	r3, 8001e58 <setvbuf+0x1c>
 8001e52:	4638      	mov	r0, r7
 8001e54:	f000 fa92 	bl	800237c <__sinit>
 8001e58:	4b58      	ldr	r3, [pc, #352]	; (8001fbc <setvbuf+0x180>)
 8001e5a:	429c      	cmp	r4, r3
 8001e5c:	d167      	bne.n	8001f2e <setvbuf+0xf2>
 8001e5e:	687c      	ldr	r4, [r7, #4]
 8001e60:	f1b8 0f02 	cmp.w	r8, #2
 8001e64:	d006      	beq.n	8001e74 <setvbuf+0x38>
 8001e66:	f1b8 0f01 	cmp.w	r8, #1
 8001e6a:	f200 809f 	bhi.w	8001fac <setvbuf+0x170>
 8001e6e:	2d00      	cmp	r5, #0
 8001e70:	f2c0 809c 	blt.w	8001fac <setvbuf+0x170>
 8001e74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001e76:	07db      	lsls	r3, r3, #31
 8001e78:	d405      	bmi.n	8001e86 <setvbuf+0x4a>
 8001e7a:	89a3      	ldrh	r3, [r4, #12]
 8001e7c:	0598      	lsls	r0, r3, #22
 8001e7e:	d402      	bmi.n	8001e86 <setvbuf+0x4a>
 8001e80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001e82:	f000 fb19 	bl	80024b8 <__retarget_lock_acquire_recursive>
 8001e86:	4621      	mov	r1, r4
 8001e88:	4638      	mov	r0, r7
 8001e8a:	f000 f9e3 	bl	8002254 <_fflush_r>
 8001e8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001e90:	b141      	cbz	r1, 8001ea4 <setvbuf+0x68>
 8001e92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001e96:	4299      	cmp	r1, r3
 8001e98:	d002      	beq.n	8001ea0 <setvbuf+0x64>
 8001e9a:	4638      	mov	r0, r7
 8001e9c:	f000 fb7a 	bl	8002594 <_free_r>
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	6363      	str	r3, [r4, #52]	; 0x34
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	61a3      	str	r3, [r4, #24]
 8001ea8:	6063      	str	r3, [r4, #4]
 8001eaa:	89a3      	ldrh	r3, [r4, #12]
 8001eac:	0619      	lsls	r1, r3, #24
 8001eae:	d503      	bpl.n	8001eb8 <setvbuf+0x7c>
 8001eb0:	6921      	ldr	r1, [r4, #16]
 8001eb2:	4638      	mov	r0, r7
 8001eb4:	f000 fb6e 	bl	8002594 <_free_r>
 8001eb8:	89a3      	ldrh	r3, [r4, #12]
 8001eba:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8001ebe:	f023 0303 	bic.w	r3, r3, #3
 8001ec2:	f1b8 0f02 	cmp.w	r8, #2
 8001ec6:	81a3      	strh	r3, [r4, #12]
 8001ec8:	d06c      	beq.n	8001fa4 <setvbuf+0x168>
 8001eca:	ab01      	add	r3, sp, #4
 8001ecc:	466a      	mov	r2, sp
 8001ece:	4621      	mov	r1, r4
 8001ed0:	4638      	mov	r0, r7
 8001ed2:	f000 faf3 	bl	80024bc <__swhatbuf_r>
 8001ed6:	89a3      	ldrh	r3, [r4, #12]
 8001ed8:	4318      	orrs	r0, r3
 8001eda:	81a0      	strh	r0, [r4, #12]
 8001edc:	2d00      	cmp	r5, #0
 8001ede:	d130      	bne.n	8001f42 <setvbuf+0x106>
 8001ee0:	9d00      	ldr	r5, [sp, #0]
 8001ee2:	4628      	mov	r0, r5
 8001ee4:	f000 fb4e 	bl	8002584 <malloc>
 8001ee8:	4606      	mov	r6, r0
 8001eea:	2800      	cmp	r0, #0
 8001eec:	d155      	bne.n	8001f9a <setvbuf+0x15e>
 8001eee:	f8dd 9000 	ldr.w	r9, [sp]
 8001ef2:	45a9      	cmp	r9, r5
 8001ef4:	d14a      	bne.n	8001f8c <setvbuf+0x150>
 8001ef6:	f04f 35ff 	mov.w	r5, #4294967295
 8001efa:	2200      	movs	r2, #0
 8001efc:	60a2      	str	r2, [r4, #8]
 8001efe:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8001f02:	6022      	str	r2, [r4, #0]
 8001f04:	6122      	str	r2, [r4, #16]
 8001f06:	2201      	movs	r2, #1
 8001f08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001f0c:	6162      	str	r2, [r4, #20]
 8001f0e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001f10:	f043 0302 	orr.w	r3, r3, #2
 8001f14:	07d2      	lsls	r2, r2, #31
 8001f16:	81a3      	strh	r3, [r4, #12]
 8001f18:	d405      	bmi.n	8001f26 <setvbuf+0xea>
 8001f1a:	f413 7f00 	tst.w	r3, #512	; 0x200
 8001f1e:	d102      	bne.n	8001f26 <setvbuf+0xea>
 8001f20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001f22:	f000 faca 	bl	80024ba <__retarget_lock_release_recursive>
 8001f26:	4628      	mov	r0, r5
 8001f28:	b003      	add	sp, #12
 8001f2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001f2e:	4b24      	ldr	r3, [pc, #144]	; (8001fc0 <setvbuf+0x184>)
 8001f30:	429c      	cmp	r4, r3
 8001f32:	d101      	bne.n	8001f38 <setvbuf+0xfc>
 8001f34:	68bc      	ldr	r4, [r7, #8]
 8001f36:	e793      	b.n	8001e60 <setvbuf+0x24>
 8001f38:	4b22      	ldr	r3, [pc, #136]	; (8001fc4 <setvbuf+0x188>)
 8001f3a:	429c      	cmp	r4, r3
 8001f3c:	bf08      	it	eq
 8001f3e:	68fc      	ldreq	r4, [r7, #12]
 8001f40:	e78e      	b.n	8001e60 <setvbuf+0x24>
 8001f42:	2e00      	cmp	r6, #0
 8001f44:	d0cd      	beq.n	8001ee2 <setvbuf+0xa6>
 8001f46:	69bb      	ldr	r3, [r7, #24]
 8001f48:	b913      	cbnz	r3, 8001f50 <setvbuf+0x114>
 8001f4a:	4638      	mov	r0, r7
 8001f4c:	f000 fa16 	bl	800237c <__sinit>
 8001f50:	f1b8 0f01 	cmp.w	r8, #1
 8001f54:	bf08      	it	eq
 8001f56:	89a3      	ldrheq	r3, [r4, #12]
 8001f58:	6026      	str	r6, [r4, #0]
 8001f5a:	bf04      	itt	eq
 8001f5c:	f043 0301 	orreq.w	r3, r3, #1
 8001f60:	81a3      	strheq	r3, [r4, #12]
 8001f62:	89a2      	ldrh	r2, [r4, #12]
 8001f64:	f012 0308 	ands.w	r3, r2, #8
 8001f68:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8001f6c:	d01c      	beq.n	8001fa8 <setvbuf+0x16c>
 8001f6e:	07d3      	lsls	r3, r2, #31
 8001f70:	bf41      	itttt	mi
 8001f72:	2300      	movmi	r3, #0
 8001f74:	426d      	negmi	r5, r5
 8001f76:	60a3      	strmi	r3, [r4, #8]
 8001f78:	61a5      	strmi	r5, [r4, #24]
 8001f7a:	bf58      	it	pl
 8001f7c:	60a5      	strpl	r5, [r4, #8]
 8001f7e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8001f80:	f015 0501 	ands.w	r5, r5, #1
 8001f84:	d115      	bne.n	8001fb2 <setvbuf+0x176>
 8001f86:	f412 7f00 	tst.w	r2, #512	; 0x200
 8001f8a:	e7c8      	b.n	8001f1e <setvbuf+0xe2>
 8001f8c:	4648      	mov	r0, r9
 8001f8e:	f000 faf9 	bl	8002584 <malloc>
 8001f92:	4606      	mov	r6, r0
 8001f94:	2800      	cmp	r0, #0
 8001f96:	d0ae      	beq.n	8001ef6 <setvbuf+0xba>
 8001f98:	464d      	mov	r5, r9
 8001f9a:	89a3      	ldrh	r3, [r4, #12]
 8001f9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fa0:	81a3      	strh	r3, [r4, #12]
 8001fa2:	e7d0      	b.n	8001f46 <setvbuf+0x10a>
 8001fa4:	2500      	movs	r5, #0
 8001fa6:	e7a8      	b.n	8001efa <setvbuf+0xbe>
 8001fa8:	60a3      	str	r3, [r4, #8]
 8001faa:	e7e8      	b.n	8001f7e <setvbuf+0x142>
 8001fac:	f04f 35ff 	mov.w	r5, #4294967295
 8001fb0:	e7b9      	b.n	8001f26 <setvbuf+0xea>
 8001fb2:	2500      	movs	r5, #0
 8001fb4:	e7b7      	b.n	8001f26 <setvbuf+0xea>
 8001fb6:	bf00      	nop
 8001fb8:	2000002c 	.word	0x2000002c
 8001fbc:	08002f1c 	.word	0x08002f1c
 8001fc0:	08002f3c 	.word	0x08002f3c
 8001fc4:	08002efc 	.word	0x08002efc

08001fc8 <__swbuf_r>:
 8001fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fca:	460e      	mov	r6, r1
 8001fcc:	4614      	mov	r4, r2
 8001fce:	4605      	mov	r5, r0
 8001fd0:	b118      	cbz	r0, 8001fda <__swbuf_r+0x12>
 8001fd2:	6983      	ldr	r3, [r0, #24]
 8001fd4:	b90b      	cbnz	r3, 8001fda <__swbuf_r+0x12>
 8001fd6:	f000 f9d1 	bl	800237c <__sinit>
 8001fda:	4b21      	ldr	r3, [pc, #132]	; (8002060 <__swbuf_r+0x98>)
 8001fdc:	429c      	cmp	r4, r3
 8001fde:	d12b      	bne.n	8002038 <__swbuf_r+0x70>
 8001fe0:	686c      	ldr	r4, [r5, #4]
 8001fe2:	69a3      	ldr	r3, [r4, #24]
 8001fe4:	60a3      	str	r3, [r4, #8]
 8001fe6:	89a3      	ldrh	r3, [r4, #12]
 8001fe8:	071a      	lsls	r2, r3, #28
 8001fea:	d52f      	bpl.n	800204c <__swbuf_r+0x84>
 8001fec:	6923      	ldr	r3, [r4, #16]
 8001fee:	b36b      	cbz	r3, 800204c <__swbuf_r+0x84>
 8001ff0:	6923      	ldr	r3, [r4, #16]
 8001ff2:	6820      	ldr	r0, [r4, #0]
 8001ff4:	1ac0      	subs	r0, r0, r3
 8001ff6:	6963      	ldr	r3, [r4, #20]
 8001ff8:	b2f6      	uxtb	r6, r6
 8001ffa:	4283      	cmp	r3, r0
 8001ffc:	4637      	mov	r7, r6
 8001ffe:	dc04      	bgt.n	800200a <__swbuf_r+0x42>
 8002000:	4621      	mov	r1, r4
 8002002:	4628      	mov	r0, r5
 8002004:	f000 f926 	bl	8002254 <_fflush_r>
 8002008:	bb30      	cbnz	r0, 8002058 <__swbuf_r+0x90>
 800200a:	68a3      	ldr	r3, [r4, #8]
 800200c:	3b01      	subs	r3, #1
 800200e:	60a3      	str	r3, [r4, #8]
 8002010:	6823      	ldr	r3, [r4, #0]
 8002012:	1c5a      	adds	r2, r3, #1
 8002014:	6022      	str	r2, [r4, #0]
 8002016:	701e      	strb	r6, [r3, #0]
 8002018:	6963      	ldr	r3, [r4, #20]
 800201a:	3001      	adds	r0, #1
 800201c:	4283      	cmp	r3, r0
 800201e:	d004      	beq.n	800202a <__swbuf_r+0x62>
 8002020:	89a3      	ldrh	r3, [r4, #12]
 8002022:	07db      	lsls	r3, r3, #31
 8002024:	d506      	bpl.n	8002034 <__swbuf_r+0x6c>
 8002026:	2e0a      	cmp	r6, #10
 8002028:	d104      	bne.n	8002034 <__swbuf_r+0x6c>
 800202a:	4621      	mov	r1, r4
 800202c:	4628      	mov	r0, r5
 800202e:	f000 f911 	bl	8002254 <_fflush_r>
 8002032:	b988      	cbnz	r0, 8002058 <__swbuf_r+0x90>
 8002034:	4638      	mov	r0, r7
 8002036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002038:	4b0a      	ldr	r3, [pc, #40]	; (8002064 <__swbuf_r+0x9c>)
 800203a:	429c      	cmp	r4, r3
 800203c:	d101      	bne.n	8002042 <__swbuf_r+0x7a>
 800203e:	68ac      	ldr	r4, [r5, #8]
 8002040:	e7cf      	b.n	8001fe2 <__swbuf_r+0x1a>
 8002042:	4b09      	ldr	r3, [pc, #36]	; (8002068 <__swbuf_r+0xa0>)
 8002044:	429c      	cmp	r4, r3
 8002046:	bf08      	it	eq
 8002048:	68ec      	ldreq	r4, [r5, #12]
 800204a:	e7ca      	b.n	8001fe2 <__swbuf_r+0x1a>
 800204c:	4621      	mov	r1, r4
 800204e:	4628      	mov	r0, r5
 8002050:	f000 f80c 	bl	800206c <__swsetup_r>
 8002054:	2800      	cmp	r0, #0
 8002056:	d0cb      	beq.n	8001ff0 <__swbuf_r+0x28>
 8002058:	f04f 37ff 	mov.w	r7, #4294967295
 800205c:	e7ea      	b.n	8002034 <__swbuf_r+0x6c>
 800205e:	bf00      	nop
 8002060:	08002f1c 	.word	0x08002f1c
 8002064:	08002f3c 	.word	0x08002f3c
 8002068:	08002efc 	.word	0x08002efc

0800206c <__swsetup_r>:
 800206c:	4b32      	ldr	r3, [pc, #200]	; (8002138 <__swsetup_r+0xcc>)
 800206e:	b570      	push	{r4, r5, r6, lr}
 8002070:	681d      	ldr	r5, [r3, #0]
 8002072:	4606      	mov	r6, r0
 8002074:	460c      	mov	r4, r1
 8002076:	b125      	cbz	r5, 8002082 <__swsetup_r+0x16>
 8002078:	69ab      	ldr	r3, [r5, #24]
 800207a:	b913      	cbnz	r3, 8002082 <__swsetup_r+0x16>
 800207c:	4628      	mov	r0, r5
 800207e:	f000 f97d 	bl	800237c <__sinit>
 8002082:	4b2e      	ldr	r3, [pc, #184]	; (800213c <__swsetup_r+0xd0>)
 8002084:	429c      	cmp	r4, r3
 8002086:	d10f      	bne.n	80020a8 <__swsetup_r+0x3c>
 8002088:	686c      	ldr	r4, [r5, #4]
 800208a:	89a3      	ldrh	r3, [r4, #12]
 800208c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002090:	0719      	lsls	r1, r3, #28
 8002092:	d42c      	bmi.n	80020ee <__swsetup_r+0x82>
 8002094:	06dd      	lsls	r5, r3, #27
 8002096:	d411      	bmi.n	80020bc <__swsetup_r+0x50>
 8002098:	2309      	movs	r3, #9
 800209a:	6033      	str	r3, [r6, #0]
 800209c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80020a0:	81a3      	strh	r3, [r4, #12]
 80020a2:	f04f 30ff 	mov.w	r0, #4294967295
 80020a6:	e03e      	b.n	8002126 <__swsetup_r+0xba>
 80020a8:	4b25      	ldr	r3, [pc, #148]	; (8002140 <__swsetup_r+0xd4>)
 80020aa:	429c      	cmp	r4, r3
 80020ac:	d101      	bne.n	80020b2 <__swsetup_r+0x46>
 80020ae:	68ac      	ldr	r4, [r5, #8]
 80020b0:	e7eb      	b.n	800208a <__swsetup_r+0x1e>
 80020b2:	4b24      	ldr	r3, [pc, #144]	; (8002144 <__swsetup_r+0xd8>)
 80020b4:	429c      	cmp	r4, r3
 80020b6:	bf08      	it	eq
 80020b8:	68ec      	ldreq	r4, [r5, #12]
 80020ba:	e7e6      	b.n	800208a <__swsetup_r+0x1e>
 80020bc:	0758      	lsls	r0, r3, #29
 80020be:	d512      	bpl.n	80020e6 <__swsetup_r+0x7a>
 80020c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80020c2:	b141      	cbz	r1, 80020d6 <__swsetup_r+0x6a>
 80020c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80020c8:	4299      	cmp	r1, r3
 80020ca:	d002      	beq.n	80020d2 <__swsetup_r+0x66>
 80020cc:	4630      	mov	r0, r6
 80020ce:	f000 fa61 	bl	8002594 <_free_r>
 80020d2:	2300      	movs	r3, #0
 80020d4:	6363      	str	r3, [r4, #52]	; 0x34
 80020d6:	89a3      	ldrh	r3, [r4, #12]
 80020d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80020dc:	81a3      	strh	r3, [r4, #12]
 80020de:	2300      	movs	r3, #0
 80020e0:	6063      	str	r3, [r4, #4]
 80020e2:	6923      	ldr	r3, [r4, #16]
 80020e4:	6023      	str	r3, [r4, #0]
 80020e6:	89a3      	ldrh	r3, [r4, #12]
 80020e8:	f043 0308 	orr.w	r3, r3, #8
 80020ec:	81a3      	strh	r3, [r4, #12]
 80020ee:	6923      	ldr	r3, [r4, #16]
 80020f0:	b94b      	cbnz	r3, 8002106 <__swsetup_r+0x9a>
 80020f2:	89a3      	ldrh	r3, [r4, #12]
 80020f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80020f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80020fc:	d003      	beq.n	8002106 <__swsetup_r+0x9a>
 80020fe:	4621      	mov	r1, r4
 8002100:	4630      	mov	r0, r6
 8002102:	f000 f9ff 	bl	8002504 <__smakebuf_r>
 8002106:	89a0      	ldrh	r0, [r4, #12]
 8002108:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800210c:	f010 0301 	ands.w	r3, r0, #1
 8002110:	d00a      	beq.n	8002128 <__swsetup_r+0xbc>
 8002112:	2300      	movs	r3, #0
 8002114:	60a3      	str	r3, [r4, #8]
 8002116:	6963      	ldr	r3, [r4, #20]
 8002118:	425b      	negs	r3, r3
 800211a:	61a3      	str	r3, [r4, #24]
 800211c:	6923      	ldr	r3, [r4, #16]
 800211e:	b943      	cbnz	r3, 8002132 <__swsetup_r+0xc6>
 8002120:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002124:	d1ba      	bne.n	800209c <__swsetup_r+0x30>
 8002126:	bd70      	pop	{r4, r5, r6, pc}
 8002128:	0781      	lsls	r1, r0, #30
 800212a:	bf58      	it	pl
 800212c:	6963      	ldrpl	r3, [r4, #20]
 800212e:	60a3      	str	r3, [r4, #8]
 8002130:	e7f4      	b.n	800211c <__swsetup_r+0xb0>
 8002132:	2000      	movs	r0, #0
 8002134:	e7f7      	b.n	8002126 <__swsetup_r+0xba>
 8002136:	bf00      	nop
 8002138:	2000002c 	.word	0x2000002c
 800213c:	08002f1c 	.word	0x08002f1c
 8002140:	08002f3c 	.word	0x08002f3c
 8002144:	08002efc 	.word	0x08002efc

08002148 <__sflush_r>:
 8002148:	898a      	ldrh	r2, [r1, #12]
 800214a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800214e:	4605      	mov	r5, r0
 8002150:	0710      	lsls	r0, r2, #28
 8002152:	460c      	mov	r4, r1
 8002154:	d458      	bmi.n	8002208 <__sflush_r+0xc0>
 8002156:	684b      	ldr	r3, [r1, #4]
 8002158:	2b00      	cmp	r3, #0
 800215a:	dc05      	bgt.n	8002168 <__sflush_r+0x20>
 800215c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800215e:	2b00      	cmp	r3, #0
 8002160:	dc02      	bgt.n	8002168 <__sflush_r+0x20>
 8002162:	2000      	movs	r0, #0
 8002164:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002168:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800216a:	2e00      	cmp	r6, #0
 800216c:	d0f9      	beq.n	8002162 <__sflush_r+0x1a>
 800216e:	2300      	movs	r3, #0
 8002170:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002174:	682f      	ldr	r7, [r5, #0]
 8002176:	602b      	str	r3, [r5, #0]
 8002178:	d032      	beq.n	80021e0 <__sflush_r+0x98>
 800217a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800217c:	89a3      	ldrh	r3, [r4, #12]
 800217e:	075a      	lsls	r2, r3, #29
 8002180:	d505      	bpl.n	800218e <__sflush_r+0x46>
 8002182:	6863      	ldr	r3, [r4, #4]
 8002184:	1ac0      	subs	r0, r0, r3
 8002186:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002188:	b10b      	cbz	r3, 800218e <__sflush_r+0x46>
 800218a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800218c:	1ac0      	subs	r0, r0, r3
 800218e:	2300      	movs	r3, #0
 8002190:	4602      	mov	r2, r0
 8002192:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002194:	6a21      	ldr	r1, [r4, #32]
 8002196:	4628      	mov	r0, r5
 8002198:	47b0      	blx	r6
 800219a:	1c43      	adds	r3, r0, #1
 800219c:	89a3      	ldrh	r3, [r4, #12]
 800219e:	d106      	bne.n	80021ae <__sflush_r+0x66>
 80021a0:	6829      	ldr	r1, [r5, #0]
 80021a2:	291d      	cmp	r1, #29
 80021a4:	d82c      	bhi.n	8002200 <__sflush_r+0xb8>
 80021a6:	4a2a      	ldr	r2, [pc, #168]	; (8002250 <__sflush_r+0x108>)
 80021a8:	40ca      	lsrs	r2, r1
 80021aa:	07d6      	lsls	r6, r2, #31
 80021ac:	d528      	bpl.n	8002200 <__sflush_r+0xb8>
 80021ae:	2200      	movs	r2, #0
 80021b0:	6062      	str	r2, [r4, #4]
 80021b2:	04d9      	lsls	r1, r3, #19
 80021b4:	6922      	ldr	r2, [r4, #16]
 80021b6:	6022      	str	r2, [r4, #0]
 80021b8:	d504      	bpl.n	80021c4 <__sflush_r+0x7c>
 80021ba:	1c42      	adds	r2, r0, #1
 80021bc:	d101      	bne.n	80021c2 <__sflush_r+0x7a>
 80021be:	682b      	ldr	r3, [r5, #0]
 80021c0:	b903      	cbnz	r3, 80021c4 <__sflush_r+0x7c>
 80021c2:	6560      	str	r0, [r4, #84]	; 0x54
 80021c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80021c6:	602f      	str	r7, [r5, #0]
 80021c8:	2900      	cmp	r1, #0
 80021ca:	d0ca      	beq.n	8002162 <__sflush_r+0x1a>
 80021cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80021d0:	4299      	cmp	r1, r3
 80021d2:	d002      	beq.n	80021da <__sflush_r+0x92>
 80021d4:	4628      	mov	r0, r5
 80021d6:	f000 f9dd 	bl	8002594 <_free_r>
 80021da:	2000      	movs	r0, #0
 80021dc:	6360      	str	r0, [r4, #52]	; 0x34
 80021de:	e7c1      	b.n	8002164 <__sflush_r+0x1c>
 80021e0:	6a21      	ldr	r1, [r4, #32]
 80021e2:	2301      	movs	r3, #1
 80021e4:	4628      	mov	r0, r5
 80021e6:	47b0      	blx	r6
 80021e8:	1c41      	adds	r1, r0, #1
 80021ea:	d1c7      	bne.n	800217c <__sflush_r+0x34>
 80021ec:	682b      	ldr	r3, [r5, #0]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d0c4      	beq.n	800217c <__sflush_r+0x34>
 80021f2:	2b1d      	cmp	r3, #29
 80021f4:	d001      	beq.n	80021fa <__sflush_r+0xb2>
 80021f6:	2b16      	cmp	r3, #22
 80021f8:	d101      	bne.n	80021fe <__sflush_r+0xb6>
 80021fa:	602f      	str	r7, [r5, #0]
 80021fc:	e7b1      	b.n	8002162 <__sflush_r+0x1a>
 80021fe:	89a3      	ldrh	r3, [r4, #12]
 8002200:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002204:	81a3      	strh	r3, [r4, #12]
 8002206:	e7ad      	b.n	8002164 <__sflush_r+0x1c>
 8002208:	690f      	ldr	r7, [r1, #16]
 800220a:	2f00      	cmp	r7, #0
 800220c:	d0a9      	beq.n	8002162 <__sflush_r+0x1a>
 800220e:	0793      	lsls	r3, r2, #30
 8002210:	680e      	ldr	r6, [r1, #0]
 8002212:	bf08      	it	eq
 8002214:	694b      	ldreq	r3, [r1, #20]
 8002216:	600f      	str	r7, [r1, #0]
 8002218:	bf18      	it	ne
 800221a:	2300      	movne	r3, #0
 800221c:	eba6 0807 	sub.w	r8, r6, r7
 8002220:	608b      	str	r3, [r1, #8]
 8002222:	f1b8 0f00 	cmp.w	r8, #0
 8002226:	dd9c      	ble.n	8002162 <__sflush_r+0x1a>
 8002228:	6a21      	ldr	r1, [r4, #32]
 800222a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800222c:	4643      	mov	r3, r8
 800222e:	463a      	mov	r2, r7
 8002230:	4628      	mov	r0, r5
 8002232:	47b0      	blx	r6
 8002234:	2800      	cmp	r0, #0
 8002236:	dc06      	bgt.n	8002246 <__sflush_r+0xfe>
 8002238:	89a3      	ldrh	r3, [r4, #12]
 800223a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800223e:	81a3      	strh	r3, [r4, #12]
 8002240:	f04f 30ff 	mov.w	r0, #4294967295
 8002244:	e78e      	b.n	8002164 <__sflush_r+0x1c>
 8002246:	4407      	add	r7, r0
 8002248:	eba8 0800 	sub.w	r8, r8, r0
 800224c:	e7e9      	b.n	8002222 <__sflush_r+0xda>
 800224e:	bf00      	nop
 8002250:	20400001 	.word	0x20400001

08002254 <_fflush_r>:
 8002254:	b538      	push	{r3, r4, r5, lr}
 8002256:	690b      	ldr	r3, [r1, #16]
 8002258:	4605      	mov	r5, r0
 800225a:	460c      	mov	r4, r1
 800225c:	b913      	cbnz	r3, 8002264 <_fflush_r+0x10>
 800225e:	2500      	movs	r5, #0
 8002260:	4628      	mov	r0, r5
 8002262:	bd38      	pop	{r3, r4, r5, pc}
 8002264:	b118      	cbz	r0, 800226e <_fflush_r+0x1a>
 8002266:	6983      	ldr	r3, [r0, #24]
 8002268:	b90b      	cbnz	r3, 800226e <_fflush_r+0x1a>
 800226a:	f000 f887 	bl	800237c <__sinit>
 800226e:	4b14      	ldr	r3, [pc, #80]	; (80022c0 <_fflush_r+0x6c>)
 8002270:	429c      	cmp	r4, r3
 8002272:	d11b      	bne.n	80022ac <_fflush_r+0x58>
 8002274:	686c      	ldr	r4, [r5, #4]
 8002276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d0ef      	beq.n	800225e <_fflush_r+0xa>
 800227e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002280:	07d0      	lsls	r0, r2, #31
 8002282:	d404      	bmi.n	800228e <_fflush_r+0x3a>
 8002284:	0599      	lsls	r1, r3, #22
 8002286:	d402      	bmi.n	800228e <_fflush_r+0x3a>
 8002288:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800228a:	f000 f915 	bl	80024b8 <__retarget_lock_acquire_recursive>
 800228e:	4628      	mov	r0, r5
 8002290:	4621      	mov	r1, r4
 8002292:	f7ff ff59 	bl	8002148 <__sflush_r>
 8002296:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002298:	07da      	lsls	r2, r3, #31
 800229a:	4605      	mov	r5, r0
 800229c:	d4e0      	bmi.n	8002260 <_fflush_r+0xc>
 800229e:	89a3      	ldrh	r3, [r4, #12]
 80022a0:	059b      	lsls	r3, r3, #22
 80022a2:	d4dd      	bmi.n	8002260 <_fflush_r+0xc>
 80022a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80022a6:	f000 f908 	bl	80024ba <__retarget_lock_release_recursive>
 80022aa:	e7d9      	b.n	8002260 <_fflush_r+0xc>
 80022ac:	4b05      	ldr	r3, [pc, #20]	; (80022c4 <_fflush_r+0x70>)
 80022ae:	429c      	cmp	r4, r3
 80022b0:	d101      	bne.n	80022b6 <_fflush_r+0x62>
 80022b2:	68ac      	ldr	r4, [r5, #8]
 80022b4:	e7df      	b.n	8002276 <_fflush_r+0x22>
 80022b6:	4b04      	ldr	r3, [pc, #16]	; (80022c8 <_fflush_r+0x74>)
 80022b8:	429c      	cmp	r4, r3
 80022ba:	bf08      	it	eq
 80022bc:	68ec      	ldreq	r4, [r5, #12]
 80022be:	e7da      	b.n	8002276 <_fflush_r+0x22>
 80022c0:	08002f1c 	.word	0x08002f1c
 80022c4:	08002f3c 	.word	0x08002f3c
 80022c8:	08002efc 	.word	0x08002efc

080022cc <std>:
 80022cc:	2300      	movs	r3, #0
 80022ce:	b510      	push	{r4, lr}
 80022d0:	4604      	mov	r4, r0
 80022d2:	e9c0 3300 	strd	r3, r3, [r0]
 80022d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80022da:	6083      	str	r3, [r0, #8]
 80022dc:	8181      	strh	r1, [r0, #12]
 80022de:	6643      	str	r3, [r0, #100]	; 0x64
 80022e0:	81c2      	strh	r2, [r0, #14]
 80022e2:	6183      	str	r3, [r0, #24]
 80022e4:	4619      	mov	r1, r3
 80022e6:	2208      	movs	r2, #8
 80022e8:	305c      	adds	r0, #92	; 0x5c
 80022ea:	f7ff fd09 	bl	8001d00 <memset>
 80022ee:	4b05      	ldr	r3, [pc, #20]	; (8002304 <std+0x38>)
 80022f0:	6263      	str	r3, [r4, #36]	; 0x24
 80022f2:	4b05      	ldr	r3, [pc, #20]	; (8002308 <std+0x3c>)
 80022f4:	62a3      	str	r3, [r4, #40]	; 0x28
 80022f6:	4b05      	ldr	r3, [pc, #20]	; (800230c <std+0x40>)
 80022f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80022fa:	4b05      	ldr	r3, [pc, #20]	; (8002310 <std+0x44>)
 80022fc:	6224      	str	r4, [r4, #32]
 80022fe:	6323      	str	r3, [r4, #48]	; 0x30
 8002300:	bd10      	pop	{r4, pc}
 8002302:	bf00      	nop
 8002304:	08002ce5 	.word	0x08002ce5
 8002308:	08002d07 	.word	0x08002d07
 800230c:	08002d3f 	.word	0x08002d3f
 8002310:	08002d63 	.word	0x08002d63

08002314 <_cleanup_r>:
 8002314:	4901      	ldr	r1, [pc, #4]	; (800231c <_cleanup_r+0x8>)
 8002316:	f000 b8af 	b.w	8002478 <_fwalk_reent>
 800231a:	bf00      	nop
 800231c:	08002255 	.word	0x08002255

08002320 <__sfmoreglue>:
 8002320:	b570      	push	{r4, r5, r6, lr}
 8002322:	1e4a      	subs	r2, r1, #1
 8002324:	2568      	movs	r5, #104	; 0x68
 8002326:	4355      	muls	r5, r2
 8002328:	460e      	mov	r6, r1
 800232a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800232e:	f000 f981 	bl	8002634 <_malloc_r>
 8002332:	4604      	mov	r4, r0
 8002334:	b140      	cbz	r0, 8002348 <__sfmoreglue+0x28>
 8002336:	2100      	movs	r1, #0
 8002338:	e9c0 1600 	strd	r1, r6, [r0]
 800233c:	300c      	adds	r0, #12
 800233e:	60a0      	str	r0, [r4, #8]
 8002340:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002344:	f7ff fcdc 	bl	8001d00 <memset>
 8002348:	4620      	mov	r0, r4
 800234a:	bd70      	pop	{r4, r5, r6, pc}

0800234c <__sfp_lock_acquire>:
 800234c:	4801      	ldr	r0, [pc, #4]	; (8002354 <__sfp_lock_acquire+0x8>)
 800234e:	f000 b8b3 	b.w	80024b8 <__retarget_lock_acquire_recursive>
 8002352:	bf00      	nop
 8002354:	200001d4 	.word	0x200001d4

08002358 <__sfp_lock_release>:
 8002358:	4801      	ldr	r0, [pc, #4]	; (8002360 <__sfp_lock_release+0x8>)
 800235a:	f000 b8ae 	b.w	80024ba <__retarget_lock_release_recursive>
 800235e:	bf00      	nop
 8002360:	200001d4 	.word	0x200001d4

08002364 <__sinit_lock_acquire>:
 8002364:	4801      	ldr	r0, [pc, #4]	; (800236c <__sinit_lock_acquire+0x8>)
 8002366:	f000 b8a7 	b.w	80024b8 <__retarget_lock_acquire_recursive>
 800236a:	bf00      	nop
 800236c:	200001cf 	.word	0x200001cf

08002370 <__sinit_lock_release>:
 8002370:	4801      	ldr	r0, [pc, #4]	; (8002378 <__sinit_lock_release+0x8>)
 8002372:	f000 b8a2 	b.w	80024ba <__retarget_lock_release_recursive>
 8002376:	bf00      	nop
 8002378:	200001cf 	.word	0x200001cf

0800237c <__sinit>:
 800237c:	b510      	push	{r4, lr}
 800237e:	4604      	mov	r4, r0
 8002380:	f7ff fff0 	bl	8002364 <__sinit_lock_acquire>
 8002384:	69a3      	ldr	r3, [r4, #24]
 8002386:	b11b      	cbz	r3, 8002390 <__sinit+0x14>
 8002388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800238c:	f7ff bff0 	b.w	8002370 <__sinit_lock_release>
 8002390:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002394:	6523      	str	r3, [r4, #80]	; 0x50
 8002396:	4b13      	ldr	r3, [pc, #76]	; (80023e4 <__sinit+0x68>)
 8002398:	4a13      	ldr	r2, [pc, #76]	; (80023e8 <__sinit+0x6c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	62a2      	str	r2, [r4, #40]	; 0x28
 800239e:	42a3      	cmp	r3, r4
 80023a0:	bf04      	itt	eq
 80023a2:	2301      	moveq	r3, #1
 80023a4:	61a3      	streq	r3, [r4, #24]
 80023a6:	4620      	mov	r0, r4
 80023a8:	f000 f820 	bl	80023ec <__sfp>
 80023ac:	6060      	str	r0, [r4, #4]
 80023ae:	4620      	mov	r0, r4
 80023b0:	f000 f81c 	bl	80023ec <__sfp>
 80023b4:	60a0      	str	r0, [r4, #8]
 80023b6:	4620      	mov	r0, r4
 80023b8:	f000 f818 	bl	80023ec <__sfp>
 80023bc:	2200      	movs	r2, #0
 80023be:	60e0      	str	r0, [r4, #12]
 80023c0:	2104      	movs	r1, #4
 80023c2:	6860      	ldr	r0, [r4, #4]
 80023c4:	f7ff ff82 	bl	80022cc <std>
 80023c8:	68a0      	ldr	r0, [r4, #8]
 80023ca:	2201      	movs	r2, #1
 80023cc:	2109      	movs	r1, #9
 80023ce:	f7ff ff7d 	bl	80022cc <std>
 80023d2:	68e0      	ldr	r0, [r4, #12]
 80023d4:	2202      	movs	r2, #2
 80023d6:	2112      	movs	r1, #18
 80023d8:	f7ff ff78 	bl	80022cc <std>
 80023dc:	2301      	movs	r3, #1
 80023de:	61a3      	str	r3, [r4, #24]
 80023e0:	e7d2      	b.n	8002388 <__sinit+0xc>
 80023e2:	bf00      	nop
 80023e4:	08002ef8 	.word	0x08002ef8
 80023e8:	08002315 	.word	0x08002315

080023ec <__sfp>:
 80023ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80023ee:	4607      	mov	r7, r0
 80023f0:	f7ff ffac 	bl	800234c <__sfp_lock_acquire>
 80023f4:	4b1e      	ldr	r3, [pc, #120]	; (8002470 <__sfp+0x84>)
 80023f6:	681e      	ldr	r6, [r3, #0]
 80023f8:	69b3      	ldr	r3, [r6, #24]
 80023fa:	b913      	cbnz	r3, 8002402 <__sfp+0x16>
 80023fc:	4630      	mov	r0, r6
 80023fe:	f7ff ffbd 	bl	800237c <__sinit>
 8002402:	3648      	adds	r6, #72	; 0x48
 8002404:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002408:	3b01      	subs	r3, #1
 800240a:	d503      	bpl.n	8002414 <__sfp+0x28>
 800240c:	6833      	ldr	r3, [r6, #0]
 800240e:	b30b      	cbz	r3, 8002454 <__sfp+0x68>
 8002410:	6836      	ldr	r6, [r6, #0]
 8002412:	e7f7      	b.n	8002404 <__sfp+0x18>
 8002414:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002418:	b9d5      	cbnz	r5, 8002450 <__sfp+0x64>
 800241a:	4b16      	ldr	r3, [pc, #88]	; (8002474 <__sfp+0x88>)
 800241c:	60e3      	str	r3, [r4, #12]
 800241e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002422:	6665      	str	r5, [r4, #100]	; 0x64
 8002424:	f000 f847 	bl	80024b6 <__retarget_lock_init_recursive>
 8002428:	f7ff ff96 	bl	8002358 <__sfp_lock_release>
 800242c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002430:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002434:	6025      	str	r5, [r4, #0]
 8002436:	61a5      	str	r5, [r4, #24]
 8002438:	2208      	movs	r2, #8
 800243a:	4629      	mov	r1, r5
 800243c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002440:	f7ff fc5e 	bl	8001d00 <memset>
 8002444:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002448:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800244c:	4620      	mov	r0, r4
 800244e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002450:	3468      	adds	r4, #104	; 0x68
 8002452:	e7d9      	b.n	8002408 <__sfp+0x1c>
 8002454:	2104      	movs	r1, #4
 8002456:	4638      	mov	r0, r7
 8002458:	f7ff ff62 	bl	8002320 <__sfmoreglue>
 800245c:	4604      	mov	r4, r0
 800245e:	6030      	str	r0, [r6, #0]
 8002460:	2800      	cmp	r0, #0
 8002462:	d1d5      	bne.n	8002410 <__sfp+0x24>
 8002464:	f7ff ff78 	bl	8002358 <__sfp_lock_release>
 8002468:	230c      	movs	r3, #12
 800246a:	603b      	str	r3, [r7, #0]
 800246c:	e7ee      	b.n	800244c <__sfp+0x60>
 800246e:	bf00      	nop
 8002470:	08002ef8 	.word	0x08002ef8
 8002474:	ffff0001 	.word	0xffff0001

08002478 <_fwalk_reent>:
 8002478:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800247c:	4606      	mov	r6, r0
 800247e:	4688      	mov	r8, r1
 8002480:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002484:	2700      	movs	r7, #0
 8002486:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800248a:	f1b9 0901 	subs.w	r9, r9, #1
 800248e:	d505      	bpl.n	800249c <_fwalk_reent+0x24>
 8002490:	6824      	ldr	r4, [r4, #0]
 8002492:	2c00      	cmp	r4, #0
 8002494:	d1f7      	bne.n	8002486 <_fwalk_reent+0xe>
 8002496:	4638      	mov	r0, r7
 8002498:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800249c:	89ab      	ldrh	r3, [r5, #12]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d907      	bls.n	80024b2 <_fwalk_reent+0x3a>
 80024a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80024a6:	3301      	adds	r3, #1
 80024a8:	d003      	beq.n	80024b2 <_fwalk_reent+0x3a>
 80024aa:	4629      	mov	r1, r5
 80024ac:	4630      	mov	r0, r6
 80024ae:	47c0      	blx	r8
 80024b0:	4307      	orrs	r7, r0
 80024b2:	3568      	adds	r5, #104	; 0x68
 80024b4:	e7e9      	b.n	800248a <_fwalk_reent+0x12>

080024b6 <__retarget_lock_init_recursive>:
 80024b6:	4770      	bx	lr

080024b8 <__retarget_lock_acquire_recursive>:
 80024b8:	4770      	bx	lr

080024ba <__retarget_lock_release_recursive>:
 80024ba:	4770      	bx	lr

080024bc <__swhatbuf_r>:
 80024bc:	b570      	push	{r4, r5, r6, lr}
 80024be:	460e      	mov	r6, r1
 80024c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024c4:	2900      	cmp	r1, #0
 80024c6:	b096      	sub	sp, #88	; 0x58
 80024c8:	4614      	mov	r4, r2
 80024ca:	461d      	mov	r5, r3
 80024cc:	da07      	bge.n	80024de <__swhatbuf_r+0x22>
 80024ce:	2300      	movs	r3, #0
 80024d0:	602b      	str	r3, [r5, #0]
 80024d2:	89b3      	ldrh	r3, [r6, #12]
 80024d4:	061a      	lsls	r2, r3, #24
 80024d6:	d410      	bmi.n	80024fa <__swhatbuf_r+0x3e>
 80024d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024dc:	e00e      	b.n	80024fc <__swhatbuf_r+0x40>
 80024de:	466a      	mov	r2, sp
 80024e0:	f000 fc54 	bl	8002d8c <_fstat_r>
 80024e4:	2800      	cmp	r0, #0
 80024e6:	dbf2      	blt.n	80024ce <__swhatbuf_r+0x12>
 80024e8:	9a01      	ldr	r2, [sp, #4]
 80024ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80024ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80024f2:	425a      	negs	r2, r3
 80024f4:	415a      	adcs	r2, r3
 80024f6:	602a      	str	r2, [r5, #0]
 80024f8:	e7ee      	b.n	80024d8 <__swhatbuf_r+0x1c>
 80024fa:	2340      	movs	r3, #64	; 0x40
 80024fc:	2000      	movs	r0, #0
 80024fe:	6023      	str	r3, [r4, #0]
 8002500:	b016      	add	sp, #88	; 0x58
 8002502:	bd70      	pop	{r4, r5, r6, pc}

08002504 <__smakebuf_r>:
 8002504:	898b      	ldrh	r3, [r1, #12]
 8002506:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002508:	079d      	lsls	r5, r3, #30
 800250a:	4606      	mov	r6, r0
 800250c:	460c      	mov	r4, r1
 800250e:	d507      	bpl.n	8002520 <__smakebuf_r+0x1c>
 8002510:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002514:	6023      	str	r3, [r4, #0]
 8002516:	6123      	str	r3, [r4, #16]
 8002518:	2301      	movs	r3, #1
 800251a:	6163      	str	r3, [r4, #20]
 800251c:	b002      	add	sp, #8
 800251e:	bd70      	pop	{r4, r5, r6, pc}
 8002520:	ab01      	add	r3, sp, #4
 8002522:	466a      	mov	r2, sp
 8002524:	f7ff ffca 	bl	80024bc <__swhatbuf_r>
 8002528:	9900      	ldr	r1, [sp, #0]
 800252a:	4605      	mov	r5, r0
 800252c:	4630      	mov	r0, r6
 800252e:	f000 f881 	bl	8002634 <_malloc_r>
 8002532:	b948      	cbnz	r0, 8002548 <__smakebuf_r+0x44>
 8002534:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002538:	059a      	lsls	r2, r3, #22
 800253a:	d4ef      	bmi.n	800251c <__smakebuf_r+0x18>
 800253c:	f023 0303 	bic.w	r3, r3, #3
 8002540:	f043 0302 	orr.w	r3, r3, #2
 8002544:	81a3      	strh	r3, [r4, #12]
 8002546:	e7e3      	b.n	8002510 <__smakebuf_r+0xc>
 8002548:	4b0d      	ldr	r3, [pc, #52]	; (8002580 <__smakebuf_r+0x7c>)
 800254a:	62b3      	str	r3, [r6, #40]	; 0x28
 800254c:	89a3      	ldrh	r3, [r4, #12]
 800254e:	6020      	str	r0, [r4, #0]
 8002550:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002554:	81a3      	strh	r3, [r4, #12]
 8002556:	9b00      	ldr	r3, [sp, #0]
 8002558:	6163      	str	r3, [r4, #20]
 800255a:	9b01      	ldr	r3, [sp, #4]
 800255c:	6120      	str	r0, [r4, #16]
 800255e:	b15b      	cbz	r3, 8002578 <__smakebuf_r+0x74>
 8002560:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002564:	4630      	mov	r0, r6
 8002566:	f000 fc23 	bl	8002db0 <_isatty_r>
 800256a:	b128      	cbz	r0, 8002578 <__smakebuf_r+0x74>
 800256c:	89a3      	ldrh	r3, [r4, #12]
 800256e:	f023 0303 	bic.w	r3, r3, #3
 8002572:	f043 0301 	orr.w	r3, r3, #1
 8002576:	81a3      	strh	r3, [r4, #12]
 8002578:	89a0      	ldrh	r0, [r4, #12]
 800257a:	4305      	orrs	r5, r0
 800257c:	81a5      	strh	r5, [r4, #12]
 800257e:	e7cd      	b.n	800251c <__smakebuf_r+0x18>
 8002580:	08002315 	.word	0x08002315

08002584 <malloc>:
 8002584:	4b02      	ldr	r3, [pc, #8]	; (8002590 <malloc+0xc>)
 8002586:	4601      	mov	r1, r0
 8002588:	6818      	ldr	r0, [r3, #0]
 800258a:	f000 b853 	b.w	8002634 <_malloc_r>
 800258e:	bf00      	nop
 8002590:	2000002c 	.word	0x2000002c

08002594 <_free_r>:
 8002594:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002596:	2900      	cmp	r1, #0
 8002598:	d048      	beq.n	800262c <_free_r+0x98>
 800259a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800259e:	9001      	str	r0, [sp, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f1a1 0404 	sub.w	r4, r1, #4
 80025a6:	bfb8      	it	lt
 80025a8:	18e4      	addlt	r4, r4, r3
 80025aa:	f000 fc23 	bl	8002df4 <__malloc_lock>
 80025ae:	4a20      	ldr	r2, [pc, #128]	; (8002630 <_free_r+0x9c>)
 80025b0:	9801      	ldr	r0, [sp, #4]
 80025b2:	6813      	ldr	r3, [r2, #0]
 80025b4:	4615      	mov	r5, r2
 80025b6:	b933      	cbnz	r3, 80025c6 <_free_r+0x32>
 80025b8:	6063      	str	r3, [r4, #4]
 80025ba:	6014      	str	r4, [r2, #0]
 80025bc:	b003      	add	sp, #12
 80025be:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80025c2:	f000 bc1d 	b.w	8002e00 <__malloc_unlock>
 80025c6:	42a3      	cmp	r3, r4
 80025c8:	d90b      	bls.n	80025e2 <_free_r+0x4e>
 80025ca:	6821      	ldr	r1, [r4, #0]
 80025cc:	1862      	adds	r2, r4, r1
 80025ce:	4293      	cmp	r3, r2
 80025d0:	bf04      	itt	eq
 80025d2:	681a      	ldreq	r2, [r3, #0]
 80025d4:	685b      	ldreq	r3, [r3, #4]
 80025d6:	6063      	str	r3, [r4, #4]
 80025d8:	bf04      	itt	eq
 80025da:	1852      	addeq	r2, r2, r1
 80025dc:	6022      	streq	r2, [r4, #0]
 80025de:	602c      	str	r4, [r5, #0]
 80025e0:	e7ec      	b.n	80025bc <_free_r+0x28>
 80025e2:	461a      	mov	r2, r3
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	b10b      	cbz	r3, 80025ec <_free_r+0x58>
 80025e8:	42a3      	cmp	r3, r4
 80025ea:	d9fa      	bls.n	80025e2 <_free_r+0x4e>
 80025ec:	6811      	ldr	r1, [r2, #0]
 80025ee:	1855      	adds	r5, r2, r1
 80025f0:	42a5      	cmp	r5, r4
 80025f2:	d10b      	bne.n	800260c <_free_r+0x78>
 80025f4:	6824      	ldr	r4, [r4, #0]
 80025f6:	4421      	add	r1, r4
 80025f8:	1854      	adds	r4, r2, r1
 80025fa:	42a3      	cmp	r3, r4
 80025fc:	6011      	str	r1, [r2, #0]
 80025fe:	d1dd      	bne.n	80025bc <_free_r+0x28>
 8002600:	681c      	ldr	r4, [r3, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	6053      	str	r3, [r2, #4]
 8002606:	4421      	add	r1, r4
 8002608:	6011      	str	r1, [r2, #0]
 800260a:	e7d7      	b.n	80025bc <_free_r+0x28>
 800260c:	d902      	bls.n	8002614 <_free_r+0x80>
 800260e:	230c      	movs	r3, #12
 8002610:	6003      	str	r3, [r0, #0]
 8002612:	e7d3      	b.n	80025bc <_free_r+0x28>
 8002614:	6825      	ldr	r5, [r4, #0]
 8002616:	1961      	adds	r1, r4, r5
 8002618:	428b      	cmp	r3, r1
 800261a:	bf04      	itt	eq
 800261c:	6819      	ldreq	r1, [r3, #0]
 800261e:	685b      	ldreq	r3, [r3, #4]
 8002620:	6063      	str	r3, [r4, #4]
 8002622:	bf04      	itt	eq
 8002624:	1949      	addeq	r1, r1, r5
 8002626:	6021      	streq	r1, [r4, #0]
 8002628:	6054      	str	r4, [r2, #4]
 800262a:	e7c7      	b.n	80025bc <_free_r+0x28>
 800262c:	b003      	add	sp, #12
 800262e:	bd30      	pop	{r4, r5, pc}
 8002630:	200001b4 	.word	0x200001b4

08002634 <_malloc_r>:
 8002634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002636:	1ccd      	adds	r5, r1, #3
 8002638:	f025 0503 	bic.w	r5, r5, #3
 800263c:	3508      	adds	r5, #8
 800263e:	2d0c      	cmp	r5, #12
 8002640:	bf38      	it	cc
 8002642:	250c      	movcc	r5, #12
 8002644:	2d00      	cmp	r5, #0
 8002646:	4606      	mov	r6, r0
 8002648:	db01      	blt.n	800264e <_malloc_r+0x1a>
 800264a:	42a9      	cmp	r1, r5
 800264c:	d903      	bls.n	8002656 <_malloc_r+0x22>
 800264e:	230c      	movs	r3, #12
 8002650:	6033      	str	r3, [r6, #0]
 8002652:	2000      	movs	r0, #0
 8002654:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002656:	f000 fbcd 	bl	8002df4 <__malloc_lock>
 800265a:	4921      	ldr	r1, [pc, #132]	; (80026e0 <_malloc_r+0xac>)
 800265c:	680a      	ldr	r2, [r1, #0]
 800265e:	4614      	mov	r4, r2
 8002660:	b99c      	cbnz	r4, 800268a <_malloc_r+0x56>
 8002662:	4f20      	ldr	r7, [pc, #128]	; (80026e4 <_malloc_r+0xb0>)
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	b923      	cbnz	r3, 8002672 <_malloc_r+0x3e>
 8002668:	4621      	mov	r1, r4
 800266a:	4630      	mov	r0, r6
 800266c:	f000 fb2a 	bl	8002cc4 <_sbrk_r>
 8002670:	6038      	str	r0, [r7, #0]
 8002672:	4629      	mov	r1, r5
 8002674:	4630      	mov	r0, r6
 8002676:	f000 fb25 	bl	8002cc4 <_sbrk_r>
 800267a:	1c43      	adds	r3, r0, #1
 800267c:	d123      	bne.n	80026c6 <_malloc_r+0x92>
 800267e:	230c      	movs	r3, #12
 8002680:	6033      	str	r3, [r6, #0]
 8002682:	4630      	mov	r0, r6
 8002684:	f000 fbbc 	bl	8002e00 <__malloc_unlock>
 8002688:	e7e3      	b.n	8002652 <_malloc_r+0x1e>
 800268a:	6823      	ldr	r3, [r4, #0]
 800268c:	1b5b      	subs	r3, r3, r5
 800268e:	d417      	bmi.n	80026c0 <_malloc_r+0x8c>
 8002690:	2b0b      	cmp	r3, #11
 8002692:	d903      	bls.n	800269c <_malloc_r+0x68>
 8002694:	6023      	str	r3, [r4, #0]
 8002696:	441c      	add	r4, r3
 8002698:	6025      	str	r5, [r4, #0]
 800269a:	e004      	b.n	80026a6 <_malloc_r+0x72>
 800269c:	6863      	ldr	r3, [r4, #4]
 800269e:	42a2      	cmp	r2, r4
 80026a0:	bf0c      	ite	eq
 80026a2:	600b      	streq	r3, [r1, #0]
 80026a4:	6053      	strne	r3, [r2, #4]
 80026a6:	4630      	mov	r0, r6
 80026a8:	f000 fbaa 	bl	8002e00 <__malloc_unlock>
 80026ac:	f104 000b 	add.w	r0, r4, #11
 80026b0:	1d23      	adds	r3, r4, #4
 80026b2:	f020 0007 	bic.w	r0, r0, #7
 80026b6:	1ac2      	subs	r2, r0, r3
 80026b8:	d0cc      	beq.n	8002654 <_malloc_r+0x20>
 80026ba:	1a1b      	subs	r3, r3, r0
 80026bc:	50a3      	str	r3, [r4, r2]
 80026be:	e7c9      	b.n	8002654 <_malloc_r+0x20>
 80026c0:	4622      	mov	r2, r4
 80026c2:	6864      	ldr	r4, [r4, #4]
 80026c4:	e7cc      	b.n	8002660 <_malloc_r+0x2c>
 80026c6:	1cc4      	adds	r4, r0, #3
 80026c8:	f024 0403 	bic.w	r4, r4, #3
 80026cc:	42a0      	cmp	r0, r4
 80026ce:	d0e3      	beq.n	8002698 <_malloc_r+0x64>
 80026d0:	1a21      	subs	r1, r4, r0
 80026d2:	4630      	mov	r0, r6
 80026d4:	f000 faf6 	bl	8002cc4 <_sbrk_r>
 80026d8:	3001      	adds	r0, #1
 80026da:	d1dd      	bne.n	8002698 <_malloc_r+0x64>
 80026dc:	e7cf      	b.n	800267e <_malloc_r+0x4a>
 80026de:	bf00      	nop
 80026e0:	200001b4 	.word	0x200001b4
 80026e4:	200001b8 	.word	0x200001b8

080026e8 <__sfputc_r>:
 80026e8:	6893      	ldr	r3, [r2, #8]
 80026ea:	3b01      	subs	r3, #1
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	b410      	push	{r4}
 80026f0:	6093      	str	r3, [r2, #8]
 80026f2:	da08      	bge.n	8002706 <__sfputc_r+0x1e>
 80026f4:	6994      	ldr	r4, [r2, #24]
 80026f6:	42a3      	cmp	r3, r4
 80026f8:	db01      	blt.n	80026fe <__sfputc_r+0x16>
 80026fa:	290a      	cmp	r1, #10
 80026fc:	d103      	bne.n	8002706 <__sfputc_r+0x1e>
 80026fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002702:	f7ff bc61 	b.w	8001fc8 <__swbuf_r>
 8002706:	6813      	ldr	r3, [r2, #0]
 8002708:	1c58      	adds	r0, r3, #1
 800270a:	6010      	str	r0, [r2, #0]
 800270c:	7019      	strb	r1, [r3, #0]
 800270e:	4608      	mov	r0, r1
 8002710:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002714:	4770      	bx	lr

08002716 <__sfputs_r>:
 8002716:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002718:	4606      	mov	r6, r0
 800271a:	460f      	mov	r7, r1
 800271c:	4614      	mov	r4, r2
 800271e:	18d5      	adds	r5, r2, r3
 8002720:	42ac      	cmp	r4, r5
 8002722:	d101      	bne.n	8002728 <__sfputs_r+0x12>
 8002724:	2000      	movs	r0, #0
 8002726:	e007      	b.n	8002738 <__sfputs_r+0x22>
 8002728:	f814 1b01 	ldrb.w	r1, [r4], #1
 800272c:	463a      	mov	r2, r7
 800272e:	4630      	mov	r0, r6
 8002730:	f7ff ffda 	bl	80026e8 <__sfputc_r>
 8002734:	1c43      	adds	r3, r0, #1
 8002736:	d1f3      	bne.n	8002720 <__sfputs_r+0xa>
 8002738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800273c <_vfiprintf_r>:
 800273c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002740:	460d      	mov	r5, r1
 8002742:	b09d      	sub	sp, #116	; 0x74
 8002744:	4614      	mov	r4, r2
 8002746:	4698      	mov	r8, r3
 8002748:	4606      	mov	r6, r0
 800274a:	b118      	cbz	r0, 8002754 <_vfiprintf_r+0x18>
 800274c:	6983      	ldr	r3, [r0, #24]
 800274e:	b90b      	cbnz	r3, 8002754 <_vfiprintf_r+0x18>
 8002750:	f7ff fe14 	bl	800237c <__sinit>
 8002754:	4b89      	ldr	r3, [pc, #548]	; (800297c <_vfiprintf_r+0x240>)
 8002756:	429d      	cmp	r5, r3
 8002758:	d11b      	bne.n	8002792 <_vfiprintf_r+0x56>
 800275a:	6875      	ldr	r5, [r6, #4]
 800275c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800275e:	07d9      	lsls	r1, r3, #31
 8002760:	d405      	bmi.n	800276e <_vfiprintf_r+0x32>
 8002762:	89ab      	ldrh	r3, [r5, #12]
 8002764:	059a      	lsls	r2, r3, #22
 8002766:	d402      	bmi.n	800276e <_vfiprintf_r+0x32>
 8002768:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800276a:	f7ff fea5 	bl	80024b8 <__retarget_lock_acquire_recursive>
 800276e:	89ab      	ldrh	r3, [r5, #12]
 8002770:	071b      	lsls	r3, r3, #28
 8002772:	d501      	bpl.n	8002778 <_vfiprintf_r+0x3c>
 8002774:	692b      	ldr	r3, [r5, #16]
 8002776:	b9eb      	cbnz	r3, 80027b4 <_vfiprintf_r+0x78>
 8002778:	4629      	mov	r1, r5
 800277a:	4630      	mov	r0, r6
 800277c:	f7ff fc76 	bl	800206c <__swsetup_r>
 8002780:	b1c0      	cbz	r0, 80027b4 <_vfiprintf_r+0x78>
 8002782:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002784:	07dc      	lsls	r4, r3, #31
 8002786:	d50e      	bpl.n	80027a6 <_vfiprintf_r+0x6a>
 8002788:	f04f 30ff 	mov.w	r0, #4294967295
 800278c:	b01d      	add	sp, #116	; 0x74
 800278e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002792:	4b7b      	ldr	r3, [pc, #492]	; (8002980 <_vfiprintf_r+0x244>)
 8002794:	429d      	cmp	r5, r3
 8002796:	d101      	bne.n	800279c <_vfiprintf_r+0x60>
 8002798:	68b5      	ldr	r5, [r6, #8]
 800279a:	e7df      	b.n	800275c <_vfiprintf_r+0x20>
 800279c:	4b79      	ldr	r3, [pc, #484]	; (8002984 <_vfiprintf_r+0x248>)
 800279e:	429d      	cmp	r5, r3
 80027a0:	bf08      	it	eq
 80027a2:	68f5      	ldreq	r5, [r6, #12]
 80027a4:	e7da      	b.n	800275c <_vfiprintf_r+0x20>
 80027a6:	89ab      	ldrh	r3, [r5, #12]
 80027a8:	0598      	lsls	r0, r3, #22
 80027aa:	d4ed      	bmi.n	8002788 <_vfiprintf_r+0x4c>
 80027ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80027ae:	f7ff fe84 	bl	80024ba <__retarget_lock_release_recursive>
 80027b2:	e7e9      	b.n	8002788 <_vfiprintf_r+0x4c>
 80027b4:	2300      	movs	r3, #0
 80027b6:	9309      	str	r3, [sp, #36]	; 0x24
 80027b8:	2320      	movs	r3, #32
 80027ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80027be:	f8cd 800c 	str.w	r8, [sp, #12]
 80027c2:	2330      	movs	r3, #48	; 0x30
 80027c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002988 <_vfiprintf_r+0x24c>
 80027c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80027cc:	f04f 0901 	mov.w	r9, #1
 80027d0:	4623      	mov	r3, r4
 80027d2:	469a      	mov	sl, r3
 80027d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80027d8:	b10a      	cbz	r2, 80027de <_vfiprintf_r+0xa2>
 80027da:	2a25      	cmp	r2, #37	; 0x25
 80027dc:	d1f9      	bne.n	80027d2 <_vfiprintf_r+0x96>
 80027de:	ebba 0b04 	subs.w	fp, sl, r4
 80027e2:	d00b      	beq.n	80027fc <_vfiprintf_r+0xc0>
 80027e4:	465b      	mov	r3, fp
 80027e6:	4622      	mov	r2, r4
 80027e8:	4629      	mov	r1, r5
 80027ea:	4630      	mov	r0, r6
 80027ec:	f7ff ff93 	bl	8002716 <__sfputs_r>
 80027f0:	3001      	adds	r0, #1
 80027f2:	f000 80aa 	beq.w	800294a <_vfiprintf_r+0x20e>
 80027f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80027f8:	445a      	add	r2, fp
 80027fa:	9209      	str	r2, [sp, #36]	; 0x24
 80027fc:	f89a 3000 	ldrb.w	r3, [sl]
 8002800:	2b00      	cmp	r3, #0
 8002802:	f000 80a2 	beq.w	800294a <_vfiprintf_r+0x20e>
 8002806:	2300      	movs	r3, #0
 8002808:	f04f 32ff 	mov.w	r2, #4294967295
 800280c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002810:	f10a 0a01 	add.w	sl, sl, #1
 8002814:	9304      	str	r3, [sp, #16]
 8002816:	9307      	str	r3, [sp, #28]
 8002818:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800281c:	931a      	str	r3, [sp, #104]	; 0x68
 800281e:	4654      	mov	r4, sl
 8002820:	2205      	movs	r2, #5
 8002822:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002826:	4858      	ldr	r0, [pc, #352]	; (8002988 <_vfiprintf_r+0x24c>)
 8002828:	f7fd fcd2 	bl	80001d0 <memchr>
 800282c:	9a04      	ldr	r2, [sp, #16]
 800282e:	b9d8      	cbnz	r0, 8002868 <_vfiprintf_r+0x12c>
 8002830:	06d1      	lsls	r1, r2, #27
 8002832:	bf44      	itt	mi
 8002834:	2320      	movmi	r3, #32
 8002836:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800283a:	0713      	lsls	r3, r2, #28
 800283c:	bf44      	itt	mi
 800283e:	232b      	movmi	r3, #43	; 0x2b
 8002840:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002844:	f89a 3000 	ldrb.w	r3, [sl]
 8002848:	2b2a      	cmp	r3, #42	; 0x2a
 800284a:	d015      	beq.n	8002878 <_vfiprintf_r+0x13c>
 800284c:	9a07      	ldr	r2, [sp, #28]
 800284e:	4654      	mov	r4, sl
 8002850:	2000      	movs	r0, #0
 8002852:	f04f 0c0a 	mov.w	ip, #10
 8002856:	4621      	mov	r1, r4
 8002858:	f811 3b01 	ldrb.w	r3, [r1], #1
 800285c:	3b30      	subs	r3, #48	; 0x30
 800285e:	2b09      	cmp	r3, #9
 8002860:	d94e      	bls.n	8002900 <_vfiprintf_r+0x1c4>
 8002862:	b1b0      	cbz	r0, 8002892 <_vfiprintf_r+0x156>
 8002864:	9207      	str	r2, [sp, #28]
 8002866:	e014      	b.n	8002892 <_vfiprintf_r+0x156>
 8002868:	eba0 0308 	sub.w	r3, r0, r8
 800286c:	fa09 f303 	lsl.w	r3, r9, r3
 8002870:	4313      	orrs	r3, r2
 8002872:	9304      	str	r3, [sp, #16]
 8002874:	46a2      	mov	sl, r4
 8002876:	e7d2      	b.n	800281e <_vfiprintf_r+0xe2>
 8002878:	9b03      	ldr	r3, [sp, #12]
 800287a:	1d19      	adds	r1, r3, #4
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	9103      	str	r1, [sp, #12]
 8002880:	2b00      	cmp	r3, #0
 8002882:	bfbb      	ittet	lt
 8002884:	425b      	neglt	r3, r3
 8002886:	f042 0202 	orrlt.w	r2, r2, #2
 800288a:	9307      	strge	r3, [sp, #28]
 800288c:	9307      	strlt	r3, [sp, #28]
 800288e:	bfb8      	it	lt
 8002890:	9204      	strlt	r2, [sp, #16]
 8002892:	7823      	ldrb	r3, [r4, #0]
 8002894:	2b2e      	cmp	r3, #46	; 0x2e
 8002896:	d10c      	bne.n	80028b2 <_vfiprintf_r+0x176>
 8002898:	7863      	ldrb	r3, [r4, #1]
 800289a:	2b2a      	cmp	r3, #42	; 0x2a
 800289c:	d135      	bne.n	800290a <_vfiprintf_r+0x1ce>
 800289e:	9b03      	ldr	r3, [sp, #12]
 80028a0:	1d1a      	adds	r2, r3, #4
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	9203      	str	r2, [sp, #12]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	bfb8      	it	lt
 80028aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80028ae:	3402      	adds	r4, #2
 80028b0:	9305      	str	r3, [sp, #20]
 80028b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002998 <_vfiprintf_r+0x25c>
 80028b6:	7821      	ldrb	r1, [r4, #0]
 80028b8:	2203      	movs	r2, #3
 80028ba:	4650      	mov	r0, sl
 80028bc:	f7fd fc88 	bl	80001d0 <memchr>
 80028c0:	b140      	cbz	r0, 80028d4 <_vfiprintf_r+0x198>
 80028c2:	2340      	movs	r3, #64	; 0x40
 80028c4:	eba0 000a 	sub.w	r0, r0, sl
 80028c8:	fa03 f000 	lsl.w	r0, r3, r0
 80028cc:	9b04      	ldr	r3, [sp, #16]
 80028ce:	4303      	orrs	r3, r0
 80028d0:	3401      	adds	r4, #1
 80028d2:	9304      	str	r3, [sp, #16]
 80028d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028d8:	482c      	ldr	r0, [pc, #176]	; (800298c <_vfiprintf_r+0x250>)
 80028da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80028de:	2206      	movs	r2, #6
 80028e0:	f7fd fc76 	bl	80001d0 <memchr>
 80028e4:	2800      	cmp	r0, #0
 80028e6:	d03f      	beq.n	8002968 <_vfiprintf_r+0x22c>
 80028e8:	4b29      	ldr	r3, [pc, #164]	; (8002990 <_vfiprintf_r+0x254>)
 80028ea:	bb1b      	cbnz	r3, 8002934 <_vfiprintf_r+0x1f8>
 80028ec:	9b03      	ldr	r3, [sp, #12]
 80028ee:	3307      	adds	r3, #7
 80028f0:	f023 0307 	bic.w	r3, r3, #7
 80028f4:	3308      	adds	r3, #8
 80028f6:	9303      	str	r3, [sp, #12]
 80028f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80028fa:	443b      	add	r3, r7
 80028fc:	9309      	str	r3, [sp, #36]	; 0x24
 80028fe:	e767      	b.n	80027d0 <_vfiprintf_r+0x94>
 8002900:	fb0c 3202 	mla	r2, ip, r2, r3
 8002904:	460c      	mov	r4, r1
 8002906:	2001      	movs	r0, #1
 8002908:	e7a5      	b.n	8002856 <_vfiprintf_r+0x11a>
 800290a:	2300      	movs	r3, #0
 800290c:	3401      	adds	r4, #1
 800290e:	9305      	str	r3, [sp, #20]
 8002910:	4619      	mov	r1, r3
 8002912:	f04f 0c0a 	mov.w	ip, #10
 8002916:	4620      	mov	r0, r4
 8002918:	f810 2b01 	ldrb.w	r2, [r0], #1
 800291c:	3a30      	subs	r2, #48	; 0x30
 800291e:	2a09      	cmp	r2, #9
 8002920:	d903      	bls.n	800292a <_vfiprintf_r+0x1ee>
 8002922:	2b00      	cmp	r3, #0
 8002924:	d0c5      	beq.n	80028b2 <_vfiprintf_r+0x176>
 8002926:	9105      	str	r1, [sp, #20]
 8002928:	e7c3      	b.n	80028b2 <_vfiprintf_r+0x176>
 800292a:	fb0c 2101 	mla	r1, ip, r1, r2
 800292e:	4604      	mov	r4, r0
 8002930:	2301      	movs	r3, #1
 8002932:	e7f0      	b.n	8002916 <_vfiprintf_r+0x1da>
 8002934:	ab03      	add	r3, sp, #12
 8002936:	9300      	str	r3, [sp, #0]
 8002938:	462a      	mov	r2, r5
 800293a:	4b16      	ldr	r3, [pc, #88]	; (8002994 <_vfiprintf_r+0x258>)
 800293c:	a904      	add	r1, sp, #16
 800293e:	4630      	mov	r0, r6
 8002940:	f3af 8000 	nop.w
 8002944:	4607      	mov	r7, r0
 8002946:	1c78      	adds	r0, r7, #1
 8002948:	d1d6      	bne.n	80028f8 <_vfiprintf_r+0x1bc>
 800294a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800294c:	07d9      	lsls	r1, r3, #31
 800294e:	d405      	bmi.n	800295c <_vfiprintf_r+0x220>
 8002950:	89ab      	ldrh	r3, [r5, #12]
 8002952:	059a      	lsls	r2, r3, #22
 8002954:	d402      	bmi.n	800295c <_vfiprintf_r+0x220>
 8002956:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002958:	f7ff fdaf 	bl	80024ba <__retarget_lock_release_recursive>
 800295c:	89ab      	ldrh	r3, [r5, #12]
 800295e:	065b      	lsls	r3, r3, #25
 8002960:	f53f af12 	bmi.w	8002788 <_vfiprintf_r+0x4c>
 8002964:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002966:	e711      	b.n	800278c <_vfiprintf_r+0x50>
 8002968:	ab03      	add	r3, sp, #12
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	462a      	mov	r2, r5
 800296e:	4b09      	ldr	r3, [pc, #36]	; (8002994 <_vfiprintf_r+0x258>)
 8002970:	a904      	add	r1, sp, #16
 8002972:	4630      	mov	r0, r6
 8002974:	f000 f880 	bl	8002a78 <_printf_i>
 8002978:	e7e4      	b.n	8002944 <_vfiprintf_r+0x208>
 800297a:	bf00      	nop
 800297c:	08002f1c 	.word	0x08002f1c
 8002980:	08002f3c 	.word	0x08002f3c
 8002984:	08002efc 	.word	0x08002efc
 8002988:	08002f5c 	.word	0x08002f5c
 800298c:	08002f66 	.word	0x08002f66
 8002990:	00000000 	.word	0x00000000
 8002994:	08002717 	.word	0x08002717
 8002998:	08002f62 	.word	0x08002f62

0800299c <_printf_common>:
 800299c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80029a0:	4616      	mov	r6, r2
 80029a2:	4699      	mov	r9, r3
 80029a4:	688a      	ldr	r2, [r1, #8]
 80029a6:	690b      	ldr	r3, [r1, #16]
 80029a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80029ac:	4293      	cmp	r3, r2
 80029ae:	bfb8      	it	lt
 80029b0:	4613      	movlt	r3, r2
 80029b2:	6033      	str	r3, [r6, #0]
 80029b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80029b8:	4607      	mov	r7, r0
 80029ba:	460c      	mov	r4, r1
 80029bc:	b10a      	cbz	r2, 80029c2 <_printf_common+0x26>
 80029be:	3301      	adds	r3, #1
 80029c0:	6033      	str	r3, [r6, #0]
 80029c2:	6823      	ldr	r3, [r4, #0]
 80029c4:	0699      	lsls	r1, r3, #26
 80029c6:	bf42      	ittt	mi
 80029c8:	6833      	ldrmi	r3, [r6, #0]
 80029ca:	3302      	addmi	r3, #2
 80029cc:	6033      	strmi	r3, [r6, #0]
 80029ce:	6825      	ldr	r5, [r4, #0]
 80029d0:	f015 0506 	ands.w	r5, r5, #6
 80029d4:	d106      	bne.n	80029e4 <_printf_common+0x48>
 80029d6:	f104 0a19 	add.w	sl, r4, #25
 80029da:	68e3      	ldr	r3, [r4, #12]
 80029dc:	6832      	ldr	r2, [r6, #0]
 80029de:	1a9b      	subs	r3, r3, r2
 80029e0:	42ab      	cmp	r3, r5
 80029e2:	dc26      	bgt.n	8002a32 <_printf_common+0x96>
 80029e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80029e8:	1e13      	subs	r3, r2, #0
 80029ea:	6822      	ldr	r2, [r4, #0]
 80029ec:	bf18      	it	ne
 80029ee:	2301      	movne	r3, #1
 80029f0:	0692      	lsls	r2, r2, #26
 80029f2:	d42b      	bmi.n	8002a4c <_printf_common+0xb0>
 80029f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80029f8:	4649      	mov	r1, r9
 80029fa:	4638      	mov	r0, r7
 80029fc:	47c0      	blx	r8
 80029fe:	3001      	adds	r0, #1
 8002a00:	d01e      	beq.n	8002a40 <_printf_common+0xa4>
 8002a02:	6823      	ldr	r3, [r4, #0]
 8002a04:	68e5      	ldr	r5, [r4, #12]
 8002a06:	6832      	ldr	r2, [r6, #0]
 8002a08:	f003 0306 	and.w	r3, r3, #6
 8002a0c:	2b04      	cmp	r3, #4
 8002a0e:	bf08      	it	eq
 8002a10:	1aad      	subeq	r5, r5, r2
 8002a12:	68a3      	ldr	r3, [r4, #8]
 8002a14:	6922      	ldr	r2, [r4, #16]
 8002a16:	bf0c      	ite	eq
 8002a18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a1c:	2500      	movne	r5, #0
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	bfc4      	itt	gt
 8002a22:	1a9b      	subgt	r3, r3, r2
 8002a24:	18ed      	addgt	r5, r5, r3
 8002a26:	2600      	movs	r6, #0
 8002a28:	341a      	adds	r4, #26
 8002a2a:	42b5      	cmp	r5, r6
 8002a2c:	d11a      	bne.n	8002a64 <_printf_common+0xc8>
 8002a2e:	2000      	movs	r0, #0
 8002a30:	e008      	b.n	8002a44 <_printf_common+0xa8>
 8002a32:	2301      	movs	r3, #1
 8002a34:	4652      	mov	r2, sl
 8002a36:	4649      	mov	r1, r9
 8002a38:	4638      	mov	r0, r7
 8002a3a:	47c0      	blx	r8
 8002a3c:	3001      	adds	r0, #1
 8002a3e:	d103      	bne.n	8002a48 <_printf_common+0xac>
 8002a40:	f04f 30ff 	mov.w	r0, #4294967295
 8002a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a48:	3501      	adds	r5, #1
 8002a4a:	e7c6      	b.n	80029da <_printf_common+0x3e>
 8002a4c:	18e1      	adds	r1, r4, r3
 8002a4e:	1c5a      	adds	r2, r3, #1
 8002a50:	2030      	movs	r0, #48	; 0x30
 8002a52:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a56:	4422      	add	r2, r4
 8002a58:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a5c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a60:	3302      	adds	r3, #2
 8002a62:	e7c7      	b.n	80029f4 <_printf_common+0x58>
 8002a64:	2301      	movs	r3, #1
 8002a66:	4622      	mov	r2, r4
 8002a68:	4649      	mov	r1, r9
 8002a6a:	4638      	mov	r0, r7
 8002a6c:	47c0      	blx	r8
 8002a6e:	3001      	adds	r0, #1
 8002a70:	d0e6      	beq.n	8002a40 <_printf_common+0xa4>
 8002a72:	3601      	adds	r6, #1
 8002a74:	e7d9      	b.n	8002a2a <_printf_common+0x8e>
	...

08002a78 <_printf_i>:
 8002a78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a7c:	460c      	mov	r4, r1
 8002a7e:	4691      	mov	r9, r2
 8002a80:	7e27      	ldrb	r7, [r4, #24]
 8002a82:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002a84:	2f78      	cmp	r7, #120	; 0x78
 8002a86:	4680      	mov	r8, r0
 8002a88:	469a      	mov	sl, r3
 8002a8a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a8e:	d807      	bhi.n	8002aa0 <_printf_i+0x28>
 8002a90:	2f62      	cmp	r7, #98	; 0x62
 8002a92:	d80a      	bhi.n	8002aaa <_printf_i+0x32>
 8002a94:	2f00      	cmp	r7, #0
 8002a96:	f000 80d8 	beq.w	8002c4a <_printf_i+0x1d2>
 8002a9a:	2f58      	cmp	r7, #88	; 0x58
 8002a9c:	f000 80a3 	beq.w	8002be6 <_printf_i+0x16e>
 8002aa0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002aa4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002aa8:	e03a      	b.n	8002b20 <_printf_i+0xa8>
 8002aaa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002aae:	2b15      	cmp	r3, #21
 8002ab0:	d8f6      	bhi.n	8002aa0 <_printf_i+0x28>
 8002ab2:	a001      	add	r0, pc, #4	; (adr r0, 8002ab8 <_printf_i+0x40>)
 8002ab4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002ab8:	08002b11 	.word	0x08002b11
 8002abc:	08002b25 	.word	0x08002b25
 8002ac0:	08002aa1 	.word	0x08002aa1
 8002ac4:	08002aa1 	.word	0x08002aa1
 8002ac8:	08002aa1 	.word	0x08002aa1
 8002acc:	08002aa1 	.word	0x08002aa1
 8002ad0:	08002b25 	.word	0x08002b25
 8002ad4:	08002aa1 	.word	0x08002aa1
 8002ad8:	08002aa1 	.word	0x08002aa1
 8002adc:	08002aa1 	.word	0x08002aa1
 8002ae0:	08002aa1 	.word	0x08002aa1
 8002ae4:	08002c31 	.word	0x08002c31
 8002ae8:	08002b55 	.word	0x08002b55
 8002aec:	08002c13 	.word	0x08002c13
 8002af0:	08002aa1 	.word	0x08002aa1
 8002af4:	08002aa1 	.word	0x08002aa1
 8002af8:	08002c53 	.word	0x08002c53
 8002afc:	08002aa1 	.word	0x08002aa1
 8002b00:	08002b55 	.word	0x08002b55
 8002b04:	08002aa1 	.word	0x08002aa1
 8002b08:	08002aa1 	.word	0x08002aa1
 8002b0c:	08002c1b 	.word	0x08002c1b
 8002b10:	680b      	ldr	r3, [r1, #0]
 8002b12:	1d1a      	adds	r2, r3, #4
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	600a      	str	r2, [r1, #0]
 8002b18:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002b1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b20:	2301      	movs	r3, #1
 8002b22:	e0a3      	b.n	8002c6c <_printf_i+0x1f4>
 8002b24:	6825      	ldr	r5, [r4, #0]
 8002b26:	6808      	ldr	r0, [r1, #0]
 8002b28:	062e      	lsls	r6, r5, #24
 8002b2a:	f100 0304 	add.w	r3, r0, #4
 8002b2e:	d50a      	bpl.n	8002b46 <_printf_i+0xce>
 8002b30:	6805      	ldr	r5, [r0, #0]
 8002b32:	600b      	str	r3, [r1, #0]
 8002b34:	2d00      	cmp	r5, #0
 8002b36:	da03      	bge.n	8002b40 <_printf_i+0xc8>
 8002b38:	232d      	movs	r3, #45	; 0x2d
 8002b3a:	426d      	negs	r5, r5
 8002b3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b40:	485e      	ldr	r0, [pc, #376]	; (8002cbc <_printf_i+0x244>)
 8002b42:	230a      	movs	r3, #10
 8002b44:	e019      	b.n	8002b7a <_printf_i+0x102>
 8002b46:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002b4a:	6805      	ldr	r5, [r0, #0]
 8002b4c:	600b      	str	r3, [r1, #0]
 8002b4e:	bf18      	it	ne
 8002b50:	b22d      	sxthne	r5, r5
 8002b52:	e7ef      	b.n	8002b34 <_printf_i+0xbc>
 8002b54:	680b      	ldr	r3, [r1, #0]
 8002b56:	6825      	ldr	r5, [r4, #0]
 8002b58:	1d18      	adds	r0, r3, #4
 8002b5a:	6008      	str	r0, [r1, #0]
 8002b5c:	0628      	lsls	r0, r5, #24
 8002b5e:	d501      	bpl.n	8002b64 <_printf_i+0xec>
 8002b60:	681d      	ldr	r5, [r3, #0]
 8002b62:	e002      	b.n	8002b6a <_printf_i+0xf2>
 8002b64:	0669      	lsls	r1, r5, #25
 8002b66:	d5fb      	bpl.n	8002b60 <_printf_i+0xe8>
 8002b68:	881d      	ldrh	r5, [r3, #0]
 8002b6a:	4854      	ldr	r0, [pc, #336]	; (8002cbc <_printf_i+0x244>)
 8002b6c:	2f6f      	cmp	r7, #111	; 0x6f
 8002b6e:	bf0c      	ite	eq
 8002b70:	2308      	moveq	r3, #8
 8002b72:	230a      	movne	r3, #10
 8002b74:	2100      	movs	r1, #0
 8002b76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b7a:	6866      	ldr	r6, [r4, #4]
 8002b7c:	60a6      	str	r6, [r4, #8]
 8002b7e:	2e00      	cmp	r6, #0
 8002b80:	bfa2      	ittt	ge
 8002b82:	6821      	ldrge	r1, [r4, #0]
 8002b84:	f021 0104 	bicge.w	r1, r1, #4
 8002b88:	6021      	strge	r1, [r4, #0]
 8002b8a:	b90d      	cbnz	r5, 8002b90 <_printf_i+0x118>
 8002b8c:	2e00      	cmp	r6, #0
 8002b8e:	d04d      	beq.n	8002c2c <_printf_i+0x1b4>
 8002b90:	4616      	mov	r6, r2
 8002b92:	fbb5 f1f3 	udiv	r1, r5, r3
 8002b96:	fb03 5711 	mls	r7, r3, r1, r5
 8002b9a:	5dc7      	ldrb	r7, [r0, r7]
 8002b9c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002ba0:	462f      	mov	r7, r5
 8002ba2:	42bb      	cmp	r3, r7
 8002ba4:	460d      	mov	r5, r1
 8002ba6:	d9f4      	bls.n	8002b92 <_printf_i+0x11a>
 8002ba8:	2b08      	cmp	r3, #8
 8002baa:	d10b      	bne.n	8002bc4 <_printf_i+0x14c>
 8002bac:	6823      	ldr	r3, [r4, #0]
 8002bae:	07df      	lsls	r7, r3, #31
 8002bb0:	d508      	bpl.n	8002bc4 <_printf_i+0x14c>
 8002bb2:	6923      	ldr	r3, [r4, #16]
 8002bb4:	6861      	ldr	r1, [r4, #4]
 8002bb6:	4299      	cmp	r1, r3
 8002bb8:	bfde      	ittt	le
 8002bba:	2330      	movle	r3, #48	; 0x30
 8002bbc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002bc0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002bc4:	1b92      	subs	r2, r2, r6
 8002bc6:	6122      	str	r2, [r4, #16]
 8002bc8:	f8cd a000 	str.w	sl, [sp]
 8002bcc:	464b      	mov	r3, r9
 8002bce:	aa03      	add	r2, sp, #12
 8002bd0:	4621      	mov	r1, r4
 8002bd2:	4640      	mov	r0, r8
 8002bd4:	f7ff fee2 	bl	800299c <_printf_common>
 8002bd8:	3001      	adds	r0, #1
 8002bda:	d14c      	bne.n	8002c76 <_printf_i+0x1fe>
 8002bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8002be0:	b004      	add	sp, #16
 8002be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002be6:	4835      	ldr	r0, [pc, #212]	; (8002cbc <_printf_i+0x244>)
 8002be8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002bec:	6823      	ldr	r3, [r4, #0]
 8002bee:	680e      	ldr	r6, [r1, #0]
 8002bf0:	061f      	lsls	r7, r3, #24
 8002bf2:	f856 5b04 	ldr.w	r5, [r6], #4
 8002bf6:	600e      	str	r6, [r1, #0]
 8002bf8:	d514      	bpl.n	8002c24 <_printf_i+0x1ac>
 8002bfa:	07d9      	lsls	r1, r3, #31
 8002bfc:	bf44      	itt	mi
 8002bfe:	f043 0320 	orrmi.w	r3, r3, #32
 8002c02:	6023      	strmi	r3, [r4, #0]
 8002c04:	b91d      	cbnz	r5, 8002c0e <_printf_i+0x196>
 8002c06:	6823      	ldr	r3, [r4, #0]
 8002c08:	f023 0320 	bic.w	r3, r3, #32
 8002c0c:	6023      	str	r3, [r4, #0]
 8002c0e:	2310      	movs	r3, #16
 8002c10:	e7b0      	b.n	8002b74 <_printf_i+0xfc>
 8002c12:	6823      	ldr	r3, [r4, #0]
 8002c14:	f043 0320 	orr.w	r3, r3, #32
 8002c18:	6023      	str	r3, [r4, #0]
 8002c1a:	2378      	movs	r3, #120	; 0x78
 8002c1c:	4828      	ldr	r0, [pc, #160]	; (8002cc0 <_printf_i+0x248>)
 8002c1e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002c22:	e7e3      	b.n	8002bec <_printf_i+0x174>
 8002c24:	065e      	lsls	r6, r3, #25
 8002c26:	bf48      	it	mi
 8002c28:	b2ad      	uxthmi	r5, r5
 8002c2a:	e7e6      	b.n	8002bfa <_printf_i+0x182>
 8002c2c:	4616      	mov	r6, r2
 8002c2e:	e7bb      	b.n	8002ba8 <_printf_i+0x130>
 8002c30:	680b      	ldr	r3, [r1, #0]
 8002c32:	6826      	ldr	r6, [r4, #0]
 8002c34:	6960      	ldr	r0, [r4, #20]
 8002c36:	1d1d      	adds	r5, r3, #4
 8002c38:	600d      	str	r5, [r1, #0]
 8002c3a:	0635      	lsls	r5, r6, #24
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	d501      	bpl.n	8002c44 <_printf_i+0x1cc>
 8002c40:	6018      	str	r0, [r3, #0]
 8002c42:	e002      	b.n	8002c4a <_printf_i+0x1d2>
 8002c44:	0671      	lsls	r1, r6, #25
 8002c46:	d5fb      	bpl.n	8002c40 <_printf_i+0x1c8>
 8002c48:	8018      	strh	r0, [r3, #0]
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	6123      	str	r3, [r4, #16]
 8002c4e:	4616      	mov	r6, r2
 8002c50:	e7ba      	b.n	8002bc8 <_printf_i+0x150>
 8002c52:	680b      	ldr	r3, [r1, #0]
 8002c54:	1d1a      	adds	r2, r3, #4
 8002c56:	600a      	str	r2, [r1, #0]
 8002c58:	681e      	ldr	r6, [r3, #0]
 8002c5a:	6862      	ldr	r2, [r4, #4]
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	4630      	mov	r0, r6
 8002c60:	f7fd fab6 	bl	80001d0 <memchr>
 8002c64:	b108      	cbz	r0, 8002c6a <_printf_i+0x1f2>
 8002c66:	1b80      	subs	r0, r0, r6
 8002c68:	6060      	str	r0, [r4, #4]
 8002c6a:	6863      	ldr	r3, [r4, #4]
 8002c6c:	6123      	str	r3, [r4, #16]
 8002c6e:	2300      	movs	r3, #0
 8002c70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c74:	e7a8      	b.n	8002bc8 <_printf_i+0x150>
 8002c76:	6923      	ldr	r3, [r4, #16]
 8002c78:	4632      	mov	r2, r6
 8002c7a:	4649      	mov	r1, r9
 8002c7c:	4640      	mov	r0, r8
 8002c7e:	47d0      	blx	sl
 8002c80:	3001      	adds	r0, #1
 8002c82:	d0ab      	beq.n	8002bdc <_printf_i+0x164>
 8002c84:	6823      	ldr	r3, [r4, #0]
 8002c86:	079b      	lsls	r3, r3, #30
 8002c88:	d413      	bmi.n	8002cb2 <_printf_i+0x23a>
 8002c8a:	68e0      	ldr	r0, [r4, #12]
 8002c8c:	9b03      	ldr	r3, [sp, #12]
 8002c8e:	4298      	cmp	r0, r3
 8002c90:	bfb8      	it	lt
 8002c92:	4618      	movlt	r0, r3
 8002c94:	e7a4      	b.n	8002be0 <_printf_i+0x168>
 8002c96:	2301      	movs	r3, #1
 8002c98:	4632      	mov	r2, r6
 8002c9a:	4649      	mov	r1, r9
 8002c9c:	4640      	mov	r0, r8
 8002c9e:	47d0      	blx	sl
 8002ca0:	3001      	adds	r0, #1
 8002ca2:	d09b      	beq.n	8002bdc <_printf_i+0x164>
 8002ca4:	3501      	adds	r5, #1
 8002ca6:	68e3      	ldr	r3, [r4, #12]
 8002ca8:	9903      	ldr	r1, [sp, #12]
 8002caa:	1a5b      	subs	r3, r3, r1
 8002cac:	42ab      	cmp	r3, r5
 8002cae:	dcf2      	bgt.n	8002c96 <_printf_i+0x21e>
 8002cb0:	e7eb      	b.n	8002c8a <_printf_i+0x212>
 8002cb2:	2500      	movs	r5, #0
 8002cb4:	f104 0619 	add.w	r6, r4, #25
 8002cb8:	e7f5      	b.n	8002ca6 <_printf_i+0x22e>
 8002cba:	bf00      	nop
 8002cbc:	08002f6d 	.word	0x08002f6d
 8002cc0:	08002f7e 	.word	0x08002f7e

08002cc4 <_sbrk_r>:
 8002cc4:	b538      	push	{r3, r4, r5, lr}
 8002cc6:	4d06      	ldr	r5, [pc, #24]	; (8002ce0 <_sbrk_r+0x1c>)
 8002cc8:	2300      	movs	r3, #0
 8002cca:	4604      	mov	r4, r0
 8002ccc:	4608      	mov	r0, r1
 8002cce:	602b      	str	r3, [r5, #0]
 8002cd0:	f7fe ff02 	bl	8001ad8 <_sbrk>
 8002cd4:	1c43      	adds	r3, r0, #1
 8002cd6:	d102      	bne.n	8002cde <_sbrk_r+0x1a>
 8002cd8:	682b      	ldr	r3, [r5, #0]
 8002cda:	b103      	cbz	r3, 8002cde <_sbrk_r+0x1a>
 8002cdc:	6023      	str	r3, [r4, #0]
 8002cde:	bd38      	pop	{r3, r4, r5, pc}
 8002ce0:	200001d8 	.word	0x200001d8

08002ce4 <__sread>:
 8002ce4:	b510      	push	{r4, lr}
 8002ce6:	460c      	mov	r4, r1
 8002ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cec:	f000 f88e 	bl	8002e0c <_read_r>
 8002cf0:	2800      	cmp	r0, #0
 8002cf2:	bfab      	itete	ge
 8002cf4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002cf6:	89a3      	ldrhlt	r3, [r4, #12]
 8002cf8:	181b      	addge	r3, r3, r0
 8002cfa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002cfe:	bfac      	ite	ge
 8002d00:	6563      	strge	r3, [r4, #84]	; 0x54
 8002d02:	81a3      	strhlt	r3, [r4, #12]
 8002d04:	bd10      	pop	{r4, pc}

08002d06 <__swrite>:
 8002d06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d0a:	461f      	mov	r7, r3
 8002d0c:	898b      	ldrh	r3, [r1, #12]
 8002d0e:	05db      	lsls	r3, r3, #23
 8002d10:	4605      	mov	r5, r0
 8002d12:	460c      	mov	r4, r1
 8002d14:	4616      	mov	r6, r2
 8002d16:	d505      	bpl.n	8002d24 <__swrite+0x1e>
 8002d18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f000 f856 	bl	8002dd0 <_lseek_r>
 8002d24:	89a3      	ldrh	r3, [r4, #12]
 8002d26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002d2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002d2e:	81a3      	strh	r3, [r4, #12]
 8002d30:	4632      	mov	r2, r6
 8002d32:	463b      	mov	r3, r7
 8002d34:	4628      	mov	r0, r5
 8002d36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d3a:	f7fe b9d9 	b.w	80010f0 <_write_r>

08002d3e <__sseek>:
 8002d3e:	b510      	push	{r4, lr}
 8002d40:	460c      	mov	r4, r1
 8002d42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d46:	f000 f843 	bl	8002dd0 <_lseek_r>
 8002d4a:	1c43      	adds	r3, r0, #1
 8002d4c:	89a3      	ldrh	r3, [r4, #12]
 8002d4e:	bf15      	itete	ne
 8002d50:	6560      	strne	r0, [r4, #84]	; 0x54
 8002d52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002d56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002d5a:	81a3      	strheq	r3, [r4, #12]
 8002d5c:	bf18      	it	ne
 8002d5e:	81a3      	strhne	r3, [r4, #12]
 8002d60:	bd10      	pop	{r4, pc}

08002d62 <__sclose>:
 8002d62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d66:	f000 b801 	b.w	8002d6c <_close_r>
	...

08002d6c <_close_r>:
 8002d6c:	b538      	push	{r3, r4, r5, lr}
 8002d6e:	4d06      	ldr	r5, [pc, #24]	; (8002d88 <_close_r+0x1c>)
 8002d70:	2300      	movs	r3, #0
 8002d72:	4604      	mov	r4, r0
 8002d74:	4608      	mov	r0, r1
 8002d76:	602b      	str	r3, [r5, #0]
 8002d78:	f7fe fe79 	bl	8001a6e <_close>
 8002d7c:	1c43      	adds	r3, r0, #1
 8002d7e:	d102      	bne.n	8002d86 <_close_r+0x1a>
 8002d80:	682b      	ldr	r3, [r5, #0]
 8002d82:	b103      	cbz	r3, 8002d86 <_close_r+0x1a>
 8002d84:	6023      	str	r3, [r4, #0]
 8002d86:	bd38      	pop	{r3, r4, r5, pc}
 8002d88:	200001d8 	.word	0x200001d8

08002d8c <_fstat_r>:
 8002d8c:	b538      	push	{r3, r4, r5, lr}
 8002d8e:	4d07      	ldr	r5, [pc, #28]	; (8002dac <_fstat_r+0x20>)
 8002d90:	2300      	movs	r3, #0
 8002d92:	4604      	mov	r4, r0
 8002d94:	4608      	mov	r0, r1
 8002d96:	4611      	mov	r1, r2
 8002d98:	602b      	str	r3, [r5, #0]
 8002d9a:	f7fe fe74 	bl	8001a86 <_fstat>
 8002d9e:	1c43      	adds	r3, r0, #1
 8002da0:	d102      	bne.n	8002da8 <_fstat_r+0x1c>
 8002da2:	682b      	ldr	r3, [r5, #0]
 8002da4:	b103      	cbz	r3, 8002da8 <_fstat_r+0x1c>
 8002da6:	6023      	str	r3, [r4, #0]
 8002da8:	bd38      	pop	{r3, r4, r5, pc}
 8002daa:	bf00      	nop
 8002dac:	200001d8 	.word	0x200001d8

08002db0 <_isatty_r>:
 8002db0:	b538      	push	{r3, r4, r5, lr}
 8002db2:	4d06      	ldr	r5, [pc, #24]	; (8002dcc <_isatty_r+0x1c>)
 8002db4:	2300      	movs	r3, #0
 8002db6:	4604      	mov	r4, r0
 8002db8:	4608      	mov	r0, r1
 8002dba:	602b      	str	r3, [r5, #0]
 8002dbc:	f7fe fe73 	bl	8001aa6 <_isatty>
 8002dc0:	1c43      	adds	r3, r0, #1
 8002dc2:	d102      	bne.n	8002dca <_isatty_r+0x1a>
 8002dc4:	682b      	ldr	r3, [r5, #0]
 8002dc6:	b103      	cbz	r3, 8002dca <_isatty_r+0x1a>
 8002dc8:	6023      	str	r3, [r4, #0]
 8002dca:	bd38      	pop	{r3, r4, r5, pc}
 8002dcc:	200001d8 	.word	0x200001d8

08002dd0 <_lseek_r>:
 8002dd0:	b538      	push	{r3, r4, r5, lr}
 8002dd2:	4d07      	ldr	r5, [pc, #28]	; (8002df0 <_lseek_r+0x20>)
 8002dd4:	4604      	mov	r4, r0
 8002dd6:	4608      	mov	r0, r1
 8002dd8:	4611      	mov	r1, r2
 8002dda:	2200      	movs	r2, #0
 8002ddc:	602a      	str	r2, [r5, #0]
 8002dde:	461a      	mov	r2, r3
 8002de0:	f7fe fe6c 	bl	8001abc <_lseek>
 8002de4:	1c43      	adds	r3, r0, #1
 8002de6:	d102      	bne.n	8002dee <_lseek_r+0x1e>
 8002de8:	682b      	ldr	r3, [r5, #0]
 8002dea:	b103      	cbz	r3, 8002dee <_lseek_r+0x1e>
 8002dec:	6023      	str	r3, [r4, #0]
 8002dee:	bd38      	pop	{r3, r4, r5, pc}
 8002df0:	200001d8 	.word	0x200001d8

08002df4 <__malloc_lock>:
 8002df4:	4801      	ldr	r0, [pc, #4]	; (8002dfc <__malloc_lock+0x8>)
 8002df6:	f7ff bb5f 	b.w	80024b8 <__retarget_lock_acquire_recursive>
 8002dfa:	bf00      	nop
 8002dfc:	200001d0 	.word	0x200001d0

08002e00 <__malloc_unlock>:
 8002e00:	4801      	ldr	r0, [pc, #4]	; (8002e08 <__malloc_unlock+0x8>)
 8002e02:	f7ff bb5a 	b.w	80024ba <__retarget_lock_release_recursive>
 8002e06:	bf00      	nop
 8002e08:	200001d0 	.word	0x200001d0

08002e0c <_read_r>:
 8002e0c:	b538      	push	{r3, r4, r5, lr}
 8002e0e:	4d07      	ldr	r5, [pc, #28]	; (8002e2c <_read_r+0x20>)
 8002e10:	4604      	mov	r4, r0
 8002e12:	4608      	mov	r0, r1
 8002e14:	4611      	mov	r1, r2
 8002e16:	2200      	movs	r2, #0
 8002e18:	602a      	str	r2, [r5, #0]
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	f7fe fe0a 	bl	8001a34 <_read>
 8002e20:	1c43      	adds	r3, r0, #1
 8002e22:	d102      	bne.n	8002e2a <_read_r+0x1e>
 8002e24:	682b      	ldr	r3, [r5, #0]
 8002e26:	b103      	cbz	r3, 8002e2a <_read_r+0x1e>
 8002e28:	6023      	str	r3, [r4, #0]
 8002e2a:	bd38      	pop	{r3, r4, r5, pc}
 8002e2c:	200001d8 	.word	0x200001d8

08002e30 <_init>:
 8002e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e32:	bf00      	nop
 8002e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e36:	bc08      	pop	{r3}
 8002e38:	469e      	mov	lr, r3
 8002e3a:	4770      	bx	lr

08002e3c <_fini>:
 8002e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e3e:	bf00      	nop
 8002e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e42:	bc08      	pop	{r3}
 8002e44:	469e      	mov	lr, r3
 8002e46:	4770      	bx	lr
