<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_ntwoc_pcireg.h source code [netbsd/sys/dev/pci/if_ntwoc_pcireg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_ntwoc_pcireg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_ntwoc_pcireg.h.html'>if_ntwoc_pcireg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_ntwoc_pcireg.h,v 1.5 2005/12/11 12:22:49 christos Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998 Vixie Enterprises</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="15">15</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="16">16</th><td><i> * 3. Neither the name of Vixie Enterprises nor the names</i></td></tr>
<tr><th id="17">17</th><td><i> *    of its contributors may be used to endorse or promote products derived</i></td></tr>
<tr><th id="18">18</th><td><i> *    from this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY VIXIE ENTERPRISES AND</i></td></tr>
<tr><th id="21">21</th><td><i> * CONTRIBUTORS ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES,</i></td></tr>
<tr><th id="22">22</th><td><i> * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="23">23</th><td><i> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</i></td></tr>
<tr><th id="24">24</th><td><i> * DISCLAIMED.  IN NO EVENT SHALL VIXIE ENTERPRISES OR</i></td></tr>
<tr><th id="25">25</th><td><i> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</i></td></tr>
<tr><th id="26">26</th><td><i> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</i></td></tr>
<tr><th id="27">27</th><td><i> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF</i></td></tr>
<tr><th id="28">28</th><td><i> * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</i></td></tr>
<tr><th id="29">29</th><td><i> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</i></td></tr>
<tr><th id="30">30</th><td><i> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT</i></td></tr>
<tr><th id="31">31</th><td><i> * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="32">32</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> *</i></td></tr>
<tr><th id="34">34</th><td><i> * This software has been written for Vixie Enterprises by Michael Graff</i></td></tr>
<tr><th id="35">35</th><td><i> * &lt;explorer@flame.org&gt;.  To learn more about Vixie Enterprises, see</i></td></tr>
<tr><th id="36">36</th><td><i> * ``http://www.vix.com''.</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#<span data-ppcond="39">ifndef</span> <span class="macro" data-ref="_M/_IF_NTWOC_PCIREG_H_">_IF_NTWOC_PCIREG_H_</span></u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/_IF_NTWOC_PCIREG_H_" data-ref="_M/_IF_NTWOC_PCIREG_H_">_IF_NTWOC_PCIREG_H_</dfn></u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/* config flags are as follows */</i></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0</i></td></tr>
<tr><th id="45">45</th><td><i> * +-------------+ +-----+ +-----+ + +---+ +-+     + +---+ +-+   +</i></td></tr>
<tr><th id="46">46</th><td><i> *       tmc         tdiv    rdiv  e1 rxs1 ts1    e0 rxs0  txs0  nports - 1</i></td></tr>
<tr><th id="47">47</th><td><i> */</i></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_CLK0_MASK" data-ref="_M/NTWOC_FLAGS_CLK0_MASK">NTWOC_FLAGS_CLK0_MASK</dfn>	0x000000fc	/* port 0 clock info mask */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_CLK1_MASK" data-ref="_M/NTWOC_FLAGS_CLK1_MASK">NTWOC_FLAGS_CLK1_MASK</dfn>	0x0000fc00	/* port 1 clock info mask */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_RXDIV_MASK" data-ref="_M/NTWOC_FLAGS_RXDIV_MASK">NTWOC_FLAGS_RXDIV_MASK</dfn>	0x000F0000	/* rx div mask */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_TXDIV_MASK" data-ref="_M/NTWOC_FLAGS_TXDIV_MASK">NTWOC_FLAGS_TXDIV_MASK</dfn>	0x00F00000	/* tx div mask */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_TMC_MASK" data-ref="_M/NTWOC_FLAGS_TMC_MASK">NTWOC_FLAGS_TMC_MASK</dfn>	0xFF000000	/* tmc port 0 mask */</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_CLK1_SHIFT" data-ref="_M/NTWOC_FLAGS_CLK1_SHIFT">NTWOC_FLAGS_CLK1_SHIFT</dfn>	8</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>/* these are used after you shift down to the clock byte for the resp. port */</i></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_TXS_SHIFT" data-ref="_M/NTWOC_FLAGS_TXS_SHIFT">NTWOC_FLAGS_TXS_SHIFT</dfn>		2</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_TXS_MASK" data-ref="_M/NTWOC_FLAGS_TXS_MASK">NTWOC_FLAGS_TXS_MASK</dfn>	0x0000000c	/* port 0 tx clk source mask */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_TXS_LINE" data-ref="_M/NTWOC_FLAGS_TXS_LINE">NTWOC_FLAGS_TXS_LINE</dfn>		0	/* use the line clock */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_TXS_INTERNAL" data-ref="_M/NTWOC_FLAGS_TXS_INTERNAL">NTWOC_FLAGS_TXS_INTERNAL</dfn>	1	/* use the internal clock */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_TXS_RXCLOCK" data-ref="_M/NTWOC_FLAGS_TXS_RXCLOCK">NTWOC_FLAGS_TXS_RXCLOCK</dfn>		2	/* use the receive clock */</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_RXS_SHIFT" data-ref="_M/NTWOC_FLAGS_RXS_SHIFT">NTWOC_FLAGS_RXS_SHIFT</dfn>		4</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_RXS_MASK" data-ref="_M/NTWOC_FLAGS_RXS_MASK">NTWOC_FLAGS_RXS_MASK</dfn>	0x00000070	/* port 0 rx clk source mask */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_RXS_LINE" data-ref="_M/NTWOC_FLAGS_RXS_LINE">NTWOC_FLAGS_RXS_LINE</dfn>		0	/* use the line clock */</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FLAGS_RXS_LINE_SN" data-ref="_M/NTWOC_FLAGS_RXS_LINE_SN">NTWOC_FLAGS_RXS_LINE_SN</dfn>		1	/* use line with noise supp. */</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FLAGS_RXS_INTERNAL" data-ref="_M/NTWOC_FLAGS_RXS_INTERNAL">NTWOC_FLAGS_RXS_INTERNAL</dfn>	2	/* use internal clock */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FLAGS_RXS_ADPLL_OUT" data-ref="_M/NTWOC_FLAGS_RXS_ADPLL_OUT">NTWOC_FLAGS_RXS_ADPLL_OUT</dfn>	3	/* use brg out for adpll clk */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FLAGS_RXS_ADPLL_IN" data-ref="_M/NTWOC_FLAGS_RXS_ADPLL_IN">NTWOC_FLAGS_RXS_ADPLL_IN</dfn>	4	/* use line in for adpll clk */</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_ECLOCK_SHIFT" data-ref="_M/NTWOC_FLAGS_ECLOCK_SHIFT">NTWOC_FLAGS_ECLOCK_SHIFT</dfn>	7	/* generate external clock */</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_ECLOCK_MASK" data-ref="_M/NTWOC_FLAGS_ECLOCK_MASK">NTWOC_FLAGS_ECLOCK_MASK</dfn>	0x00000080	/* port 0 ext clk gen mask */</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/* these are used on the flags directly */</i></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_RXDIV_SHIFT" data-ref="_M/NTWOC_FLAGS_RXDIV_SHIFT">NTWOC_FLAGS_RXDIV_SHIFT</dfn>	16</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_TXDIV_SHIFT" data-ref="_M/NTWOC_FLAGS_TXDIV_SHIFT">NTWOC_FLAGS_TXDIV_SHIFT</dfn>	20</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/NTWOC_FLAGS_TMC_SHIFT" data-ref="_M/NTWOC_FLAGS_TMC_SHIFT">NTWOC_FLAGS_TMC_SHIFT</dfn>	24</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/*</i></td></tr>
<tr><th id="80">80</th><td><i> * ASIC register offsets</i></td></tr>
<tr><th id="81">81</th><td><i> */</i></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i>/*</i></td></tr>
<tr><th id="84">84</th><td><i> * This register is in the SCA namespace, but is NOT really an SCA register.</i></td></tr>
<tr><th id="85">85</th><td><i> * It contains information about the daughter cards, and provides a method</i></td></tr>
<tr><th id="86">86</th><td><i> * to configure them.</i></td></tr>
<tr><th id="87">87</th><td><i> */</i></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FECR" data-ref="_M/NTWOC_FECR">NTWOC_FECR</dfn>	0x200</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/*</i></td></tr>
<tr><th id="91">91</th><td><i> * definition of the NTWO_FECR register</i></td></tr>
<tr><th id="92">92</th><td><i> */</i></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FECR_ID0" data-ref="_M/NTWOC_FECR_ID0">NTWOC_FECR_ID0</dfn>		0x0e00	/* mask of daughter card on port 0 */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FECR_ID0_SHIFT" data-ref="_M/NTWOC_FECR_ID0_SHIFT">NTWOC_FECR_ID0_SHIFT</dfn>	     9</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FECR_ID1" data-ref="_M/NTWOC_FECR_ID1">NTWOC_FECR_ID1</dfn>		0xe000  /* mask of daughter card on port 1 */</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FECR_ID1_SHIFT" data-ref="_M/NTWOC_FECR_ID1_SHIFT">NTWOC_FECR_ID1_SHIFT</dfn>	    13</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FECR_DTR1" data-ref="_M/NTWOC_FECR_DTR1">NTWOC_FECR_DTR1</dfn>		0x0080	/* DTR output for port 1 */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FECR_DTR0" data-ref="_M/NTWOC_FECR_DTR0">NTWOC_FECR_DTR0</dfn>		0x0040	/* DTR output for port 0 */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FECR_DSR1" data-ref="_M/NTWOC_FECR_DSR1">NTWOC_FECR_DSR1</dfn>		0x1000	/* DSR input for port 1 */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FECR_DSR0" data-ref="_M/NTWOC_FECR_DSR0">NTWOC_FECR_DSR0</dfn>		0x0100	/* DSR input for port 0 */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FECR_TE1" data-ref="_M/NTWOC_FECR_TE1">NTWOC_FECR_TE1</dfn>		0x0008	/* tristate enable port 1 */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FECR_TE0" data-ref="_M/NTWOC_FECR_TE0">NTWOC_FECR_TE0</dfn>		0x0004	/* tristate enable port 0 */</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FECR_ETC1" data-ref="_M/NTWOC_FECR_ETC1">NTWOC_FECR_ETC1</dfn>		0x0002	/* output clock port 1 */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FECR_ETC0" data-ref="_M/NTWOC_FECR_ETC0">NTWOC_FECR_ETC0</dfn>		0x0001	/* output clock port 0 */</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><i>/*</i></td></tr>
<tr><th id="108">108</th><td><i> * Daughter card for port.</i></td></tr>
<tr><th id="109">109</th><td><i> */</i></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FE_ID_V35" data-ref="_M/NTWOC_FE_ID_V35">NTWOC_FE_ID_V35</dfn>		0x00</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FE_ID_X01" data-ref="_M/NTWOC_FE_ID_X01">NTWOC_FE_ID_X01</dfn>		0x01	/* unused? */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FE_ID_TEST" data-ref="_M/NTWOC_FE_ID_TEST">NTWOC_FE_ID_TEST</dfn>	0x02</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FE_ID_X03" data-ref="_M/NTWOC_FE_ID_X03">NTWOC_FE_ID_X03</dfn>		0x03	/* unused? */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FE_ID_RS232" data-ref="_M/NTWOC_FE_ID_RS232">NTWOC_FE_ID_RS232</dfn>	0x04</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FE_ID_X05" data-ref="_M/NTWOC_FE_ID_X05">NTWOC_FE_ID_X05</dfn>		0x05	/* was hssi, now unused? */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FE_ID_RS422" data-ref="_M/NTWOC_FE_ID_RS422">NTWOC_FE_ID_RS422</dfn>	0x06</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/NTWOC_FE_ID_NONE" data-ref="_M/NTWOC_FE_ID_NONE">NTWOC_FE_ID_NONE</dfn>	0x07	/* empty, no card present */</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i>/*</i></td></tr>
<tr><th id="120">120</th><td><i> * ASIC Control defininitions</i></td></tr>
<tr><th id="121">121</th><td><i> */</i></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i>/* Front End (Modem,etc) Control Register */</i></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define  <dfn class="macro" id="_M/ASIC_MODEM" data-ref="_M/ASIC_MODEM">ASIC_MODEM</dfn>   0x200   /* ASIC modem control register Offset */</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i>/* ASIC front end control register bits */</i></td></tr>
<tr><th id="128">128</th><td><u>#define  <dfn class="macro" id="_M/ASIC_DSR1" data-ref="_M/ASIC_DSR1">ASIC_DSR1</dfn>       0x1000    /* DSR signal input port 1 */</u></td></tr>
<tr><th id="129">129</th><td><u>#define  <dfn class="macro" id="_M/ASIC_DSR0" data-ref="_M/ASIC_DSR0">ASIC_DSR0</dfn>        0x100    /* DSR signal input port 0 */</u></td></tr>
<tr><th id="130">130</th><td><u>#define  <dfn class="macro" id="_M/ASIC_DTR1" data-ref="_M/ASIC_DTR1">ASIC_DTR1</dfn>         0x80    /* DTR signal output port 1 */</u></td></tr>
<tr><th id="131">131</th><td><u>#define  <dfn class="macro" id="_M/ASIC_DTR0" data-ref="_M/ASIC_DTR0">ASIC_DTR0</dfn>         0x40    /* DTR signal output port 0 */</u></td></tr>
<tr><th id="132">132</th><td><u>#define  <dfn class="macro" id="_M/ASIC_TE1" data-ref="_M/ASIC_TE1">ASIC_TE1</dfn>           0x8    /* RS422 TX,enable port 1 */</u></td></tr>
<tr><th id="133">133</th><td><u>#define  <dfn class="macro" id="_M/ASIC_TE0" data-ref="_M/ASIC_TE0">ASIC_TE0</dfn>           0x4    /* RS422 TX,enable port 0 */</u></td></tr>
<tr><th id="134">134</th><td><u>#define  <dfn class="macro" id="_M/ASIC_ETC1" data-ref="_M/ASIC_ETC1">ASIC_ETC1</dfn>          0x2    /* ETC Clock out port 1 */</u></td></tr>
<tr><th id="135">135</th><td><u>#define  <dfn class="macro" id="_M/ASIC_ETC0" data-ref="_M/ASIC_ETC0">ASIC_ETC0</dfn>          0x1    /* ETC Clock out port 0 */</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#<span data-ppcond="39">endif</span> /* _IF_NTWOC_PCIREG_H_ */</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_ntwoc_pci.c.html'>netbsd/sys/dev/pci/if_ntwoc_pci.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
