Vishwani D. Agrawal , Tapan J. Chakraborty, High-Performance Circuit Testing with Slow-Speed Testers, Proceedings of the  IEEE International Test Conference on Driving Down the Cost of Test, p.302-310, October 21-25, 1995
ITRS 2001. International technology roadmap for semiconductor, 2001 edition.
H. G. Kerkhoff , H. Speek , M. Shashani , M. Sachdev, Design for Delay Testability in High-Speed Digital ICs, Journal of Electronic Testing: Theory and Applications, v.17 n.3-4, p.225-231, June-August 2001[doi>10.1023/A:1012207210784]
Mehta, M., Parmar, V., and E. Swartzlander, J. 1991. High-speed multiplier design using multi-input counter and compressor circuits. In Proceedings of the 10th IEEE Symposium on Computer Arithmetic. IEEE Computer Society Press, Los Alamitos, Calif., 43--50.
Moyer, G. C. 1996. The Vernier Technique for Precise Delay Generation and Other Applications. Ph.D. thesis, The Department of Computer Engineering, North Carolina State University.
Wayne M. Needham , Cheryl Prunty , Yeoh Eng Hong, High volume microprocessor test escapes, an analysis of defects our tests are missing, Proceedings of the 1998 IEEE International Test Conference, p.25-34, October 18-22, 1998
Phil Nigh , Wayne M. Needham , Kenneth M. Butler , Peter C. Maxwell , Robert C. Aitken , Wojciech Maly, So What Is an Optimal Test Mix? A Discussion of the SEMATECH Methods Experiment, Proceedings of the IEEE International Test Conference, p.1037-1038, November 03-05, 1997
Muhammad Nummer , Manoj Sachdev, A Methodology for Testing High-Performance Circuits at Arbitrarily Low Test Frequency, Proceedings of the 19th IEEE VLSI Test Symposium, p.68, March 29-April 03, 2001
Muhammad Nummer , Manoj Sachdev, A DFT Technique for Testing High-Speed Circuits with Arbitrarily Slow Testers, Journal of Electronic Testing: Theory and Applications, v.19 n.3, p.299-314, June 2003[doi>10.1023/A:1023753231177]
Ohkubo, N. et al. 1995. A 4.4 ns cmos 54 Ã— 54-b multiplier using pass-transistor multiplexer. IEEE J. Solid-State Circ. 30, 3 (Mar.), 251--257.
Mansour Shashaani , Manoj Sachdev, A DFT Technique for High Performance Circuit Testing, Proceedings of the 1999 IEEE International Test Conference, p.276, September 28-30, 1999
