$date
	Wed Sep 13 05:33:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module practice_tb $end
$var wire 1 ! out_n $end
$var wire 1 " out $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d $end
$var wire 1 " out $end
$var wire 1 ! out_n $end
$var wire 1 ' or1 $end
$var wire 1 ( and2 $end
$var wire 1 ) and1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
1!
$end
#10
1#
#20
1$
0#
#30
0!
1"
1'
1)
1#
#40
1%
0$
1!
0"
0'
0)
0#
#50
1#
#60
1$
0#
#70
0!
1"
1'
1)
1#
#80
1&
0%
0$
1!
0"
0'
0)
0#
#90
1#
#100
1$
0#
#110
0!
1"
1'
1)
1#
#120
1(
1%
0$
0!
1"
1'
0)
0#
#130
1#
#140
1$
0#
#150
1)
1#
#160
0&
1!
0"
0'
0(
0%
0$
0)
0#
#170
1#
#180
1$
0#
#190
0!
1"
1'
1)
1#
#200
1%
0$
1!
0"
0'
0)
0#
#210
1#
#220
1$
0#
#230
0!
1"
1'
1)
1#
#240
1&
0%
0$
1!
0"
0'
0)
0#
#250
1#
#260
1$
0#
#270
0!
1"
1'
1)
1#
#280
1(
1%
0$
0!
1"
1'
0)
0#
#290
1#
#300
1$
0#
#310
1)
1#
#320
