RISCV Z6.3+fence.rw.rw+fence.rw.rw+ctrl
"Fence.rw.rwdWW Wse Fence.rw.rwdWW Rfe DpCtrldR Fre"
Cycle=Rfe DpCtrldR Fre Fence.rw.rwdWW Wse Fence.rw.rwdWW
Relax=
Safe=Rfe Fre Wse Fence.rw.rwdWW DpCtrldR
Generator=diy7 (version 7.55)
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T
Com=Ws Rf Fr
Orig=Fence.rw.rwdWW Wse Fence.rw.rwdWW Rfe DpCtrldR Fre
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 2:x7; uint64_t 2:x5;

0:x5=1; 0:x6=x; 0:x7=y;
1:x5=2; 1:x6=y; 1:x7=1; 1:x8=z;
2:x6=z; 2:x8=x;
}
 P0          | P1          | P2             ;
 sd x5,0(x6) | sd x5,0(x6) | ld x5,0(x6)    ;
 fence rw,rw | fence rw,rw | bne x5,x0,LC00 ;
 sd x5,0(x7) | sd x7,0(x8) | LC00:          ;
             |             | ld x7,0(x8)    ;
exists (y=2 /\ 2:x5=1 /\ 2:x7=0)
