// Seed: 1444768644
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always
    if (id_1) id_1 = -1;
    else id_2 = id_4 == id_4;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    output tri id_2,
    id_7,
    input tri1 id_3,
    input wor id_4,
    input supply0 id_5
);
  tri0 id_8, id_9 = -1 + 1, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_8
  );
  wire id_13;
  parameter id_14 = 1;
  always_ff
    if ((-1'b0))
      @(-1)
        @(posedge -1) begin : LABEL_0
          @(posedge (1'h0) or id_0) id_2 = 1;
          $display(id_12.id_9(-1,, -1), 1);
        end
endmodule
