{"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/sim/WidthConverterTestbench.v":{"language":"Verilog","code":47,"comment":0,"blank":10},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/markdown.md":{"language":"Markdown","code":64,"comment":0,"blank":12},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/document.md":{"language":"Markdown","code":62,"comment":0,"blank":6},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/ControlUnit/StateMachine.v":{"language":"Verilog","code":52,"comment":0,"blank":12},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/top.v":{"language":"Verilog","code":79,"comment":1,"blank":10},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/sim/NPUTestbench.v":{"language":"Verilog","code":211,"comment":0,"blank":20},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl_old/param_define.v":{"language":"Verilog","code":2,"comment":0,"blank":1},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/ConvUnit/ConvUnit.v":{"language":"Verilog","code":70,"comment":2,"blank":11},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/ConvUnit/APM.v":{"language":"Verilog","code":81,"comment":12,"blank":8},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl_old/row_buffer_8_dual.v":{"language":"Verilog","code":49,"comment":2,"blank":8},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl_old/DWconv_win_gen.v":{"language":"Verilog","code":21,"comment":12,"blank":6},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl_old/align_reg_old.v":{"language":"Verilog","code":552,"comment":4,"blank":8},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/ConvUnit/ConvCtrl.v":{"language":"Verilog","code":47,"comment":4,"blank":5},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/ConvUnit/NPUCore.v":{"language":"Verilog","code":141,"comment":9,"blank":17},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/PostProcessUnit/ReLU.v":{"language":"Verilog","code":7,"comment":0,"blank":3},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/DRMUnit/WidthConverter.v":{"language":"Verilog","code":178,"comment":0,"blank":6},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/ConvUnit/align_reg_in.v":{"language":"Verilog","code":57,"comment":4,"blank":9},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/DRMUnit/BiasMemoryUnit/BiasMemoryTop.v":{"language":"Verilog","code":39,"comment":6,"blank":8},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/DRMUnit/BiasMemoryUnit/BiasCtrl.v":{"language":"Verilog","code":14,"comment":3,"blank":3},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/DRMUnit/MemoryCtrl.v":{"language":"Verilog","code":0,"comment":0,"blank":1},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/DRMUnit/WeightMemoryUnit/WeightMemoryTop.v":{"language":"Verilog","code":69,"comment":7,"blank":4},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/DRMUnit/BiasMemoryUnit/BiasDRM.v":{"language":"Verilog","code":19,"comment":1,"blank":5},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/DRMUnit/WeightMemoryUnit/WeightCtrl.v":{"language":"Verilog","code":15,"comment":3,"blank":3},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/DRMUnit/WeightMemoryUnit/WeightDRM.v":{"language":"Verilog","code":37,"comment":2,"blank":5},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapMemoryTop.v":{"language":"Verilog","code":69,"comment":7,"blank":4},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapDRM.v":{"language":"Verilog","code":38,"comment":2,"blank":5},"file:///e%3A/2023IC/rtl_workspace/cnn_fpga/source/rtl/DRMUnit/FeatureMapMemoryUnit/FeatureMapCtrl.v":{"language":"Verilog","code":14,"comment":3,"blank":4}}