/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 192 224)
	(text "ControlUnit" (rect 5 0 48 12)(font "Arial" ))
	(text "inst" (rect 8 192 20 204)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "IR[2..0]" (rect 0 0 30 12)(font "Arial" ))
		(text "IR[2..0]" (rect 21 27 51 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "Z" (rect 0 0 7 12)(font "Arial" ))
		(text "Z" (rect 21 43 28 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "CLK" (rect 0 0 20 12)(font "Arial" ))
		(text "CLK" (rect 21 59 41 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 176 32)
		(output)
		(text "ARLoad" (rect 0 0 36 12)(font "Arial" ))
		(text "ARLoad" (rect 119 27 155 39)(font "Arial" ))
		(line (pt 176 32)(pt 160 32)(line_width 1))
	)
	(port
		(pt 176 48)
		(output)
		(text "DRLoad" (rect 0 0 35 12)(font "Arial" ))
		(text "DRLoad" (rect 120 43 155 55)(font "Arial" ))
		(line (pt 176 48)(pt 160 48)(line_width 1))
	)
	(port
		(pt 176 64)
		(output)
		(text "PCLoad" (rect 0 0 33 12)(font "Arial" ))
		(text "PCLoad" (rect 122 59 155 71)(font "Arial" ))
		(line (pt 176 64)(pt 160 64)(line_width 1))
	)
	(port
		(pt 176 80)
		(output)
		(text "ACLoad" (rect 0 0 35 12)(font "Arial" ))
		(text "ACLoad" (rect 120 75 155 87)(font "Arial" ))
		(line (pt 176 80)(pt 160 80)(line_width 1))
	)
	(port
		(pt 176 96)
		(output)
		(text "IRLoad" (rect 0 0 30 12)(font "Arial" ))
		(text "IRLoad" (rect 125 91 155 103)(font "Arial" ))
		(line (pt 176 96)(pt 160 96)(line_width 1))
	)
	(port
		(pt 176 112)
		(output)
		(text "ALUSel" (rect 0 0 33 12)(font "Arial" ))
		(text "ALUSel" (rect 122 107 155 119)(font "Arial" ))
		(line (pt 176 112)(pt 160 112)(line_width 1))
	)
	(port
		(pt 176 128)
		(output)
		(text "PCInc" (rect 0 0 24 12)(font "Arial" ))
		(text "PCInc" (rect 131 123 155 135)(font "Arial" ))
		(line (pt 176 128)(pt 160 128)(line_width 1))
	)
	(port
		(pt 176 144)
		(output)
		(text "memRW" (rect 0 0 40 12)(font "Arial" ))
		(text "memRW" (rect 115 139 155 151)(font "Arial" ))
		(line (pt 176 144)(pt 160 144)(line_width 1))
	)
	(port
		(pt 176 160)
		(output)
		(text "BusSel[1..0]" (rect 0 0 46 12)(font "Arial" ))
		(text "BusSel[1..0]" (rect 109 155 155 167)(font "Arial" ))
		(line (pt 176 160)(pt 160 160)(line_width 3))
	)
	(port
		(pt 176 176)
		(output)
		(text "state[3..0]" (rect 0 0 38 12)(font "Arial" ))
		(text "state[3..0]" (rect 117 171 155 183)(font "Arial" ))
		(line (pt 176 176)(pt 160 176)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 160 192)(line_width 1))
	)
)
