{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488553237129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488553237129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 15:00:36 2017 " "Processing started: Fri Mar 03 15:00:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488553237129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488553237129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALUDemo -c ALUDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALUDemo -c ALUDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488553237129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488553238364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488553271364 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488553271364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488553271364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4-Behavioral " "Found design unit 1: ALU4-Behavioral" {  } { { "ALU4.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALU4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488553271380 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Found entity 1: ALU4" {  } { { "ALU4.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALU4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488553271380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488553271380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aludemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDemo " "Found entity 1: ALUDemo" {  } { { "ALUDemo.bdf" "" { Schematic "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALUDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488553271380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488553271380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bin2bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/bin2bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin2BCD-beav " "Found design unit 1: Bin2BCD-beav" {  } { { "output_files/Bin2BCD.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/output_files/Bin2BCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488553271380 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "output_files/Bin2BCD.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/output_files/Bin2BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488553271380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488553271380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUDemo " "Elaborating entity \"ALUDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488553271567 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "input2\[3..0\] input " "Bus \"input2\[3..0\]\" found using same base name as \"input\", which might lead to a name conflict." {  } { { "ALUDemo.bdf" "" { Schematic "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALUDemo.bdf" { { -112 552 744 0 "inst2" "" } { -112 552 744 0 "inst2" "" } { -112 552 744 0 "inst2" "" } { -112 552 744 0 "inst2" "" } { -112 552 744 0 "inst2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1488553271567 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "input " "Converted elements in bus name \"input\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "input\[3..0\] input3..0 " "Converted element name(s) from \"input\[3..0\]\" to \"input3..0\"" {  } { { "ALUDemo.bdf" "" { Schematic "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALUDemo.bdf" { { -112 552 744 0 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1488553271567 ""}  } { { "ALUDemo.bdf" "" { Schematic "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALUDemo.bdf" { { -112 552 744 0 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1488553271567 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "input2 " "Converted elements in bus name \"input2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "input2\[3..0\] input23..0 " "Converted element name(s) from \"input2\[3..0\]\" to \"input23..0\"" {  } { { "ALUDemo.bdf" "" { Schematic "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALUDemo.bdf" { { -112 552 744 0 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1488553271567 ""}  } { { "ALUDemo.bdf" "" { Schematic "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALUDemo.bdf" { { -112 552 744 0 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1488553271567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst\"" {  } { { "ALUDemo.bdf" "inst" { Schematic "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALUDemo.bdf" { { -80 816 1024 0 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488553272286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin2BCD Bin2BCD:inst2 " "Elaborating entity \"Bin2BCD\" for hierarchy \"Bin2BCD:inst2\"" {  } { { "ALUDemo.bdf" "inst2" { Schematic "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALUDemo.bdf" { { -112 552 744 0 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488553272286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU4 ALU4:inst3 " "Elaborating entity \"ALU4\" for hierarchy \"ALU4:inst3\"" {  } { { "ALUDemo.bdf" "inst3" { Schematic "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALUDemo.bdf" { { 120 384 544 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488553272286 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[0\] Bin2BCD:inst2\|input2\[3\] " "Net \"gdfx_temp0\[0\]\", which fans out to \"Bin2BCD:inst2\|input2\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU4:inst3\|r\[3\] " "Net is fed by \"ALU4:inst3\|r\[3\]\"" {  } { { "ALU4.vhd" "r\[3\]" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALU4.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1488553272614 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU4:inst3\|m\[3\] " "Net is fed by \"ALU4:inst3\|m\[3\]\"" {  } { { "ALU4.vhd" "m\[3\]" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALU4.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1488553272614 ""}  } { { "output_files/Bin2BCD.vhd" "input2\[3\]" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/output_files/Bin2BCD.vhd" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1488553272614 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[1\] Bin2BCD:inst2\|input\[2\] " "Net \"gdfx_temp0\[1\]\", which fans out to \"Bin2BCD:inst2\|input\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU4:inst3\|r\[2\] " "Net is fed by \"ALU4:inst3\|r\[2\]\"" {  } { { "ALU4.vhd" "r\[2\]" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALU4.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1488553272614 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU4:inst3\|m\[2\] " "Net is fed by \"ALU4:inst3\|m\[2\]\"" {  } { { "ALU4.vhd" "m\[2\]" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALU4.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1488553272614 ""}  } { { "output_files/Bin2BCD.vhd" "input\[2\]" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/output_files/Bin2BCD.vhd" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1488553272614 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[2\] Bin2BCD:inst2\|input\[1\] " "Net \"gdfx_temp0\[2\]\", which fans out to \"Bin2BCD:inst2\|input\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU4:inst3\|r\[1\] " "Net is fed by \"ALU4:inst3\|r\[1\]\"" {  } { { "ALU4.vhd" "r\[1\]" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALU4.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1488553272614 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU4:inst3\|m\[1\] " "Net is fed by \"ALU4:inst3\|m\[1\]\"" {  } { { "ALU4.vhd" "m\[1\]" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALU4.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1488553272614 ""}  } { { "output_files/Bin2BCD.vhd" "input\[1\]" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/output_files/Bin2BCD.vhd" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1488553272614 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "gdfx_temp0\[3\] Bin2BCD:inst2\|input\[0\] " "Net \"gdfx_temp0\[3\]\", which fans out to \"Bin2BCD:inst2\|input\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU4:inst3\|r\[0\] " "Net is fed by \"ALU4:inst3\|r\[0\]\"" {  } { { "ALU4.vhd" "r\[0\]" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALU4.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1488553272614 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "ALU4:inst3\|m\[0\] " "Net is fed by \"ALU4:inst3\|m\[0\]\"" {  } { { "ALU4.vhd" "m\[0\]" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/ALU4.vhd" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1488553272614 ""}  } { { "output_files/Bin2BCD.vhd" "input\[0\]" { Text "C:/Users/Staples/Desktop/ECT/lsd/aula3ex2/output_files/Bin2BCD.vhd" 6 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1488553272614 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "849 " "Peak virtual memory: 849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488553273192 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 03 15:01:13 2017 " "Processing ended: Fri Mar 03 15:01:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488553273192 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488553273192 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488553273192 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488553273192 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488553274008 ""}
