#Start recording tcl command: 6/2/2014 20:04:19
#Project Location: C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign; Project name: section6_FinalDesign
prj_project new -name "section6_FinalDesign" -impl "section6_FinalDesign" -dev LCMXO2-7000HE-4FTG256C -synthesis "lse"
prj_project save
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/sevenseg.v"
prj_src add -exclude "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/Section6_SM.ldc"
prj_src enable "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/Section6_SM.ldc"
prj_src remove "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/Section6_SM.ldc"
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/Section6_SM.v"
source "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "sevenSeg_tf.v"
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/Section6_Top.v"
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab5_TekBotSM/clock_counter.v"
prj_src remove "C:/lscc/diamond/3.1_x64/bin/nt64/Lab5_TekBotSM/clock_counter.v"
file copy -force -- "C:/lscc/diamond/3.1_x64/bin/nt64/Lab5_TekBotSM/clock_counter.v" "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/section6_FinalDesign/source"
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/section6_FinalDesign/source/clock_counter.v"
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/determineNum.v"
source "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "Sec6_Top_tf.v"
prj_run Synthesis -impl section6_FinalDesign -task Lattice_Synthesis
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/sec6sim/sec6sim.spf"
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/sec6sim/sec6sim.spf"
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/sec6sim/sec6sim.spf"
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/sec6sim/sec6sim.spf"
source "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "determineNum_tf.v"
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/sec6sim/sec6sim.spf"
source "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "sevenSeg_tf.v"
prj_src exclude "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/determineNum_tf.v"
prj_src remove "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/determineNum_tf.v"
source "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "sevenSeg_tf.v"
source "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "sevenSeg_tf.v"
source "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "determineNum_tf.v"
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/sec6sim/sec6sim.spf"
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/sec6sim/sec6sim.spf"
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/sec6sim/sec6sim.spf"
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/sec6sim/sec6sim.spf"
prj_src add "C:/lscc/diamond/3.1_x64/bin/nt64/Lab6_FinalDesign/sec6sim/sec6sim.spf"
#Stop recording: 6/3/2014 10:23:03
