Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_025.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3525554 heartbeat IPC: 2.83643 cumulative IPC: 2.83643 (Simulation time: 0 hr 3 min 9 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7057814 heartbeat IPC: 2.83105 cumulative IPC: 2.83374 (Simulation time: 0 hr 6 min 1 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10582404 heartbeat IPC: 2.83721 cumulative IPC: 2.83489 (Simulation time: 0 hr 8 min 40 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14113035 heartbeat IPC: 2.83236 cumulative IPC: 2.83426 (Simulation time: 0 hr 11 min 34 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17641608 heartbeat IPC: 2.83401 cumulative IPC: 2.83421 (Simulation time: 0 hr 14 min 17 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17641608 (Simulation time: 0 hr 14 min 17 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 24423932 heartbeat IPC: 1.47442 cumulative IPC: 1.47442 (Simulation time: 0 hr 17 min 37 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 31313616 heartbeat IPC: 1.45145 cumulative IPC: 1.46284 (Simulation time: 0 hr 20 min 48 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 38126435 heartbeat IPC: 1.46782 cumulative IPC: 1.4645 (Simulation time: 0 hr 23 min 41 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 44603488 heartbeat IPC: 1.54391 cumulative IPC: 1.48358 (Simulation time: 0 hr 26 min 12 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 50797038 heartbeat IPC: 1.61458 cumulative IPC: 1.50805 (Simulation time: 0 hr 27 min 33 sec) 
Finished CPU 0 instructions: 50000002 cycles: 33155430 cumulative IPC: 1.50805 (Simulation time: 0 hr 27 min 33 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.50805 instructions: 50000002 cycles: 33155430
L1D TOTAL     ACCESS:   19963994  HIT:   18538633  MISS:    1425361
L1D LOAD      ACCESS:    6947998  HIT:    6329205  MISS:     618793
L1D RFO       ACCESS:    6378845  HIT:    6130784  MISS:     248061
L1D PREFETCH  ACCESS:    6637151  HIT:    6078644  MISS:     558507
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6988396  ISSUED:    6812895  USEFUL:     131253  USELESS:     427248
L1D AVERAGE MISS LATENCY: 23.2912 cycles
L1I TOTAL     ACCESS:   15267573  HIT:   12439452  MISS:    2828121
L1I LOAD      ACCESS:    9513832  HIT:    9466742  MISS:      47090
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    5753741  HIT:    2972710  MISS:    2781031
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    6120843  ISSUED:    6054158  USEFUL:    2428226  USELESS:     352806
L1I AVERAGE MISS LATENCY: 19.7411 cycles
L2C TOTAL     ACCESS:    5940190  HIT:    5201256  MISS:     738934
L2C LOAD      ACCESS:     632683  HIT:     513325  MISS:     119358
L2C RFO       ACCESS:     246691  HIT:     173713  MISS:      72978
L2C PREFETCH  ACCESS:    4564059  HIT:    4019866  MISS:     544193
L2C WRITEBACK ACCESS:     496757  HIT:     494352  MISS:       2405
L2C PREFETCH  REQUESTED:    3995466  ISSUED:    3989293  USEFUL:       9563  USELESS:     534450
L2C AVERAGE MISS LATENCY: 37.557 cycles
LLC TOTAL     ACCESS:    1922834  HIT:    1894320  MISS:      28514
LLC LOAD      ACCESS:     119249  HIT:     116035  MISS:       3214
LLC RFO       ACCESS:      72966  HIT:      62166  MISS:      10800
LLC PREFETCH  ACCESS:    1603189  HIT:    1588895  MISS:      14294
LLC WRITEBACK ACCESS:     127430  HIT:     127224  MISS:        206
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1058  USELESS:      13294
LLC AVERAGE MISS LATENCY: 181.74 cycles
Major fault: 0 Minor fault: 2464
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9273  ROW_BUFFER_MISS:      19030
 DBUS_CONGESTED:      18483
 WQ ROW_BUFFER_HIT:       1248  ROW_BUFFER_MISS:      11323  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8142% MPKI: 0.34676 Average ROB Occupancy at Mispredict: 201.117

Branch types
NOT_BRANCH: 40668931 81.3379%
BRANCH_DIRECT_JUMP: 531701 1.0634%
BRANCH_INDIRECT: 199025 0.39805%
BRANCH_CONDITIONAL: 6211503 12.423%
BRANCH_DIRECT_CALL: 1010912 2.02182%
BRANCH_INDIRECT_CALL: 183501 0.367002%
BRANCH_RETURN: 1194416 2.38883%
BRANCH_OTHER: 0 0%

