{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621253809632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621253809640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 22:16:49 2021 " "Processing started: Mon May 17 22:16:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621253809640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621253809640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyComputer -c MyComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyComputer -c MyComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621253809640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621253810126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621253810126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset Reset TestCalc.v(19) " "Verilog HDL Declaration information at TestCalc.v(19): object \"reset\" differs only in case from object \"Reset\" in the same scope" {  } { { "TestCalc.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/TestCalc.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621253817918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcalc.v 1 1 " "Found 1 design units, including 1 entities, in source file testcalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestCalc " "Found entity 1: TestCalc" {  } { { "TestCalc.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/TestCalc.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253817921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621253817921 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ROM.v(206) " "Verilog HDL Declaration warning at ROM.v(206): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/ROM.v" 206 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621253817929 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ROM.v(221) " "Verilog HDL Declaration warning at ROM.v(221): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/ROM.v" 221 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621253817930 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ROM.v(227) " "Verilog HDL Declaration warning at ROM.v(227): \"bit\" is SystemVerilog-2005 keyword" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/ROM.v" 227 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621253817930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncROM " "Found entity 1: AsyncROM" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/ROM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253817932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621253817932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file mycomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyComputer " "Found entity 1: MyComputer" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/MyComputer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253817943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621253817943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CPU.v(120) " "Verilog HDL information at CPU.v(120): always construct contains both blocking and non-blocking assignments" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/CPU.v" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621253817954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/CPU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253817957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621253817957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auxmod.v 7 7 " "Found 7 design units, including 7 entities, in source file auxmod.v" { { "Info" "ISGN_ENTITY_NAME" "1 Synchroniser " "Found entity 1: Synchroniser" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253817973 ""} { "Info" "ISGN_ENTITY_NAME" "2 Debounce " "Found entity 2: Debounce" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253817973 ""} { "Info" "ISGN_ENTITY_NAME" "3 Disp2cNum " "Found entity 3: Disp2cNum" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253817973 ""} { "Info" "ISGN_ENTITY_NAME" "4 DispDec " "Found entity 4: DispDec" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253817973 ""} { "Info" "ISGN_ENTITY_NAME" "5 DispHex " "Found entity 5: DispHex" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253817973 ""} { "Info" "ISGN_ENTITY_NAME" "6 SSeg " "Found entity 6: SSeg" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253817973 ""} { "Info" "ISGN_ENTITY_NAME" "7 DetectFallingEdge " "Found entity 7: DetectFallingEdge" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253817973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621253817973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset MyComputer.v(52) " "Verilog HDL Implicit Net warning at MyComputer.v(52): created implicit net for \"Reset\"" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/MyComputer.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253817974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyComputer " "Elaborating entity \"MyComputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621253818051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:db " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:db\"" {  } { { "MyComputer.v" "db" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/MyComputer.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253818056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchroniser Debounce:db\|Synchroniser:sync " "Elaborating entity \"Synchroniser\" for hierarchy \"Debounce:db\|Synchroniser:sync\"" {  } { { "AuxMod.v" "sync" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253818060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "MyComputer.v" "cpu" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/MyComputer.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253818065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 CPU.v(57) " "Verilog HDL assignment warning at CPU.v(57): truncated value with size 32 to match size of target (24)" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/CPU.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621253818066 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(220) " "Verilog HDL Case Statement information at CPU.v(220): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/CPU.v" 220 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621253818067 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(127) " "Verilog HDL Case Statement information at CPU.v(127): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/CPU.v" 127 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621253818068 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(232) " "Verilog HDL Case Statement information at CPU.v(232): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/CPU.v" 232 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621253818068 "|MyComputer|CPU:cpu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CPU.v(124) " "Verilog HDL Case Statement information at CPU.v(124): all case item expressions in this case statement are onehot" {  } { { "CPU.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/CPU.v" 124 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1621253818073 "|MyComputer|CPU:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchroniser CPU:cpu\|Synchroniser:sync_din " "Elaborating entity \"Synchroniser\" for hierarchy \"CPU:cpu\|Synchroniser:sync_din\"" {  } { { "CPU.v" "sync_din" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/CPU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253818184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchroniser CPU:cpu\|Synchroniser:sync_btns " "Elaborating entity \"Synchroniser\" for hierarchy \"CPU:cpu\|Synchroniser:sync_btns\"" {  } { { "CPU.v" "sync_btns" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/CPU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253818190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectFallingEdge CPU:cpu\|DetectFallingEdge:pb\[0\].dfe " "Elaborating entity \"DetectFallingEdge\" for hierarchy \"CPU:cpu\|DetectFallingEdge:pb\[0\].dfe\"" {  } { { "CPU.v" "pb\[0\].dfe" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/CPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253818195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncROM CPU:cpu\|AsyncROM:Pmem " "Elaborating entity \"AsyncROM\" for hierarchy \"CPU:cpu\|AsyncROM:Pmem\"" {  } { { "CPU.v" "Pmem" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/CPU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253818206 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ROM.v(54) " "Verilog HDL Case Statement warning at ROM.v(54): case item expression covers a value already covered by a previous case item" {  } { { "ROM.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/ROM.v" 54 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1621253818207 "|MyComputer|CPU:cpu|AsyncROM:Pmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Disp2cNum Disp2cNum:dnum " "Elaborating entity \"Disp2cNum\" for hierarchy \"Disp2cNum:dnum\"" {  } { { "MyComputer.v" "dnum" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/MyComputer.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253818212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispDec Disp2cNum:dnum\|DispDec:dd0 " "Elaborating entity \"DispDec\" for hierarchy \"Disp2cNum:dnum\|DispDec:dd0\"" {  } { { "AuxMod.v" "dd0" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253818216 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AuxMod.v(61) " "Verilog HDL assignment warning at AuxMod.v(61): truncated value with size 32 to match size of target (4)" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621253818218 "|MyComputer|Disp2cNum:dnum|DispDec:dd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AuxMod.v(65) " "Verilog HDL assignment warning at AuxMod.v(65): truncated value with size 32 to match size of target (8)" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621253818218 "|MyComputer|Disp2cNum:dnum|DispDec:dd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSeg Disp2cNum:dnum\|DispDec:dd0\|SSeg:converter " "Elaborating entity \"SSeg\" for hierarchy \"Disp2cNum:dnum\|DispDec:dd0\|SSeg:converter\"" {  } { { "AuxMod.v" "converter" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253818220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispHex DispHex:dh " "Elaborating entity \"DispHex\" for hierarchy \"DispHex:dh\"" {  } { { "MyComputer.v" "dh" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/MyComputer.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253818235 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd0\|Mod0\"" {  } { { "AuxMod.v" "Mod0" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621253819373 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd0\|Div0\"" {  } { { "AuxMod.v" "Div0" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621253819373 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd1\|Mod0\"" {  } { { "AuxMod.v" "Mod0" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621253819373 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd1\|Div0\"" {  } { { "AuxMod.v" "Div0" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621253819373 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Disp2cNum:dnum\|DispDec:dd2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Disp2cNum:dnum\|DispDec:dd2\|Mod0\"" {  } { { "AuxMod.v" "Mod0" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621253819373 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621253819373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Mod0\"" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253819433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Mod0 " "Instantiated megafunction \"Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621253819433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621253819433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621253819433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621253819433 ""}  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621253819433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253819482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621253819482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253819512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621253819512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253819544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621253819544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Div0\"" {  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253819560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Div0 " "Instantiated megafunction \"Disp2cNum:dnum\|DispDec:dd0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621253819561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621253819561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621253819561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621253819561 ""}  } { { "AuxMod.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/AuxMod.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621253819561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621253819613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621253819613 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621253821057 "|MyComputer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621253821057 "|MyComputer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621253821057 "|MyComputer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621253821057 "|MyComputer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621253821057 "|MyComputer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "MyComputer.v" "" { Text "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/MyComputer.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621253821057 "|MyComputer|HEX3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621253821057 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621253821144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/output_files/MyComputer.map.smsg " "Generated suppressed messages file C:/Users/cassi/Desktop/verilog code/DSD_Project_2021/MyComputer/output_files/MyComputer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621253821977 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621253822113 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621253822113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1213 " "Implemented 1213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621253822225 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621253822225 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1144 " "Implemented 1144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621253822225 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1621253822225 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621253822225 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621253822242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 17 22:17:02 2021 " "Processing ended: Mon May 17 22:17:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621253822242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621253822242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621253822242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621253822242 ""}
