#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 28 12:36:34 2020
# Process ID: 127556
# Current directory: D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent128472 D:\Documents\School\CMPE 140\CMPE140Labs\Lab8Extra\Code\Lab_8\Lab_8.xpr
# Log file: D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/vivado.log
# Journal file: D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8/Code/Lab_8' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:195]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_top_behav -key {Behavioral:sim_1:Functional:tb_mips_top} -tclbatch {tb_mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 920.301 ; gain = 26.512
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mips_top
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1319.977 ; gain = 165.844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_top' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'dreg' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:92]
INFO: [Synth 8-6155] done synthesizing module 'dreg' (1#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:92]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:57]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:1]
	Parameter wide bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (3#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_control' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:3]
WARNING: [Synth 8-3848] Net fowardAE in module/entity pipeline_control does not have driver. [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:17]
WARNING: [Synth 8-3848] Net fowardBE in module/entity pipeline_control does not have driver. [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:18]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_control' (4#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:3]
ERROR: [Synth 8-448] named port connection 'forwardAE' does not exist for instance 'pipeline_control' of module 'pipeline_control' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:106]
ERROR: [Synth 8-448] named port connection 'forwardBE' does not exist for instance 'pipeline_control' of module 'pipeline_control' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:107]
WARNING: [Synth 8-7023] instance 'pipeline_control' of module 'pipeline_control' has 15 connections declared, but only 12 given [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:93]
INFO: [Synth 8-6157] synthesizing module 'mux4' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
	Parameter wide bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:20]
ERROR: [Synth 8-6156] failed synthesizing module 'mux4' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'mips' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v:1]
ERROR: [Synth 8-6156] failed synthesizing module 'mips_top' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1384.918 ; gain = 230.785
---------------------------------------------------------------------------------
RTL Elaboration failed
14 Infos, 3 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: mips_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1419.289 ; gain = 20.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_top' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'dreg' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:92]
INFO: [Synth 8-6155] done synthesizing module 'dreg' (1#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:92]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:57]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:1]
	Parameter wide bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (3#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_control' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:3]
WARNING: [Synth 8-3848] Net forwardAE in module/entity pipeline_control does not have driver. [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:17]
WARNING: [Synth 8-3848] Net forwardBE in module/entity pipeline_control does not have driver. [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:18]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_control' (4#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:3]
WARNING: [Synth 8-7023] instance 'pipeline_control' of module 'pipeline_control' has 15 connections declared, but only 14 given [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:93]
INFO: [Synth 8-6157] synthesizing module 'mux4' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
	Parameter wide bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (5#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_D' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_D' (6#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_E' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:35]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_E' (7#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:35]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_M' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:117]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_M' (8#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:117]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_W' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:184]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_W' (9#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:184]
INFO: [Synth 8-6157] synthesizing module 'mux4__parameterized0' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
	Parameter wide bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4__parameterized0' (9#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:109]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (10#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:109]
INFO: [Synth 8-6157] synthesizing module 'signext' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:65]
INFO: [Synth 8-6155] done synthesizing module 'signext' (11#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:65]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:82]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:72]
INFO: [Synth 8-6157] synthesizing module 'mult' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mult' (13#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:49]
INFO: [Synth 8-6157] synthesizing module 'dreg2' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:31]
INFO: [Synth 8-6155] done synthesizing module 'dreg2' (14#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:31]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (16#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:1]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:29]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (17#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:29]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (18#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips' (19#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:1]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:7]
INFO: [Synth 8-6155] done synthesizing module 'imem' (20#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:1]
WARNING: [Synth 8-6104] Input port 'instr' has an internal driver [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v:30]
INFO: [Synth 8-6157] synthesizing module 'dmem' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:12]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (21#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (22#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v:1]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port forwardAE
WARNING: [Synth 8-3331] design pipeline_control has unconnected port forwardBE
WARNING: [Synth 8-3331] design pipeline_control has unconnected port dm2regE
WARNING: [Synth 8-3331] design pipeline_control has unconnected port we_regE
WARNING: [Synth 8-3331] design pipeline_control has unconnected port we_regM
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsE[4]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsE[3]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsE[2]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsE[1]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsE[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1422.730 ; gain = 23.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1445.461 ; gain = 46.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1445.461 ; gain = 46.316
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1574.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.234 ; gain = 211.090
53 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.234 ; gain = 211.090
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1912.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_top' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'dreg' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:92]
INFO: [Synth 8-6155] done synthesizing module 'dreg' (1#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:92]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:57]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:1]
	Parameter wide bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (3#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_control' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:3]
WARNING: [Synth 8-3848] Net forwardAE in module/entity pipeline_control does not have driver. [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:17]
WARNING: [Synth 8-3848] Net forwardBE in module/entity pipeline_control does not have driver. [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:18]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_control' (4#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:3]
WARNING: [Synth 8-7023] instance 'pipeline_control' of module 'pipeline_control' has 15 connections declared, but only 14 given [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:93]
INFO: [Synth 8-6157] synthesizing module 'mux4' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
	Parameter wide bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (5#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_D' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_D' (6#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_E' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:35]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_E' (7#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:35]
WARNING: [Synth 8-7023] instance 'pipe_reg_E' of module 'pipe_reg_E' has 27 connections declared, but only 25 given [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:141]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_M' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:117]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_M' (8#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:117]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_W' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:184]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_W' (9#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:184]
INFO: [Synth 8-6157] synthesizing module 'mux4__parameterized0' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
	Parameter wide bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4__parameterized0' (9#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:109]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (10#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:109]
INFO: [Synth 8-6157] synthesizing module 'signext' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:65]
INFO: [Synth 8-6155] done synthesizing module 'signext' (11#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:65]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:82]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:72]
INFO: [Synth 8-6157] synthesizing module 'mult' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mult' (13#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:49]
INFO: [Synth 8-6157] synthesizing module 'dreg2' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:31]
INFO: [Synth 8-6155] done synthesizing module 'dreg2' (14#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:31]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (16#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:1]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:29]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (17#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:29]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (18#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips' (19#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:1]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:7]
INFO: [Synth 8-6155] done synthesizing module 'imem' (20#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:1]
WARNING: [Synth 8-6104] Input port 'instr' has an internal driver [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v:30]
INFO: [Synth 8-6157] synthesizing module 'dmem' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:12]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (21#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (22#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v:1]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port forwardAE
WARNING: [Synth 8-3331] design pipeline_control has unconnected port forwardBE
WARNING: [Synth 8-3331] design pipeline_control has unconnected port dm2regE
WARNING: [Synth 8-3331] design pipeline_control has unconnected port we_regE
WARNING: [Synth 8-3331] design pipeline_control has unconnected port we_regM
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsE[4]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsE[3]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsE[2]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsE[1]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsE[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1912.543 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1912.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1912.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1912.543 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardAE' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardBE' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:219]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Documents/School/CMPE -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Documents/School/CMPE" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 28 15:32:59 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_top_behav -key {Behavioral:sim_1:Functional:tb_mips_top} -tclbatch {tb_mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TB MIPS TOP COMPLETED
$finish called at time : 130 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardAE' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardBE' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:219]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 130 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardAE' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardBE' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:219]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 130 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardAE' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:105]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardBE' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:106]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:219]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 130 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.086 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2003.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_top' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'dreg' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:92]
INFO: [Synth 8-6155] done synthesizing module 'dreg' (1#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:92]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:57]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:1]
	Parameter wide bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (3#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_control' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_control' (4#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux4' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
	Parameter wide bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (5#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_D' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_D' (6#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_E' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:35]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_E' (7#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:35]
WARNING: [Synth 8-7023] instance 'pipe_reg_E' of module 'pipe_reg_E' has 27 connections declared, but only 25 given [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:145]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_M' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:117]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_M' (8#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:117]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_W' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:184]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_W' (9#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:184]
INFO: [Synth 8-6157] synthesizing module 'mux4__parameterized0' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
	Parameter wide bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4__parameterized0' (9#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:109]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (10#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:109]
INFO: [Synth 8-6157] synthesizing module 'signext' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:65]
INFO: [Synth 8-6155] done synthesizing module 'signext' (11#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:65]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:82]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:72]
INFO: [Synth 8-6157] synthesizing module 'mult' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mult' (13#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:49]
INFO: [Synth 8-6157] synthesizing module 'dreg2' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:31]
INFO: [Synth 8-6155] done synthesizing module 'dreg2' (14#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:31]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (16#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:1]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:29]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (17#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:29]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (18#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips' (19#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:1]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:7]
INFO: [Synth 8-6155] done synthesizing module 'imem' (20#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:1]
WARNING: [Synth 8-6104] Input port 'instr' has an internal driver [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v:30]
INFO: [Synth 8-6157] synthesizing module 'dmem' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:12]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (21#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (22#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v:1]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port dm2regE
WARNING: [Synth 8-3331] design pipeline_control has unconnected port we_regE
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsD[4]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsD[3]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsD[2]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsD[1]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsD[0]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rtD[4]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rtD[3]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rtD[2]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rtD[1]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rtD[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2003.086 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2003.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2003.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:220]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2003.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_top' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'dreg' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:92]
INFO: [Synth 8-6155] done synthesizing module 'dreg' (1#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:92]
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:57]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:57]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:1]
	Parameter wide bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (3#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_control' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_control' (4#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux4' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
	Parameter wide bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (5#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_D' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_D' (6#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:3]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_E' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:35]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_E' (7#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:35]
WARNING: [Synth 8-7023] instance 'pipe_reg_E' of module 'pipe_reg_E' has 27 connections declared, but only 25 given [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:149]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_M' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:117]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_M' (8#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:117]
INFO: [Synth 8-6157] synthesizing module 'pipe_reg_W' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:184]
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg_W' (9#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v:184]
INFO: [Synth 8-6157] synthesizing module 'mux4__parameterized0' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
	Parameter wide bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mux4__parameterized0' (9#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:10]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:109]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (10#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:109]
INFO: [Synth 8-6157] synthesizing module 'signext' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:65]
INFO: [Synth 8-6155] done synthesizing module 'signext' (11#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:65]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:82]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:72]
INFO: [Synth 8-6157] synthesizing module 'mult' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:49]
INFO: [Synth 8-6155] done synthesizing module 'mult' (13#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:49]
INFO: [Synth 8-6157] synthesizing module 'dreg2' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:31]
INFO: [Synth 8-6155] done synthesizing module 'dreg2' (14#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v:31]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (15#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (16#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:1]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:29]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (17#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v:29]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (18#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips' (19#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:1]
INFO: [Synth 8-3876] $readmem data file 'memfile.dat' is read successfully [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:7]
INFO: [Synth 8-6155] done synthesizing module 'imem' (20#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:1]
WARNING: [Synth 8-6104] Input port 'instr' has an internal driver [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v:30]
INFO: [Synth 8-6157] synthesizing module 'dmem' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:12]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (21#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (22#1) [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v:1]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port dm2regE
WARNING: [Synth 8-3331] design pipeline_control has unconnected port we_regE
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsD[4]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsD[3]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsD[2]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsD[1]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rsD[0]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rtD[4]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rtD[3]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rtD[2]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rtD[1]
WARNING: [Synth 8-3331] design pipeline_control has unconnected port rtD[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2003.086 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2003.086 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2003.086 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.086 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_top_behav -key {Behavioral:sim_1:Functional:tb_mips_top} -tclbatch {tb_mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.086 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_mips_top/DUT/mips/dp/pc_jmp_mux}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v:22]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v:8]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 110. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 0 fs : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 29
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 110. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v:22]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.086 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_mips_top/DUT/mips/dp/pc_plus_4}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 40 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 32
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 30 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2003.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module dreg2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipe_reg_parts.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg_D
INFO: [VRFC 10-311] analyzing module pipe_reg_E
INFO: [VRFC 10-311] analyzing module pipe_reg_M
INFO: [VRFC 10-311] analyzing module pipe_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/new/pipeline_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.sim/sim_1/behav/xsim'
"xelab -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 28cfd657fd3b46c69ef4f73ad7b30efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'c' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd' [D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips_top.v" Line 1. Module mips_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mips.v" Line 1. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/datapath.v" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 92. Module dreg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 57. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 109. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 65. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 72. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 1. Module mux2(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 49. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 31. Module dreg2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/dp_parts.v" Line 10. Module mux4(wide=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/controlunit.v" Line 1. Module controlunit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 1. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/cu_parts.v" Line 29. Module auxdec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 1. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sources_1/imports/Lab_5_Stuff/mem_parts.v" Line 12. Module dmem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(wide=32)
Compiling module xil_defaultlib.pipeline_control
Compiling module xil_defaultlib.mux4(wide=32)
Compiling module xil_defaultlib.pipe_reg_D
Compiling module xil_defaultlib.pipe_reg_E
Compiling module xil_defaultlib.pipe_reg_M
Compiling module xil_defaultlib.pipe_reg_W
Compiling module xil_defaultlib.mux4(wide=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.dreg2
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
TB MIPS TOP COMPLETED
$finish called at time : 60 ns : File "D:/Documents/School/CMPE 140/CMPE140Labs/Lab8Extra/Code/Lab_8/Lab_8.srcs/sim_1/imports/Lab_5_Stuff/tb_mips_top.v" Line 31
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2003.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 28 19:43:10 2020...
