*.o
*.mk
trace.vcd
dcpu
verilog/a.out
sim/verilator/
__pycache__/
nimmodel/sim
cmodel/sim
cmodel/test
