#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Apr 27 21:22:25 2017
# Process ID: 15180
# Current directory: S:/Vivado/cpu_31/cpu_31.runs/synth_1
# Command line: vivado.exe -log cpu_test.vds -mode batch -messageDb vivado.pb -notrace -source cpu_test.tcl
# Log file: S:/Vivado/cpu_31/cpu_31.runs/synth_1/cpu_test.vds
# Journal file: S:/Vivado/cpu_31/cpu_31.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu_test.tcl -notrace
Command: synth_design -top cpu_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8476 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 268.859 ; gain = 61.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu_test' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/cpu_test.v:23]
INFO: [Synth 8-638] synthesizing module 'cpu' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-638] synthesizing module 'pcreg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/pcreg.v:23]
INFO: [Synth 8-256] done synthesizing module 'pcreg' (1#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/pcreg.v:23]
INFO: [Synth 8-638] synthesizing module 'regfiles' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/regfiles.v:23]
INFO: [Synth 8-256] done synthesizing module 'regfiles' (2#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/regfiles.v:23]
INFO: [Synth 8-638] synthesizing module 'alu' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-638] synthesizing module 'addsub32' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/addsub32.v:23]
INFO: [Synth 8-256] done synthesizing module 'addsub32' (3#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/addsub32.v:23]
INFO: [Synth 8-638] synthesizing module 'shifter' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-256] done synthesizing module 'shifter' (4#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/shifter.v:23]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-638] synthesizing module 'cpu_control' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-256] done synthesizing module 'cpu_control' (6#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/control_unit.v:23]
INFO: [Synth 8-638] synthesizing module 'adddd' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/adddd.v:23]
INFO: [Synth 8-256] done synthesizing module 'adddd' (7#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/adddd.v:23]
INFO: [Synth 8-638] synthesizing module 'mux2x5' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/selector.v:42]
INFO: [Synth 8-256] done synthesizing module 'mux2x5' (8#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/selector.v:42]
INFO: [Synth 8-638] synthesizing module 'mux2x32' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/selector.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux2x32' (9#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/selector.v:23]
INFO: [Synth 8-638] synthesizing module 'mux4x32' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/selector.v:61]
INFO: [Synth 8-256] done synthesizing module 'mux4x32' (10#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/selector.v:61]
INFO: [Synth 8-638] synthesizing module 'ext' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/ext.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ext' (11#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/ext.v:23]
INFO: [Synth 8-638] synthesizing module 'ext__parameterized0' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/ext.v:23]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ext__parameterized0' (11#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/ext.v:23]
INFO: [Synth 8-638] synthesizing module 'ext__parameterized1' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/ext.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ext__parameterized1' (11#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/ext.v:23]
INFO: [Synth 8-638] synthesizing module 'dram' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/dram.v:23]
INFO: [Synth 8-256] done synthesizing module 'dram' (12#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/dram.v:23]
INFO: [Synth 8-638] synthesizing module 'iiram_ip' [S:/Vivado/cpu_31/cpu_31.runs/synth_1/.Xil/Vivado-15180-DESKTOP-707DVJK/realtime/iiram_ip_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'iiram_ip' (13#1) [S:/Vivado/cpu_31/cpu_31.runs/synth_1/.Xil/Vivado-15180-DESKTOP-707DVJK/realtime/iiram_ip_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cpu' (14#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/cpu.v:23]
WARNING: [Synth 8-85] always block has no event control specified [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/cpu_test.v:44]
INFO: [Synth 8-256] done synthesizing module 'cpu_test' (15#1) [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/cpu_test.v:23]
WARNING: [Synth 8-3331] design shifter has unconnected port A[31]
WARNING: [Synth 8-3331] design shifter has unconnected port A[30]
WARNING: [Synth 8-3331] design shifter has unconnected port A[29]
WARNING: [Synth 8-3331] design shifter has unconnected port A[28]
WARNING: [Synth 8-3331] design shifter has unconnected port A[27]
WARNING: [Synth 8-3331] design shifter has unconnected port A[26]
WARNING: [Synth 8-3331] design shifter has unconnected port A[25]
WARNING: [Synth 8-3331] design shifter has unconnected port A[24]
WARNING: [Synth 8-3331] design shifter has unconnected port A[23]
WARNING: [Synth 8-3331] design shifter has unconnected port A[22]
WARNING: [Synth 8-3331] design shifter has unconnected port A[21]
WARNING: [Synth 8-3331] design shifter has unconnected port A[20]
WARNING: [Synth 8-3331] design shifter has unconnected port A[19]
WARNING: [Synth 8-3331] design shifter has unconnected port A[18]
WARNING: [Synth 8-3331] design shifter has unconnected port A[17]
WARNING: [Synth 8-3331] design shifter has unconnected port A[16]
WARNING: [Synth 8-3331] design shifter has unconnected port A[15]
WARNING: [Synth 8-3331] design shifter has unconnected port A[14]
WARNING: [Synth 8-3331] design shifter has unconnected port A[13]
WARNING: [Synth 8-3331] design shifter has unconnected port A[12]
WARNING: [Synth 8-3331] design shifter has unconnected port A[11]
WARNING: [Synth 8-3331] design shifter has unconnected port A[10]
WARNING: [Synth 8-3331] design shifter has unconnected port A[9]
WARNING: [Synth 8-3331] design shifter has unconnected port A[8]
WARNING: [Synth 8-3331] design shifter has unconnected port A[7]
WARNING: [Synth 8-3331] design shifter has unconnected port A[6]
WARNING: [Synth 8-3331] design shifter has unconnected port A[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 306.309 ; gain = 99.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 306.309 ; gain = 99.367
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'iiram_ip' instantiated as 'uut/iram' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/cpu.v:90]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [S:/Vivado/cpu_31/cpu_31.runs/synth_1/.Xil/Vivado-15180-DESKTOP-707DVJK/dcp/iiram_ip_in_context.xdc] for cell 'uut/iram'
Finished Parsing XDC File [S:/Vivado/cpu_31/cpu_31.runs/synth_1/.Xil/Vivado-15180-DESKTOP-707DVJK/dcp/iiram_ip_in_context.xdc] for cell 'uut/iram'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 608.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 608.523 ; gain = 401.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 608.523 ; gain = 401.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 608.523 ; gain = 401.582
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tmp_data_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_data_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'Result_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/addsub32.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'Zero_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/addsub32.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'Carry_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/addsub32.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'Nagative_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/addsub32.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'Overflow_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/addsub32.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'Result_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/shifter.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'Zero_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/shifter.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'Carry_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/shifter.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'Nagative_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/shifter.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'Overflow_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/shifter.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'r_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/alu.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'zero_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/alu.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'carry_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/alu.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'negative_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/alu.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_temp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/alu.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'tmp_reg' [S:/Vivado/cpu_31/cpu_31.srcs/sources_1/new/selector.v:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 608.523 ; gain = 401.582
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'uut/aaalu/as32_1' (addsub32) to 'uut/aaalu/as32_2'
INFO: [Synth 8-223] decloning instance 'uut/aaalu/as32_1' (addsub32) to 'uut/aaalu/as32_3'
INFO: [Synth 8-223] decloning instance 'uut/aaalu/as32_1' (addsub32) to 'uut/aaalu/as32_4'
INFO: [Synth 8-223] decloning instance 'uut/aaalu/shift_1' (shifter) to 'uut/aaalu/shift_2'
INFO: [Synth 8-223] decloning instance 'uut/aaalu/shift_1' (shifter) to 'uut/aaalu/shift_3'
INFO: [Synth 8-223] decloning instance 'uut/aaalu/shift_1' (shifter) to 'uut/aaalu/shift_4'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 11    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 73    
	   3 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pcreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module regfiles 
Detailed RTL Component Info : 
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module addsub32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 1     
Module shifter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module adddd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2x5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux2x32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux4x32 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ext 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ext__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ext__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     26 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 608.523 ; gain = 401.582
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zero_temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design shifter has unconnected port A[31]
WARNING: [Synth 8-3331] design shifter has unconnected port A[30]
WARNING: [Synth 8-3331] design shifter has unconnected port A[29]
WARNING: [Synth 8-3331] design shifter has unconnected port A[28]
WARNING: [Synth 8-3331] design shifter has unconnected port A[27]
WARNING: [Synth 8-3331] design shifter has unconnected port A[26]
WARNING: [Synth 8-3331] design shifter has unconnected port A[25]
WARNING: [Synth 8-3331] design shifter has unconnected port A[24]
WARNING: [Synth 8-3331] design shifter has unconnected port A[23]
WARNING: [Synth 8-3331] design shifter has unconnected port A[22]
WARNING: [Synth 8-3331] design shifter has unconnected port A[21]
WARNING: [Synth 8-3331] design shifter has unconnected port A[20]
WARNING: [Synth 8-3331] design shifter has unconnected port A[19]
WARNING: [Synth 8-3331] design shifter has unconnected port A[18]
WARNING: [Synth 8-3331] design shifter has unconnected port A[17]
WARNING: [Synth 8-3331] design shifter has unconnected port A[16]
WARNING: [Synth 8-3331] design shifter has unconnected port A[15]
WARNING: [Synth 8-3331] design shifter has unconnected port A[14]
WARNING: [Synth 8-3331] design shifter has unconnected port A[13]
WARNING: [Synth 8-3331] design shifter has unconnected port A[12]
WARNING: [Synth 8-3331] design shifter has unconnected port A[11]
WARNING: [Synth 8-3331] design shifter has unconnected port A[10]
WARNING: [Synth 8-3331] design shifter has unconnected port A[9]
WARNING: [Synth 8-3331] design shifter has unconnected port A[8]
WARNING: [Synth 8-3331] design shifter has unconnected port A[7]
WARNING: [Synth 8-3331] design shifter has unconnected port A[6]
WARNING: [Synth 8-3331] design shifter has unconnected port A[5]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 608.523 ; gain = 401.582
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 608.523 ; gain = 401.582

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives        | 
+------------+------------------+-----------+----------------------+-------------------+
|cpu_test    | uut/dmem/tmp_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+------------+------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][31]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][30]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][29]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][28]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][27]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][26]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][25]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][24]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][23]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][22]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][21]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][20]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][19]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][18]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][17]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][16]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][15]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][14]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][13]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][12]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][11]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][10]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][9]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][8]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][7]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][6]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][5]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][4]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][3]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][2]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][1]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/regf/tmp_data_reg[0][0]) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/aaalu/as32_1/Carry_temp_reg) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/aaalu/as32_1/Nagative_temp_reg) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/aaalu/shift_1/Carry_temp_reg) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/aaalu/shift_1/Nagative_temp_reg) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/aaalu/carry_temp_reg) is unused and will be removed from module cpu_test.
WARNING: [Synth 8-3332] Sequential element (uut/aaalu/negative_temp_reg) is unused and will be removed from module cpu_test.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 635.844 ; gain = 428.902
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:04 ; elapsed = 00:01:12 . Memory (MB): peak = 635.844 ; gain = 428.902

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
