// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/21/2017 15:36:43"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module microprocessador (
	clk,
	execute,
	reset,
	externaldata,
	finished,
	saida,
	carryflag);
input 	clk;
input 	execute;
input 	reset;
input 	[7:0] externaldata;
output 	finished;
output 	[7:0] saida;
output 	carryflag;

// Design Ports Information
// externaldata[0]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// externaldata[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// externaldata[2]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// externaldata[3]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// externaldata[4]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// externaldata[5]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// externaldata[6]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// externaldata[7]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// finished	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[0]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[2]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[4]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[6]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// saida[7]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// carryflag	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// execute	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \datapath0|ALU0|Add0~0_combout ;
wire \datapath0|ALU0|Add2~2_combout ;
wire \datapath0|ALU0|Add1~4_combout ;
wire \datapath0|ALU0|Add1~6_combout ;
wire \datapath0|ALU0|Add2~8_combout ;
wire \datapath0|ALU0|Add1~10_combout ;
wire \datapath0|ALU0|Add1~12_combout ;
wire \datapath0|ALU0|Add2~12_combout ;
wire \controlador0|state.LD~regout ;
wire \controlador0|state.JZ~regout ;
wire \datapath0|mux0|Mux7~3_combout ;
wire \controlador0|Mux7~7_combout ;
wire \controlador0|Mux7~9_combout ;
wire \controlador0|datamem_write_enable~combout ;
wire \datapath0|reg10|out0[3]~feeder_combout ;
wire \datapath0|reg11|out0[4]~feeder_combout ;
wire \execute~combout ;
wire \controlador0|Selector4~0_combout ;
wire \controlador0|state.decode~feeder_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \controlador0|state.decode~regout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \~GND~combout ;
wire \datapath0|programcounter0|current[0]~8_combout ;
wire \datapath0|programcounter0|current[0]~9 ;
wire \datapath0|programcounter0|current[1]~11_combout ;
wire \datapath0|programcounter0|current[1]~12 ;
wire \datapath0|programcounter0|current[2]~13_combout ;
wire \datapath0|programcounter0|current[2]~14 ;
wire \datapath0|programcounter0|current[3]~15_combout ;
wire \datapath0|programcounter0|current[3]~16 ;
wire \datapath0|programcounter0|current[4]~17_combout ;
wire \datapath0|programcounter0|current[4]~18 ;
wire \datapath0|programcounter0|current[5]~19_combout ;
wire \datapath0|programcounter0|current[5]~20 ;
wire \datapath0|programcounter0|current[6]~21_combout ;
wire \datapath0|programcounter0|current[6]~22 ;
wire \datapath0|programcounter0|current[7]~23_combout ;
wire \controlador0|Mux7~8_combout ;
wire \controlador0|state.JMP~regout ;
wire \controlador0|Mux7~5_combout ;
wire \controlador0|state.SHL~regout ;
wire \controlador0|Mux7~2_combout ;
wire \controlador0|state.SUB~regout ;
wire \controlador0|Mux7~6_combout ;
wire \controlador0|state.SHR~regout ;
wire \controlador0|WideOr8~0_combout ;
wire \controlador0|WideOr8~0clkctrl_outclk ;
wire \controlador0|alucontrol~0_combout ;
wire \controlador0|Selector3~0_combout ;
wire \controlador0|Mux7~1_combout ;
wire \controlador0|state.ADD~regout ;
wire \controlador0|Mux7~4_combout ;
wire \controlador0|state.ST~regout ;
wire \controlador0|WideOr10~0_combout ;
wire \controlador0|WideOr10~0clkctrl_outclk ;
wire \controlador0|Mux7~0_combout ;
wire \controlador0|state.instOUT~regout ;
wire \controlador0|state.start~feeder_combout ;
wire \controlador0|state.start~regout ;
wire \controlador0|WideOr2~0_combout ;
wire \controlador0|WideOr0~0_combout ;
wire \controlador0|WideOr6~combout ;
wire \controlador0|WideOr6~clkctrl_outclk ;
wire \controlador0|Mux7~3_combout ;
wire \controlador0|state.MOV~regout ;
wire \controlador0|WideOr8~combout ;
wire \controlador0|Mux7~10_combout ;
wire \controlador0|state.instIN~regout ;
wire \datapath0|mux0|Mux7~0_combout ;
wire \controlador0|alucontrol~1_combout ;
wire \controlador0|state.busca~clkctrl_outclk ;
wire \controlador0|Mux14~1_combout ;
wire \controlador0|WideOr12~0_combout ;
wire \controlador0|WideOr12~0clkctrl_outclk ;
wire \controlador0|regload[1]~2_combout ;
wire \controlador0|Selector7~0_combout ;
wire \controlador0|Selector24~0_combout ;
wire \controlador0|Mux14~0_combout ;
wire \datapath0|mux1|Mux2~0_combout ;
wire \datapath0|mux1|Mux2~1_combout ;
wire \datapath0|ALU0|Mux4~0_combout ;
wire \datapath0|ALU0|Mux4~1_combout ;
wire \datapath0|reg11|out0[0]~feeder_combout ;
wire \controlador0|Mux14~2_combout ;
wire \controlador0|Selector5~0_combout ;
wire \datapath0|mux2|Mux7~0_combout ;
wire \datapath0|mux2|Mux7~1_combout ;
wire \controlador0|Mux7~11_combout ;
wire \controlador0|state.MVI~regout ;
wire \controlador0|WideOr9~combout ;
wire \datapath0|mux0|Mux7~7_combout ;
wire \datapath0|ALU0|Add0~1 ;
wire \datapath0|ALU0|Add0~2_combout ;
wire \datapath0|ALU0|Mux8~0_combout ;
wire \datapath0|ALU0|Mux8~1_combout ;
wire \datapath0|reg10|out0[2]~feeder_combout ;
wire \datapath0|mux2|Mux5~0_combout ;
wire \datapath0|mux2|Mux5~1_combout ;
wire \datapath0|mux2|Mux4~0_combout ;
wire \datapath0|mux2|Mux4~1_combout ;
wire \datapath0|reg11|out0[1]~feeder_combout ;
wire \controlador0|Selector8~0_combout ;
wire \datapath0|mux1|Mux6~0_combout ;
wire \datapath0|mux1|Mux6~1_combout ;
wire \datapath0|reg10|out0[4]~feeder_combout ;
wire \datapath0|mux1|Mux3~0_combout ;
wire \datapath0|mux1|Mux3~1_combout ;
wire \datapath0|mux0|Mux7~6_combout ;
wire \datapath0|mux2|Mux0~0_combout ;
wire \datapath0|mux2|Mux0~1_combout ;
wire \datapath0|ALU0|Add0~3 ;
wire \datapath0|ALU0|Add0~5 ;
wire \datapath0|ALU0|Add0~7 ;
wire \datapath0|ALU0|Add0~9 ;
wire \datapath0|ALU0|Add0~11 ;
wire \datapath0|ALU0|Add0~13 ;
wire \datapath0|ALU0|Add0~15 ;
wire \datapath0|ALU0|Add0~16_combout ;
wire \datapath0|ALU0|Mux1~0_combout ;
wire \datapath0|ALU0|Mux2~0_combout ;
wire \datapath0|ALU0|Add0~14_combout ;
wire \datapath0|ALU0|Mux2~1_combout ;
wire \datapath0|reg01|out0[6]~feeder_combout ;
wire \datapath0|reg11|out0[6]~feeder_combout ;
wire \datapath0|mux2|Mux1~0_combout ;
wire \datapath0|mux2|Mux1~1_combout ;
wire \datapath0|ALU0|Add1~1 ;
wire \datapath0|ALU0|Add1~3 ;
wire \datapath0|ALU0|Add1~5 ;
wire \datapath0|ALU0|Add1~7 ;
wire \datapath0|ALU0|Add1~9 ;
wire \datapath0|ALU0|Add1~11 ;
wire \datapath0|ALU0|Add1~13 ;
wire \datapath0|ALU0|Add1~14_combout ;
wire \datapath0|ALU0|Add2~1 ;
wire \datapath0|ALU0|Add2~3 ;
wire \datapath0|ALU0|Add2~5 ;
wire \datapath0|ALU0|Add2~7 ;
wire \datapath0|ALU0|Add2~9 ;
wire \datapath0|ALU0|Add2~11 ;
wire \datapath0|ALU0|Add2~13 ;
wire \datapath0|ALU0|Add2~14_combout ;
wire \datapath0|ALU0|LessThan0~1_cout ;
wire \datapath0|ALU0|LessThan0~3_cout ;
wire \datapath0|ALU0|LessThan0~5_cout ;
wire \datapath0|ALU0|LessThan0~7_cout ;
wire \datapath0|ALU0|LessThan0~9_cout ;
wire \datapath0|ALU0|LessThan0~11_cout ;
wire \datapath0|ALU0|LessThan0~13_cout ;
wire \datapath0|ALU0|LessThan0~14_combout ;
wire \datapath0|mux0|Mux7~1_combout ;
wire \datapath0|mux0|Mux0~0_combout ;
wire \datapath0|mux0|Mux0~1_combout ;
wire \datapath0|mux0|Mux0~2_combout ;
wire \datapath0|mux0|Mux0~combout ;
wire \datapath0|mux1|Mux0~0_combout ;
wire \datapath0|mux1|Mux0~1_combout ;
wire \datapath0|ALU0|Mux5~0_combout ;
wire \datapath0|ALU0|Add0~8_combout ;
wire \datapath0|ALU0|Mux5~1_combout ;
wire \datapath0|mux0|Mux7~2_combout ;
wire \datapath0|mux0|Mux3~0_combout ;
wire \datapath0|ALU0|Add1~8_combout ;
wire \datapath0|mux0|Mux3~1_combout ;
wire \datapath0|mux0|Mux3~2_combout ;
wire \datapath0|mux0|Mux3~combout ;
wire \datapath0|mux2|Mux3~0_combout ;
wire \datapath0|mux2|Mux3~1_combout ;
wire \datapath0|ALU0|Add2~6_combout ;
wire \datapath0|mux0|Mux4~0_combout ;
wire \datapath0|mux0|Mux4~1_combout ;
wire \datapath0|mux0|Mux4~2_combout ;
wire \datapath0|mux0|Mux4~combout ;
wire \datapath0|reg01|out0[3]~feeder_combout ;
wire \datapath0|mux1|Mux4~0_combout ;
wire \datapath0|mux1|Mux4~1_combout ;
wire \datapath0|ALU0|Add0~6_combout ;
wire \datapath0|ALU0|Mux6~0_combout ;
wire \datapath0|ALU0|Mux6~1_combout ;
wire \datapath0|ALU0|Add2~4_combout ;
wire \datapath0|mux0|Mux5~0_combout ;
wire \datapath0|mux0|Mux5~1_combout ;
wire \datapath0|mux0|Mux5~2_combout ;
wire \datapath0|mux0|Mux5~combout ;
wire \datapath0|reg11|out0[2]~feeder_combout ;
wire \datapath0|mux1|Mux5~0_combout ;
wire \datapath0|mux1|Mux5~1_combout ;
wire \datapath0|ALU0|Mux7~0_combout ;
wire \datapath0|ALU0|Add0~4_combout ;
wire \datapath0|ALU0|Mux7~1_combout ;
wire \datapath0|ALU0|Add1~2_combout ;
wire \datapath0|mux0|Mux6~0_combout ;
wire \datapath0|mux0|Mux6~1_combout ;
wire \datapath0|mux0|Mux6~2_combout ;
wire \datapath0|mux0|Mux6~combout ;
wire \datapath0|reg10|out0[1]~feeder_combout ;
wire \datapath0|reg01|out0[1]~feeder_combout ;
wire \datapath0|mux2|Mux6~0_combout ;
wire \datapath0|mux2|Mux6~1_combout ;
wire \datapath0|ALU0|Add2~0_combout ;
wire \datapath0|mux0|Mux7~4_combout ;
wire \datapath0|ALU0|Add1~0_combout ;
wire \datapath0|mux0|Mux7~5_combout ;
wire \datapath0|mux0|Mux7~8_combout ;
wire \datapath0|mux0|Mux7~combout ;
wire \datapath0|mux1|Mux7~0_combout ;
wire \datapath0|mux1|Mux7~1_combout ;
wire \datapath0|mux0|Mux1~0_combout ;
wire \datapath0|mux0|Mux1~1_combout ;
wire \datapath0|mux0|Mux1~2_combout ;
wire \datapath0|mux0|Mux1~combout ;
wire \datapath0|mux1|Mux1~0_combout ;
wire \datapath0|mux1|Mux1~1_combout ;
wire \datapath0|ALU0|Mux3~0_combout ;
wire \datapath0|ALU0|Add0~12_combout ;
wire \datapath0|ALU0|Mux3~1_combout ;
wire \datapath0|ALU0|Add2~10_combout ;
wire \datapath0|mux0|Mux2~0_combout ;
wire \datapath0|mux0|Mux2~1_combout ;
wire \datapath0|mux0|Mux2~2_combout ;
wire \datapath0|mux0|Mux2~combout ;
wire \datapath0|mux2|Mux2~0_combout ;
wire \datapath0|mux2|Mux2~1_combout ;
wire \datapath0|ALU0|Add0~10_combout ;
wire \datapath0|ALU0|Equal0~1_combout ;
wire \datapath0|ALU0|Equal0~0_combout ;
wire \datapath0|ALU0|Equal0~2_combout ;
wire \datapath0|ALU0|zero_sign~combout ;
wire \datapath0|regzero|out0~feeder_combout ;
wire \datapath0|regzero|out0~regout ;
wire \controlador0|Selector13~0_combout ;
wire \datapath0|programcounter0|current[1]~10_combout ;
wire \controlador0|Selector4~1_combout ;
wire \controlador0|state.busca~regout ;
wire \controlador0|WideOr1~combout ;
wire \datapath0|reout|out0[0]~feeder_combout ;
wire \datapath0|reout|out0[2]~feeder_combout ;
wire \datapath0|reout|out0[3]~feeder_combout ;
wire \datapath0|ALU0|Mux18~0_combout ;
wire \datapath0|regcarryflag|out0~regout ;
wire [7:0] \datapath0|progmem0|altsyncram_component|auto_generated|q_a ;
wire [7:0] \datapath0|datamem0|altsyncram_component|auto_generated|q_a ;
wire [3:0] \controlador0|alucontrol ;
wire [7:0] \datapath0|reg01|out0 ;
wire [7:0] \datapath0|reg00|out0 ;
wire [7:0] \datapath0|programcounter0|current ;
wire [7:0] \datapath0|reg11|out0 ;
wire [2:0] \controlador0|mux0select ;
wire [7:0] \datapath0|reg10|out0 ;
wire [1:0] \controlador0|mux1select ;
wire [7:0] \datapath0|reg_prev_isnt|out0 ;
wire [1:0] \controlador0|mux2select ;
wire [7:0] \controlador0|regload ;
wire [7:0] \datapath0|reout|out0 ;

wire [7:0] \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [7:0] \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [0] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [1] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [2] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [3] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [4] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] = \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [0] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [1] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [2] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [3] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [4] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [5] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [6] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \datapath0|datamem0|altsyncram_component|auto_generated|q_a [7] = \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: LCCOMB_X29_Y19_N4
cycloneii_lcell_comb \datapath0|ALU0|Add0~0 (
// Equation(s):
// \datapath0|ALU0|Add0~0_combout  = (\datapath0|mux2|Mux7~1_combout  & (\datapath0|mux1|Mux7~1_combout  $ (VCC))) # (!\datapath0|mux2|Mux7~1_combout  & (\datapath0|mux1|Mux7~1_combout  & VCC))
// \datapath0|ALU0|Add0~1  = CARRY((\datapath0|mux2|Mux7~1_combout  & \datapath0|mux1|Mux7~1_combout ))

	.dataa(\datapath0|mux2|Mux7~1_combout ),
	.datab(\datapath0|mux1|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add0~0_combout ),
	.cout(\datapath0|ALU0|Add0~1 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~0 .lut_mask = 16'h6688;
defparam \datapath0|ALU0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y20
cycloneii_ram_block \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\controlador0|datamem_write_enable~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\datapath0|mux1|Mux0~1_combout ,\datapath0|mux1|Mux1~1_combout ,\datapath0|mux1|Mux2~1_combout ,\datapath0|mux1|Mux3~1_combout ,\datapath0|mux1|Mux4~1_combout ,\datapath0|mux1|Mux5~1_combout ,\datapath0|mux1|Mux6~1_combout ,\datapath0|mux1|Mux7~1_combout }),
	.portaaddr({\datapath0|mux2|Mux3~1_combout ,\datapath0|mux2|Mux4~1_combout ,\datapath0|mux2|Mux5~1_combout ,\datapath0|mux2|Mux6~1_combout ,\datapath0|mux2|Mux7~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "datamem.mif";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component|altsyncram_cuc1:auto_generated|ALTSYNCRAM";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \datapath0|datamem0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 256'h1F1E1D1C1B1A191817161514131211100F0E0D0C0B0A09080706050403020100;
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneii_lcell_comb \datapath0|ALU0|Add2~2 (
// Equation(s):
// \datapath0|ALU0|Add2~2_combout  = (\datapath0|mux1|Mux6~1_combout  & ((\datapath0|mux2|Mux6~1_combout  & (!\datapath0|ALU0|Add2~1 )) # (!\datapath0|mux2|Mux6~1_combout  & ((\datapath0|ALU0|Add2~1 ) # (GND))))) # (!\datapath0|mux1|Mux6~1_combout  & 
// ((\datapath0|mux2|Mux6~1_combout  & (\datapath0|ALU0|Add2~1  & VCC)) # (!\datapath0|mux2|Mux6~1_combout  & (!\datapath0|ALU0|Add2~1 ))))
// \datapath0|ALU0|Add2~3  = CARRY((\datapath0|mux1|Mux6~1_combout  & ((!\datapath0|ALU0|Add2~1 ) # (!\datapath0|mux2|Mux6~1_combout ))) # (!\datapath0|mux1|Mux6~1_combout  & (!\datapath0|mux2|Mux6~1_combout  & !\datapath0|ALU0|Add2~1 )))

	.dataa(\datapath0|mux1|Mux6~1_combout ),
	.datab(\datapath0|mux2|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add2~1 ),
	.combout(\datapath0|ALU0|Add2~2_combout ),
	.cout(\datapath0|ALU0|Add2~3 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add2~2 .lut_mask = 16'h692B;
defparam \datapath0|ALU0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneii_lcell_comb \datapath0|ALU0|Add1~4 (
// Equation(s):
// \datapath0|ALU0|Add1~4_combout  = ((\datapath0|mux1|Mux5~1_combout  $ (\datapath0|mux2|Mux5~1_combout  $ (\datapath0|ALU0|Add1~3 )))) # (GND)
// \datapath0|ALU0|Add1~5  = CARRY((\datapath0|mux1|Mux5~1_combout  & ((!\datapath0|ALU0|Add1~3 ) # (!\datapath0|mux2|Mux5~1_combout ))) # (!\datapath0|mux1|Mux5~1_combout  & (!\datapath0|mux2|Mux5~1_combout  & !\datapath0|ALU0|Add1~3 )))

	.dataa(\datapath0|mux1|Mux5~1_combout ),
	.datab(\datapath0|mux2|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add1~3 ),
	.combout(\datapath0|ALU0|Add1~4_combout ),
	.cout(\datapath0|ALU0|Add1~5 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add1~4 .lut_mask = 16'h962B;
defparam \datapath0|ALU0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneii_lcell_comb \datapath0|ALU0|Add1~6 (
// Equation(s):
// \datapath0|ALU0|Add1~6_combout  = (\datapath0|mux1|Mux4~1_combout  & ((\datapath0|mux2|Mux4~1_combout  & (!\datapath0|ALU0|Add1~5 )) # (!\datapath0|mux2|Mux4~1_combout  & (\datapath0|ALU0|Add1~5  & VCC)))) # (!\datapath0|mux1|Mux4~1_combout  & 
// ((\datapath0|mux2|Mux4~1_combout  & ((\datapath0|ALU0|Add1~5 ) # (GND))) # (!\datapath0|mux2|Mux4~1_combout  & (!\datapath0|ALU0|Add1~5 ))))
// \datapath0|ALU0|Add1~7  = CARRY((\datapath0|mux1|Mux4~1_combout  & (\datapath0|mux2|Mux4~1_combout  & !\datapath0|ALU0|Add1~5 )) # (!\datapath0|mux1|Mux4~1_combout  & ((\datapath0|mux2|Mux4~1_combout ) # (!\datapath0|ALU0|Add1~5 ))))

	.dataa(\datapath0|mux1|Mux4~1_combout ),
	.datab(\datapath0|mux2|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add1~5 ),
	.combout(\datapath0|ALU0|Add1~6_combout ),
	.cout(\datapath0|ALU0|Add1~7 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add1~6 .lut_mask = 16'h694D;
defparam \datapath0|ALU0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneii_lcell_comb \datapath0|ALU0|Add2~8 (
// Equation(s):
// \datapath0|ALU0|Add2~8_combout  = ((\datapath0|mux1|Mux3~1_combout  $ (\datapath0|mux2|Mux3~1_combout  $ (\datapath0|ALU0|Add2~7 )))) # (GND)
// \datapath0|ALU0|Add2~9  = CARRY((\datapath0|mux1|Mux3~1_combout  & (\datapath0|mux2|Mux3~1_combout  & !\datapath0|ALU0|Add2~7 )) # (!\datapath0|mux1|Mux3~1_combout  & ((\datapath0|mux2|Mux3~1_combout ) # (!\datapath0|ALU0|Add2~7 ))))

	.dataa(\datapath0|mux1|Mux3~1_combout ),
	.datab(\datapath0|mux2|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add2~7 ),
	.combout(\datapath0|ALU0|Add2~8_combout ),
	.cout(\datapath0|ALU0|Add2~9 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add2~8 .lut_mask = 16'h964D;
defparam \datapath0|ALU0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneii_lcell_comb \datapath0|ALU0|Add1~10 (
// Equation(s):
// \datapath0|ALU0|Add1~10_combout  = (\datapath0|mux1|Mux2~1_combout  & ((\datapath0|mux2|Mux2~1_combout  & (!\datapath0|ALU0|Add1~9 )) # (!\datapath0|mux2|Mux2~1_combout  & (\datapath0|ALU0|Add1~9  & VCC)))) # (!\datapath0|mux1|Mux2~1_combout  & 
// ((\datapath0|mux2|Mux2~1_combout  & ((\datapath0|ALU0|Add1~9 ) # (GND))) # (!\datapath0|mux2|Mux2~1_combout  & (!\datapath0|ALU0|Add1~9 ))))
// \datapath0|ALU0|Add1~11  = CARRY((\datapath0|mux1|Mux2~1_combout  & (\datapath0|mux2|Mux2~1_combout  & !\datapath0|ALU0|Add1~9 )) # (!\datapath0|mux1|Mux2~1_combout  & ((\datapath0|mux2|Mux2~1_combout ) # (!\datapath0|ALU0|Add1~9 ))))

	.dataa(\datapath0|mux1|Mux2~1_combout ),
	.datab(\datapath0|mux2|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add1~9 ),
	.combout(\datapath0|ALU0|Add1~10_combout ),
	.cout(\datapath0|ALU0|Add1~11 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add1~10 .lut_mask = 16'h694D;
defparam \datapath0|ALU0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneii_lcell_comb \datapath0|ALU0|Add1~12 (
// Equation(s):
// \datapath0|ALU0|Add1~12_combout  = ((\datapath0|mux1|Mux1~1_combout  $ (\datapath0|mux2|Mux1~1_combout  $ (\datapath0|ALU0|Add1~11 )))) # (GND)
// \datapath0|ALU0|Add1~13  = CARRY((\datapath0|mux1|Mux1~1_combout  & ((!\datapath0|ALU0|Add1~11 ) # (!\datapath0|mux2|Mux1~1_combout ))) # (!\datapath0|mux1|Mux1~1_combout  & (!\datapath0|mux2|Mux1~1_combout  & !\datapath0|ALU0|Add1~11 )))

	.dataa(\datapath0|mux1|Mux1~1_combout ),
	.datab(\datapath0|mux2|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add1~11 ),
	.combout(\datapath0|ALU0|Add1~12_combout ),
	.cout(\datapath0|ALU0|Add1~13 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add1~12 .lut_mask = 16'h962B;
defparam \datapath0|ALU0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneii_lcell_comb \datapath0|ALU0|Add2~12 (
// Equation(s):
// \datapath0|ALU0|Add2~12_combout  = ((\datapath0|mux2|Mux1~1_combout  $ (\datapath0|mux1|Mux1~1_combout  $ (\datapath0|ALU0|Add2~11 )))) # (GND)
// \datapath0|ALU0|Add2~13  = CARRY((\datapath0|mux2|Mux1~1_combout  & ((!\datapath0|ALU0|Add2~11 ) # (!\datapath0|mux1|Mux1~1_combout ))) # (!\datapath0|mux2|Mux1~1_combout  & (!\datapath0|mux1|Mux1~1_combout  & !\datapath0|ALU0|Add2~11 )))

	.dataa(\datapath0|mux2|Mux1~1_combout ),
	.datab(\datapath0|mux1|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add2~11 ),
	.combout(\datapath0|ALU0|Add2~12_combout ),
	.cout(\datapath0|ALU0|Add2~13 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add2~12 .lut_mask = 16'h962B;
defparam \datapath0|ALU0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y21_N21
cycloneii_lcell_ff \controlador0|state.LD (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~7_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.LD~regout ));

// Location: LCFF_X32_Y20_N7
cycloneii_lcell_ff \controlador0|state.JZ (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~9_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.JZ~regout ));

// Location: LCFF_X29_Y21_N11
cycloneii_lcell_ff \datapath0|reg01|out0[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux7~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [0]));

// Location: LCFF_X29_Y20_N21
cycloneii_lcell_ff \datapath0|reg01|out0[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux5~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [2]));

// Location: LCFF_X31_Y20_N5
cycloneii_lcell_ff \datapath0|reg10|out0[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reg10|out0[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [3]));

// Location: LCFF_X30_Y19_N19
cycloneii_lcell_ff \datapath0|reg11|out0[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reg11|out0[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [4]));

// Location: LCCOMB_X29_Y21_N6
cycloneii_lcell_comb \datapath0|mux0|Mux7~3 (
// Equation(s):
// \datapath0|mux0|Mux7~3_combout  = (\controlador0|alucontrol [3] & (\datapath0|mux1|Mux7~1_combout  & ((\controlador0|alucontrol [0])))) # (!\controlador0|alucontrol [3] & (((\datapath0|ALU0|Add0~0_combout  & !\controlador0|alucontrol [0]))))

	.dataa(\controlador0|alucontrol [3]),
	.datab(\datapath0|mux1|Mux7~1_combout ),
	.datac(\datapath0|ALU0|Add0~0_combout ),
	.datad(\controlador0|alucontrol [0]),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux7~3 .lut_mask = 16'h8850;
defparam \datapath0|mux0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneii_lcell_comb \controlador0|Mux7~7 (
// Equation(s):
// \controlador0|Mux7~7_combout  = (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & 
// !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\controlador0|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~7 .lut_mask = 16'h0001;
defparam \controlador0|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneii_lcell_comb \controlador0|Mux7~9 (
// Equation(s):
// \controlador0|Mux7~9_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & 
// \datapath0|progmem0|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\controlador0|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~9 .lut_mask = 16'h8000;
defparam \controlador0|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneii_lcell_comb \controlador0|datamem_write_enable (
// Equation(s):
// \controlador0|datamem_write_enable~combout  = (\controlador0|WideOr2~0_combout  & (\controlador0|datamem_write_enable~combout )) # (!\controlador0|WideOr2~0_combout  & ((\controlador0|state.ST~regout )))

	.dataa(vcc),
	.datab(\controlador0|WideOr2~0_combout ),
	.datac(\controlador0|datamem_write_enable~combout ),
	.datad(\controlador0|state.ST~regout ),
	.cin(gnd),
	.combout(\controlador0|datamem_write_enable~combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|datamem_write_enable .lut_mask = 16'hF3C0;
defparam \controlador0|datamem_write_enable .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneii_lcell_comb \datapath0|reg10|out0[3]~feeder (
// Equation(s):
// \datapath0|reg10|out0[3]~feeder_combout  = \datapath0|mux0|Mux4~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux0|Mux4~combout ),
	.cin(gnd),
	.combout(\datapath0|reg10|out0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reg10|out0[3]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reg10|out0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneii_lcell_comb \datapath0|reg11|out0[4]~feeder (
// Equation(s):
// \datapath0|reg11|out0[4]~feeder_combout  = \datapath0|mux0|Mux3~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux0|Mux3~combout ),
	.cin(gnd),
	.combout(\datapath0|reg11|out0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reg11|out0[4]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reg11|out0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \execute~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\execute~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(execute));
// synopsys translate_off
defparam \execute~I .input_async_reset = "none";
defparam \execute~I .input_power_up = "low";
defparam \execute~I .input_register_mode = "none";
defparam \execute~I .input_sync_reset = "none";
defparam \execute~I .oe_async_reset = "none";
defparam \execute~I .oe_power_up = "low";
defparam \execute~I .oe_register_mode = "none";
defparam \execute~I .oe_sync_reset = "none";
defparam \execute~I .operation_mode = "input";
defparam \execute~I .output_async_reset = "none";
defparam \execute~I .output_power_up = "low";
defparam \execute~I .output_register_mode = "none";
defparam \execute~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneii_lcell_comb \controlador0|Selector4~0 (
// Equation(s):
// \controlador0|Selector4~0_combout  = (\controlador0|state.busca~regout  & \execute~combout )

	.dataa(\controlador0|state.busca~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\execute~combout ),
	.cin(gnd),
	.combout(\controlador0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector4~0 .lut_mask = 16'hAA00;
defparam \controlador0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneii_lcell_comb \controlador0|state.decode~feeder (
// Equation(s):
// \controlador0|state.decode~feeder_combout  = \controlador0|Selector4~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\controlador0|Selector4~0_combout ),
	.cin(gnd),
	.combout(\controlador0|state.decode~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|state.decode~feeder .lut_mask = 16'hFF00;
defparam \controlador0|state.decode~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X32_Y20_N15
cycloneii_lcell_ff \controlador0|state.decode (
	.clk(\clk~combout ),
	.datain(\controlador0|state.decode~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.decode~regout ));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneii_lcell_comb \datapath0|programcounter0|current[0]~8 (
// Equation(s):
// \datapath0|programcounter0|current[0]~8_combout  = \datapath0|programcounter0|current [0] $ (VCC)
// \datapath0|programcounter0|current[0]~9  = CARRY(\datapath0|programcounter0|current [0])

	.dataa(vcc),
	.datab(\datapath0|programcounter0|current [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath0|programcounter0|current[0]~8_combout ),
	.cout(\datapath0|programcounter0|current[0]~9 ));
// synopsys translate_off
defparam \datapath0|programcounter0|current[0]~8 .lut_mask = 16'h33CC;
defparam \datapath0|programcounter0|current[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneii_lcell_comb \datapath0|programcounter0|current[1]~11 (
// Equation(s):
// \datapath0|programcounter0|current[1]~11_combout  = (\datapath0|programcounter0|current [1] & (!\datapath0|programcounter0|current[0]~9 )) # (!\datapath0|programcounter0|current [1] & ((\datapath0|programcounter0|current[0]~9 ) # (GND)))
// \datapath0|programcounter0|current[1]~12  = CARRY((!\datapath0|programcounter0|current[0]~9 ) # (!\datapath0|programcounter0|current [1]))

	.dataa(\datapath0|programcounter0|current [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|programcounter0|current[0]~9 ),
	.combout(\datapath0|programcounter0|current[1]~11_combout ),
	.cout(\datapath0|programcounter0|current[1]~12 ));
// synopsys translate_off
defparam \datapath0|programcounter0|current[1]~11 .lut_mask = 16'h5A5F;
defparam \datapath0|programcounter0|current[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneii_lcell_comb \datapath0|programcounter0|current[2]~13 (
// Equation(s):
// \datapath0|programcounter0|current[2]~13_combout  = (\datapath0|programcounter0|current [2] & (\datapath0|programcounter0|current[1]~12  $ (GND))) # (!\datapath0|programcounter0|current [2] & (!\datapath0|programcounter0|current[1]~12  & VCC))
// \datapath0|programcounter0|current[2]~14  = CARRY((\datapath0|programcounter0|current [2] & !\datapath0|programcounter0|current[1]~12 ))

	.dataa(vcc),
	.datab(\datapath0|programcounter0|current [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|programcounter0|current[1]~12 ),
	.combout(\datapath0|programcounter0|current[2]~13_combout ),
	.cout(\datapath0|programcounter0|current[2]~14 ));
// synopsys translate_off
defparam \datapath0|programcounter0|current[2]~13 .lut_mask = 16'hC30C;
defparam \datapath0|programcounter0|current[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneii_lcell_comb \datapath0|programcounter0|current[3]~15 (
// Equation(s):
// \datapath0|programcounter0|current[3]~15_combout  = (\datapath0|programcounter0|current [3] & (!\datapath0|programcounter0|current[2]~14 )) # (!\datapath0|programcounter0|current [3] & ((\datapath0|programcounter0|current[2]~14 ) # (GND)))
// \datapath0|programcounter0|current[3]~16  = CARRY((!\datapath0|programcounter0|current[2]~14 ) # (!\datapath0|programcounter0|current [3]))

	.dataa(\datapath0|programcounter0|current [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|programcounter0|current[2]~14 ),
	.combout(\datapath0|programcounter0|current[3]~15_combout ),
	.cout(\datapath0|programcounter0|current[3]~16 ));
// synopsys translate_off
defparam \datapath0|programcounter0|current[3]~15 .lut_mask = 16'h5A5F;
defparam \datapath0|programcounter0|current[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneii_lcell_comb \datapath0|programcounter0|current[4]~17 (
// Equation(s):
// \datapath0|programcounter0|current[4]~17_combout  = (\datapath0|programcounter0|current [4] & (\datapath0|programcounter0|current[3]~16  $ (GND))) # (!\datapath0|programcounter0|current [4] & (!\datapath0|programcounter0|current[3]~16  & VCC))
// \datapath0|programcounter0|current[4]~18  = CARRY((\datapath0|programcounter0|current [4] & !\datapath0|programcounter0|current[3]~16 ))

	.dataa(vcc),
	.datab(\datapath0|programcounter0|current [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|programcounter0|current[3]~16 ),
	.combout(\datapath0|programcounter0|current[4]~17_combout ),
	.cout(\datapath0|programcounter0|current[4]~18 ));
// synopsys translate_off
defparam \datapath0|programcounter0|current[4]~17 .lut_mask = 16'hC30C;
defparam \datapath0|programcounter0|current[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneii_lcell_comb \datapath0|programcounter0|current[5]~19 (
// Equation(s):
// \datapath0|programcounter0|current[5]~19_combout  = (\datapath0|programcounter0|current [5] & (!\datapath0|programcounter0|current[4]~18 )) # (!\datapath0|programcounter0|current [5] & ((\datapath0|programcounter0|current[4]~18 ) # (GND)))
// \datapath0|programcounter0|current[5]~20  = CARRY((!\datapath0|programcounter0|current[4]~18 ) # (!\datapath0|programcounter0|current [5]))

	.dataa(\datapath0|programcounter0|current [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|programcounter0|current[4]~18 ),
	.combout(\datapath0|programcounter0|current[5]~19_combout ),
	.cout(\datapath0|programcounter0|current[5]~20 ));
// synopsys translate_off
defparam \datapath0|programcounter0|current[5]~19 .lut_mask = 16'h5A5F;
defparam \datapath0|programcounter0|current[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneii_lcell_comb \datapath0|programcounter0|current[6]~21 (
// Equation(s):
// \datapath0|programcounter0|current[6]~21_combout  = (\datapath0|programcounter0|current [6] & (\datapath0|programcounter0|current[5]~20  $ (GND))) # (!\datapath0|programcounter0|current [6] & (!\datapath0|programcounter0|current[5]~20  & VCC))
// \datapath0|programcounter0|current[6]~22  = CARRY((\datapath0|programcounter0|current [6] & !\datapath0|programcounter0|current[5]~20 ))

	.dataa(vcc),
	.datab(\datapath0|programcounter0|current [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|programcounter0|current[5]~20 ),
	.combout(\datapath0|programcounter0|current[6]~21_combout ),
	.cout(\datapath0|programcounter0|current[6]~22 ));
// synopsys translate_off
defparam \datapath0|programcounter0|current[6]~21 .lut_mask = 16'hC30C;
defparam \datapath0|programcounter0|current[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneii_lcell_comb \datapath0|programcounter0|current[7]~23 (
// Equation(s):
// \datapath0|programcounter0|current[7]~23_combout  = \datapath0|programcounter0|current[6]~22  $ (\datapath0|programcounter0|current [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|programcounter0|current [7]),
	.cin(\datapath0|programcounter0|current[6]~22 ),
	.combout(\datapath0|programcounter0|current[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|programcounter0|current[7]~23 .lut_mask = 16'h0FF0;
defparam \datapath0|programcounter0|current[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneii_lcell_comb \controlador0|Mux7~8 (
// Equation(s):
// \controlador0|Mux7~8_combout  = (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & 
// \datapath0|progmem0|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\controlador0|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~8 .lut_mask = 16'h4000;
defparam \controlador0|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N25
cycloneii_lcell_ff \controlador0|state.JMP (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~8_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.JMP~regout ));

// Location: LCCOMB_X32_Y21_N8
cycloneii_lcell_comb \controlador0|Mux7~5 (
// Equation(s):
// \controlador0|Mux7~5_combout  = (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & 
// \datapath0|progmem0|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\controlador0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~5 .lut_mask = 16'h0400;
defparam \controlador0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N9
cycloneii_lcell_ff \controlador0|state.SHL (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~5_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.SHL~regout ));

// Location: LCCOMB_X32_Y21_N16
cycloneii_lcell_comb \controlador0|Mux7~2 (
// Equation(s):
// \controlador0|Mux7~2_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & 
// \datapath0|progmem0|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\controlador0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~2 .lut_mask = 16'h0200;
defparam \controlador0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N17
cycloneii_lcell_ff \controlador0|state.SUB (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.SUB~regout ));

// Location: LCCOMB_X32_Y21_N18
cycloneii_lcell_comb \controlador0|Mux7~6 (
// Equation(s):
// \controlador0|Mux7~6_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & 
// \datapath0|progmem0|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\controlador0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~6 .lut_mask = 16'h0800;
defparam \controlador0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N19
cycloneii_lcell_ff \controlador0|state.SHR (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~6_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.SHR~regout ));

// Location: LCCOMB_X32_Y21_N22
cycloneii_lcell_comb \controlador0|WideOr8~0 (
// Equation(s):
// \controlador0|WideOr8~0_combout  = (!\controlador0|state.ADD~regout  & (!\controlador0|state.SHL~regout  & (!\controlador0|state.SUB~regout  & !\controlador0|state.SHR~regout )))

	.dataa(\controlador0|state.ADD~regout ),
	.datab(\controlador0|state.SHL~regout ),
	.datac(\controlador0|state.SUB~regout ),
	.datad(\controlador0|state.SHR~regout ),
	.cin(gnd),
	.combout(\controlador0|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr8~0 .lut_mask = 16'h0001;
defparam \controlador0|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \controlador0|WideOr8~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\controlador0|WideOr8~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\controlador0|WideOr8~0clkctrl_outclk ));
// synopsys translate_off
defparam \controlador0|WideOr8~0clkctrl .clock_type = "global clock";
defparam \controlador0|WideOr8~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneii_lcell_comb \controlador0|alucontrol~0 (
// Equation(s):
// \controlador0|alucontrol~0_combout  = (!\controlador0|state.SHR~regout  & !\controlador0|state.SHL~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controlador0|state.SHR~regout ),
	.datad(\controlador0|state.SHL~regout ),
	.cin(gnd),
	.combout(\controlador0|alucontrol~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|alucontrol~0 .lut_mask = 16'h000F;
defparam \controlador0|alucontrol~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneii_lcell_comb \controlador0|alucontrol[3] (
// Equation(s):
// \controlador0|alucontrol [3] = (GLOBAL(\controlador0|WideOr8~0clkctrl_outclk ) & (\controlador0|alucontrol [3])) # (!GLOBAL(\controlador0|WideOr8~0clkctrl_outclk ) & ((!\controlador0|alucontrol~0_combout )))

	.dataa(vcc),
	.datab(\controlador0|alucontrol [3]),
	.datac(\controlador0|WideOr8~0clkctrl_outclk ),
	.datad(\controlador0|alucontrol~0_combout ),
	.cin(gnd),
	.combout(\controlador0|alucontrol [3]),
	.cout());
// synopsys translate_off
defparam \controlador0|alucontrol[3] .lut_mask = 16'hC0CF;
defparam \controlador0|alucontrol[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N21
cycloneii_lcell_ff \datapath0|reg_prev_isnt|out0[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [1]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg_prev_isnt|out0 [1]));

// Location: LCFF_X28_Y20_N3
cycloneii_lcell_ff \datapath0|reg_prev_isnt|out0[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg_prev_isnt|out0 [3]));

// Location: LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \controlador0|Selector3~0 (
// Equation(s):
// \controlador0|Selector3~0_combout  = (\controlador0|state.ST~regout  & ((\datapath0|reg_prev_isnt|out0 [3]))) # (!\controlador0|state.ST~regout  & (\datapath0|reg_prev_isnt|out0 [1]))

	.dataa(\controlador0|state.ST~regout ),
	.datab(vcc),
	.datac(\datapath0|reg_prev_isnt|out0 [1]),
	.datad(\datapath0|reg_prev_isnt|out0 [3]),
	.cin(gnd),
	.combout(\controlador0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector3~0 .lut_mask = 16'hFA50;
defparam \controlador0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneii_lcell_comb \controlador0|Mux7~1 (
// Equation(s):
// \controlador0|Mux7~1_combout  = (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & 
// \datapath0|progmem0|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\controlador0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~1 .lut_mask = 16'h0100;
defparam \controlador0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N27
cycloneii_lcell_ff \controlador0|state.ADD (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlador0|Mux7~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.ADD~regout ));

// Location: LCCOMB_X32_Y20_N12
cycloneii_lcell_comb \controlador0|Mux7~4 (
// Equation(s):
// \controlador0|Mux7~4_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & 
// !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\controlador0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~4 .lut_mask = 16'h0002;
defparam \controlador0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N13
cycloneii_lcell_ff \controlador0|state.ST (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlador0|Mux7~4_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.ST~regout ));

// Location: LCCOMB_X32_Y21_N0
cycloneii_lcell_comb \controlador0|WideOr10~0 (
// Equation(s):
// \controlador0|WideOr10~0_combout  = (\controlador0|state.LD~regout ) # ((\controlador0|state.ADD~regout ) # ((\controlador0|state.SUB~regout ) # (\controlador0|state.ST~regout )))

	.dataa(\controlador0|state.LD~regout ),
	.datab(\controlador0|state.ADD~regout ),
	.datac(\controlador0|state.SUB~regout ),
	.datad(\controlador0|state.ST~regout ),
	.cin(gnd),
	.combout(\controlador0|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr10~0 .lut_mask = 16'hFFFE;
defparam \controlador0|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \controlador0|WideOr10~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\controlador0|WideOr10~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\controlador0|WideOr10~0clkctrl_outclk ));
// synopsys translate_off
defparam \controlador0|WideOr10~0clkctrl .clock_type = "global clock";
defparam \controlador0|WideOr10~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \controlador0|mux2select[1] (
// Equation(s):
// \controlador0|mux2select [1] = (GLOBAL(\controlador0|WideOr10~0clkctrl_outclk ) & ((\controlador0|Selector3~0_combout ))) # (!GLOBAL(\controlador0|WideOr10~0clkctrl_outclk ) & (\controlador0|mux2select [1]))

	.dataa(vcc),
	.datab(\controlador0|mux2select [1]),
	.datac(\controlador0|Selector3~0_combout ),
	.datad(\controlador0|WideOr10~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\controlador0|mux2select [1]),
	.cout());
// synopsys translate_off
defparam \controlador0|mux2select[1] .lut_mask = 16'hF0CC;
defparam \controlador0|mux2select[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneii_lcell_comb \controlador0|Mux7~0 (
// Equation(s):
// \controlador0|Mux7~0_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & 
// !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\controlador0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~0 .lut_mask = 16'h0080;
defparam \controlador0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N1
cycloneii_lcell_ff \controlador0|state.instOUT (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.instOUT~regout ));

// Location: LCCOMB_X32_Y20_N28
cycloneii_lcell_comb \controlador0|state.start~feeder (
// Equation(s):
// \controlador0|state.start~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\controlador0|state.start~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|state.start~feeder .lut_mask = 16'hFFFF;
defparam \controlador0|state.start~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N29
cycloneii_lcell_ff \controlador0|state.start (
	.clk(\clk~combout ),
	.datain(\controlador0|state.start~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.start~regout ));

// Location: LCCOMB_X32_Y20_N30
cycloneii_lcell_comb \controlador0|WideOr2~0 (
// Equation(s):
// \controlador0|WideOr2~0_combout  = (!\controlador0|state.ST~regout  & (!\controlador0|state.decode~regout  & \controlador0|state.start~regout ))

	.dataa(\controlador0|state.ST~regout ),
	.datab(vcc),
	.datac(\controlador0|state.decode~regout ),
	.datad(\controlador0|state.start~regout ),
	.cin(gnd),
	.combout(\controlador0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr2~0 .lut_mask = 16'h0500;
defparam \controlador0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneii_lcell_comb \controlador0|WideOr0~0 (
// Equation(s):
// \controlador0|WideOr0~0_combout  = (!\controlador0|state.JZ~regout  & (!\controlador0|state.instOUT~regout  & (!\controlador0|state.JMP~regout  & \controlador0|WideOr2~0_combout )))

	.dataa(\controlador0|state.JZ~regout ),
	.datab(\controlador0|state.instOUT~regout ),
	.datac(\controlador0|state.JMP~regout ),
	.datad(\controlador0|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\controlador0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr0~0 .lut_mask = 16'h0100;
defparam \controlador0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneii_lcell_comb \controlador0|WideOr6 (
// Equation(s):
// \controlador0|WideOr6~combout  = (\controlador0|state.busca~regout ) # (!\controlador0|WideOr0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controlador0|state.busca~regout ),
	.datad(\controlador0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\controlador0|WideOr6~combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr6 .lut_mask = 16'hF0FF;
defparam \controlador0|WideOr6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneii_clkctrl \controlador0|WideOr6~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\controlador0|WideOr6~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\controlador0|WideOr6~clkctrl_outclk ));
// synopsys translate_off
defparam \controlador0|WideOr6~clkctrl .clock_type = "global clock";
defparam \controlador0|WideOr6~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneii_lcell_comb \controlador0|Mux7~3 (
// Equation(s):
// \controlador0|Mux7~3_combout  = (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & 
// !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\controlador0|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~3 .lut_mask = 16'h0004;
defparam \controlador0|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N25
cycloneii_lcell_ff \controlador0|state.MOV (
	.clk(\clk~combout ),
	.datain(\controlador0|Mux7~3_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.MOV~regout ));

// Location: LCCOMB_X32_Y21_N28
cycloneii_lcell_comb \controlador0|WideOr8 (
// Equation(s):
// \controlador0|WideOr8~combout  = (\controlador0|state.instIN~regout ) # ((\controlador0|state.MOV~regout ) # (!\controlador0|WideOr8~0_combout ))

	.dataa(\controlador0|state.instIN~regout ),
	.datab(vcc),
	.datac(\controlador0|state.MOV~regout ),
	.datad(\controlador0|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\controlador0|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr8 .lut_mask = 16'hFAFF;
defparam \controlador0|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneii_lcell_comb \controlador0|mux0select[1] (
// Equation(s):
// \controlador0|mux0select [1] = (GLOBAL(\controlador0|WideOr6~clkctrl_outclk ) & (\controlador0|mux0select [1])) # (!GLOBAL(\controlador0|WideOr6~clkctrl_outclk ) & ((!\controlador0|WideOr8~combout )))

	.dataa(vcc),
	.datab(\controlador0|mux0select [1]),
	.datac(\controlador0|WideOr6~clkctrl_outclk ),
	.datad(\controlador0|WideOr8~combout ),
	.cin(gnd),
	.combout(\controlador0|mux0select [1]),
	.cout());
// synopsys translate_off
defparam \controlador0|mux0select[1] .lut_mask = 16'hC0CF;
defparam \controlador0|mux0select[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneii_lcell_comb \controlador0|Mux7~10 (
// Equation(s):
// \controlador0|Mux7~10_combout  = (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & 
// \datapath0|progmem0|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\controlador0|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~10 .lut_mask = 16'h1000;
defparam \controlador0|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N11
cycloneii_lcell_ff \controlador0|state.instIN (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlador0|Mux7~10_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.instIN~regout ));

// Location: LCCOMB_X31_Y21_N14
cycloneii_lcell_comb \controlador0|mux0select[2] (
// Equation(s):
// \controlador0|mux0select [2] = (GLOBAL(\controlador0|WideOr6~clkctrl_outclk ) & ((\controlador0|mux0select [2]))) # (!GLOBAL(\controlador0|WideOr6~clkctrl_outclk ) & (\controlador0|state.instIN~regout ))

	.dataa(vcc),
	.datab(\controlador0|state.instIN~regout ),
	.datac(\controlador0|mux0select [2]),
	.datad(\controlador0|WideOr6~clkctrl_outclk ),
	.cin(gnd),
	.combout(\controlador0|mux0select [2]),
	.cout());
// synopsys translate_off
defparam \controlador0|mux0select[2] .lut_mask = 16'hF0CC;
defparam \controlador0|mux0select[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneii_lcell_comb \datapath0|mux0|Mux7~0 (
// Equation(s):
// \datapath0|mux0|Mux7~0_combout  = (\controlador0|mux0select [1] & !\controlador0|mux0select [2])

	.dataa(vcc),
	.datab(\controlador0|mux0select [1]),
	.datac(\controlador0|mux0select [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux7~0 .lut_mask = 16'h0C0C;
defparam \datapath0|mux0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneii_lcell_comb \controlador0|alucontrol~1 (
// Equation(s):
// \controlador0|alucontrol~1_combout  = (\controlador0|state.SUB~regout ) # (\controlador0|state.SHR~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controlador0|state.SUB~regout ),
	.datad(\controlador0|state.SHR~regout ),
	.cin(gnd),
	.combout(\controlador0|alucontrol~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|alucontrol~1 .lut_mask = 16'hFFF0;
defparam \controlador0|alucontrol~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneii_lcell_comb \controlador0|alucontrol[0] (
// Equation(s):
// \controlador0|alucontrol [0] = (GLOBAL(\controlador0|WideOr8~0clkctrl_outclk ) & (\controlador0|alucontrol [0])) # (!GLOBAL(\controlador0|WideOr8~0clkctrl_outclk ) & ((\controlador0|alucontrol~1_combout )))

	.dataa(vcc),
	.datab(\controlador0|alucontrol [0]),
	.datac(\controlador0|alucontrol~1_combout ),
	.datad(\controlador0|WideOr8~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\controlador0|alucontrol [0]),
	.cout());
// synopsys translate_off
defparam \controlador0|alucontrol[0] .lut_mask = 16'hCCF0;
defparam \controlador0|alucontrol[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneii_clkctrl \controlador0|state.busca~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\controlador0|state.busca~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\controlador0|state.busca~clkctrl_outclk ));
// synopsys translate_off
defparam \controlador0|state.busca~clkctrl .clock_type = "global clock";
defparam \controlador0|state.busca~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneii_lcell_comb \controlador0|Mux14~1 (
// Equation(s):
// \controlador0|Mux14~1_combout  = (\datapath0|reg_prev_isnt|out0 [2] & (!\controlador0|state.instIN~regout  & (!\datapath0|reg_prev_isnt|out0 [3] & \controlador0|WideOr0~0_combout )))

	.dataa(\datapath0|reg_prev_isnt|out0 [2]),
	.datab(\controlador0|state.instIN~regout ),
	.datac(\datapath0|reg_prev_isnt|out0 [3]),
	.datad(\controlador0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\controlador0|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux14~1 .lut_mask = 16'h0200;
defparam \controlador0|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneii_lcell_comb \controlador0|regload[6] (
// Equation(s):
// \controlador0|regload [6] = (GLOBAL(\controlador0|state.busca~clkctrl_outclk ) & (\controlador0|regload [6])) # (!GLOBAL(\controlador0|state.busca~clkctrl_outclk ) & ((\controlador0|Mux14~1_combout )))

	.dataa(vcc),
	.datab(\controlador0|regload [6]),
	.datac(\controlador0|state.busca~clkctrl_outclk ),
	.datad(\controlador0|Mux14~1_combout ),
	.cin(gnd),
	.combout(\controlador0|regload [6]),
	.cout());
// synopsys translate_off
defparam \controlador0|regload[6] .lut_mask = 16'hCFC0;
defparam \controlador0|regload[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N3
cycloneii_lcell_ff \datapath0|reg01|out0[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux2~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [5]));

// Location: LCCOMB_X32_Y21_N4
cycloneii_lcell_comb \controlador0|WideOr12~0 (
// Equation(s):
// \controlador0|WideOr12~0_combout  = (\controlador0|state.ST~regout ) # ((\controlador0|state.instOUT~regout ) # ((\controlador0|state.MOV~regout ) # (!\controlador0|WideOr8~0_combout )))

	.dataa(\controlador0|state.ST~regout ),
	.datab(\controlador0|state.instOUT~regout ),
	.datac(\controlador0|state.MOV~regout ),
	.datad(\controlador0|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\controlador0|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr12~0 .lut_mask = 16'hFEFF;
defparam \controlador0|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \controlador0|WideOr12~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\controlador0|WideOr12~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\controlador0|WideOr12~0clkctrl_outclk ));
// synopsys translate_off
defparam \controlador0|WideOr12~0clkctrl .clock_type = "global clock";
defparam \controlador0|WideOr12~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneii_lcell_comb \controlador0|regload[1]~2 (
// Equation(s):
// \controlador0|regload[1]~2_combout  = (\controlador0|state.ADD~regout ) # (\controlador0|state.SUB~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\controlador0|state.ADD~regout ),
	.datad(\controlador0|state.SUB~regout ),
	.cin(gnd),
	.combout(\controlador0|regload[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|regload[1]~2 .lut_mask = 16'hFFF0;
defparam \controlador0|regload[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \controlador0|Selector7~0 (
// Equation(s):
// \controlador0|Selector7~0_combout  = (\controlador0|state.instOUT~regout  & (((\datapath0|reg_prev_isnt|out0 [3])))) # (!\controlador0|state.instOUT~regout  & ((\controlador0|regload[1]~2_combout  & ((\datapath0|reg_prev_isnt|out0 [3]))) # 
// (!\controlador0|regload[1]~2_combout  & (\datapath0|reg_prev_isnt|out0 [1]))))

	.dataa(\datapath0|reg_prev_isnt|out0 [1]),
	.datab(\controlador0|state.instOUT~regout ),
	.datac(\datapath0|reg_prev_isnt|out0 [3]),
	.datad(\controlador0|regload[1]~2_combout ),
	.cin(gnd),
	.combout(\controlador0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector7~0 .lut_mask = 16'hF0E2;
defparam \controlador0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \controlador0|mux1select[1] (
// Equation(s):
// \controlador0|mux1select [1] = (GLOBAL(\controlador0|WideOr12~0clkctrl_outclk ) & ((\controlador0|Selector7~0_combout ))) # (!GLOBAL(\controlador0|WideOr12~0clkctrl_outclk ) & (\controlador0|mux1select [1]))

	.dataa(vcc),
	.datab(\controlador0|WideOr12~0clkctrl_outclk ),
	.datac(\controlador0|mux1select [1]),
	.datad(\controlador0|Selector7~0_combout ),
	.cin(gnd),
	.combout(\controlador0|mux1select [1]),
	.cout());
// synopsys translate_off
defparam \controlador0|mux1select[1] .lut_mask = 16'hFC30;
defparam \controlador0|mux1select[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneii_lcell_comb \controlador0|Selector24~0 (
// Equation(s):
// \controlador0|Selector24~0_combout  = (\datapath0|reg_prev_isnt|out0 [2]) # ((\controlador0|state.instIN~regout ) # ((\datapath0|reg_prev_isnt|out0 [3]) # (!\controlador0|WideOr0~0_combout )))

	.dataa(\datapath0|reg_prev_isnt|out0 [2]),
	.datab(\controlador0|state.instIN~regout ),
	.datac(\datapath0|reg_prev_isnt|out0 [3]),
	.datad(\controlador0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\controlador0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector24~0 .lut_mask = 16'hFEFF;
defparam \controlador0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneii_lcell_comb \controlador0|regload[7] (
// Equation(s):
// \controlador0|regload [7] = (GLOBAL(\controlador0|state.busca~clkctrl_outclk ) & (\controlador0|regload [7])) # (!GLOBAL(\controlador0|state.busca~clkctrl_outclk ) & ((!\controlador0|Selector24~0_combout )))

	.dataa(vcc),
	.datab(\controlador0|regload [7]),
	.datac(\controlador0|state.busca~clkctrl_outclk ),
	.datad(\controlador0|Selector24~0_combout ),
	.cin(gnd),
	.combout(\controlador0|regload [7]),
	.cout());
// synopsys translate_off
defparam \controlador0|regload[7] .lut_mask = 16'hC0CF;
defparam \controlador0|regload[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N29
cycloneii_lcell_ff \datapath0|reg00|out0[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux2~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [5]));

// Location: LCCOMB_X32_Y20_N22
cycloneii_lcell_comb \controlador0|Mux14~0 (
// Equation(s):
// \controlador0|Mux14~0_combout  = (!\datapath0|reg_prev_isnt|out0 [2] & (!\controlador0|state.instIN~regout  & (\datapath0|reg_prev_isnt|out0 [3] & \controlador0|WideOr0~0_combout )))

	.dataa(\datapath0|reg_prev_isnt|out0 [2]),
	.datab(\controlador0|state.instIN~regout ),
	.datac(\datapath0|reg_prev_isnt|out0 [3]),
	.datad(\controlador0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\controlador0|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux14~0 .lut_mask = 16'h1000;
defparam \controlador0|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneii_lcell_comb \controlador0|regload[5] (
// Equation(s):
// \controlador0|regload [5] = (GLOBAL(\controlador0|state.busca~clkctrl_outclk ) & (\controlador0|regload [5])) # (!GLOBAL(\controlador0|state.busca~clkctrl_outclk ) & ((\controlador0|Mux14~0_combout )))

	.dataa(\controlador0|regload [5]),
	.datab(vcc),
	.datac(\controlador0|state.busca~clkctrl_outclk ),
	.datad(\controlador0|Mux14~0_combout ),
	.cin(gnd),
	.combout(\controlador0|regload [5]),
	.cout());
// synopsys translate_off
defparam \controlador0|regload[5] .lut_mask = 16'hAFA0;
defparam \controlador0|regload[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N29
cycloneii_lcell_ff \datapath0|reg10|out0[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux2~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [5]));

// Location: LCCOMB_X29_Y20_N28
cycloneii_lcell_comb \datapath0|mux1|Mux2~0 (
// Equation(s):
// \datapath0|mux1|Mux2~0_combout  = (\controlador0|mux1select [0] & (\controlador0|mux1select [1])) # (!\controlador0|mux1select [0] & ((\controlador0|mux1select [1] & ((\datapath0|reg10|out0 [5]))) # (!\controlador0|mux1select [1] & (\datapath0|reg00|out0 
// [5]))))

	.dataa(\controlador0|mux1select [0]),
	.datab(\controlador0|mux1select [1]),
	.datac(\datapath0|reg00|out0 [5]),
	.datad(\datapath0|reg10|out0 [5]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux2~0 .lut_mask = 16'hDC98;
defparam \datapath0|mux1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneii_lcell_comb \datapath0|mux1|Mux2~1 (
// Equation(s):
// \datapath0|mux1|Mux2~1_combout  = (\controlador0|mux1select [0] & ((\datapath0|mux1|Mux2~0_combout  & (\datapath0|reg11|out0 [5])) # (!\datapath0|mux1|Mux2~0_combout  & ((\datapath0|reg01|out0 [5]))))) # (!\controlador0|mux1select [0] & 
// (((\datapath0|mux1|Mux2~0_combout ))))

	.dataa(\controlador0|mux1select [0]),
	.datab(\datapath0|reg11|out0 [5]),
	.datac(\datapath0|reg01|out0 [5]),
	.datad(\datapath0|mux1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux2~1 .lut_mask = 16'hDDA0;
defparam \datapath0|mux1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneii_lcell_comb \datapath0|ALU0|Mux4~0 (
// Equation(s):
// \datapath0|ALU0|Mux4~0_combout  = (\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & ((\datapath0|mux1|Mux2~1_combout ))) # (!\controlador0|alucontrol [0] & (\datapath0|mux1|Mux3~1_combout ))))

	.dataa(\datapath0|mux1|Mux3~1_combout ),
	.datab(\controlador0|alucontrol [0]),
	.datac(\datapath0|mux1|Mux2~1_combout ),
	.datad(\controlador0|alucontrol [3]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux4~0 .lut_mask = 16'hE200;
defparam \datapath0|ALU0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneii_lcell_comb \datapath0|ALU0|Mux4~1 (
// Equation(s):
// \datapath0|ALU0|Mux4~1_combout  = (\datapath0|ALU0|Mux4~0_combout ) # ((\datapath0|ALU0|Add0~10_combout  & (!\controlador0|alucontrol [0] & !\controlador0|alucontrol [3])))

	.dataa(\datapath0|ALU0|Add0~10_combout ),
	.datab(\controlador0|alucontrol [0]),
	.datac(\controlador0|alucontrol [3]),
	.datad(\datapath0|ALU0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux4~1 .lut_mask = 16'hFF02;
defparam \datapath0|ALU0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneii_lcell_comb \datapath0|reg11|out0[0]~feeder (
// Equation(s):
// \datapath0|reg11|out0[0]~feeder_combout  = \datapath0|mux0|Mux7~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux0|Mux7~combout ),
	.cin(gnd),
	.combout(\datapath0|reg11|out0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reg11|out0[0]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reg11|out0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneii_lcell_comb \controlador0|Mux14~2 (
// Equation(s):
// \controlador0|Mux14~2_combout  = (\datapath0|reg_prev_isnt|out0 [2] & (!\controlador0|state.instIN~regout  & (\datapath0|reg_prev_isnt|out0 [3] & \controlador0|WideOr0~0_combout )))

	.dataa(\datapath0|reg_prev_isnt|out0 [2]),
	.datab(\controlador0|state.instIN~regout ),
	.datac(\datapath0|reg_prev_isnt|out0 [3]),
	.datad(\controlador0|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\controlador0|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux14~2 .lut_mask = 16'h2000;
defparam \controlador0|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneii_lcell_comb \controlador0|regload[4] (
// Equation(s):
// \controlador0|regload [4] = (GLOBAL(\controlador0|state.busca~clkctrl_outclk ) & (\controlador0|regload [4])) # (!GLOBAL(\controlador0|state.busca~clkctrl_outclk ) & ((\controlador0|Mux14~2_combout )))

	.dataa(vcc),
	.datab(\controlador0|regload [4]),
	.datac(\controlador0|state.busca~clkctrl_outclk ),
	.datad(\controlador0|Mux14~2_combout ),
	.cin(gnd),
	.combout(\controlador0|regload [4]),
	.cout());
// synopsys translate_off
defparam \controlador0|regload[4] .lut_mask = 16'hCFC0;
defparam \controlador0|regload[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N17
cycloneii_lcell_ff \datapath0|reg11|out0[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reg11|out0[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [0]));

// Location: LCFF_X28_Y20_N25
cycloneii_lcell_ff \datapath0|reg_prev_isnt|out0[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [0]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg_prev_isnt|out0 [0]));

// Location: LCFF_X28_Y20_N11
cycloneii_lcell_ff \datapath0|reg_prev_isnt|out0[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg_prev_isnt|out0 [2]));

// Location: LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \controlador0|Selector5~0 (
// Equation(s):
// \controlador0|Selector5~0_combout  = (\controlador0|state.ST~regout  & ((\datapath0|reg_prev_isnt|out0 [2]))) # (!\controlador0|state.ST~regout  & (\datapath0|reg_prev_isnt|out0 [0]))

	.dataa(\controlador0|state.ST~regout ),
	.datab(vcc),
	.datac(\datapath0|reg_prev_isnt|out0 [0]),
	.datad(\datapath0|reg_prev_isnt|out0 [2]),
	.cin(gnd),
	.combout(\controlador0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector5~0 .lut_mask = 16'hFA50;
defparam \controlador0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneii_lcell_comb \controlador0|mux2select[0] (
// Equation(s):
// \controlador0|mux2select [0] = (GLOBAL(\controlador0|WideOr10~0clkctrl_outclk ) & ((\controlador0|Selector5~0_combout ))) # (!GLOBAL(\controlador0|WideOr10~0clkctrl_outclk ) & (\controlador0|mux2select [0]))

	.dataa(\controlador0|WideOr10~0clkctrl_outclk ),
	.datab(\controlador0|mux2select [0]),
	.datac(vcc),
	.datad(\controlador0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\controlador0|mux2select [0]),
	.cout());
// synopsys translate_off
defparam \controlador0|mux2select[0] .lut_mask = 16'hEE44;
defparam \controlador0|mux2select[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N5
cycloneii_lcell_ff \datapath0|reg00|out0[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux7~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [0]));

// Location: LCCOMB_X30_Y20_N0
cycloneii_lcell_comb \datapath0|mux2|Mux7~0 (
// Equation(s):
// \datapath0|mux2|Mux7~0_combout  = (\controlador0|mux2select [1] & (((\controlador0|mux2select [0]) # (\datapath0|reg10|out0 [0])))) # (!\controlador0|mux2select [1] & (\datapath0|reg00|out0 [0] & (!\controlador0|mux2select [0])))

	.dataa(\controlador0|mux2select [1]),
	.datab(\datapath0|reg00|out0 [0]),
	.datac(\controlador0|mux2select [0]),
	.datad(\datapath0|reg10|out0 [0]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux7~0 .lut_mask = 16'hAEA4;
defparam \datapath0|mux2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneii_lcell_comb \datapath0|mux2|Mux7~1 (
// Equation(s):
// \datapath0|mux2|Mux7~1_combout  = (\controlador0|mux2select [0] & ((\datapath0|mux2|Mux7~0_combout  & ((\datapath0|reg11|out0 [0]))) # (!\datapath0|mux2|Mux7~0_combout  & (\datapath0|reg01|out0 [0])))) # (!\controlador0|mux2select [0] & 
// (((\datapath0|mux2|Mux7~0_combout ))))

	.dataa(\datapath0|reg01|out0 [0]),
	.datab(\datapath0|reg11|out0 [0]),
	.datac(\controlador0|mux2select [0]),
	.datad(\datapath0|mux2|Mux7~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux7~1 .lut_mask = 16'hCFA0;
defparam \datapath0|mux2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneii_lcell_comb \controlador0|Mux7~11 (
// Equation(s):
// \controlador0|Mux7~11_combout  = (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4] & (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5] & (!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7] & 
// !\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\controlador0|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Mux7~11 .lut_mask = 16'h0008;
defparam \controlador0|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N13
cycloneii_lcell_ff \controlador0|state.MVI (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlador0|Mux7~11_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(!\controlador0|state.decode~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.MVI~regout ));

// Location: LCCOMB_X32_Y21_N6
cycloneii_lcell_comb \controlador0|WideOr9 (
// Equation(s):
// \controlador0|WideOr9~combout  = (\controlador0|state.instIN~regout ) # ((\controlador0|state.MVI~regout ) # (!\controlador0|WideOr8~0_combout ))

	.dataa(\controlador0|state.instIN~regout ),
	.datab(vcc),
	.datac(\controlador0|state.MVI~regout ),
	.datad(\controlador0|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\controlador0|WideOr9~combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr9 .lut_mask = 16'hFAFF;
defparam \controlador0|WideOr9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneii_lcell_comb \controlador0|mux0select[0] (
// Equation(s):
// \controlador0|mux0select [0] = (GLOBAL(\controlador0|WideOr6~clkctrl_outclk ) & (\controlador0|mux0select [0])) # (!GLOBAL(\controlador0|WideOr6~clkctrl_outclk ) & ((!\controlador0|WideOr9~combout )))

	.dataa(vcc),
	.datab(\controlador0|mux0select [0]),
	.datac(\controlador0|WideOr6~clkctrl_outclk ),
	.datad(\controlador0|WideOr9~combout ),
	.cin(gnd),
	.combout(\controlador0|mux0select [0]),
	.cout());
// synopsys translate_off
defparam \controlador0|mux0select[0] .lut_mask = 16'hC0CF;
defparam \controlador0|mux0select[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneii_lcell_comb \datapath0|mux0|Mux7~7 (
// Equation(s):
// \datapath0|mux0|Mux7~7_combout  = (\controlador0|mux0select [2] & ((\controlador0|mux0select [1]) # (\controlador0|mux0select [0]))) # (!\controlador0|mux0select [2] & (\controlador0|mux0select [1] $ (!\controlador0|mux0select [0])))

	.dataa(vcc),
	.datab(\controlador0|mux0select [2]),
	.datac(\controlador0|mux0select [1]),
	.datad(\controlador0|mux0select [0]),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux7~7 .lut_mask = 16'hFCC3;
defparam \datapath0|mux0|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneii_lcell_comb \datapath0|ALU0|Add0~2 (
// Equation(s):
// \datapath0|ALU0|Add0~2_combout  = (\datapath0|mux1|Mux6~1_combout  & ((\datapath0|mux2|Mux6~1_combout  & (\datapath0|ALU0|Add0~1  & VCC)) # (!\datapath0|mux2|Mux6~1_combout  & (!\datapath0|ALU0|Add0~1 )))) # (!\datapath0|mux1|Mux6~1_combout  & 
// ((\datapath0|mux2|Mux6~1_combout  & (!\datapath0|ALU0|Add0~1 )) # (!\datapath0|mux2|Mux6~1_combout  & ((\datapath0|ALU0|Add0~1 ) # (GND)))))
// \datapath0|ALU0|Add0~3  = CARRY((\datapath0|mux1|Mux6~1_combout  & (!\datapath0|mux2|Mux6~1_combout  & !\datapath0|ALU0|Add0~1 )) # (!\datapath0|mux1|Mux6~1_combout  & ((!\datapath0|ALU0|Add0~1 ) # (!\datapath0|mux2|Mux6~1_combout ))))

	.dataa(\datapath0|mux1|Mux6~1_combout ),
	.datab(\datapath0|mux2|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~1 ),
	.combout(\datapath0|ALU0|Add0~2_combout ),
	.cout(\datapath0|ALU0|Add0~3 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~2 .lut_mask = 16'h9617;
defparam \datapath0|ALU0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneii_lcell_comb \datapath0|ALU0|Mux8~0 (
// Equation(s):
// \datapath0|ALU0|Mux8~0_combout  = (\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & (\datapath0|mux1|Mux6~1_combout )) # (!\controlador0|alucontrol [0] & ((\datapath0|mux1|Mux7~1_combout )))))

	.dataa(\datapath0|mux1|Mux6~1_combout ),
	.datab(\controlador0|alucontrol [0]),
	.datac(\controlador0|alucontrol [3]),
	.datad(\datapath0|mux1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux8~0 .lut_mask = 16'hB080;
defparam \datapath0|ALU0|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneii_lcell_comb \datapath0|ALU0|Mux8~1 (
// Equation(s):
// \datapath0|ALU0|Mux8~1_combout  = (\datapath0|ALU0|Mux8~0_combout ) # ((!\controlador0|alucontrol [3] & (!\controlador0|alucontrol [0] & \datapath0|ALU0|Add0~2_combout )))

	.dataa(\controlador0|alucontrol [3]),
	.datab(\controlador0|alucontrol [0]),
	.datac(\datapath0|ALU0|Add0~2_combout ),
	.datad(\datapath0|ALU0|Mux8~0_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux8~1 .lut_mask = 16'hFF10;
defparam \datapath0|ALU0|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N31
cycloneii_lcell_ff \datapath0|reg00|out0[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux5~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [2]));

// Location: LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \datapath0|reg10|out0[2]~feeder (
// Equation(s):
// \datapath0|reg10|out0[2]~feeder_combout  = \datapath0|mux0|Mux5~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux0|Mux5~combout ),
	.cin(gnd),
	.combout(\datapath0|reg10|out0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reg10|out0[2]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reg10|out0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N9
cycloneii_lcell_ff \datapath0|reg10|out0[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reg10|out0[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [2]));

// Location: LCCOMB_X28_Y20_N22
cycloneii_lcell_comb \datapath0|mux2|Mux5~0 (
// Equation(s):
// \datapath0|mux2|Mux5~0_combout  = (\controlador0|mux2select [0] & (((\controlador0|mux2select [1])))) # (!\controlador0|mux2select [0] & ((\controlador0|mux2select [1] & ((\datapath0|reg10|out0 [2]))) # (!\controlador0|mux2select [1] & 
// (\datapath0|reg00|out0 [2]))))

	.dataa(\controlador0|mux2select [0]),
	.datab(\datapath0|reg00|out0 [2]),
	.datac(\datapath0|reg10|out0 [2]),
	.datad(\controlador0|mux2select [1]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux5~0 .lut_mask = 16'hFA44;
defparam \datapath0|mux2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneii_lcell_comb \datapath0|mux2|Mux5~1 (
// Equation(s):
// \datapath0|mux2|Mux5~1_combout  = (\controlador0|mux2select [0] & ((\datapath0|mux2|Mux5~0_combout  & ((\datapath0|reg11|out0 [2]))) # (!\datapath0|mux2|Mux5~0_combout  & (\datapath0|reg01|out0 [2])))) # (!\controlador0|mux2select [0] & 
// (((\datapath0|mux2|Mux5~0_combout ))))

	.dataa(\datapath0|reg01|out0 [2]),
	.datab(\controlador0|mux2select [0]),
	.datac(\datapath0|reg11|out0 [2]),
	.datad(\datapath0|mux2|Mux5~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux5~1 .lut_mask = 16'hF388;
defparam \datapath0|mux2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N5
cycloneii_lcell_ff \datapath0|reg11|out0[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux4~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [3]));

// Location: LCCOMB_X30_Y20_N30
cycloneii_lcell_comb \datapath0|mux2|Mux4~0 (
// Equation(s):
// \datapath0|mux2|Mux4~0_combout  = (\controlador0|mux2select [0] & (((\datapath0|reg01|out0 [3]) # (\controlador0|mux2select [1])))) # (!\controlador0|mux2select [0] & (\datapath0|reg00|out0 [3] & ((!\controlador0|mux2select [1]))))

	.dataa(\datapath0|reg00|out0 [3]),
	.datab(\datapath0|reg01|out0 [3]),
	.datac(\controlador0|mux2select [0]),
	.datad(\controlador0|mux2select [1]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux4~0 .lut_mask = 16'hF0CA;
defparam \datapath0|mux2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneii_lcell_comb \datapath0|mux2|Mux4~1 (
// Equation(s):
// \datapath0|mux2|Mux4~1_combout  = (\controlador0|mux2select [1] & ((\datapath0|mux2|Mux4~0_combout  & ((\datapath0|reg11|out0 [3]))) # (!\datapath0|mux2|Mux4~0_combout  & (\datapath0|reg10|out0 [3])))) # (!\controlador0|mux2select [1] & 
// (((\datapath0|mux2|Mux4~0_combout ))))

	.dataa(\datapath0|reg10|out0 [3]),
	.datab(\controlador0|mux2select [1]),
	.datac(\datapath0|reg11|out0 [3]),
	.datad(\datapath0|mux2|Mux4~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux4~1 .lut_mask = 16'hF388;
defparam \datapath0|mux2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneii_lcell_comb \datapath0|reg11|out0[1]~feeder (
// Equation(s):
// \datapath0|reg11|out0[1]~feeder_combout  = \datapath0|mux0|Mux6~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux0|Mux6~combout ),
	.cin(gnd),
	.combout(\datapath0|reg11|out0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reg11|out0[1]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reg11|out0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N29
cycloneii_lcell_ff \datapath0|reg11|out0[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reg11|out0[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [1]));

// Location: LCCOMB_X28_Y20_N14
cycloneii_lcell_comb \controlador0|Selector8~0 (
// Equation(s):
// \controlador0|Selector8~0_combout  = (\controlador0|state.instOUT~regout  & (\datapath0|reg_prev_isnt|out0 [2])) # (!\controlador0|state.instOUT~regout  & ((\controlador0|regload[1]~2_combout  & (\datapath0|reg_prev_isnt|out0 [2])) # 
// (!\controlador0|regload[1]~2_combout  & ((\datapath0|reg_prev_isnt|out0 [0])))))

	.dataa(\datapath0|reg_prev_isnt|out0 [2]),
	.datab(\datapath0|reg_prev_isnt|out0 [0]),
	.datac(\controlador0|state.instOUT~regout ),
	.datad(\controlador0|regload[1]~2_combout ),
	.cin(gnd),
	.combout(\controlador0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector8~0 .lut_mask = 16'hAAAC;
defparam \controlador0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \controlador0|mux1select[0] (
// Equation(s):
// \controlador0|mux1select [0] = (GLOBAL(\controlador0|WideOr12~0clkctrl_outclk ) & ((\controlador0|Selector8~0_combout ))) # (!GLOBAL(\controlador0|WideOr12~0clkctrl_outclk ) & (\controlador0|mux1select [0]))

	.dataa(\controlador0|mux1select [0]),
	.datab(\controlador0|WideOr12~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\controlador0|Selector8~0_combout ),
	.cin(gnd),
	.combout(\controlador0|mux1select [0]),
	.cout());
// synopsys translate_off
defparam \controlador0|mux1select[0] .lut_mask = 16'hEE22;
defparam \controlador0|mux1select[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N15
cycloneii_lcell_ff \datapath0|reg00|out0[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux6~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [1]));

// Location: LCCOMB_X29_Y20_N14
cycloneii_lcell_comb \datapath0|mux1|Mux6~0 (
// Equation(s):
// \datapath0|mux1|Mux6~0_combout  = (\controlador0|mux1select [1] & ((\datapath0|reg10|out0 [1]) # ((\controlador0|mux1select [0])))) # (!\controlador0|mux1select [1] & (((\datapath0|reg00|out0 [1] & !\controlador0|mux1select [0]))))

	.dataa(\datapath0|reg10|out0 [1]),
	.datab(\controlador0|mux1select [1]),
	.datac(\datapath0|reg00|out0 [1]),
	.datad(\controlador0|mux1select [0]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux6~0 .lut_mask = 16'hCCB8;
defparam \datapath0|mux1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneii_lcell_comb \datapath0|mux1|Mux6~1 (
// Equation(s):
// \datapath0|mux1|Mux6~1_combout  = (\controlador0|mux1select [0] & ((\datapath0|mux1|Mux6~0_combout  & ((\datapath0|reg11|out0 [1]))) # (!\datapath0|mux1|Mux6~0_combout  & (\datapath0|reg01|out0 [1])))) # (!\controlador0|mux1select [0] & 
// (((\datapath0|mux1|Mux6~0_combout ))))

	.dataa(\datapath0|reg01|out0 [1]),
	.datab(\datapath0|reg11|out0 [1]),
	.datac(\controlador0|mux1select [0]),
	.datad(\datapath0|mux1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux6~1 .lut_mask = 16'hCFA0;
defparam \datapath0|mux1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneii_lcell_comb \datapath0|reg10|out0[4]~feeder (
// Equation(s):
// \datapath0|reg10|out0[4]~feeder_combout  = \datapath0|mux0|Mux3~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux0|Mux3~combout ),
	.cin(gnd),
	.combout(\datapath0|reg10|out0[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reg10|out0[4]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reg10|out0[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N1
cycloneii_lcell_ff \datapath0|reg10|out0[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reg10|out0[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [4]));

// Location: LCFF_X29_Y20_N19
cycloneii_lcell_ff \datapath0|reg00|out0[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux3~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [4]));

// Location: LCCOMB_X29_Y20_N18
cycloneii_lcell_comb \datapath0|mux1|Mux3~0 (
// Equation(s):
// \datapath0|mux1|Mux3~0_combout  = (\controlador0|mux1select [1] & (((\controlador0|mux1select [0])))) # (!\controlador0|mux1select [1] & ((\controlador0|mux1select [0] & (\datapath0|reg01|out0 [4])) # (!\controlador0|mux1select [0] & 
// ((\datapath0|reg00|out0 [4])))))

	.dataa(\datapath0|reg01|out0 [4]),
	.datab(\controlador0|mux1select [1]),
	.datac(\datapath0|reg00|out0 [4]),
	.datad(\controlador0|mux1select [0]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux3~0 .lut_mask = 16'hEE30;
defparam \datapath0|mux1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneii_lcell_comb \datapath0|mux1|Mux3~1 (
// Equation(s):
// \datapath0|mux1|Mux3~1_combout  = (\controlador0|mux1select [1] & ((\datapath0|mux1|Mux3~0_combout  & (\datapath0|reg11|out0 [4])) # (!\datapath0|mux1|Mux3~0_combout  & ((\datapath0|reg10|out0 [4]))))) # (!\controlador0|mux1select [1] & 
// (((\datapath0|mux1|Mux3~0_combout ))))

	.dataa(\datapath0|reg11|out0 [4]),
	.datab(\datapath0|reg10|out0 [4]),
	.datac(\controlador0|mux1select [1]),
	.datad(\datapath0|mux1|Mux3~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux3~1 .lut_mask = 16'hAFC0;
defparam \datapath0|mux1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneii_lcell_comb \datapath0|mux0|Mux7~6 (
// Equation(s):
// \datapath0|mux0|Mux7~6_combout  = (\controlador0|mux0select [2] & ((\controlador0|mux0select [1]) # (\controlador0|mux0select [0]))) # (!\controlador0|mux0select [2] & (!\controlador0|mux0select [1]))

	.dataa(vcc),
	.datab(\controlador0|mux0select [2]),
	.datac(\controlador0|mux0select [1]),
	.datad(\controlador0|mux0select [0]),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux7~6 .lut_mask = 16'hCFC3;
defparam \datapath0|mux0|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N21
cycloneii_lcell_ff \datapath0|reg11|out0[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux0~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [7]));

// Location: LCFF_X29_Y20_N25
cycloneii_lcell_ff \datapath0|reg00|out0[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux0~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [7]));

// Location: LCCOMB_X29_Y20_N24
cycloneii_lcell_comb \datapath0|mux2|Mux0~0 (
// Equation(s):
// \datapath0|mux2|Mux0~0_combout  = (\controlador0|mux2select [1] & (\controlador0|mux2select [0])) # (!\controlador0|mux2select [1] & ((\controlador0|mux2select [0] & ((\datapath0|reg01|out0 [7]))) # (!\controlador0|mux2select [0] & (\datapath0|reg00|out0 
// [7]))))

	.dataa(\controlador0|mux2select [1]),
	.datab(\controlador0|mux2select [0]),
	.datac(\datapath0|reg00|out0 [7]),
	.datad(\datapath0|reg01|out0 [7]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux0~0 .lut_mask = 16'hDC98;
defparam \datapath0|mux2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneii_lcell_comb \datapath0|mux2|Mux0~1 (
// Equation(s):
// \datapath0|mux2|Mux0~1_combout  = (\controlador0|mux2select [1] & ((\datapath0|mux2|Mux0~0_combout  & ((\datapath0|reg11|out0 [7]))) # (!\datapath0|mux2|Mux0~0_combout  & (\datapath0|reg10|out0 [7])))) # (!\controlador0|mux2select [1] & 
// (((\datapath0|mux2|Mux0~0_combout ))))

	.dataa(\datapath0|reg10|out0 [7]),
	.datab(\controlador0|mux2select [1]),
	.datac(\datapath0|reg11|out0 [7]),
	.datad(\datapath0|mux2|Mux0~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux0~1 .lut_mask = 16'hF388;
defparam \datapath0|mux2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneii_lcell_comb \datapath0|ALU0|Add0~4 (
// Equation(s):
// \datapath0|ALU0|Add0~4_combout  = ((\datapath0|mux2|Mux5~1_combout  $ (\datapath0|mux1|Mux5~1_combout  $ (!\datapath0|ALU0|Add0~3 )))) # (GND)
// \datapath0|ALU0|Add0~5  = CARRY((\datapath0|mux2|Mux5~1_combout  & ((\datapath0|mux1|Mux5~1_combout ) # (!\datapath0|ALU0|Add0~3 ))) # (!\datapath0|mux2|Mux5~1_combout  & (\datapath0|mux1|Mux5~1_combout  & !\datapath0|ALU0|Add0~3 )))

	.dataa(\datapath0|mux2|Mux5~1_combout ),
	.datab(\datapath0|mux1|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~3 ),
	.combout(\datapath0|ALU0|Add0~4_combout ),
	.cout(\datapath0|ALU0|Add0~5 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~4 .lut_mask = 16'h698E;
defparam \datapath0|ALU0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneii_lcell_comb \datapath0|ALU0|Add0~6 (
// Equation(s):
// \datapath0|ALU0|Add0~6_combout  = (\datapath0|mux2|Mux4~1_combout  & ((\datapath0|mux1|Mux4~1_combout  & (\datapath0|ALU0|Add0~5  & VCC)) # (!\datapath0|mux1|Mux4~1_combout  & (!\datapath0|ALU0|Add0~5 )))) # (!\datapath0|mux2|Mux4~1_combout  & 
// ((\datapath0|mux1|Mux4~1_combout  & (!\datapath0|ALU0|Add0~5 )) # (!\datapath0|mux1|Mux4~1_combout  & ((\datapath0|ALU0|Add0~5 ) # (GND)))))
// \datapath0|ALU0|Add0~7  = CARRY((\datapath0|mux2|Mux4~1_combout  & (!\datapath0|mux1|Mux4~1_combout  & !\datapath0|ALU0|Add0~5 )) # (!\datapath0|mux2|Mux4~1_combout  & ((!\datapath0|ALU0|Add0~5 ) # (!\datapath0|mux1|Mux4~1_combout ))))

	.dataa(\datapath0|mux2|Mux4~1_combout ),
	.datab(\datapath0|mux1|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~5 ),
	.combout(\datapath0|ALU0|Add0~6_combout ),
	.cout(\datapath0|ALU0|Add0~7 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~6 .lut_mask = 16'h9617;
defparam \datapath0|ALU0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneii_lcell_comb \datapath0|ALU0|Add0~8 (
// Equation(s):
// \datapath0|ALU0|Add0~8_combout  = ((\datapath0|mux2|Mux3~1_combout  $ (\datapath0|mux1|Mux3~1_combout  $ (!\datapath0|ALU0|Add0~7 )))) # (GND)
// \datapath0|ALU0|Add0~9  = CARRY((\datapath0|mux2|Mux3~1_combout  & ((\datapath0|mux1|Mux3~1_combout ) # (!\datapath0|ALU0|Add0~7 ))) # (!\datapath0|mux2|Mux3~1_combout  & (\datapath0|mux1|Mux3~1_combout  & !\datapath0|ALU0|Add0~7 )))

	.dataa(\datapath0|mux2|Mux3~1_combout ),
	.datab(\datapath0|mux1|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~7 ),
	.combout(\datapath0|ALU0|Add0~8_combout ),
	.cout(\datapath0|ALU0|Add0~9 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~8 .lut_mask = 16'h698E;
defparam \datapath0|ALU0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneii_lcell_comb \datapath0|ALU0|Add0~10 (
// Equation(s):
// \datapath0|ALU0|Add0~10_combout  = (\datapath0|mux1|Mux2~1_combout  & ((\datapath0|mux2|Mux2~1_combout  & (\datapath0|ALU0|Add0~9  & VCC)) # (!\datapath0|mux2|Mux2~1_combout  & (!\datapath0|ALU0|Add0~9 )))) # (!\datapath0|mux1|Mux2~1_combout  & 
// ((\datapath0|mux2|Mux2~1_combout  & (!\datapath0|ALU0|Add0~9 )) # (!\datapath0|mux2|Mux2~1_combout  & ((\datapath0|ALU0|Add0~9 ) # (GND)))))
// \datapath0|ALU0|Add0~11  = CARRY((\datapath0|mux1|Mux2~1_combout  & (!\datapath0|mux2|Mux2~1_combout  & !\datapath0|ALU0|Add0~9 )) # (!\datapath0|mux1|Mux2~1_combout  & ((!\datapath0|ALU0|Add0~9 ) # (!\datapath0|mux2|Mux2~1_combout ))))

	.dataa(\datapath0|mux1|Mux2~1_combout ),
	.datab(\datapath0|mux2|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~9 ),
	.combout(\datapath0|ALU0|Add0~10_combout ),
	.cout(\datapath0|ALU0|Add0~11 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~10 .lut_mask = 16'h9617;
defparam \datapath0|ALU0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneii_lcell_comb \datapath0|ALU0|Add0~12 (
// Equation(s):
// \datapath0|ALU0|Add0~12_combout  = ((\datapath0|mux2|Mux1~1_combout  $ (\datapath0|mux1|Mux1~1_combout  $ (!\datapath0|ALU0|Add0~11 )))) # (GND)
// \datapath0|ALU0|Add0~13  = CARRY((\datapath0|mux2|Mux1~1_combout  & ((\datapath0|mux1|Mux1~1_combout ) # (!\datapath0|ALU0|Add0~11 ))) # (!\datapath0|mux2|Mux1~1_combout  & (\datapath0|mux1|Mux1~1_combout  & !\datapath0|ALU0|Add0~11 )))

	.dataa(\datapath0|mux2|Mux1~1_combout ),
	.datab(\datapath0|mux1|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~11 ),
	.combout(\datapath0|ALU0|Add0~12_combout ),
	.cout(\datapath0|ALU0|Add0~13 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~12 .lut_mask = 16'h698E;
defparam \datapath0|ALU0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneii_lcell_comb \datapath0|ALU0|Add0~14 (
// Equation(s):
// \datapath0|ALU0|Add0~14_combout  = (\datapath0|mux1|Mux0~1_combout  & ((\datapath0|mux2|Mux0~1_combout  & (\datapath0|ALU0|Add0~13  & VCC)) # (!\datapath0|mux2|Mux0~1_combout  & (!\datapath0|ALU0|Add0~13 )))) # (!\datapath0|mux1|Mux0~1_combout  & 
// ((\datapath0|mux2|Mux0~1_combout  & (!\datapath0|ALU0|Add0~13 )) # (!\datapath0|mux2|Mux0~1_combout  & ((\datapath0|ALU0|Add0~13 ) # (GND)))))
// \datapath0|ALU0|Add0~15  = CARRY((\datapath0|mux1|Mux0~1_combout  & (!\datapath0|mux2|Mux0~1_combout  & !\datapath0|ALU0|Add0~13 )) # (!\datapath0|mux1|Mux0~1_combout  & ((!\datapath0|ALU0|Add0~13 ) # (!\datapath0|mux2|Mux0~1_combout ))))

	.dataa(\datapath0|mux1|Mux0~1_combout ),
	.datab(\datapath0|mux2|Mux0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~13 ),
	.combout(\datapath0|ALU0|Add0~14_combout ),
	.cout(\datapath0|ALU0|Add0~15 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add0~14 .lut_mask = 16'h9617;
defparam \datapath0|ALU0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneii_lcell_comb \datapath0|ALU0|Add0~16 (
// Equation(s):
// \datapath0|ALU0|Add0~16_combout  = !\datapath0|ALU0|Add0~15 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add0~15 ),
	.combout(\datapath0|ALU0|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add0~16 .lut_mask = 16'h0F0F;
defparam \datapath0|ALU0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneii_lcell_comb \datapath0|ALU0|Mux1~0 (
// Equation(s):
// \datapath0|ALU0|Mux1~0_combout  = (!\controlador0|alucontrol [0] & ((\controlador0|alucontrol [3] & (\datapath0|mux1|Mux0~1_combout )) # (!\controlador0|alucontrol [3] & ((\datapath0|ALU0|Add0~16_combout )))))

	.dataa(\datapath0|mux1|Mux0~1_combout ),
	.datab(\controlador0|alucontrol [0]),
	.datac(\controlador0|alucontrol [3]),
	.datad(\datapath0|ALU0|Add0~16_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux1~0 .lut_mask = 16'h2320;
defparam \datapath0|ALU0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneii_lcell_comb \datapath0|ALU0|Mux2~0 (
// Equation(s):
// \datapath0|ALU0|Mux2~0_combout  = (\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & (\datapath0|mux1|Mux0~1_combout )) # (!\controlador0|alucontrol [0] & ((\datapath0|mux1|Mux1~1_combout )))))

	.dataa(\datapath0|mux1|Mux0~1_combout ),
	.datab(\controlador0|alucontrol [0]),
	.datac(\controlador0|alucontrol [3]),
	.datad(\datapath0|mux1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux2~0 .lut_mask = 16'hB080;
defparam \datapath0|ALU0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneii_lcell_comb \datapath0|ALU0|Mux2~1 (
// Equation(s):
// \datapath0|ALU0|Mux2~1_combout  = (\datapath0|ALU0|Mux2~0_combout ) # ((!\controlador0|alucontrol [0] & (!\controlador0|alucontrol [3] & \datapath0|ALU0|Add0~14_combout )))

	.dataa(\controlador0|alucontrol [0]),
	.datab(\controlador0|alucontrol [3]),
	.datac(\datapath0|ALU0|Mux2~0_combout ),
	.datad(\datapath0|ALU0|Add0~14_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux2~1 .lut_mask = 16'hF1F0;
defparam \datapath0|ALU0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneii_lcell_comb \datapath0|reg01|out0[6]~feeder (
// Equation(s):
// \datapath0|reg01|out0[6]~feeder_combout  = \datapath0|mux0|Mux1~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux0|Mux1~combout ),
	.cin(gnd),
	.combout(\datapath0|reg01|out0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reg01|out0[6]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reg01|out0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N9
cycloneii_lcell_ff \datapath0|reg01|out0[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reg01|out0[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [6]));

// Location: LCCOMB_X28_Y21_N28
cycloneii_lcell_comb \datapath0|reg11|out0[6]~feeder (
// Equation(s):
// \datapath0|reg11|out0[6]~feeder_combout  = \datapath0|mux0|Mux1~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux0|Mux1~combout ),
	.cin(gnd),
	.combout(\datapath0|reg11|out0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reg11|out0[6]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reg11|out0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N29
cycloneii_lcell_ff \datapath0|reg11|out0[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reg11|out0[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [6]));

// Location: LCFF_X31_Y21_N31
cycloneii_lcell_ff \datapath0|reg00|out0[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux1~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [6]));

// Location: LCCOMB_X30_Y21_N2
cycloneii_lcell_comb \datapath0|mux2|Mux1~0 (
// Equation(s):
// \datapath0|mux2|Mux1~0_combout  = (\controlador0|mux2select [0] & (((\controlador0|mux2select [1])))) # (!\controlador0|mux2select [0] & ((\controlador0|mux2select [1] & ((\datapath0|reg10|out0 [6]))) # (!\controlador0|mux2select [1] & 
// (\datapath0|reg00|out0 [6]))))

	.dataa(\controlador0|mux2select [0]),
	.datab(\datapath0|reg00|out0 [6]),
	.datac(\controlador0|mux2select [1]),
	.datad(\datapath0|reg10|out0 [6]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux1~0 .lut_mask = 16'hF4A4;
defparam \datapath0|mux2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneii_lcell_comb \datapath0|mux2|Mux1~1 (
// Equation(s):
// \datapath0|mux2|Mux1~1_combout  = (\controlador0|mux2select [0] & ((\datapath0|mux2|Mux1~0_combout  & ((\datapath0|reg11|out0 [6]))) # (!\datapath0|mux2|Mux1~0_combout  & (\datapath0|reg01|out0 [6])))) # (!\controlador0|mux2select [0] & 
// (((\datapath0|mux2|Mux1~0_combout ))))

	.dataa(\controlador0|mux2select [0]),
	.datab(\datapath0|reg01|out0 [6]),
	.datac(\datapath0|reg11|out0 [6]),
	.datad(\datapath0|mux2|Mux1~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux1~1 .lut_mask = 16'hF588;
defparam \datapath0|mux2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneii_lcell_comb \datapath0|ALU0|Add1~0 (
// Equation(s):
// \datapath0|ALU0|Add1~0_combout  = (\datapath0|mux1|Mux7~1_combout  & ((GND) # (!\datapath0|mux2|Mux7~1_combout ))) # (!\datapath0|mux1|Mux7~1_combout  & (\datapath0|mux2|Mux7~1_combout  $ (GND)))
// \datapath0|ALU0|Add1~1  = CARRY((\datapath0|mux1|Mux7~1_combout ) # (!\datapath0|mux2|Mux7~1_combout ))

	.dataa(\datapath0|mux1|Mux7~1_combout ),
	.datab(\datapath0|mux2|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add1~0_combout ),
	.cout(\datapath0|ALU0|Add1~1 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add1~0 .lut_mask = 16'h66BB;
defparam \datapath0|ALU0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneii_lcell_comb \datapath0|ALU0|Add1~2 (
// Equation(s):
// \datapath0|ALU0|Add1~2_combout  = (\datapath0|mux1|Mux6~1_combout  & ((\datapath0|mux2|Mux6~1_combout  & (!\datapath0|ALU0|Add1~1 )) # (!\datapath0|mux2|Mux6~1_combout  & (\datapath0|ALU0|Add1~1  & VCC)))) # (!\datapath0|mux1|Mux6~1_combout  & 
// ((\datapath0|mux2|Mux6~1_combout  & ((\datapath0|ALU0|Add1~1 ) # (GND))) # (!\datapath0|mux2|Mux6~1_combout  & (!\datapath0|ALU0|Add1~1 ))))
// \datapath0|ALU0|Add1~3  = CARRY((\datapath0|mux1|Mux6~1_combout  & (\datapath0|mux2|Mux6~1_combout  & !\datapath0|ALU0|Add1~1 )) # (!\datapath0|mux1|Mux6~1_combout  & ((\datapath0|mux2|Mux6~1_combout ) # (!\datapath0|ALU0|Add1~1 ))))

	.dataa(\datapath0|mux1|Mux6~1_combout ),
	.datab(\datapath0|mux2|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add1~1 ),
	.combout(\datapath0|ALU0|Add1~2_combout ),
	.cout(\datapath0|ALU0|Add1~3 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add1~2 .lut_mask = 16'h694D;
defparam \datapath0|ALU0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneii_lcell_comb \datapath0|ALU0|Add1~8 (
// Equation(s):
// \datapath0|ALU0|Add1~8_combout  = ((\datapath0|mux2|Mux3~1_combout  $ (\datapath0|mux1|Mux3~1_combout  $ (\datapath0|ALU0|Add1~7 )))) # (GND)
// \datapath0|ALU0|Add1~9  = CARRY((\datapath0|mux2|Mux3~1_combout  & (\datapath0|mux1|Mux3~1_combout  & !\datapath0|ALU0|Add1~7 )) # (!\datapath0|mux2|Mux3~1_combout  & ((\datapath0|mux1|Mux3~1_combout ) # (!\datapath0|ALU0|Add1~7 ))))

	.dataa(\datapath0|mux2|Mux3~1_combout ),
	.datab(\datapath0|mux1|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add1~7 ),
	.combout(\datapath0|ALU0|Add1~8_combout ),
	.cout(\datapath0|ALU0|Add1~9 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add1~8 .lut_mask = 16'h964D;
defparam \datapath0|ALU0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneii_lcell_comb \datapath0|ALU0|Add1~14 (
// Equation(s):
// \datapath0|ALU0|Add1~14_combout  = \datapath0|mux2|Mux0~1_combout  $ (\datapath0|ALU0|Add1~13  $ (!\datapath0|mux1|Mux0~1_combout ))

	.dataa(vcc),
	.datab(\datapath0|mux2|Mux0~1_combout ),
	.datac(vcc),
	.datad(\datapath0|mux1|Mux0~1_combout ),
	.cin(\datapath0|ALU0|Add1~13 ),
	.combout(\datapath0|ALU0|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add1~14 .lut_mask = 16'h3CC3;
defparam \datapath0|ALU0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneii_lcell_comb \datapath0|ALU0|Add2~0 (
// Equation(s):
// \datapath0|ALU0|Add2~0_combout  = (\datapath0|mux1|Mux7~1_combout  & (\datapath0|mux2|Mux7~1_combout  $ (VCC))) # (!\datapath0|mux1|Mux7~1_combout  & ((\datapath0|mux2|Mux7~1_combout ) # (GND)))
// \datapath0|ALU0|Add2~1  = CARRY((\datapath0|mux2|Mux7~1_combout ) # (!\datapath0|mux1|Mux7~1_combout ))

	.dataa(\datapath0|mux1|Mux7~1_combout ),
	.datab(\datapath0|mux2|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath0|ALU0|Add2~0_combout ),
	.cout(\datapath0|ALU0|Add2~1 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add2~0 .lut_mask = 16'h66DD;
defparam \datapath0|ALU0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneii_lcell_comb \datapath0|ALU0|Add2~4 (
// Equation(s):
// \datapath0|ALU0|Add2~4_combout  = ((\datapath0|mux2|Mux5~1_combout  $ (\datapath0|mux1|Mux5~1_combout  $ (\datapath0|ALU0|Add2~3 )))) # (GND)
// \datapath0|ALU0|Add2~5  = CARRY((\datapath0|mux2|Mux5~1_combout  & ((!\datapath0|ALU0|Add2~3 ) # (!\datapath0|mux1|Mux5~1_combout ))) # (!\datapath0|mux2|Mux5~1_combout  & (!\datapath0|mux1|Mux5~1_combout  & !\datapath0|ALU0|Add2~3 )))

	.dataa(\datapath0|mux2|Mux5~1_combout ),
	.datab(\datapath0|mux1|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add2~3 ),
	.combout(\datapath0|ALU0|Add2~4_combout ),
	.cout(\datapath0|ALU0|Add2~5 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add2~4 .lut_mask = 16'h962B;
defparam \datapath0|ALU0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneii_lcell_comb \datapath0|ALU0|Add2~6 (
// Equation(s):
// \datapath0|ALU0|Add2~6_combout  = (\datapath0|mux1|Mux4~1_combout  & ((\datapath0|mux2|Mux4~1_combout  & (!\datapath0|ALU0|Add2~5 )) # (!\datapath0|mux2|Mux4~1_combout  & ((\datapath0|ALU0|Add2~5 ) # (GND))))) # (!\datapath0|mux1|Mux4~1_combout  & 
// ((\datapath0|mux2|Mux4~1_combout  & (\datapath0|ALU0|Add2~5  & VCC)) # (!\datapath0|mux2|Mux4~1_combout  & (!\datapath0|ALU0|Add2~5 ))))
// \datapath0|ALU0|Add2~7  = CARRY((\datapath0|mux1|Mux4~1_combout  & ((!\datapath0|ALU0|Add2~5 ) # (!\datapath0|mux2|Mux4~1_combout ))) # (!\datapath0|mux1|Mux4~1_combout  & (!\datapath0|mux2|Mux4~1_combout  & !\datapath0|ALU0|Add2~5 )))

	.dataa(\datapath0|mux1|Mux4~1_combout ),
	.datab(\datapath0|mux2|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add2~5 ),
	.combout(\datapath0|ALU0|Add2~6_combout ),
	.cout(\datapath0|ALU0|Add2~7 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add2~6 .lut_mask = 16'h692B;
defparam \datapath0|ALU0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneii_lcell_comb \datapath0|ALU0|Add2~10 (
// Equation(s):
// \datapath0|ALU0|Add2~10_combout  = (\datapath0|mux2|Mux2~1_combout  & ((\datapath0|mux1|Mux2~1_combout  & (!\datapath0|ALU0|Add2~9 )) # (!\datapath0|mux1|Mux2~1_combout  & (\datapath0|ALU0|Add2~9  & VCC)))) # (!\datapath0|mux2|Mux2~1_combout  & 
// ((\datapath0|mux1|Mux2~1_combout  & ((\datapath0|ALU0|Add2~9 ) # (GND))) # (!\datapath0|mux1|Mux2~1_combout  & (!\datapath0|ALU0|Add2~9 ))))
// \datapath0|ALU0|Add2~11  = CARRY((\datapath0|mux2|Mux2~1_combout  & (\datapath0|mux1|Mux2~1_combout  & !\datapath0|ALU0|Add2~9 )) # (!\datapath0|mux2|Mux2~1_combout  & ((\datapath0|mux1|Mux2~1_combout ) # (!\datapath0|ALU0|Add2~9 ))))

	.dataa(\datapath0|mux2|Mux2~1_combout ),
	.datab(\datapath0|mux1|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|Add2~9 ),
	.combout(\datapath0|ALU0|Add2~10_combout ),
	.cout(\datapath0|ALU0|Add2~11 ));
// synopsys translate_off
defparam \datapath0|ALU0|Add2~10 .lut_mask = 16'h694D;
defparam \datapath0|ALU0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneii_lcell_comb \datapath0|ALU0|Add2~14 (
// Equation(s):
// \datapath0|ALU0|Add2~14_combout  = \datapath0|mux1|Mux0~1_combout  $ (\datapath0|ALU0|Add2~13  $ (!\datapath0|mux2|Mux0~1_combout ))

	.dataa(\datapath0|mux1|Mux0~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux2|Mux0~1_combout ),
	.cin(\datapath0|ALU0|Add2~13 ),
	.combout(\datapath0|ALU0|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Add2~14 .lut_mask = 16'h5AA5;
defparam \datapath0|ALU0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneii_lcell_comb \datapath0|ALU0|LessThan0~1 (
// Equation(s):
// \datapath0|ALU0|LessThan0~1_cout  = CARRY((\datapath0|mux2|Mux7~1_combout  & !\datapath0|mux1|Mux7~1_combout ))

	.dataa(\datapath0|mux2|Mux7~1_combout ),
	.datab(\datapath0|mux1|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\datapath0|ALU0|LessThan0~1_cout ));
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~1 .lut_mask = 16'h0022;
defparam \datapath0|ALU0|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneii_lcell_comb \datapath0|ALU0|LessThan0~3 (
// Equation(s):
// \datapath0|ALU0|LessThan0~3_cout  = CARRY((\datapath0|mux1|Mux6~1_combout  & ((!\datapath0|ALU0|LessThan0~1_cout ) # (!\datapath0|mux2|Mux6~1_combout ))) # (!\datapath0|mux1|Mux6~1_combout  & (!\datapath0|mux2|Mux6~1_combout  & 
// !\datapath0|ALU0|LessThan0~1_cout )))

	.dataa(\datapath0|mux1|Mux6~1_combout ),
	.datab(\datapath0|mux2|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|LessThan0~1_cout ),
	.combout(),
	.cout(\datapath0|ALU0|LessThan0~3_cout ));
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~3 .lut_mask = 16'h002B;
defparam \datapath0|ALU0|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneii_lcell_comb \datapath0|ALU0|LessThan0~5 (
// Equation(s):
// \datapath0|ALU0|LessThan0~5_cout  = CARRY((\datapath0|mux1|Mux5~1_combout  & (\datapath0|mux2|Mux5~1_combout  & !\datapath0|ALU0|LessThan0~3_cout )) # (!\datapath0|mux1|Mux5~1_combout  & ((\datapath0|mux2|Mux5~1_combout ) # 
// (!\datapath0|ALU0|LessThan0~3_cout ))))

	.dataa(\datapath0|mux1|Mux5~1_combout ),
	.datab(\datapath0|mux2|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|LessThan0~3_cout ),
	.combout(),
	.cout(\datapath0|ALU0|LessThan0~5_cout ));
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~5 .lut_mask = 16'h004D;
defparam \datapath0|ALU0|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneii_lcell_comb \datapath0|ALU0|LessThan0~7 (
// Equation(s):
// \datapath0|ALU0|LessThan0~7_cout  = CARRY((\datapath0|mux2|Mux4~1_combout  & (\datapath0|mux1|Mux4~1_combout  & !\datapath0|ALU0|LessThan0~5_cout )) # (!\datapath0|mux2|Mux4~1_combout  & ((\datapath0|mux1|Mux4~1_combout ) # 
// (!\datapath0|ALU0|LessThan0~5_cout ))))

	.dataa(\datapath0|mux2|Mux4~1_combout ),
	.datab(\datapath0|mux1|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|LessThan0~5_cout ),
	.combout(),
	.cout(\datapath0|ALU0|LessThan0~7_cout ));
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~7 .lut_mask = 16'h004D;
defparam \datapath0|ALU0|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneii_lcell_comb \datapath0|ALU0|LessThan0~9 (
// Equation(s):
// \datapath0|ALU0|LessThan0~9_cout  = CARRY((\datapath0|mux2|Mux3~1_combout  & ((!\datapath0|ALU0|LessThan0~7_cout ) # (!\datapath0|mux1|Mux3~1_combout ))) # (!\datapath0|mux2|Mux3~1_combout  & (!\datapath0|mux1|Mux3~1_combout  & 
// !\datapath0|ALU0|LessThan0~7_cout )))

	.dataa(\datapath0|mux2|Mux3~1_combout ),
	.datab(\datapath0|mux1|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|LessThan0~7_cout ),
	.combout(),
	.cout(\datapath0|ALU0|LessThan0~9_cout ));
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~9 .lut_mask = 16'h002B;
defparam \datapath0|ALU0|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneii_lcell_comb \datapath0|ALU0|LessThan0~11 (
// Equation(s):
// \datapath0|ALU0|LessThan0~11_cout  = CARRY((\datapath0|mux1|Mux2~1_combout  & ((!\datapath0|ALU0|LessThan0~9_cout ) # (!\datapath0|mux2|Mux2~1_combout ))) # (!\datapath0|mux1|Mux2~1_combout  & (!\datapath0|mux2|Mux2~1_combout  & 
// !\datapath0|ALU0|LessThan0~9_cout )))

	.dataa(\datapath0|mux1|Mux2~1_combout ),
	.datab(\datapath0|mux2|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|LessThan0~9_cout ),
	.combout(),
	.cout(\datapath0|ALU0|LessThan0~11_cout ));
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~11 .lut_mask = 16'h002B;
defparam \datapath0|ALU0|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneii_lcell_comb \datapath0|ALU0|LessThan0~13 (
// Equation(s):
// \datapath0|ALU0|LessThan0~13_cout  = CARRY((\datapath0|mux2|Mux1~1_combout  & ((!\datapath0|ALU0|LessThan0~11_cout ) # (!\datapath0|mux1|Mux1~1_combout ))) # (!\datapath0|mux2|Mux1~1_combout  & (!\datapath0|mux1|Mux1~1_combout  & 
// !\datapath0|ALU0|LessThan0~11_cout )))

	.dataa(\datapath0|mux2|Mux1~1_combout ),
	.datab(\datapath0|mux1|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\datapath0|ALU0|LessThan0~11_cout ),
	.combout(),
	.cout(\datapath0|ALU0|LessThan0~13_cout ));
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~13 .lut_mask = 16'h002B;
defparam \datapath0|ALU0|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneii_lcell_comb \datapath0|ALU0|LessThan0~14 (
// Equation(s):
// \datapath0|ALU0|LessThan0~14_combout  = (\datapath0|mux2|Mux0~1_combout  & ((\datapath0|ALU0|LessThan0~13_cout ) # (!\datapath0|mux1|Mux0~1_combout ))) # (!\datapath0|mux2|Mux0~1_combout  & (\datapath0|ALU0|LessThan0~13_cout  & 
// !\datapath0|mux1|Mux0~1_combout ))

	.dataa(vcc),
	.datab(\datapath0|mux2|Mux0~1_combout ),
	.datac(vcc),
	.datad(\datapath0|mux1|Mux0~1_combout ),
	.cin(\datapath0|ALU0|LessThan0~13_cout ),
	.combout(\datapath0|ALU0|LessThan0~14_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|LessThan0~14 .lut_mask = 16'hC0FC;
defparam \datapath0|ALU0|LessThan0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneii_lcell_comb \datapath0|mux0|Mux7~1 (
// Equation(s):
// \datapath0|mux0|Mux7~1_combout  = (\controlador0|alucontrol [0] & ((\controlador0|alucontrol [3]) # (!\datapath0|ALU0|LessThan0~14_combout )))

	.dataa(vcc),
	.datab(\controlador0|alucontrol [0]),
	.datac(\controlador0|alucontrol [3]),
	.datad(\datapath0|ALU0|LessThan0~14_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux7~1 .lut_mask = 16'hC0CC;
defparam \datapath0|mux0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneii_lcell_comb \datapath0|mux0|Mux0~0 (
// Equation(s):
// \datapath0|mux0|Mux0~0_combout  = (\datapath0|mux0|Mux7~2_combout  & (((\datapath0|mux0|Mux7~1_combout )))) # (!\datapath0|mux0|Mux7~2_combout  & ((\datapath0|mux0|Mux7~1_combout  & (\datapath0|ALU0|Add1~14_combout )) # (!\datapath0|mux0|Mux7~1_combout  & 
// ((\datapath0|ALU0|Add2~14_combout )))))

	.dataa(\datapath0|mux0|Mux7~2_combout ),
	.datab(\datapath0|ALU0|Add1~14_combout ),
	.datac(\datapath0|ALU0|Add2~14_combout ),
	.datad(\datapath0|mux0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux0~0 .lut_mask = 16'hEE50;
defparam \datapath0|mux0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneii_lcell_comb \datapath0|mux0|Mux0~1 (
// Equation(s):
// \datapath0|mux0|Mux0~1_combout  = (\datapath0|mux0|Mux7~2_combout  & ((\datapath0|mux0|Mux0~0_combout  & (\datapath0|ALU0|Mux1~0_combout )) # (!\datapath0|mux0|Mux0~0_combout  & ((\datapath0|ALU0|Mux2~1_combout ))))) # (!\datapath0|mux0|Mux7~2_combout  & 
// (((\datapath0|mux0|Mux0~0_combout ))))

	.dataa(\datapath0|mux0|Mux7~2_combout ),
	.datab(\datapath0|ALU0|Mux1~0_combout ),
	.datac(\datapath0|ALU0|Mux2~1_combout ),
	.datad(\datapath0|mux0|Mux0~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux0~1 .lut_mask = 16'hDDA0;
defparam \datapath0|mux0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneii_lcell_comb \datapath0|mux0|Mux0~2 (
// Equation(s):
// \datapath0|mux0|Mux0~2_combout  = (\datapath0|mux0|Mux7~6_combout  & ((\datapath0|mux0|Mux7~7_combout  & ((\datapath0|mux0|Mux0~1_combout ))) # (!\datapath0|mux0|Mux7~7_combout  & (\datapath0|mux1|Mux0~1_combout )))) # (!\datapath0|mux0|Mux7~6_combout  & 
// (((\datapath0|mux0|Mux7~7_combout ))))

	.dataa(\datapath0|mux1|Mux0~1_combout ),
	.datab(\datapath0|mux0|Mux7~6_combout ),
	.datac(\datapath0|mux0|Mux7~7_combout ),
	.datad(\datapath0|mux0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux0~2 .lut_mask = 16'hF838;
defparam \datapath0|mux0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneii_lcell_comb \datapath0|mux0|Mux0 (
// Equation(s):
// \datapath0|mux0|Mux0~combout  = (\datapath0|mux0|Mux7~0_combout  & ((\datapath0|mux0|Mux0~2_combout  & ((\datapath0|datamem0|altsyncram_component|auto_generated|q_a [7]))) # (!\datapath0|mux0|Mux0~2_combout  & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7])))) # (!\datapath0|mux0|Mux7~0_combout  & (((\datapath0|mux0|Mux0~2_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datab(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [7]),
	.datac(\datapath0|mux0|Mux7~0_combout ),
	.datad(\datapath0|mux0|Mux0~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux0 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N15
cycloneii_lcell_ff \datapath0|reg01|out0[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|mux0|Mux0~combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [7]));

// Location: LCFF_X31_Y20_N25
cycloneii_lcell_ff \datapath0|reg10|out0[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux0~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [7]));

// Location: LCCOMB_X31_Y20_N16
cycloneii_lcell_comb \datapath0|mux1|Mux0~0 (
// Equation(s):
// \datapath0|mux1|Mux0~0_combout  = (\controlador0|mux1select [0] & (((\controlador0|mux1select [1])))) # (!\controlador0|mux1select [0] & ((\controlador0|mux1select [1] & (\datapath0|reg10|out0 [7])) # (!\controlador0|mux1select [1] & 
// ((\datapath0|reg00|out0 [7])))))

	.dataa(\controlador0|mux1select [0]),
	.datab(\datapath0|reg10|out0 [7]),
	.datac(\datapath0|reg00|out0 [7]),
	.datad(\controlador0|mux1select [1]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux0~0 .lut_mask = 16'hEE50;
defparam \datapath0|mux1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneii_lcell_comb \datapath0|mux1|Mux0~1 (
// Equation(s):
// \datapath0|mux1|Mux0~1_combout  = (\datapath0|mux1|Mux0~0_combout  & ((\datapath0|reg11|out0 [7]) # ((!\controlador0|mux1select [0])))) # (!\datapath0|mux1|Mux0~0_combout  & (((\datapath0|reg01|out0 [7] & \controlador0|mux1select [0]))))

	.dataa(\datapath0|reg11|out0 [7]),
	.datab(\datapath0|reg01|out0 [7]),
	.datac(\datapath0|mux1|Mux0~0_combout ),
	.datad(\controlador0|mux1select [0]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux0~1 .lut_mask = 16'hACF0;
defparam \datapath0|mux1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneii_lcell_comb \datapath0|ALU0|Mux5~0 (
// Equation(s):
// \datapath0|ALU0|Mux5~0_combout  = (\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & (\datapath0|mux1|Mux3~1_combout )) # (!\controlador0|alucontrol [0] & ((\datapath0|mux1|Mux4~1_combout )))))

	.dataa(\controlador0|alucontrol [0]),
	.datab(\datapath0|mux1|Mux3~1_combout ),
	.datac(\controlador0|alucontrol [3]),
	.datad(\datapath0|mux1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux5~0 .lut_mask = 16'hD080;
defparam \datapath0|ALU0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneii_lcell_comb \datapath0|ALU0|Mux5~1 (
// Equation(s):
// \datapath0|ALU0|Mux5~1_combout  = (\datapath0|ALU0|Mux5~0_combout ) # ((!\controlador0|alucontrol [3] & (!\controlador0|alucontrol [0] & \datapath0|ALU0|Add0~8_combout )))

	.dataa(\controlador0|alucontrol [3]),
	.datab(\controlador0|alucontrol [0]),
	.datac(\datapath0|ALU0|Mux5~0_combout ),
	.datad(\datapath0|ALU0|Add0~8_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux5~1 .lut_mask = 16'hF1F0;
defparam \datapath0|ALU0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneii_lcell_comb \datapath0|mux0|Mux7~2 (
// Equation(s):
// \datapath0|mux0|Mux7~2_combout  = (\controlador0|alucontrol [3]) # (!\controlador0|alucontrol [0])

	.dataa(vcc),
	.datab(\controlador0|alucontrol [0]),
	.datac(vcc),
	.datad(\controlador0|alucontrol [3]),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux7~2 .lut_mask = 16'hFF33;
defparam \datapath0|mux0|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneii_lcell_comb \datapath0|mux0|Mux3~0 (
// Equation(s):
// \datapath0|mux0|Mux3~0_combout  = (\datapath0|mux0|Mux7~2_combout  & (((\datapath0|ALU0|Mux5~1_combout ) # (\datapath0|mux0|Mux7~1_combout )))) # (!\datapath0|mux0|Mux7~2_combout  & (\datapath0|ALU0|Add2~8_combout  & ((!\datapath0|mux0|Mux7~1_combout ))))

	.dataa(\datapath0|ALU0|Add2~8_combout ),
	.datab(\datapath0|ALU0|Mux5~1_combout ),
	.datac(\datapath0|mux0|Mux7~2_combout ),
	.datad(\datapath0|mux0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux3~0 .lut_mask = 16'hF0CA;
defparam \datapath0|mux0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneii_lcell_comb \datapath0|mux0|Mux3~1 (
// Equation(s):
// \datapath0|mux0|Mux3~1_combout  = (\datapath0|mux0|Mux7~1_combout  & ((\datapath0|mux0|Mux3~0_combout  & (\datapath0|ALU0|Mux4~1_combout )) # (!\datapath0|mux0|Mux3~0_combout  & ((\datapath0|ALU0|Add1~8_combout ))))) # (!\datapath0|mux0|Mux7~1_combout  & 
// (((\datapath0|mux0|Mux3~0_combout ))))

	.dataa(\datapath0|ALU0|Mux4~1_combout ),
	.datab(\datapath0|mux0|Mux7~1_combout ),
	.datac(\datapath0|mux0|Mux3~0_combout ),
	.datad(\datapath0|ALU0|Add1~8_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux3~1 .lut_mask = 16'hBCB0;
defparam \datapath0|mux0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneii_lcell_comb \datapath0|mux0|Mux3~2 (
// Equation(s):
// \datapath0|mux0|Mux3~2_combout  = (\datapath0|mux0|Mux7~6_combout  & ((\datapath0|mux0|Mux7~7_combout  & ((\datapath0|mux0|Mux3~1_combout ))) # (!\datapath0|mux0|Mux7~7_combout  & (\datapath0|mux1|Mux3~1_combout )))) # (!\datapath0|mux0|Mux7~6_combout  & 
// (((\datapath0|mux0|Mux7~7_combout ))))

	.dataa(\datapath0|mux1|Mux3~1_combout ),
	.datab(\datapath0|mux0|Mux3~1_combout ),
	.datac(\datapath0|mux0|Mux7~6_combout ),
	.datad(\datapath0|mux0|Mux7~7_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux3~2 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneii_lcell_comb \datapath0|mux0|Mux3 (
// Equation(s):
// \datapath0|mux0|Mux3~combout  = (\datapath0|mux0|Mux7~0_combout  & ((\datapath0|mux0|Mux3~2_combout  & ((\datapath0|datamem0|altsyncram_component|auto_generated|q_a [4]))) # (!\datapath0|mux0|Mux3~2_combout  & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4])))) # (!\datapath0|mux0|Mux7~0_combout  & (((\datapath0|mux0|Mux3~2_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.datab(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [4]),
	.datac(\datapath0|mux0|Mux7~0_combout ),
	.datad(\datapath0|mux0|Mux3~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux3 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N17
cycloneii_lcell_ff \datapath0|reg01|out0[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux3~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [4]));

// Location: LCCOMB_X29_Y20_N2
cycloneii_lcell_comb \datapath0|mux2|Mux3~0 (
// Equation(s):
// \datapath0|mux2|Mux3~0_combout  = (\controlador0|mux2select [1] & ((\datapath0|reg10|out0 [4]) # ((\controlador0|mux2select [0])))) # (!\controlador0|mux2select [1] & (((\datapath0|reg00|out0 [4] & !\controlador0|mux2select [0]))))

	.dataa(\datapath0|reg10|out0 [4]),
	.datab(\datapath0|reg00|out0 [4]),
	.datac(\controlador0|mux2select [1]),
	.datad(\controlador0|mux2select [0]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux3~0 .lut_mask = 16'hF0AC;
defparam \datapath0|mux2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneii_lcell_comb \datapath0|mux2|Mux3~1 (
// Equation(s):
// \datapath0|mux2|Mux3~1_combout  = (\controlador0|mux2select [0] & ((\datapath0|mux2|Mux3~0_combout  & (\datapath0|reg11|out0 [4])) # (!\datapath0|mux2|Mux3~0_combout  & ((\datapath0|reg01|out0 [4]))))) # (!\controlador0|mux2select [0] & 
// (((\datapath0|mux2|Mux3~0_combout ))))

	.dataa(\datapath0|reg11|out0 [4]),
	.datab(\controlador0|mux2select [0]),
	.datac(\datapath0|reg01|out0 [4]),
	.datad(\datapath0|mux2|Mux3~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux3~1 .lut_mask = 16'hBBC0;
defparam \datapath0|mux2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneii_lcell_comb \datapath0|mux0|Mux4~0 (
// Equation(s):
// \datapath0|mux0|Mux4~0_combout  = (\datapath0|mux0|Mux7~1_combout  & ((\datapath0|ALU0|Add1~6_combout ) # ((\datapath0|mux0|Mux7~2_combout )))) # (!\datapath0|mux0|Mux7~1_combout  & (((\datapath0|ALU0|Add2~6_combout  & !\datapath0|mux0|Mux7~2_combout ))))

	.dataa(\datapath0|ALU0|Add1~6_combout ),
	.datab(\datapath0|ALU0|Add2~6_combout ),
	.datac(\datapath0|mux0|Mux7~1_combout ),
	.datad(\datapath0|mux0|Mux7~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux4~0 .lut_mask = 16'hF0AC;
defparam \datapath0|mux0|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneii_lcell_comb \datapath0|mux0|Mux4~1 (
// Equation(s):
// \datapath0|mux0|Mux4~1_combout  = (\datapath0|mux0|Mux7~2_combout  & ((\datapath0|mux0|Mux4~0_combout  & ((\datapath0|ALU0|Mux5~1_combout ))) # (!\datapath0|mux0|Mux4~0_combout  & (\datapath0|ALU0|Mux6~1_combout )))) # (!\datapath0|mux0|Mux7~2_combout  & 
// (((\datapath0|mux0|Mux4~0_combout ))))

	.dataa(\datapath0|mux0|Mux7~2_combout ),
	.datab(\datapath0|ALU0|Mux6~1_combout ),
	.datac(\datapath0|ALU0|Mux5~1_combout ),
	.datad(\datapath0|mux0|Mux4~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux4~1 .lut_mask = 16'hF588;
defparam \datapath0|mux0|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneii_lcell_comb \datapath0|mux0|Mux4~2 (
// Equation(s):
// \datapath0|mux0|Mux4~2_combout  = (\datapath0|mux0|Mux7~6_combout  & ((\datapath0|mux0|Mux7~7_combout  & ((\datapath0|mux0|Mux4~1_combout ))) # (!\datapath0|mux0|Mux7~7_combout  & (\datapath0|mux1|Mux4~1_combout )))) # (!\datapath0|mux0|Mux7~6_combout  & 
// (((\datapath0|mux0|Mux7~7_combout ))))

	.dataa(\datapath0|mux1|Mux4~1_combout ),
	.datab(\datapath0|mux0|Mux7~6_combout ),
	.datac(\datapath0|mux0|Mux7~7_combout ),
	.datad(\datapath0|mux0|Mux4~1_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux4~2 .lut_mask = 16'hF838;
defparam \datapath0|mux0|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneii_lcell_comb \datapath0|mux0|Mux4 (
// Equation(s):
// \datapath0|mux0|Mux4~combout  = (\datapath0|mux0|Mux7~0_combout  & ((\datapath0|mux0|Mux4~2_combout  & ((\datapath0|datamem0|altsyncram_component|auto_generated|q_a [3]))) # (!\datapath0|mux0|Mux4~2_combout  & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3])))) # (!\datapath0|mux0|Mux7~0_combout  & (((\datapath0|mux0|Mux4~2_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]),
	.datab(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [3]),
	.datac(\datapath0|mux0|Mux7~0_combout ),
	.datad(\datapath0|mux0|Mux4~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux4 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneii_lcell_comb \datapath0|reg01|out0[3]~feeder (
// Equation(s):
// \datapath0|reg01|out0[3]~feeder_combout  = \datapath0|mux0|Mux4~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux0|Mux4~combout ),
	.cin(gnd),
	.combout(\datapath0|reg01|out0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reg01|out0[3]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reg01|out0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N19
cycloneii_lcell_ff \datapath0|reg01|out0[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reg01|out0[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [3]));

// Location: LCFF_X29_Y20_N11
cycloneii_lcell_ff \datapath0|reg00|out0[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux4~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg00|out0 [3]));

// Location: LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \datapath0|mux1|Mux4~0 (
// Equation(s):
// \datapath0|mux1|Mux4~0_combout  = (\controlador0|mux1select [1] & ((\datapath0|reg10|out0 [3]) # ((\controlador0|mux1select [0])))) # (!\controlador0|mux1select [1] & (((\datapath0|reg00|out0 [3] & !\controlador0|mux1select [0]))))

	.dataa(\datapath0|reg10|out0 [3]),
	.datab(\controlador0|mux1select [1]),
	.datac(\datapath0|reg00|out0 [3]),
	.datad(\controlador0|mux1select [0]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux4~0 .lut_mask = 16'hCCB8;
defparam \datapath0|mux1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneii_lcell_comb \datapath0|mux1|Mux4~1 (
// Equation(s):
// \datapath0|mux1|Mux4~1_combout  = (\controlador0|mux1select [0] & ((\datapath0|mux1|Mux4~0_combout  & (\datapath0|reg11|out0 [3])) # (!\datapath0|mux1|Mux4~0_combout  & ((\datapath0|reg01|out0 [3]))))) # (!\controlador0|mux1select [0] & 
// (((\datapath0|mux1|Mux4~0_combout ))))

	.dataa(\datapath0|reg11|out0 [3]),
	.datab(\datapath0|reg01|out0 [3]),
	.datac(\controlador0|mux1select [0]),
	.datad(\datapath0|mux1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux4~1 .lut_mask = 16'hAFC0;
defparam \datapath0|mux1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \datapath0|ALU0|Mux6~0 (
// Equation(s):
// \datapath0|ALU0|Mux6~0_combout  = (\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & ((\datapath0|mux1|Mux4~1_combout ))) # (!\controlador0|alucontrol [0] & (\datapath0|mux1|Mux5~1_combout ))))

	.dataa(\controlador0|alucontrol [0]),
	.datab(\datapath0|mux1|Mux5~1_combout ),
	.datac(\datapath0|mux1|Mux4~1_combout ),
	.datad(\controlador0|alucontrol [3]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux6~0 .lut_mask = 16'hE400;
defparam \datapath0|ALU0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \datapath0|ALU0|Mux6~1 (
// Equation(s):
// \datapath0|ALU0|Mux6~1_combout  = (\datapath0|ALU0|Mux6~0_combout ) # ((!\controlador0|alucontrol [0] & (!\controlador0|alucontrol [3] & \datapath0|ALU0|Add0~6_combout )))

	.dataa(\controlador0|alucontrol [0]),
	.datab(\controlador0|alucontrol [3]),
	.datac(\datapath0|ALU0|Add0~6_combout ),
	.datad(\datapath0|ALU0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux6~1 .lut_mask = 16'hFF10;
defparam \datapath0|ALU0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \datapath0|mux0|Mux5~0 (
// Equation(s):
// \datapath0|mux0|Mux5~0_combout  = (\datapath0|mux0|Mux7~2_combout  & ((\datapath0|ALU0|Mux7~1_combout ) # ((\datapath0|mux0|Mux7~1_combout )))) # (!\datapath0|mux0|Mux7~2_combout  & (((\datapath0|ALU0|Add2~4_combout  & !\datapath0|mux0|Mux7~1_combout ))))

	.dataa(\datapath0|ALU0|Mux7~1_combout ),
	.datab(\datapath0|ALU0|Add2~4_combout ),
	.datac(\datapath0|mux0|Mux7~2_combout ),
	.datad(\datapath0|mux0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux5~0 .lut_mask = 16'hF0AC;
defparam \datapath0|mux0|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneii_lcell_comb \datapath0|mux0|Mux5~1 (
// Equation(s):
// \datapath0|mux0|Mux5~1_combout  = (\datapath0|mux0|Mux5~0_combout  & (((\datapath0|ALU0|Mux6~1_combout ) # (!\datapath0|mux0|Mux7~1_combout )))) # (!\datapath0|mux0|Mux5~0_combout  & (\datapath0|ALU0|Add1~4_combout  & ((\datapath0|mux0|Mux7~1_combout ))))

	.dataa(\datapath0|ALU0|Add1~4_combout ),
	.datab(\datapath0|ALU0|Mux6~1_combout ),
	.datac(\datapath0|mux0|Mux5~0_combout ),
	.datad(\datapath0|mux0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux5~1 .lut_mask = 16'hCAF0;
defparam \datapath0|mux0|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \datapath0|mux0|Mux5~2 (
// Equation(s):
// \datapath0|mux0|Mux5~2_combout  = (\datapath0|mux0|Mux7~7_combout  & (((\datapath0|mux0|Mux5~1_combout ) # (!\datapath0|mux0|Mux7~6_combout )))) # (!\datapath0|mux0|Mux7~7_combout  & (\datapath0|mux1|Mux5~1_combout  & ((\datapath0|mux0|Mux7~6_combout ))))

	.dataa(\datapath0|mux1|Mux5~1_combout ),
	.datab(\datapath0|mux0|Mux5~1_combout ),
	.datac(\datapath0|mux0|Mux7~7_combout ),
	.datad(\datapath0|mux0|Mux7~6_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux5~2 .lut_mask = 16'hCAF0;
defparam \datapath0|mux0|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneii_lcell_comb \datapath0|mux0|Mux5 (
// Equation(s):
// \datapath0|mux0|Mux5~combout  = (\datapath0|mux0|Mux7~0_combout  & ((\datapath0|mux0|Mux5~2_combout  & (\datapath0|datamem0|altsyncram_component|auto_generated|q_a [2])) # (!\datapath0|mux0|Mux5~2_combout  & 
// ((\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]))))) # (!\datapath0|mux0|Mux7~0_combout  & (((\datapath0|mux0|Mux5~2_combout ))))

	.dataa(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [2]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]),
	.datac(\datapath0|mux0|Mux7~0_combout ),
	.datad(\datapath0|mux0|Mux5~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux5 .lut_mask = 16'hAFC0;
defparam \datapath0|mux0|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \datapath0|reg11|out0[2]~feeder (
// Equation(s):
// \datapath0|reg11|out0[2]~feeder_combout  = \datapath0|mux0|Mux5~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux0|Mux5~combout ),
	.cin(gnd),
	.combout(\datapath0|reg11|out0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reg11|out0[2]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reg11|out0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N11
cycloneii_lcell_ff \datapath0|reg11|out0[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reg11|out0[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [2]));

// Location: LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \datapath0|mux1|Mux5~0 (
// Equation(s):
// \datapath0|mux1|Mux5~0_combout  = (\controlador0|mux1select [1] & (((\controlador0|mux1select [0])))) # (!\controlador0|mux1select [1] & ((\controlador0|mux1select [0] & (\datapath0|reg01|out0 [2])) # (!\controlador0|mux1select [0] & 
// ((\datapath0|reg00|out0 [2])))))

	.dataa(\datapath0|reg01|out0 [2]),
	.datab(\controlador0|mux1select [1]),
	.datac(\datapath0|reg00|out0 [2]),
	.datad(\controlador0|mux1select [0]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux5~0 .lut_mask = 16'hEE30;
defparam \datapath0|mux1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \datapath0|mux1|Mux5~1 (
// Equation(s):
// \datapath0|mux1|Mux5~1_combout  = (\controlador0|mux1select [1] & ((\datapath0|mux1|Mux5~0_combout  & ((\datapath0|reg11|out0 [2]))) # (!\datapath0|mux1|Mux5~0_combout  & (\datapath0|reg10|out0 [2])))) # (!\controlador0|mux1select [1] & 
// (((\datapath0|mux1|Mux5~0_combout ))))

	.dataa(\datapath0|reg10|out0 [2]),
	.datab(\controlador0|mux1select [1]),
	.datac(\datapath0|reg11|out0 [2]),
	.datad(\datapath0|mux1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux5~1 .lut_mask = 16'hF388;
defparam \datapath0|mux1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \datapath0|ALU0|Mux7~0 (
// Equation(s):
// \datapath0|ALU0|Mux7~0_combout  = (\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & (\datapath0|mux1|Mux5~1_combout )) # (!\controlador0|alucontrol [0] & ((\datapath0|mux1|Mux6~1_combout )))))

	.dataa(\controlador0|alucontrol [0]),
	.datab(\datapath0|mux1|Mux5~1_combout ),
	.datac(\datapath0|mux1|Mux6~1_combout ),
	.datad(\controlador0|alucontrol [3]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux7~0 .lut_mask = 16'hD800;
defparam \datapath0|ALU0|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneii_lcell_comb \datapath0|ALU0|Mux7~1 (
// Equation(s):
// \datapath0|ALU0|Mux7~1_combout  = (\datapath0|ALU0|Mux7~0_combout ) # ((!\controlador0|alucontrol [0] & (!\controlador0|alucontrol [3] & \datapath0|ALU0|Add0~4_combout )))

	.dataa(\controlador0|alucontrol [0]),
	.datab(\controlador0|alucontrol [3]),
	.datac(\datapath0|ALU0|Mux7~0_combout ),
	.datad(\datapath0|ALU0|Add0~4_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux7~1 .lut_mask = 16'hF1F0;
defparam \datapath0|ALU0|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneii_lcell_comb \datapath0|mux0|Mux6~0 (
// Equation(s):
// \datapath0|mux0|Mux6~0_combout  = (\datapath0|mux0|Mux7~1_combout  & (((\datapath0|ALU0|Add1~2_combout ) # (\datapath0|mux0|Mux7~2_combout )))) # (!\datapath0|mux0|Mux7~1_combout  & (\datapath0|ALU0|Add2~2_combout  & ((!\datapath0|mux0|Mux7~2_combout ))))

	.dataa(\datapath0|ALU0|Add2~2_combout ),
	.datab(\datapath0|ALU0|Add1~2_combout ),
	.datac(\datapath0|mux0|Mux7~1_combout ),
	.datad(\datapath0|mux0|Mux7~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux6~0 .lut_mask = 16'hF0CA;
defparam \datapath0|mux0|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneii_lcell_comb \datapath0|mux0|Mux6~1 (
// Equation(s):
// \datapath0|mux0|Mux6~1_combout  = (\datapath0|mux0|Mux7~2_combout  & ((\datapath0|mux0|Mux6~0_combout  & ((\datapath0|ALU0|Mux7~1_combout ))) # (!\datapath0|mux0|Mux6~0_combout  & (\datapath0|ALU0|Mux8~1_combout )))) # (!\datapath0|mux0|Mux7~2_combout  & 
// (((\datapath0|mux0|Mux6~0_combout ))))

	.dataa(\datapath0|mux0|Mux7~2_combout ),
	.datab(\datapath0|ALU0|Mux8~1_combout ),
	.datac(\datapath0|ALU0|Mux7~1_combout ),
	.datad(\datapath0|mux0|Mux6~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux6~1 .lut_mask = 16'hF588;
defparam \datapath0|mux0|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneii_lcell_comb \datapath0|mux0|Mux6~2 (
// Equation(s):
// \datapath0|mux0|Mux6~2_combout  = (\datapath0|mux0|Mux7~7_combout  & (((\datapath0|mux0|Mux6~1_combout ) # (!\datapath0|mux0|Mux7~6_combout )))) # (!\datapath0|mux0|Mux7~7_combout  & (\datapath0|mux1|Mux6~1_combout  & ((\datapath0|mux0|Mux7~6_combout ))))

	.dataa(\datapath0|mux1|Mux6~1_combout ),
	.datab(\datapath0|mux0|Mux7~7_combout ),
	.datac(\datapath0|mux0|Mux6~1_combout ),
	.datad(\datapath0|mux0|Mux7~6_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux6~2 .lut_mask = 16'hE2CC;
defparam \datapath0|mux0|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneii_lcell_comb \datapath0|mux0|Mux6 (
// Equation(s):
// \datapath0|mux0|Mux6~combout  = (\datapath0|mux0|Mux7~0_combout  & ((\datapath0|mux0|Mux6~2_combout  & (\datapath0|datamem0|altsyncram_component|auto_generated|q_a [1])) # (!\datapath0|mux0|Mux6~2_combout  & 
// ((\datapath0|progmem0|altsyncram_component|auto_generated|q_a [1]))))) # (!\datapath0|mux0|Mux7~0_combout  & (((\datapath0|mux0|Mux6~2_combout ))))

	.dataa(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [1]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [1]),
	.datac(\datapath0|mux0|Mux7~0_combout ),
	.datad(\datapath0|mux0|Mux6~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux6 .lut_mask = 16'hAFC0;
defparam \datapath0|mux0|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneii_lcell_comb \datapath0|reg10|out0[1]~feeder (
// Equation(s):
// \datapath0|reg10|out0[1]~feeder_combout  = \datapath0|mux0|Mux6~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux0|Mux6~combout ),
	.cin(gnd),
	.combout(\datapath0|reg10|out0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reg10|out0[1]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reg10|out0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N7
cycloneii_lcell_ff \datapath0|reg10|out0[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reg10|out0[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [1]));

// Location: LCCOMB_X30_Y20_N26
cycloneii_lcell_comb \datapath0|reg01|out0[1]~feeder (
// Equation(s):
// \datapath0|reg01|out0[1]~feeder_combout  = \datapath0|mux0|Mux6~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux0|Mux6~combout ),
	.cin(gnd),
	.combout(\datapath0|reg01|out0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reg01|out0[1]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reg01|out0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N27
cycloneii_lcell_ff \datapath0|reg01|out0[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reg01|out0[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg01|out0 [1]));

// Location: LCCOMB_X30_Y20_N8
cycloneii_lcell_comb \datapath0|mux2|Mux6~0 (
// Equation(s):
// \datapath0|mux2|Mux6~0_combout  = (\controlador0|mux2select [0] & (((\datapath0|reg01|out0 [1]) # (\controlador0|mux2select [1])))) # (!\controlador0|mux2select [0] & (\datapath0|reg00|out0 [1] & ((!\controlador0|mux2select [1]))))

	.dataa(\datapath0|reg00|out0 [1]),
	.datab(\datapath0|reg01|out0 [1]),
	.datac(\controlador0|mux2select [0]),
	.datad(\controlador0|mux2select [1]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux6~0 .lut_mask = 16'hF0CA;
defparam \datapath0|mux2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneii_lcell_comb \datapath0|mux2|Mux6~1 (
// Equation(s):
// \datapath0|mux2|Mux6~1_combout  = (\datapath0|mux2|Mux6~0_combout  & ((\datapath0|reg11|out0 [1]) # ((!\controlador0|mux2select [1])))) # (!\datapath0|mux2|Mux6~0_combout  & (((\datapath0|reg10|out0 [1] & \controlador0|mux2select [1]))))

	.dataa(\datapath0|reg11|out0 [1]),
	.datab(\datapath0|reg10|out0 [1]),
	.datac(\datapath0|mux2|Mux6~0_combout ),
	.datad(\controlador0|mux2select [1]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux6~1 .lut_mask = 16'hACF0;
defparam \datapath0|mux2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneii_lcell_comb \datapath0|mux0|Mux7~4 (
// Equation(s):
// \datapath0|mux0|Mux7~4_combout  = (\datapath0|mux0|Mux7~1_combout  & (((\datapath0|mux0|Mux7~2_combout )))) # (!\datapath0|mux0|Mux7~1_combout  & ((\datapath0|mux0|Mux7~2_combout  & (\datapath0|mux0|Mux7~3_combout )) # (!\datapath0|mux0|Mux7~2_combout  & 
// ((\datapath0|ALU0|Add2~0_combout )))))

	.dataa(\datapath0|mux0|Mux7~3_combout ),
	.datab(\datapath0|ALU0|Add2~0_combout ),
	.datac(\datapath0|mux0|Mux7~1_combout ),
	.datad(\datapath0|mux0|Mux7~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux7~4 .lut_mask = 16'hFA0C;
defparam \datapath0|mux0|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneii_lcell_comb \datapath0|mux0|Mux7~5 (
// Equation(s):
// \datapath0|mux0|Mux7~5_combout  = (\datapath0|mux0|Mux7~1_combout  & ((\datapath0|mux0|Mux7~4_combout  & (\datapath0|ALU0|Mux8~1_combout )) # (!\datapath0|mux0|Mux7~4_combout  & ((\datapath0|ALU0|Add1~0_combout ))))) # (!\datapath0|mux0|Mux7~1_combout  & 
// (\datapath0|mux0|Mux7~4_combout ))

	.dataa(\datapath0|mux0|Mux7~1_combout ),
	.datab(\datapath0|mux0|Mux7~4_combout ),
	.datac(\datapath0|ALU0|Mux8~1_combout ),
	.datad(\datapath0|ALU0|Add1~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux7~5 .lut_mask = 16'hE6C4;
defparam \datapath0|mux0|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneii_lcell_comb \datapath0|mux0|Mux7~8 (
// Equation(s):
// \datapath0|mux0|Mux7~8_combout  = (\datapath0|mux0|Mux7~6_combout  & ((\datapath0|mux0|Mux7~7_combout  & ((\datapath0|mux0|Mux7~5_combout ))) # (!\datapath0|mux0|Mux7~7_combout  & (\datapath0|mux1|Mux7~1_combout )))) # (!\datapath0|mux0|Mux7~6_combout  & 
// (((\datapath0|mux0|Mux7~7_combout ))))

	.dataa(\datapath0|mux1|Mux7~1_combout ),
	.datab(\datapath0|mux0|Mux7~5_combout ),
	.datac(\datapath0|mux0|Mux7~6_combout ),
	.datad(\datapath0|mux0|Mux7~7_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux7~8 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneii_lcell_comb \datapath0|mux0|Mux7 (
// Equation(s):
// \datapath0|mux0|Mux7~combout  = (\datapath0|mux0|Mux7~0_combout  & ((\datapath0|mux0|Mux7~8_combout  & ((\datapath0|datamem0|altsyncram_component|auto_generated|q_a [0]))) # (!\datapath0|mux0|Mux7~8_combout  & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [0])))) # (!\datapath0|mux0|Mux7~0_combout  & (((\datapath0|mux0|Mux7~8_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [0]),
	.datab(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [0]),
	.datac(\datapath0|mux0|Mux7~0_combout ),
	.datad(\datapath0|mux0|Mux7~8_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux7 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N13
cycloneii_lcell_ff \datapath0|reg10|out0[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux7~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [0]));

// Location: LCCOMB_X29_Y20_N4
cycloneii_lcell_comb \datapath0|mux1|Mux7~0 (
// Equation(s):
// \datapath0|mux1|Mux7~0_combout  = (\controlador0|mux1select [1] & (((\controlador0|mux1select [0])))) # (!\controlador0|mux1select [1] & ((\controlador0|mux1select [0] & (\datapath0|reg01|out0 [0])) # (!\controlador0|mux1select [0] & 
// ((\datapath0|reg00|out0 [0])))))

	.dataa(\datapath0|reg01|out0 [0]),
	.datab(\controlador0|mux1select [1]),
	.datac(\datapath0|reg00|out0 [0]),
	.datad(\controlador0|mux1select [0]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux7~0 .lut_mask = 16'hEE30;
defparam \datapath0|mux1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneii_lcell_comb \datapath0|mux1|Mux7~1 (
// Equation(s):
// \datapath0|mux1|Mux7~1_combout  = (\controlador0|mux1select [1] & ((\datapath0|mux1|Mux7~0_combout  & (\datapath0|reg11|out0 [0])) # (!\datapath0|mux1|Mux7~0_combout  & ((\datapath0|reg10|out0 [0]))))) # (!\controlador0|mux1select [1] & 
// (((\datapath0|mux1|Mux7~0_combout ))))

	.dataa(\datapath0|reg11|out0 [0]),
	.datab(\datapath0|reg10|out0 [0]),
	.datac(\controlador0|mux1select [1]),
	.datad(\datapath0|mux1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux7~1 .lut_mask = 16'hAFC0;
defparam \datapath0|mux1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneii_lcell_comb \datapath0|mux0|Mux1~0 (
// Equation(s):
// \datapath0|mux0|Mux1~0_combout  = (\datapath0|mux0|Mux7~2_combout  & (((\datapath0|ALU0|Mux3~1_combout ) # (\datapath0|mux0|Mux7~1_combout )))) # (!\datapath0|mux0|Mux7~2_combout  & (\datapath0|ALU0|Add2~12_combout  & ((!\datapath0|mux0|Mux7~1_combout 
// ))))

	.dataa(\datapath0|ALU0|Add2~12_combout ),
	.datab(\datapath0|mux0|Mux7~2_combout ),
	.datac(\datapath0|ALU0|Mux3~1_combout ),
	.datad(\datapath0|mux0|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux1~0 .lut_mask = 16'hCCE2;
defparam \datapath0|mux0|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneii_lcell_comb \datapath0|mux0|Mux1~1 (
// Equation(s):
// \datapath0|mux0|Mux1~1_combout  = (\datapath0|mux0|Mux7~1_combout  & ((\datapath0|mux0|Mux1~0_combout  & ((\datapath0|ALU0|Mux2~1_combout ))) # (!\datapath0|mux0|Mux1~0_combout  & (\datapath0|ALU0|Add1~12_combout )))) # (!\datapath0|mux0|Mux7~1_combout  & 
// (((\datapath0|mux0|Mux1~0_combout ))))

	.dataa(\datapath0|ALU0|Add1~12_combout ),
	.datab(\datapath0|ALU0|Mux2~1_combout ),
	.datac(\datapath0|mux0|Mux7~1_combout ),
	.datad(\datapath0|mux0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux1~1 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneii_lcell_comb \datapath0|mux0|Mux1~2 (
// Equation(s):
// \datapath0|mux0|Mux1~2_combout  = (\datapath0|mux0|Mux7~6_combout  & ((\datapath0|mux0|Mux7~7_combout  & ((\datapath0|mux0|Mux1~1_combout ))) # (!\datapath0|mux0|Mux7~7_combout  & (\datapath0|mux1|Mux1~1_combout )))) # (!\datapath0|mux0|Mux7~6_combout  & 
// (\datapath0|mux0|Mux7~7_combout ))

	.dataa(\datapath0|mux0|Mux7~6_combout ),
	.datab(\datapath0|mux0|Mux7~7_combout ),
	.datac(\datapath0|mux1|Mux1~1_combout ),
	.datad(\datapath0|mux0|Mux1~1_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux1~2 .lut_mask = 16'hEC64;
defparam \datapath0|mux0|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneii_lcell_comb \datapath0|mux0|Mux1 (
// Equation(s):
// \datapath0|mux0|Mux1~combout  = (\datapath0|mux0|Mux7~0_combout  & ((\datapath0|mux0|Mux1~2_combout  & ((\datapath0|datamem0|altsyncram_component|auto_generated|q_a [6]))) # (!\datapath0|mux0|Mux1~2_combout  & 
// (\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6])))) # (!\datapath0|mux0|Mux7~0_combout  & (((\datapath0|mux0|Mux1~2_combout ))))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datab(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [6]),
	.datac(\datapath0|mux0|Mux7~0_combout ),
	.datad(\datapath0|mux0|Mux1~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux1~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux1 .lut_mask = 16'hCFA0;
defparam \datapath0|mux0|Mux1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N21
cycloneii_lcell_ff \datapath0|reg10|out0[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|mux0|Mux1~combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg10|out0 [6]));

// Location: LCCOMB_X31_Y21_N30
cycloneii_lcell_comb \datapath0|mux1|Mux1~0 (
// Equation(s):
// \datapath0|mux1|Mux1~0_combout  = (\controlador0|mux1select [1] & (((\controlador0|mux1select [0])))) # (!\controlador0|mux1select [1] & ((\controlador0|mux1select [0] & (\datapath0|reg01|out0 [6])) # (!\controlador0|mux1select [0] & 
// ((\datapath0|reg00|out0 [6])))))

	.dataa(\controlador0|mux1select [1]),
	.datab(\datapath0|reg01|out0 [6]),
	.datac(\datapath0|reg00|out0 [6]),
	.datad(\controlador0|mux1select [0]),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux1~0 .lut_mask = 16'hEE50;
defparam \datapath0|mux1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneii_lcell_comb \datapath0|mux1|Mux1~1 (
// Equation(s):
// \datapath0|mux1|Mux1~1_combout  = (\controlador0|mux1select [1] & ((\datapath0|mux1|Mux1~0_combout  & (\datapath0|reg11|out0 [6])) # (!\datapath0|mux1|Mux1~0_combout  & ((\datapath0|reg10|out0 [6]))))) # (!\controlador0|mux1select [1] & 
// (((\datapath0|mux1|Mux1~0_combout ))))

	.dataa(\datapath0|reg11|out0 [6]),
	.datab(\datapath0|reg10|out0 [6]),
	.datac(\controlador0|mux1select [1]),
	.datad(\datapath0|mux1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux1|Mux1~1 .lut_mask = 16'hAFC0;
defparam \datapath0|mux1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneii_lcell_comb \datapath0|ALU0|Mux3~0 (
// Equation(s):
// \datapath0|ALU0|Mux3~0_combout  = (\controlador0|alucontrol [3] & ((\controlador0|alucontrol [0] & ((\datapath0|mux1|Mux1~1_combout ))) # (!\controlador0|alucontrol [0] & (\datapath0|mux1|Mux2~1_combout ))))

	.dataa(\datapath0|mux1|Mux2~1_combout ),
	.datab(\controlador0|alucontrol [0]),
	.datac(\datapath0|mux1|Mux1~1_combout ),
	.datad(\controlador0|alucontrol [3]),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux3~0 .lut_mask = 16'hE200;
defparam \datapath0|ALU0|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneii_lcell_comb \datapath0|ALU0|Mux3~1 (
// Equation(s):
// \datapath0|ALU0|Mux3~1_combout  = (\datapath0|ALU0|Mux3~0_combout ) # ((!\controlador0|alucontrol [3] & (!\controlador0|alucontrol [0] & \datapath0|ALU0|Add0~12_combout )))

	.dataa(\controlador0|alucontrol [3]),
	.datab(\controlador0|alucontrol [0]),
	.datac(\datapath0|ALU0|Mux3~0_combout ),
	.datad(\datapath0|ALU0|Add0~12_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux3~1 .lut_mask = 16'hF1F0;
defparam \datapath0|ALU0|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneii_lcell_comb \datapath0|mux0|Mux2~0 (
// Equation(s):
// \datapath0|mux0|Mux2~0_combout  = (\datapath0|mux0|Mux7~1_combout  & ((\datapath0|ALU0|Add1~10_combout ) # ((\datapath0|mux0|Mux7~2_combout )))) # (!\datapath0|mux0|Mux7~1_combout  & (((\datapath0|ALU0|Add2~10_combout  & !\datapath0|mux0|Mux7~2_combout 
// ))))

	.dataa(\datapath0|ALU0|Add1~10_combout ),
	.datab(\datapath0|ALU0|Add2~10_combout ),
	.datac(\datapath0|mux0|Mux7~1_combout ),
	.datad(\datapath0|mux0|Mux7~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux2~0 .lut_mask = 16'hF0AC;
defparam \datapath0|mux0|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneii_lcell_comb \datapath0|mux0|Mux2~1 (
// Equation(s):
// \datapath0|mux0|Mux2~1_combout  = (\datapath0|mux0|Mux7~2_combout  & ((\datapath0|mux0|Mux2~0_combout  & ((\datapath0|ALU0|Mux3~1_combout ))) # (!\datapath0|mux0|Mux2~0_combout  & (\datapath0|ALU0|Mux4~1_combout )))) # (!\datapath0|mux0|Mux7~2_combout  & 
// (((\datapath0|mux0|Mux2~0_combout ))))

	.dataa(\datapath0|mux0|Mux7~2_combout ),
	.datab(\datapath0|ALU0|Mux4~1_combout ),
	.datac(\datapath0|ALU0|Mux3~1_combout ),
	.datad(\datapath0|mux0|Mux2~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux2~1 .lut_mask = 16'hF588;
defparam \datapath0|mux0|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneii_lcell_comb \datapath0|mux0|Mux2~2 (
// Equation(s):
// \datapath0|mux0|Mux2~2_combout  = (\datapath0|mux0|Mux7~7_combout  & (((\datapath0|mux0|Mux2~1_combout ) # (!\datapath0|mux0|Mux7~6_combout )))) # (!\datapath0|mux0|Mux7~7_combout  & (\datapath0|mux1|Mux2~1_combout  & ((\datapath0|mux0|Mux7~6_combout ))))

	.dataa(\datapath0|mux1|Mux2~1_combout ),
	.datab(\datapath0|mux0|Mux2~1_combout ),
	.datac(\datapath0|mux0|Mux7~7_combout ),
	.datad(\datapath0|mux0|Mux7~6_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux2~2 .lut_mask = 16'hCAF0;
defparam \datapath0|mux0|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneii_lcell_comb \datapath0|mux0|Mux2 (
// Equation(s):
// \datapath0|mux0|Mux2~combout  = (\datapath0|mux0|Mux7~0_combout  & ((\datapath0|mux0|Mux2~2_combout  & (\datapath0|datamem0|altsyncram_component|auto_generated|q_a [5])) # (!\datapath0|mux0|Mux2~2_combout  & 
// ((\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]))))) # (!\datapath0|mux0|Mux7~0_combout  & (((\datapath0|mux0|Mux2~2_combout ))))

	.dataa(\datapath0|datamem0|altsyncram_component|auto_generated|q_a [5]),
	.datab(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.datac(\datapath0|mux0|Mux7~0_combout ),
	.datad(\datapath0|mux0|Mux2~2_combout ),
	.cin(gnd),
	.combout(\datapath0|mux0|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux0|Mux2 .lut_mask = 16'hAFC0;
defparam \datapath0|mux0|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N25
cycloneii_lcell_ff \datapath0|reg11|out0[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux0|Mux2~combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|regload [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reg11|out0 [5]));

// Location: LCCOMB_X30_Y20_N2
cycloneii_lcell_comb \datapath0|mux2|Mux2~0 (
// Equation(s):
// \datapath0|mux2|Mux2~0_combout  = (\controlador0|mux2select [0] & (((\datapath0|reg01|out0 [5]) # (\controlador0|mux2select [1])))) # (!\controlador0|mux2select [0] & (\datapath0|reg00|out0 [5] & ((!\controlador0|mux2select [1]))))

	.dataa(\controlador0|mux2select [0]),
	.datab(\datapath0|reg00|out0 [5]),
	.datac(\datapath0|reg01|out0 [5]),
	.datad(\controlador0|mux2select [1]),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux2~0 .lut_mask = 16'hAAE4;
defparam \datapath0|mux2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneii_lcell_comb \datapath0|mux2|Mux2~1 (
// Equation(s):
// \datapath0|mux2|Mux2~1_combout  = (\controlador0|mux2select [1] & ((\datapath0|mux2|Mux2~0_combout  & ((\datapath0|reg11|out0 [5]))) # (!\datapath0|mux2|Mux2~0_combout  & (\datapath0|reg10|out0 [5])))) # (!\controlador0|mux2select [1] & 
// (((\datapath0|mux2|Mux2~0_combout ))))

	.dataa(\datapath0|reg10|out0 [5]),
	.datab(\controlador0|mux2select [1]),
	.datac(\datapath0|reg11|out0 [5]),
	.datad(\datapath0|mux2|Mux2~0_combout ),
	.cin(gnd),
	.combout(\datapath0|mux2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|mux2|Mux2~1 .lut_mask = 16'hF388;
defparam \datapath0|mux2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneii_lcell_comb \datapath0|ALU0|Equal0~1 (
// Equation(s):
// \datapath0|ALU0|Equal0~1_combout  = (!\datapath0|ALU0|Add0~6_combout  & (!\datapath0|ALU0|Add0~10_combout  & (!\datapath0|ALU0|Add0~12_combout  & !\datapath0|ALU0|Add0~8_combout )))

	.dataa(\datapath0|ALU0|Add0~6_combout ),
	.datab(\datapath0|ALU0|Add0~10_combout ),
	.datac(\datapath0|ALU0|Add0~12_combout ),
	.datad(\datapath0|ALU0|Add0~8_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Equal0~1 .lut_mask = 16'h0001;
defparam \datapath0|ALU0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneii_lcell_comb \datapath0|ALU0|Equal0~0 (
// Equation(s):
// \datapath0|ALU0|Equal0~0_combout  = (!\datapath0|ALU0|Add0~0_combout  & (!\datapath0|ALU0|Add0~4_combout  & (!\datapath0|ALU0|Add0~16_combout  & !\datapath0|ALU0|Add0~2_combout )))

	.dataa(\datapath0|ALU0|Add0~0_combout ),
	.datab(\datapath0|ALU0|Add0~4_combout ),
	.datac(\datapath0|ALU0|Add0~16_combout ),
	.datad(\datapath0|ALU0|Add0~2_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Equal0~0 .lut_mask = 16'h0001;
defparam \datapath0|ALU0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneii_lcell_comb \datapath0|ALU0|Equal0~2 (
// Equation(s):
// \datapath0|ALU0|Equal0~2_combout  = (\controlador0|alucontrol [0]) # ((\datapath0|ALU0|Equal0~1_combout  & (!\datapath0|ALU0|Add0~14_combout  & \datapath0|ALU0|Equal0~0_combout )))

	.dataa(\controlador0|alucontrol [0]),
	.datab(\datapath0|ALU0|Equal0~1_combout ),
	.datac(\datapath0|ALU0|Add0~14_combout ),
	.datad(\datapath0|ALU0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Equal0~2 .lut_mask = 16'hAEAA;
defparam \datapath0|ALU0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneii_lcell_comb \datapath0|ALU0|zero_sign (
// Equation(s):
// \datapath0|ALU0|zero_sign~combout  = (\controlador0|alucontrol [3] & (\datapath0|ALU0|zero_sign~combout )) # (!\controlador0|alucontrol [3] & ((\datapath0|ALU0|Equal0~2_combout )))

	.dataa(vcc),
	.datab(\datapath0|ALU0|zero_sign~combout ),
	.datac(\controlador0|alucontrol [3]),
	.datad(\datapath0|ALU0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|zero_sign~combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|zero_sign .lut_mask = 16'hCFC0;
defparam \datapath0|ALU0|zero_sign .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneii_lcell_comb \datapath0|regzero|out0~feeder (
// Equation(s):
// \datapath0|regzero|out0~feeder_combout  = \datapath0|ALU0|zero_sign~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\datapath0|ALU0|zero_sign~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\datapath0|regzero|out0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|regzero|out0~feeder .lut_mask = 16'hF0F0;
defparam \datapath0|regzero|out0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N29
cycloneii_lcell_ff \datapath0|regzero|out0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|regzero|out0~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|regload[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|regzero|out0~regout ));

// Location: LCCOMB_X31_Y20_N18
cycloneii_lcell_comb \controlador0|Selector13~0 (
// Equation(s):
// \controlador0|Selector13~0_combout  = (\controlador0|state.JMP~regout ) # ((\controlador0|state.JZ~regout  & \datapath0|regzero|out0~regout ))

	.dataa(\controlador0|state.JZ~regout ),
	.datab(\controlador0|state.JMP~regout ),
	.datac(\datapath0|regzero|out0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\controlador0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector13~0 .lut_mask = 16'hECEC;
defparam \controlador0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneii_lcell_comb \datapath0|programcounter0|current[1]~10 (
// Equation(s):
// \datapath0|programcounter0|current[1]~10_combout  = (\controlador0|state.JZ~regout ) # ((!\controlador0|state.decode~regout  & \controlador0|state.start~regout ))

	.dataa(\controlador0|state.JZ~regout ),
	.datab(vcc),
	.datac(\controlador0|state.decode~regout ),
	.datad(\controlador0|state.start~regout ),
	.cin(gnd),
	.combout(\datapath0|programcounter0|current[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|programcounter0|current[1]~10 .lut_mask = 16'hAFAA;
defparam \datapath0|programcounter0|current[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N29
cycloneii_lcell_ff \datapath0|programcounter0|current[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|programcounter0|current[7]~23_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\controlador0|Selector13~0_combout ),
	.ena(\datapath0|programcounter0|current[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [7]));

// Location: M4K_X26_Y19
cycloneii_ram_block \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\datapath0|programcounter0|current [7],\datapath0|programcounter0|current [6],\datapath0|programcounter0|current [5],\datapath0|programcounter0|current [4],\datapath0|programcounter0|current [3],\datapath0|programcounter0|current [2],\datapath0|programcounter0|current [1],
\datapath0|programcounter0|current [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(8'b00000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "progmem.mif";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_51d1:auto_generated|ALTSYNCRAM";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 8;
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \datapath0|progmem0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000D4004500D40005013400D00000;
// synopsys translate_on

// Location: LCFF_X27_Y19_N27
cycloneii_lcell_ff \datapath0|programcounter0|current[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|programcounter0|current[6]~21_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\controlador0|Selector13~0_combout ),
	.ena(\datapath0|programcounter0|current[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [6]));

// Location: LCFF_X27_Y19_N25
cycloneii_lcell_ff \datapath0|programcounter0|current[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|programcounter0|current[5]~19_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [5]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\controlador0|Selector13~0_combout ),
	.ena(\datapath0|programcounter0|current[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [5]));

// Location: LCFF_X27_Y19_N23
cycloneii_lcell_ff \datapath0|programcounter0|current[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|programcounter0|current[4]~17_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [4]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\controlador0|Selector13~0_combout ),
	.ena(\datapath0|programcounter0|current[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [4]));

// Location: LCFF_X27_Y19_N21
cycloneii_lcell_ff \datapath0|programcounter0|current[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|programcounter0|current[3]~15_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [3]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\controlador0|Selector13~0_combout ),
	.ena(\datapath0|programcounter0|current[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [3]));

// Location: LCFF_X27_Y19_N19
cycloneii_lcell_ff \datapath0|programcounter0|current[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|programcounter0|current[2]~13_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [2]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\controlador0|Selector13~0_combout ),
	.ena(\datapath0|programcounter0|current[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [2]));

// Location: LCFF_X27_Y19_N17
cycloneii_lcell_ff \datapath0|programcounter0|current[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|programcounter0|current[1]~11_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [1]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\controlador0|Selector13~0_combout ),
	.ena(\datapath0|programcounter0|current[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [1]));

// Location: LCFF_X27_Y19_N15
cycloneii_lcell_ff \datapath0|programcounter0|current[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|programcounter0|current[0]~8_combout ),
	.sdata(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [0]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\controlador0|Selector13~0_combout ),
	.ena(\datapath0|programcounter0|current[1]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|programcounter0|current [0]));

// Location: LCCOMB_X31_Y20_N20
cycloneii_lcell_comb \controlador0|Selector4~1 (
// Equation(s):
// \controlador0|Selector4~1_combout  = (!\controlador0|Selector4~0_combout  & (((!\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6] & \datapath0|progmem0|altsyncram_component|auto_generated|q_a [7])) # (!\controlador0|state.decode~regout )))

	.dataa(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [6]),
	.datab(\controlador0|Selector4~0_combout ),
	.datac(\datapath0|progmem0|altsyncram_component|auto_generated|q_a [7]),
	.datad(\controlador0|state.decode~regout ),
	.cin(gnd),
	.combout(\controlador0|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|Selector4~1 .lut_mask = 16'h1033;
defparam \controlador0|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N21
cycloneii_lcell_ff \controlador0|state.busca (
	.clk(\clk~clkctrl_outclk ),
	.datain(\controlador0|Selector4~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\controlador0|state.busca~regout ));

// Location: LCCOMB_X31_Y20_N28
cycloneii_lcell_comb \controlador0|WideOr1 (
// Equation(s):
// \controlador0|WideOr1~combout  = (\controlador0|state.decode~regout ) # ((\controlador0|state.busca~regout ) # (!\controlador0|state.start~regout ))

	.dataa(\controlador0|state.decode~regout ),
	.datab(\controlador0|state.busca~regout ),
	.datac(vcc),
	.datad(\controlador0|state.start~regout ),
	.cin(gnd),
	.combout(\controlador0|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \controlador0|WideOr1 .lut_mask = 16'hEEFF;
defparam \controlador0|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \datapath0|reout|out0[0]~feeder (
// Equation(s):
// \datapath0|reout|out0[0]~feeder_combout  = \datapath0|mux1|Mux7~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux1|Mux7~1_combout ),
	.cin(gnd),
	.combout(\datapath0|reout|out0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reout|out0[0]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reout|out0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N21
cycloneii_lcell_ff \datapath0|reout|out0[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reout|out0[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [0]));

// Location: LCFF_X29_Y19_N25
cycloneii_lcell_ff \datapath0|reout|out0[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|mux1|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [1]));

// Location: LCCOMB_X27_Y20_N22
cycloneii_lcell_comb \datapath0|reout|out0[2]~feeder (
// Equation(s):
// \datapath0|reout|out0[2]~feeder_combout  = \datapath0|mux1|Mux5~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\datapath0|reout|out0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reout|out0[2]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reout|out0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N23
cycloneii_lcell_ff \datapath0|reout|out0[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reout|out0[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [2]));

// Location: LCCOMB_X30_Y21_N12
cycloneii_lcell_comb \datapath0|reout|out0[3]~feeder (
// Equation(s):
// \datapath0|reout|out0[3]~feeder_combout  = \datapath0|mux1|Mux4~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\datapath0|mux1|Mux4~1_combout ),
	.cin(gnd),
	.combout(\datapath0|reout|out0[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|reout|out0[3]~feeder .lut_mask = 16'hFF00;
defparam \datapath0|reout|out0[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N13
cycloneii_lcell_ff \datapath0|reout|out0[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|reout|out0[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [3]));

// Location: LCFF_X29_Y19_N11
cycloneii_lcell_ff \datapath0|reout|out0[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux1|Mux3~1_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [4]));

// Location: LCFF_X27_Y20_N13
cycloneii_lcell_ff \datapath0|reout|out0[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux1|Mux2~1_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [5]));

// Location: LCFF_X30_Y21_N31
cycloneii_lcell_ff \datapath0|reout|out0[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux1|Mux1~1_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [6]));

// Location: LCFF_X29_Y19_N7
cycloneii_lcell_ff \datapath0|reout|out0[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\datapath0|mux1|Mux0~1_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controlador0|state.instOUT~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|reout|out0 [7]));

// Location: LCCOMB_X28_Y19_N30
cycloneii_lcell_comb \datapath0|ALU0|Mux18~0 (
// Equation(s):
// \datapath0|ALU0|Mux18~0_combout  = (\controlador0|alucontrol [0] & (\datapath0|ALU0|LessThan0~14_combout )) # (!\controlador0|alucontrol [0] & ((\datapath0|ALU0|Mux1~0_combout )))

	.dataa(\datapath0|ALU0|LessThan0~14_combout ),
	.datab(\controlador0|alucontrol [0]),
	.datac(vcc),
	.datad(\datapath0|ALU0|Mux1~0_combout ),
	.cin(gnd),
	.combout(\datapath0|ALU0|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \datapath0|ALU0|Mux18~0 .lut_mask = 16'hBB88;
defparam \datapath0|ALU0|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N31
cycloneii_lcell_ff \datapath0|regcarryflag|out0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\datapath0|ALU0|Mux18~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\controlador0|alucontrol [3]),
	.sload(gnd),
	.ena(\controlador0|regload[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\datapath0|regcarryflag|out0~regout ));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \externaldata[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[0]));
// synopsys translate_off
defparam \externaldata[0]~I .input_async_reset = "none";
defparam \externaldata[0]~I .input_power_up = "low";
defparam \externaldata[0]~I .input_register_mode = "none";
defparam \externaldata[0]~I .input_sync_reset = "none";
defparam \externaldata[0]~I .oe_async_reset = "none";
defparam \externaldata[0]~I .oe_power_up = "low";
defparam \externaldata[0]~I .oe_register_mode = "none";
defparam \externaldata[0]~I .oe_sync_reset = "none";
defparam \externaldata[0]~I .operation_mode = "input";
defparam \externaldata[0]~I .output_async_reset = "none";
defparam \externaldata[0]~I .output_power_up = "low";
defparam \externaldata[0]~I .output_register_mode = "none";
defparam \externaldata[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \externaldata[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[1]));
// synopsys translate_off
defparam \externaldata[1]~I .input_async_reset = "none";
defparam \externaldata[1]~I .input_power_up = "low";
defparam \externaldata[1]~I .input_register_mode = "none";
defparam \externaldata[1]~I .input_sync_reset = "none";
defparam \externaldata[1]~I .oe_async_reset = "none";
defparam \externaldata[1]~I .oe_power_up = "low";
defparam \externaldata[1]~I .oe_register_mode = "none";
defparam \externaldata[1]~I .oe_sync_reset = "none";
defparam \externaldata[1]~I .operation_mode = "input";
defparam \externaldata[1]~I .output_async_reset = "none";
defparam \externaldata[1]~I .output_power_up = "low";
defparam \externaldata[1]~I .output_register_mode = "none";
defparam \externaldata[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \externaldata[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[2]));
// synopsys translate_off
defparam \externaldata[2]~I .input_async_reset = "none";
defparam \externaldata[2]~I .input_power_up = "low";
defparam \externaldata[2]~I .input_register_mode = "none";
defparam \externaldata[2]~I .input_sync_reset = "none";
defparam \externaldata[2]~I .oe_async_reset = "none";
defparam \externaldata[2]~I .oe_power_up = "low";
defparam \externaldata[2]~I .oe_register_mode = "none";
defparam \externaldata[2]~I .oe_sync_reset = "none";
defparam \externaldata[2]~I .operation_mode = "input";
defparam \externaldata[2]~I .output_async_reset = "none";
defparam \externaldata[2]~I .output_power_up = "low";
defparam \externaldata[2]~I .output_register_mode = "none";
defparam \externaldata[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \externaldata[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[3]));
// synopsys translate_off
defparam \externaldata[3]~I .input_async_reset = "none";
defparam \externaldata[3]~I .input_power_up = "low";
defparam \externaldata[3]~I .input_register_mode = "none";
defparam \externaldata[3]~I .input_sync_reset = "none";
defparam \externaldata[3]~I .oe_async_reset = "none";
defparam \externaldata[3]~I .oe_power_up = "low";
defparam \externaldata[3]~I .oe_register_mode = "none";
defparam \externaldata[3]~I .oe_sync_reset = "none";
defparam \externaldata[3]~I .operation_mode = "input";
defparam \externaldata[3]~I .output_async_reset = "none";
defparam \externaldata[3]~I .output_power_up = "low";
defparam \externaldata[3]~I .output_register_mode = "none";
defparam \externaldata[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \externaldata[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[4]));
// synopsys translate_off
defparam \externaldata[4]~I .input_async_reset = "none";
defparam \externaldata[4]~I .input_power_up = "low";
defparam \externaldata[4]~I .input_register_mode = "none";
defparam \externaldata[4]~I .input_sync_reset = "none";
defparam \externaldata[4]~I .oe_async_reset = "none";
defparam \externaldata[4]~I .oe_power_up = "low";
defparam \externaldata[4]~I .oe_register_mode = "none";
defparam \externaldata[4]~I .oe_sync_reset = "none";
defparam \externaldata[4]~I .operation_mode = "input";
defparam \externaldata[4]~I .output_async_reset = "none";
defparam \externaldata[4]~I .output_power_up = "low";
defparam \externaldata[4]~I .output_register_mode = "none";
defparam \externaldata[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \externaldata[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[5]));
// synopsys translate_off
defparam \externaldata[5]~I .input_async_reset = "none";
defparam \externaldata[5]~I .input_power_up = "low";
defparam \externaldata[5]~I .input_register_mode = "none";
defparam \externaldata[5]~I .input_sync_reset = "none";
defparam \externaldata[5]~I .oe_async_reset = "none";
defparam \externaldata[5]~I .oe_power_up = "low";
defparam \externaldata[5]~I .oe_register_mode = "none";
defparam \externaldata[5]~I .oe_sync_reset = "none";
defparam \externaldata[5]~I .operation_mode = "input";
defparam \externaldata[5]~I .output_async_reset = "none";
defparam \externaldata[5]~I .output_power_up = "low";
defparam \externaldata[5]~I .output_register_mode = "none";
defparam \externaldata[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \externaldata[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[6]));
// synopsys translate_off
defparam \externaldata[6]~I .input_async_reset = "none";
defparam \externaldata[6]~I .input_power_up = "low";
defparam \externaldata[6]~I .input_register_mode = "none";
defparam \externaldata[6]~I .input_sync_reset = "none";
defparam \externaldata[6]~I .oe_async_reset = "none";
defparam \externaldata[6]~I .oe_power_up = "low";
defparam \externaldata[6]~I .oe_register_mode = "none";
defparam \externaldata[6]~I .oe_sync_reset = "none";
defparam \externaldata[6]~I .operation_mode = "input";
defparam \externaldata[6]~I .output_async_reset = "none";
defparam \externaldata[6]~I .output_power_up = "low";
defparam \externaldata[6]~I .output_register_mode = "none";
defparam \externaldata[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \externaldata[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(externaldata[7]));
// synopsys translate_off
defparam \externaldata[7]~I .input_async_reset = "none";
defparam \externaldata[7]~I .input_power_up = "low";
defparam \externaldata[7]~I .input_register_mode = "none";
defparam \externaldata[7]~I .input_sync_reset = "none";
defparam \externaldata[7]~I .oe_async_reset = "none";
defparam \externaldata[7]~I .oe_power_up = "low";
defparam \externaldata[7]~I .oe_register_mode = "none";
defparam \externaldata[7]~I .oe_sync_reset = "none";
defparam \externaldata[7]~I .operation_mode = "input";
defparam \externaldata[7]~I .output_async_reset = "none";
defparam \externaldata[7]~I .output_power_up = "low";
defparam \externaldata[7]~I .output_register_mode = "none";
defparam \externaldata[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \finished~I (
	.datain(!\controlador0|WideOr1~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(finished));
// synopsys translate_off
defparam \finished~I .input_async_reset = "none";
defparam \finished~I .input_power_up = "low";
defparam \finished~I .input_register_mode = "none";
defparam \finished~I .input_sync_reset = "none";
defparam \finished~I .oe_async_reset = "none";
defparam \finished~I .oe_power_up = "low";
defparam \finished~I .oe_register_mode = "none";
defparam \finished~I .oe_sync_reset = "none";
defparam \finished~I .operation_mode = "output";
defparam \finished~I .output_async_reset = "none";
defparam \finished~I .output_power_up = "low";
defparam \finished~I .output_register_mode = "none";
defparam \finished~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[0]~I (
	.datain(\datapath0|reout|out0 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[0]));
// synopsys translate_off
defparam \saida[0]~I .input_async_reset = "none";
defparam \saida[0]~I .input_power_up = "low";
defparam \saida[0]~I .input_register_mode = "none";
defparam \saida[0]~I .input_sync_reset = "none";
defparam \saida[0]~I .oe_async_reset = "none";
defparam \saida[0]~I .oe_power_up = "low";
defparam \saida[0]~I .oe_register_mode = "none";
defparam \saida[0]~I .oe_sync_reset = "none";
defparam \saida[0]~I .operation_mode = "output";
defparam \saida[0]~I .output_async_reset = "none";
defparam \saida[0]~I .output_power_up = "low";
defparam \saida[0]~I .output_register_mode = "none";
defparam \saida[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[1]~I (
	.datain(\datapath0|reout|out0 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[1]));
// synopsys translate_off
defparam \saida[1]~I .input_async_reset = "none";
defparam \saida[1]~I .input_power_up = "low";
defparam \saida[1]~I .input_register_mode = "none";
defparam \saida[1]~I .input_sync_reset = "none";
defparam \saida[1]~I .oe_async_reset = "none";
defparam \saida[1]~I .oe_power_up = "low";
defparam \saida[1]~I .oe_register_mode = "none";
defparam \saida[1]~I .oe_sync_reset = "none";
defparam \saida[1]~I .operation_mode = "output";
defparam \saida[1]~I .output_async_reset = "none";
defparam \saida[1]~I .output_power_up = "low";
defparam \saida[1]~I .output_register_mode = "none";
defparam \saida[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[2]~I (
	.datain(\datapath0|reout|out0 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[2]));
// synopsys translate_off
defparam \saida[2]~I .input_async_reset = "none";
defparam \saida[2]~I .input_power_up = "low";
defparam \saida[2]~I .input_register_mode = "none";
defparam \saida[2]~I .input_sync_reset = "none";
defparam \saida[2]~I .oe_async_reset = "none";
defparam \saida[2]~I .oe_power_up = "low";
defparam \saida[2]~I .oe_register_mode = "none";
defparam \saida[2]~I .oe_sync_reset = "none";
defparam \saida[2]~I .operation_mode = "output";
defparam \saida[2]~I .output_async_reset = "none";
defparam \saida[2]~I .output_power_up = "low";
defparam \saida[2]~I .output_register_mode = "none";
defparam \saida[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[3]~I (
	.datain(\datapath0|reout|out0 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[3]));
// synopsys translate_off
defparam \saida[3]~I .input_async_reset = "none";
defparam \saida[3]~I .input_power_up = "low";
defparam \saida[3]~I .input_register_mode = "none";
defparam \saida[3]~I .input_sync_reset = "none";
defparam \saida[3]~I .oe_async_reset = "none";
defparam \saida[3]~I .oe_power_up = "low";
defparam \saida[3]~I .oe_register_mode = "none";
defparam \saida[3]~I .oe_sync_reset = "none";
defparam \saida[3]~I .operation_mode = "output";
defparam \saida[3]~I .output_async_reset = "none";
defparam \saida[3]~I .output_power_up = "low";
defparam \saida[3]~I .output_register_mode = "none";
defparam \saida[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[4]~I (
	.datain(\datapath0|reout|out0 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[4]));
// synopsys translate_off
defparam \saida[4]~I .input_async_reset = "none";
defparam \saida[4]~I .input_power_up = "low";
defparam \saida[4]~I .input_register_mode = "none";
defparam \saida[4]~I .input_sync_reset = "none";
defparam \saida[4]~I .oe_async_reset = "none";
defparam \saida[4]~I .oe_power_up = "low";
defparam \saida[4]~I .oe_register_mode = "none";
defparam \saida[4]~I .oe_sync_reset = "none";
defparam \saida[4]~I .operation_mode = "output";
defparam \saida[4]~I .output_async_reset = "none";
defparam \saida[4]~I .output_power_up = "low";
defparam \saida[4]~I .output_register_mode = "none";
defparam \saida[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[5]~I (
	.datain(\datapath0|reout|out0 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[5]));
// synopsys translate_off
defparam \saida[5]~I .input_async_reset = "none";
defparam \saida[5]~I .input_power_up = "low";
defparam \saida[5]~I .input_register_mode = "none";
defparam \saida[5]~I .input_sync_reset = "none";
defparam \saida[5]~I .oe_async_reset = "none";
defparam \saida[5]~I .oe_power_up = "low";
defparam \saida[5]~I .oe_register_mode = "none";
defparam \saida[5]~I .oe_sync_reset = "none";
defparam \saida[5]~I .operation_mode = "output";
defparam \saida[5]~I .output_async_reset = "none";
defparam \saida[5]~I .output_power_up = "low";
defparam \saida[5]~I .output_register_mode = "none";
defparam \saida[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[6]~I (
	.datain(\datapath0|reout|out0 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[6]));
// synopsys translate_off
defparam \saida[6]~I .input_async_reset = "none";
defparam \saida[6]~I .input_power_up = "low";
defparam \saida[6]~I .input_register_mode = "none";
defparam \saida[6]~I .input_sync_reset = "none";
defparam \saida[6]~I .oe_async_reset = "none";
defparam \saida[6]~I .oe_power_up = "low";
defparam \saida[6]~I .oe_register_mode = "none";
defparam \saida[6]~I .oe_sync_reset = "none";
defparam \saida[6]~I .operation_mode = "output";
defparam \saida[6]~I .output_async_reset = "none";
defparam \saida[6]~I .output_power_up = "low";
defparam \saida[6]~I .output_register_mode = "none";
defparam \saida[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \saida[7]~I (
	.datain(\datapath0|reout|out0 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(saida[7]));
// synopsys translate_off
defparam \saida[7]~I .input_async_reset = "none";
defparam \saida[7]~I .input_power_up = "low";
defparam \saida[7]~I .input_register_mode = "none";
defparam \saida[7]~I .input_sync_reset = "none";
defparam \saida[7]~I .oe_async_reset = "none";
defparam \saida[7]~I .oe_power_up = "low";
defparam \saida[7]~I .oe_register_mode = "none";
defparam \saida[7]~I .oe_sync_reset = "none";
defparam \saida[7]~I .operation_mode = "output";
defparam \saida[7]~I .output_async_reset = "none";
defparam \saida[7]~I .output_power_up = "low";
defparam \saida[7]~I .output_register_mode = "none";
defparam \saida[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \carryflag~I (
	.datain(\datapath0|regcarryflag|out0~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(carryflag));
// synopsys translate_off
defparam \carryflag~I .input_async_reset = "none";
defparam \carryflag~I .input_power_up = "low";
defparam \carryflag~I .input_register_mode = "none";
defparam \carryflag~I .input_sync_reset = "none";
defparam \carryflag~I .oe_async_reset = "none";
defparam \carryflag~I .oe_power_up = "low";
defparam \carryflag~I .oe_register_mode = "none";
defparam \carryflag~I .oe_sync_reset = "none";
defparam \carryflag~I .operation_mode = "output";
defparam \carryflag~I .output_async_reset = "none";
defparam \carryflag~I .output_power_up = "low";
defparam \carryflag~I .output_register_mode = "none";
defparam \carryflag~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
