%   Dylan Wright - dylan.wright@uky.edu
%   Casey O'kane - casey.okane@uky.edu
%   EE480 - Assignment 2: The Making Of An IDIOT
%   note.tex : Implementer's Note
%   Version:
%       02-14-2016 : initial
%	  03-06-2016 : Revised content slightly, added "General Approach" and 
%			      "Issues" subsection. Wrote a basic abstract  that may be
%				revised later. 
%	 03-09-2016: Continued to revise content. Added initial information for
%			     Verilog Module testing, General Approach, and the three
%			     subsections related to issues. Also created a general
%			     appendix. 

\documentclass[conference]{IEEEtran}
\usepackage{graphicx}

\begin{document}
\title{Assignment 2: The Making Of An IDIOT\\Implementor's Notes}
\author{\IEEEauthorblockN{Dylan Wright}
        \IEEEauthorblockA{dylan.wright@uky.edu}
        \IEEEauthorblockN{Robert McGillivary}
        \IEEEauthorblockA{}
        \IEEEauthorblockN{Evan Whitmer}
        \IEEEauthorblockA{}}

\maketitle

\begin{abstract}
\end{abstract}

\end{document}
