INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Vivado_fpga/PROJECTS/ALU_UVM/ALU_UVM.srcs/sim_1/new/alu_if.sv" into library xil_defaultlib
WARNING: [VRFC 10-3824] variable 'cov' must explicitly be declared as automatic or static [H:/Vivado_fpga/PROJECTS/ALU_UVM/ALU_UVM.srcs/sim_1/new/alu_if.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Vivado_fpga/PROJECTS/ALU_UVM/ALU_UVM.srcs/sim_1/new/alu_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Vivado_fpga/PROJECTS/ALU_UVM/ALU_UVM.srcs/sim_1/new/alu_tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module alu_tb_top
