<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: Summary</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div><div class="header">
  <div class="headertitle"><div class="title">Summary</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><p><a class="anchor" id="autotoc_md0"></a> Members | Descriptions <br  />
 -----------------------------&mdash;|------------------------------------------&mdash; <code>struct</code>`ADC_Common_TypeDef` | <code>struct</code>`ADC_TypeDef` | Analog to Digital Converter <code>struct</code>`CAN_FIFOMailBox_TypeDef` | Controller Area Network FIFOMailBox. <code>struct</code>`CAN_FilterRegister_TypeDef` | Controller Area Network FilterRegister. <code>struct</code>`CAN_TxMailBox_TypeDef` | Controller Area Network TxMailBox. <code>struct</code>`CAN_TypeDef` | Controller Area Network. <code>struct</code>`CRC_TypeDef` | CRC calculation unit. <code>struct</code>`DAC_TypeDef` | Digital to Analog Converter. <code>struct</code>`DBGMCU_TypeDef` | Debug MCU. <code>struct</code>`DCMI_TypeDef` | DCMI. <code>struct</code>`DMA2D_TypeDef` | DMA2D Controller. <code>struct</code>`DMA_Stream_TypeDef` | DMA Controller. <code>struct</code>`DMA_TypeDef` | <code>struct</code>`ETH_TypeDef` | Ethernet MAC. <code>struct</code>`EXTI_TypeDef` | External Interrupt/Event Controller. <code>struct</code>`FLASH_TypeDef` | FLASH Registers. <code>struct</code>`FMC_Bank1_TypeDef` | Flexible Memory Controller. <code>struct</code>`FMC_Bank1E_TypeDef` | Flexible Memory Controller Bank1E. <code>struct</code>`FMC_Bank2_3_TypeDef` | Flexible Memory Controller Bank2. <code>struct</code>`FMC_Bank4_TypeDef` | Flexible Memory Controller Bank4. <code>struct</code>`FMC_Bank5_6_TypeDef` | Flexible Memory Controller Bank5_6. <code>struct</code>`GPIO_TypeDef` | General Purpose I/O. <code>struct</code>`I2C_Handle_t` | <code>struct</code>`I2C_PinConfig_t` | <code>struct</code>`I2C_TypeDef` | Inter-integrated Circuit Interface. <code>struct</code>`IWDG_TypeDef` | Independent WATCHDOG. <code>struct</code>`LTDC_Layer_TypeDef` | LCD-TFT Display layer x Controller. <code>struct</code>`LTDC_TypeDef` | LCD-TFT Display Controller. <code>struct</code>`PWR_TypeDef` | Power Control. <code>struct</code>`RCC_TypeDef` | Reset and Clock Control. <code>struct</code>`RNG_TypeDef` | RNG. <code>struct</code>`RTC_TypeDef` | Real-Time Clock. <code>struct</code>`SAI_Block_TypeDef` | <code>struct</code>`SAI_TypeDef` | Serial Audio Interface. <code>struct</code>`SDIO_TypeDef` | SD host Interface. <code>struct</code>`SPI_TypeDef` | Serial Peripheral Interface. <code>struct</code>`SYSCFG_TypeDef` | System configuration controller. <code>struct</code>`TIM_TypeDef` | TIM. <code>struct</code>`USART_TypeDef` | Universal Synchronous Asynchronous Receiver Transmitter. <code>struct</code>`USB_OTG_DeviceTypeDef` | USB_OTG_device_Registers. <code>struct</code>`USB_OTG_GlobalTypeDef` | USB_OTG_Core_Registers. <code>struct</code>`USB_OTG_HostChannelTypeDef` | USB_OTG_Host_Channel_Specific_Registers. <code>struct</code>`USB_OTG_HostTypeDef` | USB_OTG_Host_Mode_Register_Structures. <code>struct</code>`USB_OTG_INEndpointTypeDef` | USB_OTG_IN_Endpoint-Specific_Register. <code>struct</code>`USB_OTG_OUTEndpointTypeDef` | USB_OTG_OUT_Endpoint-Specific_Registers. <code>struct</code>`WWDG_TypeDef` | Window WATCHDOG.</p>
<h1><a class="anchor" id="autotoc_md1"></a>
struct <code>ADC_Common_TypeDef</code></h1>
<h2><a class="anchor" id="autotoc_md2"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CSR`   </td><td class="markdownTableBodyNone">ADC Common status register, Address offset: ADC1 base address + 0x300    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CCR`   </td><td class="markdownTableBodyNone">ADC common control register, Address offset: ADC1 base address + 0x304    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CDR`   </td><td class="markdownTableBodyNone">ADC common regular data register for dual AND triple modes, Address offset: ADC1 base address + 0x308   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md3"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md4"></a>
<code>public __IO uint32_t</code>`CSR`</h4>
<p>ADC Common status register, Address offset: ADC1 base address + 0x300</p>
<h4><a class="anchor" id="autotoc_md5"></a>
<code>public __IO uint32_t</code>`CCR`</h4>
<p>ADC common control register, Address offset: ADC1 base address + 0x304</p>
<h4><a class="anchor" id="autotoc_md6"></a>
<code>public __IO uint32_t</code>`CDR`</h4>
<p>ADC common regular data register for dual AND triple modes, Address offset: ADC1 base address + 0x308</p>
<h1><a class="anchor" id="autotoc_md7"></a>
struct <code>ADC_TypeDef</code></h1>
<p>Analog to Digital Converter</p>
<h2><a class="anchor" id="autotoc_md8"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR`   </td><td class="markdownTableBodyNone">ADC status register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR1`   </td><td class="markdownTableBodyNone">ADC control register 1, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR2`   </td><td class="markdownTableBodyNone">ADC control register 2, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SMPR1`   </td><td class="markdownTableBodyNone">ADC sample time register 1, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SMPR2`   </td><td class="markdownTableBodyNone">ADC sample time register 2, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`JOFR1`   </td><td class="markdownTableBodyNone">ADC injected channel data offset register 1, Address offset: 0x14    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`JOFR2`   </td><td class="markdownTableBodyNone">ADC injected channel data offset register 2, Address offset: 0x18    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`JOFR3`   </td><td class="markdownTableBodyNone">ADC injected channel data offset register 3, Address offset: 0x1C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`JOFR4`   </td><td class="markdownTableBodyNone">ADC injected channel data offset register 4, Address offset: 0x20    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HTR`   </td><td class="markdownTableBodyNone">ADC watchdog higher threshold register, Address offset: 0x24    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`LTR`   </td><td class="markdownTableBodyNone">ADC watchdog lower threshold register, Address offset: 0x28    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SQR1`   </td><td class="markdownTableBodyNone">ADC regular sequence register 1, Address offset: 0x2C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SQR2`   </td><td class="markdownTableBodyNone">ADC regular sequence register 2, Address offset: 0x30    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SQR3`   </td><td class="markdownTableBodyNone">ADC regular sequence register 3, Address offset: 0x34    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`JSQR`   </td><td class="markdownTableBodyNone">ADC injected sequence register, Address offset: 0x38    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`JDR1`   </td><td class="markdownTableBodyNone">ADC injected data register 1, Address offset: 0x3C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`JDR2`   </td><td class="markdownTableBodyNone">ADC injected data register 2, Address offset: 0x40    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`JDR3`   </td><td class="markdownTableBodyNone">ADC injected data register 3, Address offset: 0x44    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`JDR4`   </td><td class="markdownTableBodyNone">ADC injected data register 4, Address offset: 0x48    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DR`   </td><td class="markdownTableBodyNone">ADC regular data register, Address offset: 0x4C   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md9"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md10"></a>
<code>public __IO uint32_t</code>`SR`</h4>
<p>ADC status register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md11"></a>
<code>public __IO uint32_t</code>`CR1`</h4>
<p>ADC control register 1, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md12"></a>
<code>public __IO uint32_t</code>`CR2`</h4>
<p>ADC control register 2, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md13"></a>
<code>public __IO uint32_t</code>`SMPR1`</h4>
<p>ADC sample time register 1, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md14"></a>
<code>public __IO uint32_t</code>`SMPR2`</h4>
<p>ADC sample time register 2, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md15"></a>
<code>public __IO uint32_t</code>`JOFR1`</h4>
<p>ADC injected channel data offset register 1, Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md16"></a>
<code>public __IO uint32_t</code>`JOFR2`</h4>
<p>ADC injected channel data offset register 2, Address offset: 0x18</p>
<h4><a class="anchor" id="autotoc_md17"></a>
<code>public __IO uint32_t</code>`JOFR3`</h4>
<p>ADC injected channel data offset register 3, Address offset: 0x1C</p>
<h4><a class="anchor" id="autotoc_md18"></a>
<code>public __IO uint32_t</code>`JOFR4`</h4>
<p>ADC injected channel data offset register 4, Address offset: 0x20</p>
<h4><a class="anchor" id="autotoc_md19"></a>
<code>public __IO uint32_t</code>`HTR`</h4>
<p>ADC watchdog higher threshold register, Address offset: 0x24</p>
<h4><a class="anchor" id="autotoc_md20"></a>
<code>public __IO uint32_t</code>`LTR`</h4>
<p>ADC watchdog lower threshold register, Address offset: 0x28</p>
<h4><a class="anchor" id="autotoc_md21"></a>
<code>public __IO uint32_t</code>`SQR1`</h4>
<p>ADC regular sequence register 1, Address offset: 0x2C</p>
<h4><a class="anchor" id="autotoc_md22"></a>
<code>public __IO uint32_t</code>`SQR2`</h4>
<p>ADC regular sequence register 2, Address offset: 0x30</p>
<h4><a class="anchor" id="autotoc_md23"></a>
<code>public __IO uint32_t</code>`SQR3`</h4>
<p>ADC regular sequence register 3, Address offset: 0x34</p>
<h4><a class="anchor" id="autotoc_md24"></a>
<code>public __IO uint32_t</code>`JSQR`</h4>
<p>ADC injected sequence register, Address offset: 0x38</p>
<h4><a class="anchor" id="autotoc_md25"></a>
<code>public __IO uint32_t</code>`JDR1`</h4>
<p>ADC injected data register 1, Address offset: 0x3C</p>
<h4><a class="anchor" id="autotoc_md26"></a>
<code>public __IO uint32_t</code>`JDR2`</h4>
<p>ADC injected data register 2, Address offset: 0x40</p>
<h4><a class="anchor" id="autotoc_md27"></a>
<code>public __IO uint32_t</code>`JDR3`</h4>
<p>ADC injected data register 3, Address offset: 0x44</p>
<h4><a class="anchor" id="autotoc_md28"></a>
<code>public __IO uint32_t</code>`JDR4`</h4>
<p>ADC injected data register 4, Address offset: 0x48</p>
<h4><a class="anchor" id="autotoc_md29"></a>
<code>public __IO uint32_t</code>`DR`</h4>
<p>ADC regular data register, Address offset: 0x4C</p>
<h1><a class="anchor" id="autotoc_md30"></a>
struct <code>CAN_FIFOMailBox_TypeDef</code></h1>
<p>Controller Area Network FIFOMailBox.</p>
<h2><a class="anchor" id="autotoc_md31"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`RIR`   </td><td class="markdownTableBodyNone">CAN receive FIFO mailbox identifier register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`RDTR`   </td><td class="markdownTableBodyNone">CAN receive FIFO mailbox data length control and time stamp register    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`RDLR`   </td><td class="markdownTableBodyNone">CAN receive FIFO mailbox data low register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`RDHR`   </td><td class="markdownTableBodyNone">CAN receive FIFO mailbox data high register   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md32"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md33"></a>
<code>public __IO uint32_t</code>`RIR`</h4>
<p>CAN receive FIFO mailbox identifier register</p>
<h4><a class="anchor" id="autotoc_md34"></a>
<code>public __IO uint32_t</code>`RDTR`</h4>
<p>CAN receive FIFO mailbox data length control and time stamp register</p>
<h4><a class="anchor" id="autotoc_md35"></a>
<code>public __IO uint32_t</code>`RDLR`</h4>
<p>CAN receive FIFO mailbox data low register</p>
<h4><a class="anchor" id="autotoc_md36"></a>
<code>public __IO uint32_t</code>`RDHR`</h4>
<p>CAN receive FIFO mailbox data high register</p>
<h1><a class="anchor" id="autotoc_md37"></a>
struct <code>CAN_FilterRegister_TypeDef</code></h1>
<p>Controller Area Network FilterRegister.</p>
<h2><a class="anchor" id="autotoc_md38"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FR1`   </td><td class="markdownTableBodyNone">CAN Filter bank register 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FR2`   </td><td class="markdownTableBodyNone">CAN Filter bank register 1   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md39"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md40"></a>
<code>public __IO uint32_t</code>`FR1`</h4>
<p>CAN Filter bank register 1</p>
<h4><a class="anchor" id="autotoc_md41"></a>
<code>public __IO uint32_t</code>`FR2`</h4>
<p>CAN Filter bank register 1</p>
<h1><a class="anchor" id="autotoc_md42"></a>
struct <code>CAN_TxMailBox_TypeDef</code></h1>
<p>Controller Area Network TxMailBox.</p>
<h2><a class="anchor" id="autotoc_md43"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`TIR`   </td><td class="markdownTableBodyNone">CAN TX mailbox identifier register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`TDTR`   </td><td class="markdownTableBodyNone">CAN mailbox data length control and time stamp register    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`TDLR`   </td><td class="markdownTableBodyNone">CAN mailbox data low register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`TDHR`   </td><td class="markdownTableBodyNone">CAN mailbox data high register   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md44"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md45"></a>
<code>public __IO uint32_t</code>`TIR`</h4>
<p>CAN TX mailbox identifier register</p>
<h4><a class="anchor" id="autotoc_md46"></a>
<code>public __IO uint32_t</code>`TDTR`</h4>
<p>CAN mailbox data length control and time stamp register</p>
<h4><a class="anchor" id="autotoc_md47"></a>
<code>public __IO uint32_t</code>`TDLR`</h4>
<p>CAN mailbox data low register</p>
<h4><a class="anchor" id="autotoc_md48"></a>
<code>public __IO uint32_t</code>`TDHR`</h4>
<p>CAN mailbox data high register</p>
<h1><a class="anchor" id="autotoc_md49"></a>
struct <code>CAN_TypeDef</code></h1>
<p>Controller Area Network.</p>
<h2><a class="anchor" id="autotoc_md50"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`MCR`   </td><td class="markdownTableBodyNone">CAN master control register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`MSR`   </td><td class="markdownTableBodyNone">CAN master status register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`TSR`   </td><td class="markdownTableBodyNone">CAN transmit status register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`RF0R`   </td><td class="markdownTableBodyNone">CAN receive FIFO 0 register, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`RF1R`   </td><td class="markdownTableBodyNone">CAN receive FIFO 1 register, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`IER`   </td><td class="markdownTableBodyNone">CAN interrupt enable register, Address offset: 0x14    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ESR`   </td><td class="markdownTableBodyNone">CAN error status register, Address offset: 0x18    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BTR`   </td><td class="markdownTableBodyNone">CAN bit timing register, Address offset: 0x1C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED0`   </td><td class="markdownTableBodyNone">Reserved, 0x020 - 0x17F    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public</code>`CAN_TxMailBox_TypeDef``sTxMailBox`   </td><td class="markdownTableBodyNone">CAN Tx MailBox, Address offset: 0x180 - 0x1AC    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public</code>`CAN_FIFOMailBox_TypeDef``sFIFOMailBox`   </td><td class="markdownTableBodyNone">CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED1`   </td><td class="markdownTableBodyNone">Reserved, 0x1D0 - 0x1FF    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FMR`   </td><td class="markdownTableBodyNone">CAN filter master register, Address offset: 0x200    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FM1R`   </td><td class="markdownTableBodyNone">CAN filter mode register, Address offset: 0x204    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED2`   </td><td class="markdownTableBodyNone">Reserved, 0x208    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FS1R`   </td><td class="markdownTableBodyNone">CAN filter scale register, Address offset: 0x20C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED3`   </td><td class="markdownTableBodyNone">Reserved, 0x210    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FFA1R`   </td><td class="markdownTableBodyNone">CAN filter FIFO assignment register, Address offset: 0x214    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED4`   </td><td class="markdownTableBodyNone">Reserved, 0x218    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FA1R`   </td><td class="markdownTableBodyNone">CAN filter activation register, Address offset: 0x21C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED5`   </td><td class="markdownTableBodyNone">Reserved, 0x220-0x23F    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public</code>`CAN_FilterRegister_TypeDef``sFilterRegister`   </td><td class="markdownTableBodyNone">CAN Filter Register, Address offset: 0x240-0x31C   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md51"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md52"></a>
<code>public __IO uint32_t</code>`MCR`</h4>
<p>CAN master control register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md53"></a>
<code>public __IO uint32_t</code>`MSR`</h4>
<p>CAN master status register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md54"></a>
<code>public __IO uint32_t</code>`TSR`</h4>
<p>CAN transmit status register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md55"></a>
<code>public __IO uint32_t</code>`RF0R`</h4>
<p>CAN receive FIFO 0 register, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md56"></a>
<code>public __IO uint32_t</code>`RF1R`</h4>
<p>CAN receive FIFO 1 register, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md57"></a>
<code>public __IO uint32_t</code>`IER`</h4>
<p>CAN interrupt enable register, Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md58"></a>
<code>public __IO uint32_t</code>`ESR`</h4>
<p>CAN error status register, Address offset: 0x18</p>
<h4><a class="anchor" id="autotoc_md59"></a>
<code>public __IO uint32_t</code>`BTR`</h4>
<p>CAN bit timing register, Address offset: 0x1C</p>
<h4><a class="anchor" id="autotoc_md60"></a>
<code>public uint32_t</code>`RESERVED0`</h4>
<p>Reserved, 0x020 - 0x17F</p>
<h4><a class="anchor" id="autotoc_md61"></a>
<code>public</code>`CAN_TxMailBox_TypeDef``sTxMailBox`</h4>
<p>CAN Tx MailBox, Address offset: 0x180 - 0x1AC</p>
<h4><a class="anchor" id="autotoc_md62"></a>
<code>public</code>`CAN_FIFOMailBox_TypeDef``sFIFOMailBox`</h4>
<p>CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC</p>
<h4><a class="anchor" id="autotoc_md63"></a>
<code>public uint32_t</code>`RESERVED1`</h4>
<p>Reserved, 0x1D0 - 0x1FF</p>
<h4><a class="anchor" id="autotoc_md64"></a>
<code>public __IO uint32_t</code>`FMR`</h4>
<p>CAN filter master register, Address offset: 0x200</p>
<h4><a class="anchor" id="autotoc_md65"></a>
<code>public __IO uint32_t</code>`FM1R`</h4>
<p>CAN filter mode register, Address offset: 0x204</p>
<h4><a class="anchor" id="autotoc_md66"></a>
<code>public uint32_t</code>`RESERVED2`</h4>
<p>Reserved, 0x208</p>
<h4><a class="anchor" id="autotoc_md67"></a>
<code>public __IO uint32_t</code>`FS1R`</h4>
<p>CAN filter scale register, Address offset: 0x20C</p>
<h4><a class="anchor" id="autotoc_md68"></a>
<code>public uint32_t</code>`RESERVED3`</h4>
<p>Reserved, 0x210</p>
<h4><a class="anchor" id="autotoc_md69"></a>
<code>public __IO uint32_t</code>`FFA1R`</h4>
<p>CAN filter FIFO assignment register, Address offset: 0x214</p>
<h4><a class="anchor" id="autotoc_md70"></a>
<code>public uint32_t</code>`RESERVED4`</h4>
<p>Reserved, 0x218</p>
<h4><a class="anchor" id="autotoc_md71"></a>
<code>public __IO uint32_t</code>`FA1R`</h4>
<p>CAN filter activation register, Address offset: 0x21C</p>
<h4><a class="anchor" id="autotoc_md72"></a>
<code>public uint32_t</code>`RESERVED5`</h4>
<p>Reserved, 0x220-0x23F</p>
<h4><a class="anchor" id="autotoc_md73"></a>
<code>public</code>`CAN_FilterRegister_TypeDef``sFilterRegister`</h4>
<p>CAN Filter Register, Address offset: 0x240-0x31C</p>
<h1><a class="anchor" id="autotoc_md74"></a>
struct <code>CRC_TypeDef</code></h1>
<p>CRC calculation unit.</p>
<h2><a class="anchor" id="autotoc_md75"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DR`   </td><td class="markdownTableBodyNone">CRC Data register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint8_t</code>`IDR`   </td><td class="markdownTableBodyNone">CRC Independent data register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint8_t</code>`RESERVED0`   </td><td class="markdownTableBodyNone">Reserved, 0x05    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint16_t</code>`RESERVED1`   </td><td class="markdownTableBodyNone">Reserved, 0x06    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR`   </td><td class="markdownTableBodyNone">CRC Control register, Address offset: 0x08   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md76"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md77"></a>
<code>public __IO uint32_t</code>`DR`</h4>
<p>CRC Data register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md78"></a>
<code>public __IO uint8_t</code>`IDR`</h4>
<p>CRC Independent data register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md79"></a>
<code>public uint8_t</code>`RESERVED0`</h4>
<p>Reserved, 0x05</p>
<h4><a class="anchor" id="autotoc_md80"></a>
<code>public uint16_t</code>`RESERVED1`</h4>
<p>Reserved, 0x06</p>
<h4><a class="anchor" id="autotoc_md81"></a>
<code>public __IO uint32_t</code>`CR`</h4>
<p>CRC Control register, Address offset: 0x08</p>
<h1><a class="anchor" id="autotoc_md82"></a>
struct <code>DAC_TypeDef</code></h1>
<p>Digital to Analog Converter.</p>
<h2><a class="anchor" id="autotoc_md83"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR`   </td><td class="markdownTableBodyNone">DAC control register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SWTRIGR`   </td><td class="markdownTableBodyNone">DAC software trigger register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DHR12R1`   </td><td class="markdownTableBodyNone">DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DHR12L1`   </td><td class="markdownTableBodyNone">DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DHR8R1`   </td><td class="markdownTableBodyNone">DAC channel1 8-bit right aligned data holding register, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DHR12R2`   </td><td class="markdownTableBodyNone">DAC channel2 12-bit right aligned data holding register, Address offset: 0x14    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DHR12L2`   </td><td class="markdownTableBodyNone">DAC channel2 12-bit left aligned data holding register, Address offset: 0x18    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DHR8R2`   </td><td class="markdownTableBodyNone">DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DHR12RD`   </td><td class="markdownTableBodyNone">Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DHR12LD`   </td><td class="markdownTableBodyNone">DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DHR8RD`   </td><td class="markdownTableBodyNone">DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DOR1`   </td><td class="markdownTableBodyNone">DAC channel1 data output register, Address offset: 0x2C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DOR2`   </td><td class="markdownTableBodyNone">DAC channel2 data output register, Address offset: 0x30    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR`   </td><td class="markdownTableBodyNone">DAC status register, Address offset: 0x34   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md84"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md85"></a>
<code>public __IO uint32_t</code>`CR`</h4>
<p>DAC control register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md86"></a>
<code>public __IO uint32_t</code>`SWTRIGR`</h4>
<p>DAC software trigger register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md87"></a>
<code>public __IO uint32_t</code>`DHR12R1`</h4>
<p>DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md88"></a>
<code>public __IO uint32_t</code>`DHR12L1`</h4>
<p>DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md89"></a>
<code>public __IO uint32_t</code>`DHR8R1`</h4>
<p>DAC channel1 8-bit right aligned data holding register, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md90"></a>
<code>public __IO uint32_t</code>`DHR12R2`</h4>
<p>DAC channel2 12-bit right aligned data holding register, Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md91"></a>
<code>public __IO uint32_t</code>`DHR12L2`</h4>
<p>DAC channel2 12-bit left aligned data holding register, Address offset: 0x18</p>
<h4><a class="anchor" id="autotoc_md92"></a>
<code>public __IO uint32_t</code>`DHR8R2`</h4>
<p>DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C</p>
<h4><a class="anchor" id="autotoc_md93"></a>
<code>public __IO uint32_t</code>`DHR12RD`</h4>
<p>Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20</p>
<h4><a class="anchor" id="autotoc_md94"></a>
<code>public __IO uint32_t</code>`DHR12LD`</h4>
<p>DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24</p>
<h4><a class="anchor" id="autotoc_md95"></a>
<code>public __IO uint32_t</code>`DHR8RD`</h4>
<p>DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28</p>
<h4><a class="anchor" id="autotoc_md96"></a>
<code>public __IO uint32_t</code>`DOR1`</h4>
<p>DAC channel1 data output register, Address offset: 0x2C</p>
<h4><a class="anchor" id="autotoc_md97"></a>
<code>public __IO uint32_t</code>`DOR2`</h4>
<p>DAC channel2 data output register, Address offset: 0x30</p>
<h4><a class="anchor" id="autotoc_md98"></a>
<code>public __IO uint32_t</code>`SR`</h4>
<p>DAC status register, Address offset: 0x34</p>
<h1><a class="anchor" id="autotoc_md99"></a>
struct <code>DBGMCU_TypeDef</code></h1>
<p>Debug MCU.</p>
<h2><a class="anchor" id="autotoc_md100"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`IDCODE`   </td><td class="markdownTableBodyNone">MCU device ID code, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR`   </td><td class="markdownTableBodyNone">Debug MCU configuration register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`APB1FZ`   </td><td class="markdownTableBodyNone">Debug MCU APB1 freeze register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`APB2FZ`   </td><td class="markdownTableBodyNone">Debug MCU APB2 freeze register, Address offset: 0x0C   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md101"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md102"></a>
<code>public __IO uint32_t</code>`IDCODE`</h4>
<p>MCU device ID code, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md103"></a>
<code>public __IO uint32_t</code>`CR`</h4>
<p>Debug MCU configuration register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md104"></a>
<code>public __IO uint32_t</code>`APB1FZ`</h4>
<p>Debug MCU APB1 freeze register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md105"></a>
<code>public __IO uint32_t</code>`APB2FZ`</h4>
<p>Debug MCU APB2 freeze register, Address offset: 0x0C</p>
<h1><a class="anchor" id="autotoc_md106"></a>
struct <code>DCMI_TypeDef</code></h1>
<p>DCMI.</p>
<h2><a class="anchor" id="autotoc_md107"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR`   </td><td class="markdownTableBodyNone">DCMI control register 1, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR`   </td><td class="markdownTableBodyNone">DCMI status register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`RISR`   </td><td class="markdownTableBodyNone">DCMI raw interrupt status register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`IER`   </td><td class="markdownTableBodyNone">DCMI interrupt enable register, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`MISR`   </td><td class="markdownTableBodyNone">DCMI masked interrupt status register, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ICR`   </td><td class="markdownTableBodyNone">DCMI interrupt clear register, Address offset: 0x14    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ESCR`   </td><td class="markdownTableBodyNone">DCMI embedded synchronization code register, Address offset: 0x18    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ESUR`   </td><td class="markdownTableBodyNone">DCMI embedded synchronization unmask register, Address offset: 0x1C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CWSTRTR`   </td><td class="markdownTableBodyNone">DCMI crop window start, Address offset: 0x20    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CWSIZER`   </td><td class="markdownTableBodyNone">DCMI crop window size, Address offset: 0x24    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DR`   </td><td class="markdownTableBodyNone">DCMI data register, Address offset: 0x28   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md108"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md109"></a>
<code>public __IO uint32_t</code>`CR`</h4>
<p>DCMI control register 1, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md110"></a>
<code>public __IO uint32_t</code>`SR`</h4>
<p>DCMI status register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md111"></a>
<code>public __IO uint32_t</code>`RISR`</h4>
<p>DCMI raw interrupt status register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md112"></a>
<code>public __IO uint32_t</code>`IER`</h4>
<p>DCMI interrupt enable register, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md113"></a>
<code>public __IO uint32_t</code>`MISR`</h4>
<p>DCMI masked interrupt status register, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md114"></a>
<code>public __IO uint32_t</code>`ICR`</h4>
<p>DCMI interrupt clear register, Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md115"></a>
<code>public __IO uint32_t</code>`ESCR`</h4>
<p>DCMI embedded synchronization code register, Address offset: 0x18</p>
<h4><a class="anchor" id="autotoc_md116"></a>
<code>public __IO uint32_t</code>`ESUR`</h4>
<p>DCMI embedded synchronization unmask register, Address offset: 0x1C</p>
<h4><a class="anchor" id="autotoc_md117"></a>
<code>public __IO uint32_t</code>`CWSTRTR`</h4>
<p>DCMI crop window start, Address offset: 0x20</p>
<h4><a class="anchor" id="autotoc_md118"></a>
<code>public __IO uint32_t</code>`CWSIZER`</h4>
<p>DCMI crop window size, Address offset: 0x24</p>
<h4><a class="anchor" id="autotoc_md119"></a>
<code>public __IO uint32_t</code>`DR`</h4>
<p>DCMI data register, Address offset: 0x28</p>
<h1><a class="anchor" id="autotoc_md120"></a>
struct <code>DMA2D_TypeDef</code></h1>
<p>DMA2D Controller.</p>
<h2><a class="anchor" id="autotoc_md121"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR`   </td><td class="markdownTableBodyNone">DMA2D Control Register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ISR`   </td><td class="markdownTableBodyNone">DMA2D Interrupt Status Register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`IFCR`   </td><td class="markdownTableBodyNone">DMA2D Interrupt Flag Clear Register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FGMAR`   </td><td class="markdownTableBodyNone">DMA2D Foreground Memory Address Register, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FGOR`   </td><td class="markdownTableBodyNone">DMA2D Foreground Offset Register, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BGMAR`   </td><td class="markdownTableBodyNone">DMA2D Background Memory Address Register, Address offset: 0x14    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BGOR`   </td><td class="markdownTableBodyNone">DMA2D Background Offset Register, Address offset: 0x18    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FGPFCCR`   </td><td class="markdownTableBodyNone">DMA2D Foreground PFC Control Register, Address offset: 0x1C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FGCOLR`   </td><td class="markdownTableBodyNone">DMA2D Foreground Color Register, Address offset: 0x20    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BGPFCCR`   </td><td class="markdownTableBodyNone">DMA2D Background PFC Control Register, Address offset: 0x24    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BGCOLR`   </td><td class="markdownTableBodyNone">DMA2D Background Color Register, Address offset: 0x28    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FGCMAR`   </td><td class="markdownTableBodyNone">DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BGCMAR`   </td><td class="markdownTableBodyNone">DMA2D Background CLUT Memory Address Register, Address offset: 0x30    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`OPFCCR`   </td><td class="markdownTableBodyNone">DMA2D Output PFC Control Register, Address offset: 0x34    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`OCOLR`   </td><td class="markdownTableBodyNone">DMA2D Output Color Register, Address offset: 0x38    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`OMAR`   </td><td class="markdownTableBodyNone">DMA2D Output Memory Address Register, Address offset: 0x3C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`OOR`   </td><td class="markdownTableBodyNone">DMA2D Output Offset Register, Address offset: 0x40    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`NLR`   </td><td class="markdownTableBodyNone">DMA2D Number of Line Register, Address offset: 0x44    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`LWR`   </td><td class="markdownTableBodyNone">DMA2D Line Watermark Register, Address offset: 0x48    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`AMTCR`   </td><td class="markdownTableBodyNone">DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED`   </td><td class="markdownTableBodyNone">Reserved, 0x50-0x3FF    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FGCLUT`   </td><td class="markdownTableBodyNone">DMA2D Foreground CLUT, Address offset:400-7FF    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BGCLUT`   </td><td class="markdownTableBodyNone">DMA2D Background CLUT, Address offset:800-BFF   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md122"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md123"></a>
<code>public __IO uint32_t</code>`CR`</h4>
<p>DMA2D Control Register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md124"></a>
<code>public __IO uint32_t</code>`ISR`</h4>
<p>DMA2D Interrupt Status Register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md125"></a>
<code>public __IO uint32_t</code>`IFCR`</h4>
<p>DMA2D Interrupt Flag Clear Register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md126"></a>
<code>public __IO uint32_t</code>`FGMAR`</h4>
<p>DMA2D Foreground Memory Address Register, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md127"></a>
<code>public __IO uint32_t</code>`FGOR`</h4>
<p>DMA2D Foreground Offset Register, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md128"></a>
<code>public __IO uint32_t</code>`BGMAR`</h4>
<p>DMA2D Background Memory Address Register, Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md129"></a>
<code>public __IO uint32_t</code>`BGOR`</h4>
<p>DMA2D Background Offset Register, Address offset: 0x18</p>
<h4><a class="anchor" id="autotoc_md130"></a>
<code>public __IO uint32_t</code>`FGPFCCR`</h4>
<p>DMA2D Foreground PFC Control Register, Address offset: 0x1C</p>
<h4><a class="anchor" id="autotoc_md131"></a>
<code>public __IO uint32_t</code>`FGCOLR`</h4>
<p>DMA2D Foreground Color Register, Address offset: 0x20</p>
<h4><a class="anchor" id="autotoc_md132"></a>
<code>public __IO uint32_t</code>`BGPFCCR`</h4>
<p>DMA2D Background PFC Control Register, Address offset: 0x24</p>
<h4><a class="anchor" id="autotoc_md133"></a>
<code>public __IO uint32_t</code>`BGCOLR`</h4>
<p>DMA2D Background Color Register, Address offset: 0x28</p>
<h4><a class="anchor" id="autotoc_md134"></a>
<code>public __IO uint32_t</code>`FGCMAR`</h4>
<p>DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C</p>
<h4><a class="anchor" id="autotoc_md135"></a>
<code>public __IO uint32_t</code>`BGCMAR`</h4>
<p>DMA2D Background CLUT Memory Address Register, Address offset: 0x30</p>
<h4><a class="anchor" id="autotoc_md136"></a>
<code>public __IO uint32_t</code>`OPFCCR`</h4>
<p>DMA2D Output PFC Control Register, Address offset: 0x34</p>
<h4><a class="anchor" id="autotoc_md137"></a>
<code>public __IO uint32_t</code>`OCOLR`</h4>
<p>DMA2D Output Color Register, Address offset: 0x38</p>
<h4><a class="anchor" id="autotoc_md138"></a>
<code>public __IO uint32_t</code>`OMAR`</h4>
<p>DMA2D Output Memory Address Register, Address offset: 0x3C</p>
<h4><a class="anchor" id="autotoc_md139"></a>
<code>public __IO uint32_t</code>`OOR`</h4>
<p>DMA2D Output Offset Register, Address offset: 0x40</p>
<h4><a class="anchor" id="autotoc_md140"></a>
<code>public __IO uint32_t</code>`NLR`</h4>
<p>DMA2D Number of Line Register, Address offset: 0x44</p>
<h4><a class="anchor" id="autotoc_md141"></a>
<code>public __IO uint32_t</code>`LWR`</h4>
<p>DMA2D Line Watermark Register, Address offset: 0x48</p>
<h4><a class="anchor" id="autotoc_md142"></a>
<code>public __IO uint32_t</code>`AMTCR`</h4>
<p>DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C</p>
<h4><a class="anchor" id="autotoc_md143"></a>
<code>public uint32_t</code>`RESERVED`</h4>
<p>Reserved, 0x50-0x3FF</p>
<h4><a class="anchor" id="autotoc_md144"></a>
<code>public __IO uint32_t</code>`FGCLUT`</h4>
<p>DMA2D Foreground CLUT, Address offset:400-7FF</p>
<h4><a class="anchor" id="autotoc_md145"></a>
<code>public __IO uint32_t</code>`BGCLUT`</h4>
<p>DMA2D Background CLUT, Address offset:800-BFF</p>
<h1><a class="anchor" id="autotoc_md146"></a>
struct <code>DMA_Stream_TypeDef</code></h1>
<p>DMA Controller.</p>
<h2><a class="anchor" id="autotoc_md147"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR`   </td><td class="markdownTableBodyNone">DMA stream x configuration register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`NDTR`   </td><td class="markdownTableBodyNone">DMA stream x number of data register    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PAR`   </td><td class="markdownTableBodyNone">DMA stream x peripheral address register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`M0AR`   </td><td class="markdownTableBodyNone">DMA stream x memory 0 address register    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`M1AR`   </td><td class="markdownTableBodyNone">DMA stream x memory 1 address register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FCR`   </td><td class="markdownTableBodyNone">DMA stream x FIFO control register   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md148"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md149"></a>
<code>public __IO uint32_t</code>`CR`</h4>
<p>DMA stream x configuration register</p>
<h4><a class="anchor" id="autotoc_md150"></a>
<code>public __IO uint32_t</code>`NDTR`</h4>
<p>DMA stream x number of data register</p>
<h4><a class="anchor" id="autotoc_md151"></a>
<code>public __IO uint32_t</code>`PAR`</h4>
<p>DMA stream x peripheral address register</p>
<h4><a class="anchor" id="autotoc_md152"></a>
<code>public __IO uint32_t</code>`M0AR`</h4>
<p>DMA stream x memory 0 address register</p>
<h4><a class="anchor" id="autotoc_md153"></a>
<code>public __IO uint32_t</code>`M1AR`</h4>
<p>DMA stream x memory 1 address register</p>
<h4><a class="anchor" id="autotoc_md154"></a>
<code>public __IO uint32_t</code>`FCR`</h4>
<p>DMA stream x FIFO control register</p>
<h1><a class="anchor" id="autotoc_md155"></a>
struct <code>DMA_TypeDef</code></h1>
<h2><a class="anchor" id="autotoc_md156"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`LISR`   </td><td class="markdownTableBodyNone">DMA low interrupt status register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HISR`   </td><td class="markdownTableBodyNone">DMA high interrupt status register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`LIFCR`   </td><td class="markdownTableBodyNone">DMA low interrupt flag clear register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HIFCR`   </td><td class="markdownTableBodyNone">DMA high interrupt flag clear register, Address offset: 0x0C   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md157"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md158"></a>
<code>public __IO uint32_t</code>`LISR`</h4>
<p>DMA low interrupt status register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md159"></a>
<code>public __IO uint32_t</code>`HISR`</h4>
<p>DMA high interrupt status register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md160"></a>
<code>public __IO uint32_t</code>`LIFCR`</h4>
<p>DMA low interrupt flag clear register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md161"></a>
<code>public __IO uint32_t</code>`HIFCR`</h4>
<p>DMA high interrupt flag clear register, Address offset: 0x0C</p>
<h1><a class="anchor" id="autotoc_md162"></a>
struct <code>ETH_TypeDef</code></h1>
<p>Ethernet MAC.</p>
<h2><a class="anchor" id="autotoc_md163"></a>
Summary</h2>
<p>Members | Descriptions <br  />
 -----------------------------&mdash;|------------------------------------------&mdash; <code>public __IO uint32_t</code>`MACCR` | <code>public __IO uint32_t</code>`MACFFR` | <code>public __IO uint32_t</code>`MACHTHR` | <code>public __IO uint32_t</code>`MACHTLR` | <code>public __IO uint32_t</code>`MACMIIAR` | <code>public __IO uint32_t</code>`MACMIIDR` | <code>public __IO uint32_t</code>`MACFCR` | <code>public __IO uint32_t</code>`MACVLANTR` | <code>public uint32_t</code>`RESERVED0` | <code>public __IO uint32_t</code>`MACRWUFFR` | <code>public __IO uint32_t</code>`MACPMTCSR` | <code>public uint32_t</code>`RESERVED1` | <code>public __IO uint32_t</code>`MACDBGR` | <code>public __IO uint32_t</code>`MACSR` | <code>public __IO uint32_t</code>`MACIMR` | <code>public __IO uint32_t</code>`MACA0HR` | <code>public __IO uint32_t</code>`MACA0LR` | <code>public __IO uint32_t</code>`MACA1HR` | <code>public __IO uint32_t</code>`MACA1LR` | <code>public __IO uint32_t</code>`MACA2HR` | <code>public __IO uint32_t</code>`MACA2LR` | <code>public __IO uint32_t</code>`MACA3HR` | <code>public __IO uint32_t</code>`MACA3LR` | <code>public uint32_t</code>`RESERVED2` | <code>public __IO uint32_t</code>`MMCCR` | <code>public __IO uint32_t</code>`MMCRIR` | <code>public __IO uint32_t</code>`MMCTIR` | <code>public __IO uint32_t</code>`MMCRIMR` | <code>public __IO uint32_t</code>`MMCTIMR` | <code>public uint32_t</code>`RESERVED3` | <code>public __IO uint32_t</code>`MMCTGFSCCR` | <code>public __IO uint32_t</code>`MMCTGFMSCCR` | <code>public uint32_t</code>`RESERVED4` | <code>public __IO uint32_t</code>`MMCTGFCR` | <code>public uint32_t</code>`RESERVED5` | <code>public __IO uint32_t</code>`MMCRFCECR` | <code>public __IO uint32_t</code>`MMCRFAECR` | <code>public uint32_t</code>`RESERVED6` | <code>public __IO uint32_t</code>`MMCRGUFCR` | <code>public uint32_t</code>`RESERVED7` | <code>public __IO uint32_t</code>`PTPTSCR` | <code>public __IO uint32_t</code>`PTPSSIR` | <code>public __IO uint32_t</code>`PTPTSHR` | <code>public __IO uint32_t</code>`PTPTSLR` | <code>public __IO uint32_t</code>`PTPTSHUR` | <code>public __IO uint32_t</code>`PTPTSLUR` | <code>public __IO uint32_t</code>`PTPTSAR` | <code>public __IO uint32_t</code>`PTPTTHR` | <code>public __IO uint32_t</code>`PTPTTLR` | <code>public __IO uint32_t</code>`RESERVED8` | <code>public __IO uint32_t</code>`PTPTSSR` | <code>public uint32_t</code>`RESERVED9` | <code>public __IO uint32_t</code>`DMABMR` | <code>public __IO uint32_t</code>`DMATPDR` | <code>public __IO uint32_t</code>`DMARPDR` | <code>public __IO uint32_t</code>`DMARDLAR` | <code>public __IO uint32_t</code>`DMATDLAR` | <code>public __IO uint32_t</code>`DMASR` | <code>public __IO uint32_t</code>`DMAOMR` | <code>public __IO uint32_t</code>`DMAIER` | <code>public __IO uint32_t</code>`DMAMFBOCR` | <code>public __IO uint32_t</code>`DMARSWTR` | <code>public uint32_t</code>`RESERVED10` | <code>public __IO uint32_t</code>`DMACHTDR` | <code>public __IO uint32_t</code>`DMACHRDR` | <code>public __IO uint32_t</code>`DMACHTBAR` | <code>public __IO uint32_t</code>`DMACHRBAR` |</p>
<h2><a class="anchor" id="autotoc_md164"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md165"></a>
<code>public __IO uint32_t</code>`MACCR`</h4>
<h4><a class="anchor" id="autotoc_md166"></a>
<code>public __IO uint32_t</code>`MACFFR`</h4>
<h4><a class="anchor" id="autotoc_md167"></a>
<code>public __IO uint32_t</code>`MACHTHR`</h4>
<h4><a class="anchor" id="autotoc_md168"></a>
<code>public __IO uint32_t</code>`MACHTLR`</h4>
<h4><a class="anchor" id="autotoc_md169"></a>
<code>public __IO uint32_t</code>`MACMIIAR`</h4>
<h4><a class="anchor" id="autotoc_md170"></a>
<code>public __IO uint32_t</code>`MACMIIDR`</h4>
<h4><a class="anchor" id="autotoc_md171"></a>
<code>public __IO uint32_t</code>`MACFCR`</h4>
<h4><a class="anchor" id="autotoc_md172"></a>
<code>public __IO uint32_t</code>`MACVLANTR`</h4>
<h4><a class="anchor" id="autotoc_md173"></a>
<code>public uint32_t</code>`RESERVED0`</h4>
<h4><a class="anchor" id="autotoc_md174"></a>
<code>public __IO uint32_t</code>`MACRWUFFR`</h4>
<h4><a class="anchor" id="autotoc_md175"></a>
<code>public __IO uint32_t</code>`MACPMTCSR`</h4>
<h4><a class="anchor" id="autotoc_md176"></a>
<code>public uint32_t</code>`RESERVED1`</h4>
<h4><a class="anchor" id="autotoc_md177"></a>
<code>public __IO uint32_t</code>`MACDBGR`</h4>
<h4><a class="anchor" id="autotoc_md178"></a>
<code>public __IO uint32_t</code>`MACSR`</h4>
<h4><a class="anchor" id="autotoc_md179"></a>
<code>public __IO uint32_t</code>`MACIMR`</h4>
<h4><a class="anchor" id="autotoc_md180"></a>
<code>public __IO uint32_t</code>`MACA0HR`</h4>
<h4><a class="anchor" id="autotoc_md181"></a>
<code>public __IO uint32_t</code>`MACA0LR`</h4>
<h4><a class="anchor" id="autotoc_md182"></a>
<code>public __IO uint32_t</code>`MACA1HR`</h4>
<h4><a class="anchor" id="autotoc_md183"></a>
<code>public __IO uint32_t</code>`MACA1LR`</h4>
<h4><a class="anchor" id="autotoc_md184"></a>
<code>public __IO uint32_t</code>`MACA2HR`</h4>
<h4><a class="anchor" id="autotoc_md185"></a>
<code>public __IO uint32_t</code>`MACA2LR`</h4>
<h4><a class="anchor" id="autotoc_md186"></a>
<code>public __IO uint32_t</code>`MACA3HR`</h4>
<h4><a class="anchor" id="autotoc_md187"></a>
<code>public __IO uint32_t</code>`MACA3LR`</h4>
<h4><a class="anchor" id="autotoc_md188"></a>
<code>public uint32_t</code>`RESERVED2`</h4>
<h4><a class="anchor" id="autotoc_md189"></a>
<code>public __IO uint32_t</code>`MMCCR`</h4>
<h4><a class="anchor" id="autotoc_md190"></a>
<code>public __IO uint32_t</code>`MMCRIR`</h4>
<h4><a class="anchor" id="autotoc_md191"></a>
<code>public __IO uint32_t</code>`MMCTIR`</h4>
<h4><a class="anchor" id="autotoc_md192"></a>
<code>public __IO uint32_t</code>`MMCRIMR`</h4>
<h4><a class="anchor" id="autotoc_md193"></a>
<code>public __IO uint32_t</code>`MMCTIMR`</h4>
<h4><a class="anchor" id="autotoc_md194"></a>
<code>public uint32_t</code>`RESERVED3`</h4>
<h4><a class="anchor" id="autotoc_md195"></a>
<code>public __IO uint32_t</code>`MMCTGFSCCR`</h4>
<h4><a class="anchor" id="autotoc_md196"></a>
<code>public __IO uint32_t</code>`MMCTGFMSCCR`</h4>
<h4><a class="anchor" id="autotoc_md197"></a>
<code>public uint32_t</code>`RESERVED4`</h4>
<h4><a class="anchor" id="autotoc_md198"></a>
<code>public __IO uint32_t</code>`MMCTGFCR`</h4>
<h4><a class="anchor" id="autotoc_md199"></a>
<code>public uint32_t</code>`RESERVED5`</h4>
<h4><a class="anchor" id="autotoc_md200"></a>
<code>public __IO uint32_t</code>`MMCRFCECR`</h4>
<h4><a class="anchor" id="autotoc_md201"></a>
<code>public __IO uint32_t</code>`MMCRFAECR`</h4>
<h4><a class="anchor" id="autotoc_md202"></a>
<code>public uint32_t</code>`RESERVED6`</h4>
<h4><a class="anchor" id="autotoc_md203"></a>
<code>public __IO uint32_t</code>`MMCRGUFCR`</h4>
<h4><a class="anchor" id="autotoc_md204"></a>
<code>public uint32_t</code>`RESERVED7`</h4>
<h4><a class="anchor" id="autotoc_md205"></a>
<code>public __IO uint32_t</code>`PTPTSCR`</h4>
<h4><a class="anchor" id="autotoc_md206"></a>
<code>public __IO uint32_t</code>`PTPSSIR`</h4>
<h4><a class="anchor" id="autotoc_md207"></a>
<code>public __IO uint32_t</code>`PTPTSHR`</h4>
<h4><a class="anchor" id="autotoc_md208"></a>
<code>public __IO uint32_t</code>`PTPTSLR`</h4>
<h4><a class="anchor" id="autotoc_md209"></a>
<code>public __IO uint32_t</code>`PTPTSHUR`</h4>
<h4><a class="anchor" id="autotoc_md210"></a>
<code>public __IO uint32_t</code>`PTPTSLUR`</h4>
<h4><a class="anchor" id="autotoc_md211"></a>
<code>public __IO uint32_t</code>`PTPTSAR`</h4>
<h4><a class="anchor" id="autotoc_md212"></a>
<code>public __IO uint32_t</code>`PTPTTHR`</h4>
<h4><a class="anchor" id="autotoc_md213"></a>
<code>public __IO uint32_t</code>`PTPTTLR`</h4>
<h4><a class="anchor" id="autotoc_md214"></a>
<code>public __IO uint32_t</code>`RESERVED8`</h4>
<h4><a class="anchor" id="autotoc_md215"></a>
<code>public __IO uint32_t</code>`PTPTSSR`</h4>
<h4><a class="anchor" id="autotoc_md216"></a>
<code>public uint32_t</code>`RESERVED9`</h4>
<h4><a class="anchor" id="autotoc_md217"></a>
<code>public __IO uint32_t</code>`DMABMR`</h4>
<h4><a class="anchor" id="autotoc_md218"></a>
<code>public __IO uint32_t</code>`DMATPDR`</h4>
<h4><a class="anchor" id="autotoc_md219"></a>
<code>public __IO uint32_t</code>`DMARPDR`</h4>
<h4><a class="anchor" id="autotoc_md220"></a>
<code>public __IO uint32_t</code>`DMARDLAR`</h4>
<h4><a class="anchor" id="autotoc_md221"></a>
<code>public __IO uint32_t</code>`DMATDLAR`</h4>
<h4><a class="anchor" id="autotoc_md222"></a>
<code>public __IO uint32_t</code>`DMASR`</h4>
<h4><a class="anchor" id="autotoc_md223"></a>
<code>public __IO uint32_t</code>`DMAOMR`</h4>
<h4><a class="anchor" id="autotoc_md224"></a>
<code>public __IO uint32_t</code>`DMAIER`</h4>
<h4><a class="anchor" id="autotoc_md225"></a>
<code>public __IO uint32_t</code>`DMAMFBOCR`</h4>
<h4><a class="anchor" id="autotoc_md226"></a>
<code>public __IO uint32_t</code>`DMARSWTR`</h4>
<h4><a class="anchor" id="autotoc_md227"></a>
<code>public uint32_t</code>`RESERVED10`</h4>
<h4><a class="anchor" id="autotoc_md228"></a>
<code>public __IO uint32_t</code>`DMACHTDR`</h4>
<h4><a class="anchor" id="autotoc_md229"></a>
<code>public __IO uint32_t</code>`DMACHRDR`</h4>
<h4><a class="anchor" id="autotoc_md230"></a>
<code>public __IO uint32_t</code>`DMACHTBAR`</h4>
<h4><a class="anchor" id="autotoc_md231"></a>
<code>public __IO uint32_t</code>`DMACHRBAR`</h4>
<h1><a class="anchor" id="autotoc_md232"></a>
struct <code>EXTI_TypeDef</code></h1>
<p>External Interrupt/Event Controller.</p>
<h2><a class="anchor" id="autotoc_md233"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`IMR`   </td><td class="markdownTableBodyNone">EXTI Interrupt mask register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`EMR`   </td><td class="markdownTableBodyNone">EXTI Event mask register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`RTSR`   </td><td class="markdownTableBodyNone">EXTI Rising trigger selection register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FTSR`   </td><td class="markdownTableBodyNone">EXTI Falling trigger selection register, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SWIER`   </td><td class="markdownTableBodyNone">EXTI Software interrupt event register, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PR`   </td><td class="markdownTableBodyNone">EXTI Pending register, Address offset: 0x14   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md234"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md235"></a>
<code>public __IO uint32_t</code>`IMR`</h4>
<p>EXTI Interrupt mask register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md236"></a>
<code>public __IO uint32_t</code>`EMR`</h4>
<p>EXTI Event mask register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md237"></a>
<code>public __IO uint32_t</code>`RTSR`</h4>
<p>EXTI Rising trigger selection register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md238"></a>
<code>public __IO uint32_t</code>`FTSR`</h4>
<p>EXTI Falling trigger selection register, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md239"></a>
<code>public __IO uint32_t</code>`SWIER`</h4>
<p>EXTI Software interrupt event register, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md240"></a>
<code>public __IO uint32_t</code>`PR`</h4>
<p>EXTI Pending register, Address offset: 0x14</p>
<h1><a class="anchor" id="autotoc_md241"></a>
struct <code>FLASH_TypeDef</code></h1>
<p>FLASH Registers.</p>
<h2><a class="anchor" id="autotoc_md242"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ACR`   </td><td class="markdownTableBodyNone">FLASH access control register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`KEYR`   </td><td class="markdownTableBodyNone">FLASH key register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`OPTKEYR`   </td><td class="markdownTableBodyNone">FLASH option key register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR`   </td><td class="markdownTableBodyNone">FLASH status register, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR`   </td><td class="markdownTableBodyNone">FLASH control register, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`OPTCR`   </td><td class="markdownTableBodyNone">FLASH option control register , Address offset: 0x14    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`OPTCR1`   </td><td class="markdownTableBodyNone">FLASH option control register 1, Address offset: 0x18   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md243"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md244"></a>
<code>public __IO uint32_t</code>`ACR`</h4>
<p>FLASH access control register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md245"></a>
<code>public __IO uint32_t</code>`KEYR`</h4>
<p>FLASH key register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md246"></a>
<code>public __IO uint32_t</code>`OPTKEYR`</h4>
<p>FLASH option key register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md247"></a>
<code>public __IO uint32_t</code>`SR`</h4>
<p>FLASH status register, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md248"></a>
<code>public __IO uint32_t</code>`CR`</h4>
<p>FLASH control register, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md249"></a>
<code>public __IO uint32_t</code>`OPTCR`</h4>
<p>FLASH option control register , Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md250"></a>
<code>public __IO uint32_t</code>`OPTCR1`</h4>
<p>FLASH option control register 1, Address offset: 0x18</p>
<h1><a class="anchor" id="autotoc_md251"></a>
struct <code>FMC_Bank1_TypeDef</code></h1>
<p>Flexible Memory Controller.</p>
<h2><a class="anchor" id="autotoc_md252"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BTCR`   </td><td class="markdownTableBodyNone">NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md253"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md254"></a>
<code>public __IO uint32_t</code>`BTCR`</h4>
<p>NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C</p>
<h1><a class="anchor" id="autotoc_md255"></a>
struct <code>FMC_Bank1E_TypeDef</code></h1>
<p>Flexible Memory Controller Bank1E.</p>
<h2><a class="anchor" id="autotoc_md256"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BWTR`   </td><td class="markdownTableBodyNone">NOR/PSRAM write timing registers, Address offset: 0x104-0x11C   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md257"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md258"></a>
<code>public __IO uint32_t</code>`BWTR`</h4>
<p>NOR/PSRAM write timing registers, Address offset: 0x104-0x11C</p>
<h1><a class="anchor" id="autotoc_md259"></a>
struct <code>FMC_Bank2_3_TypeDef</code></h1>
<p>Flexible Memory Controller Bank2.</p>
<h2><a class="anchor" id="autotoc_md260"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PCR2`   </td><td class="markdownTableBodyNone">NAND Flash control register 2, Address offset: 0x60    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR2`   </td><td class="markdownTableBodyNone">NAND Flash FIFO status and interrupt register 2, Address offset: 0x64    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PMEM2`   </td><td class="markdownTableBodyNone">NAND Flash Common memory space timing register 2, Address offset: 0x68    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PATT2`   </td><td class="markdownTableBodyNone">NAND Flash Attribute memory space timing register 2, Address offset: 0x6C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED0`   </td><td class="markdownTableBodyNone">Reserved, 0x70    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ECCR2`   </td><td class="markdownTableBodyNone">NAND Flash ECC result registers 2, Address offset: 0x74    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED1`   </td><td class="markdownTableBodyNone">Reserved, 0x78    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED2`   </td><td class="markdownTableBodyNone">Reserved, 0x7C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PCR3`   </td><td class="markdownTableBodyNone">NAND Flash control register 3, Address offset: 0x80    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR3`   </td><td class="markdownTableBodyNone">NAND Flash FIFO status and interrupt register 3, Address offset: 0x84    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PMEM3`   </td><td class="markdownTableBodyNone">NAND Flash Common memory space timing register 3, Address offset: 0x88    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PATT3`   </td><td class="markdownTableBodyNone">NAND Flash Attribute memory space timing register 3, Address offset: 0x8C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED3`   </td><td class="markdownTableBodyNone">Reserved, 0x90    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ECCR3`   </td><td class="markdownTableBodyNone">NAND Flash ECC result registers 3, Address offset: 0x94   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md261"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md262"></a>
<code>public __IO uint32_t</code>`PCR2`</h4>
<p>NAND Flash control register 2, Address offset: 0x60</p>
<h4><a class="anchor" id="autotoc_md263"></a>
<code>public __IO uint32_t</code>`SR2`</h4>
<p>NAND Flash FIFO status and interrupt register 2, Address offset: 0x64</p>
<h4><a class="anchor" id="autotoc_md264"></a>
<code>public __IO uint32_t</code>`PMEM2`</h4>
<p>NAND Flash Common memory space timing register 2, Address offset: 0x68</p>
<h4><a class="anchor" id="autotoc_md265"></a>
<code>public __IO uint32_t</code>`PATT2`</h4>
<p>NAND Flash Attribute memory space timing register 2, Address offset: 0x6C</p>
<h4><a class="anchor" id="autotoc_md266"></a>
<code>public uint32_t</code>`RESERVED0`</h4>
<p>Reserved, 0x70</p>
<h4><a class="anchor" id="autotoc_md267"></a>
<code>public __IO uint32_t</code>`ECCR2`</h4>
<p>NAND Flash ECC result registers 2, Address offset: 0x74</p>
<h4><a class="anchor" id="autotoc_md268"></a>
<code>public uint32_t</code>`RESERVED1`</h4>
<p>Reserved, 0x78</p>
<h4><a class="anchor" id="autotoc_md269"></a>
<code>public uint32_t</code>`RESERVED2`</h4>
<p>Reserved, 0x7C</p>
<h4><a class="anchor" id="autotoc_md270"></a>
<code>public __IO uint32_t</code>`PCR3`</h4>
<p>NAND Flash control register 3, Address offset: 0x80</p>
<h4><a class="anchor" id="autotoc_md271"></a>
<code>public __IO uint32_t</code>`SR3`</h4>
<p>NAND Flash FIFO status and interrupt register 3, Address offset: 0x84</p>
<h4><a class="anchor" id="autotoc_md272"></a>
<code>public __IO uint32_t</code>`PMEM3`</h4>
<p>NAND Flash Common memory space timing register 3, Address offset: 0x88</p>
<h4><a class="anchor" id="autotoc_md273"></a>
<code>public __IO uint32_t</code>`PATT3`</h4>
<p>NAND Flash Attribute memory space timing register 3, Address offset: 0x8C</p>
<h4><a class="anchor" id="autotoc_md274"></a>
<code>public uint32_t</code>`RESERVED3`</h4>
<p>Reserved, 0x90</p>
<h4><a class="anchor" id="autotoc_md275"></a>
<code>public __IO uint32_t</code>`ECCR3`</h4>
<p>NAND Flash ECC result registers 3, Address offset: 0x94</p>
<h1><a class="anchor" id="autotoc_md276"></a>
struct <code>FMC_Bank4_TypeDef</code></h1>
<p>Flexible Memory Controller Bank4.</p>
<h2><a class="anchor" id="autotoc_md277"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PCR4`   </td><td class="markdownTableBodyNone">PC Card control register 4, Address offset: 0xA0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR4`   </td><td class="markdownTableBodyNone">PC Card FIFO status and interrupt register 4, Address offset: 0xA4    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PMEM4`   </td><td class="markdownTableBodyNone">PC Card Common memory space timing register 4, Address offset: 0xA8    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PATT4`   </td><td class="markdownTableBodyNone">PC Card Attribute memory space timing register 4, Address offset: 0xAC    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PIO4`   </td><td class="markdownTableBodyNone">PC Card I/O space timing register 4, Address offset: 0xB0   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md278"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md279"></a>
<code>public __IO uint32_t</code>`PCR4`</h4>
<p>PC Card control register 4, Address offset: 0xA0</p>
<h4><a class="anchor" id="autotoc_md280"></a>
<code>public __IO uint32_t</code>`SR4`</h4>
<p>PC Card FIFO status and interrupt register 4, Address offset: 0xA4</p>
<h4><a class="anchor" id="autotoc_md281"></a>
<code>public __IO uint32_t</code>`PMEM4`</h4>
<p>PC Card Common memory space timing register 4, Address offset: 0xA8</p>
<h4><a class="anchor" id="autotoc_md282"></a>
<code>public __IO uint32_t</code>`PATT4`</h4>
<p>PC Card Attribute memory space timing register 4, Address offset: 0xAC</p>
<h4><a class="anchor" id="autotoc_md283"></a>
<code>public __IO uint32_t</code>`PIO4`</h4>
<p>PC Card I/O space timing register 4, Address offset: 0xB0</p>
<h1><a class="anchor" id="autotoc_md284"></a>
struct <code>FMC_Bank5_6_TypeDef</code></h1>
<p>Flexible Memory Controller Bank5_6.</p>
<h2><a class="anchor" id="autotoc_md285"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SDCR`   </td><td class="markdownTableBodyNone">SDRAM Control registers , Address offset: 0x140-0x144    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SDTR`   </td><td class="markdownTableBodyNone">SDRAM Timing registers , Address offset: 0x148-0x14C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SDCMR`   </td><td class="markdownTableBodyNone">SDRAM Command Mode register, Address offset: 0x150    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SDRTR`   </td><td class="markdownTableBodyNone">SDRAM Refresh Timer register, Address offset: 0x154    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SDSR`   </td><td class="markdownTableBodyNone">SDRAM Status register, Address offset: 0x158   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md286"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md287"></a>
<code>public __IO uint32_t</code>`SDCR`</h4>
<p>SDRAM Control registers , Address offset: 0x140-0x144</p>
<h4><a class="anchor" id="autotoc_md288"></a>
<code>public __IO uint32_t</code>`SDTR`</h4>
<p>SDRAM Timing registers , Address offset: 0x148-0x14C</p>
<h4><a class="anchor" id="autotoc_md289"></a>
<code>public __IO uint32_t</code>`SDCMR`</h4>
<p>SDRAM Command Mode register, Address offset: 0x150</p>
<h4><a class="anchor" id="autotoc_md290"></a>
<code>public __IO uint32_t</code>`SDRTR`</h4>
<p>SDRAM Refresh Timer register, Address offset: 0x154</p>
<h4><a class="anchor" id="autotoc_md291"></a>
<code>public __IO uint32_t</code>`SDSR`</h4>
<p>SDRAM Status register, Address offset: 0x158</p>
<h1><a class="anchor" id="autotoc_md292"></a>
struct <code>GPIO_TypeDef</code></h1>
<p>General Purpose I/O.</p>
<h2><a class="anchor" id="autotoc_md293"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`MODER`   </td><td class="markdownTableBodyNone">GPIO port mode register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`OTYPER`   </td><td class="markdownTableBodyNone">GPIO port output type register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`OSPEEDR`   </td><td class="markdownTableBodyNone">GPIO port output speed register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PUPDR`   </td><td class="markdownTableBodyNone">GPIO port pull-up/pull-down register, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`IDR`   </td><td class="markdownTableBodyNone">GPIO port input data register, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ODR`   </td><td class="markdownTableBodyNone">GPIO port output data register, Address offset: 0x14    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BSRR`   </td><td class="markdownTableBodyNone">GPIO port bit set/reset register, Address offset: 0x18    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`LCKR`   </td><td class="markdownTableBodyNone">GPIO port configuration lock register, Address offset: 0x1C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`AFR`   </td><td class="markdownTableBodyNone">GPIO alternate function registers, Address offset: 0x20-0x24   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md294"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md295"></a>
<code>public __IO uint32_t</code>`MODER`</h4>
<p>GPIO port mode register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md296"></a>
<code>public __IO uint32_t</code>`OTYPER`</h4>
<p>GPIO port output type register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md297"></a>
<code>public __IO uint32_t</code>`OSPEEDR`</h4>
<p>GPIO port output speed register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md298"></a>
<code>public __IO uint32_t</code>`PUPDR`</h4>
<p>GPIO port pull-up/pull-down register, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md299"></a>
<code>public __IO uint32_t</code>`IDR`</h4>
<p>GPIO port input data register, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md300"></a>
<code>public __IO uint32_t</code>`ODR`</h4>
<p>GPIO port output data register, Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md301"></a>
<code>public __IO uint32_t</code>`BSRR`</h4>
<p>GPIO port bit set/reset register, Address offset: 0x18</p>
<h4><a class="anchor" id="autotoc_md302"></a>
<code>public __IO uint32_t</code>`LCKR`</h4>
<p>GPIO port configuration lock register, Address offset: 0x1C</p>
<h4><a class="anchor" id="autotoc_md303"></a>
<code>public __IO uint32_t</code>`AFR`</h4>
<p>GPIO alternate function registers, Address offset: 0x20-0x24</p>
<h1><a class="anchor" id="autotoc_md304"></a>
struct <code>I2C_Handle_t</code></h1>
<h2><a class="anchor" id="autotoc_md305"></a>
Summary</h2>
<p>Members | Descriptions <br  />
 -----------------------------&mdash;|------------------------------------------&mdash;</p>
<h2><a class="anchor" id="autotoc_md306"></a>
Members</h2>
<h1><a class="anchor" id="autotoc_md307"></a>
struct <code>I2C_PinConfig_t</code></h1>
<h2><a class="anchor" id="autotoc_md308"></a>
Summary</h2>
<p>Members | Descriptions <br  />
 -----------------------------&mdash;|------------------------------------------&mdash;</p>
<h2><a class="anchor" id="autotoc_md309"></a>
Members</h2>
<h1><a class="anchor" id="autotoc_md310"></a>
struct <code>I2C_TypeDef</code></h1>
<p>Inter-integrated Circuit Interface.</p>
<h2><a class="anchor" id="autotoc_md311"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR1`   </td><td class="markdownTableBodyNone">I2C Control register 1, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR2`   </td><td class="markdownTableBodyNone">I2C Control register 2, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`OAR1`   </td><td class="markdownTableBodyNone">I2C Own address register 1, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`OAR2`   </td><td class="markdownTableBodyNone">I2C Own address register 2, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DR`   </td><td class="markdownTableBodyNone">I2C Data register, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR1`   </td><td class="markdownTableBodyNone">I2C Status register 1, Address offset: 0x14    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR2`   </td><td class="markdownTableBodyNone">I2C Status register 2, Address offset: 0x18    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CCR`   </td><td class="markdownTableBodyNone">I2C Clock control register, Address offset: 0x1C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`TRISE`   </td><td class="markdownTableBodyNone">I2C TRISE register, Address offset: 0x20    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FLTR`   </td><td class="markdownTableBodyNone">I2C FLTR register, Address offset: 0x24   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md312"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md313"></a>
<code>public __IO uint32_t</code>`CR1`</h4>
<p>I2C Control register 1, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md314"></a>
<code>public __IO uint32_t</code>`CR2`</h4>
<p>I2C Control register 2, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md315"></a>
<code>public __IO uint32_t</code>`OAR1`</h4>
<p>I2C Own address register 1, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md316"></a>
<code>public __IO uint32_t</code>`OAR2`</h4>
<p>I2C Own address register 2, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md317"></a>
<code>public __IO uint32_t</code>`DR`</h4>
<p>I2C Data register, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md318"></a>
<code>public __IO uint32_t</code>`SR1`</h4>
<p>I2C Status register 1, Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md319"></a>
<code>public __IO uint32_t</code>`SR2`</h4>
<p>I2C Status register 2, Address offset: 0x18</p>
<h4><a class="anchor" id="autotoc_md320"></a>
<code>public __IO uint32_t</code>`CCR`</h4>
<p>I2C Clock control register, Address offset: 0x1C</p>
<h4><a class="anchor" id="autotoc_md321"></a>
<code>public __IO uint32_t</code>`TRISE`</h4>
<p>I2C TRISE register, Address offset: 0x20</p>
<h4><a class="anchor" id="autotoc_md322"></a>
<code>public __IO uint32_t</code>`FLTR`</h4>
<p>I2C FLTR register, Address offset: 0x24</p>
<h1><a class="anchor" id="autotoc_md323"></a>
struct <code>IWDG_TypeDef</code></h1>
<p>Independent WATCHDOG.</p>
<h2><a class="anchor" id="autotoc_md324"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`KR`   </td><td class="markdownTableBodyNone">IWDG Key register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PR`   </td><td class="markdownTableBodyNone">IWDG Prescaler register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`RLR`   </td><td class="markdownTableBodyNone">IWDG Reload register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR`   </td><td class="markdownTableBodyNone">IWDG Status register, Address offset: 0x0C   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md325"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md326"></a>
<code>public __IO uint32_t</code>`KR`</h4>
<p>IWDG Key register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md327"></a>
<code>public __IO uint32_t</code>`PR`</h4>
<p>IWDG Prescaler register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md328"></a>
<code>public __IO uint32_t</code>`RLR`</h4>
<p>IWDG Reload register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md329"></a>
<code>public __IO uint32_t</code>`SR`</h4>
<p>IWDG Status register, Address offset: 0x0C</p>
<h1><a class="anchor" id="autotoc_md330"></a>
struct <code>LTDC_Layer_TypeDef</code></h1>
<p>LCD-TFT Display layer x Controller.</p>
<h2><a class="anchor" id="autotoc_md331"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR`   </td><td class="markdownTableBodyNone">LTDC Layerx Control Register Address offset: 0x84    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`WHPCR`   </td><td class="markdownTableBodyNone">LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`WVPCR`   </td><td class="markdownTableBodyNone">LTDC Layerx Window Vertical Position Configuration Register Address offset: 0x8C    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CKCR`   </td><td class="markdownTableBodyNone">LTDC Layerx Color Keying Configuration Register Address offset: 0x90    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PFCR`   </td><td class="markdownTableBodyNone">LTDC Layerx Pixel Format Configuration Register Address offset: 0x94    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CACR`   </td><td class="markdownTableBodyNone">LTDC Layerx Constant Alpha Configuration Register Address offset: 0x98    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DCCR`   </td><td class="markdownTableBodyNone">LTDC Layerx Default Color Configuration Register Address offset: 0x9C    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BFCR`   </td><td class="markdownTableBodyNone">LTDC Layerx Blending Factors Configuration Register Address offset: 0xA0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED0`   </td><td class="markdownTableBodyNone">Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CFBAR`   </td><td class="markdownTableBodyNone">LTDC Layerx Color Frame Buffer Address Register Address offset: 0xAC    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CFBLR`   </td><td class="markdownTableBodyNone">LTDC Layerx Color Frame Buffer Length Register Address offset: 0xB0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CFBLNR`   </td><td class="markdownTableBodyNone">LTDC Layerx ColorFrame Buffer Line Number Register Address offset: 0xB4    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED1`   </td><td class="markdownTableBodyNone">Reserved    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CLUTWR`   </td><td class="markdownTableBodyNone">LTDC Layerx CLUT Write Register Address offset: 0x144   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md332"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md333"></a>
<code>public __IO uint32_t</code>`CR`</h4>
<p>LTDC Layerx Control Register Address offset: 0x84</p>
<h4><a class="anchor" id="autotoc_md334"></a>
<code>public __IO uint32_t</code>`WHPCR`</h4>
<p>LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88</p>
<h4><a class="anchor" id="autotoc_md335"></a>
<code>public __IO uint32_t</code>`WVPCR`</h4>
<p>LTDC Layerx Window Vertical Position Configuration Register Address offset: 0x8C</p>
<h4><a class="anchor" id="autotoc_md336"></a>
<code>public __IO uint32_t</code>`CKCR`</h4>
<p>LTDC Layerx Color Keying Configuration Register Address offset: 0x90</p>
<h4><a class="anchor" id="autotoc_md337"></a>
<code>public __IO uint32_t</code>`PFCR`</h4>
<p>LTDC Layerx Pixel Format Configuration Register Address offset: 0x94</p>
<h4><a class="anchor" id="autotoc_md338"></a>
<code>public __IO uint32_t</code>`CACR`</h4>
<p>LTDC Layerx Constant Alpha Configuration Register Address offset: 0x98</p>
<h4><a class="anchor" id="autotoc_md339"></a>
<code>public __IO uint32_t</code>`DCCR`</h4>
<p>LTDC Layerx Default Color Configuration Register Address offset: 0x9C</p>
<h4><a class="anchor" id="autotoc_md340"></a>
<code>public __IO uint32_t</code>`BFCR`</h4>
<p>LTDC Layerx Blending Factors Configuration Register Address offset: 0xA0</p>
<h4><a class="anchor" id="autotoc_md341"></a>
<code>public uint32_t</code>`RESERVED0`</h4>
<p>Reserved</p>
<h4><a class="anchor" id="autotoc_md342"></a>
<code>public __IO uint32_t</code>`CFBAR`</h4>
<p>LTDC Layerx Color Frame Buffer Address Register Address offset: 0xAC</p>
<h4><a class="anchor" id="autotoc_md343"></a>
<code>public __IO uint32_t</code>`CFBLR`</h4>
<p>LTDC Layerx Color Frame Buffer Length Register Address offset: 0xB0</p>
<h4><a class="anchor" id="autotoc_md344"></a>
<code>public __IO uint32_t</code>`CFBLNR`</h4>
<p>LTDC Layerx ColorFrame Buffer Line Number Register Address offset: 0xB4</p>
<h4><a class="anchor" id="autotoc_md345"></a>
<code>public uint32_t</code>`RESERVED1`</h4>
<p>Reserved</p>
<h4><a class="anchor" id="autotoc_md346"></a>
<code>public __IO uint32_t</code>`CLUTWR`</h4>
<p>LTDC Layerx CLUT Write Register Address offset: 0x144</p>
<h1><a class="anchor" id="autotoc_md347"></a>
struct <code>LTDC_TypeDef</code></h1>
<p>LCD-TFT Display Controller.</p>
<h2><a class="anchor" id="autotoc_md348"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED0`   </td><td class="markdownTableBodyNone">Reserved, 0x00-0x04    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SSCR`   </td><td class="markdownTableBodyNone">LTDC Synchronization Size Configuration Register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BPCR`   </td><td class="markdownTableBodyNone">LTDC Back Porch Configuration Register, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`AWCR`   </td><td class="markdownTableBodyNone">LTDC Active Width Configuration Register, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`TWCR`   </td><td class="markdownTableBodyNone">LTDC Total Width Configuration Register, Address offset: 0x14    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`GCR`   </td><td class="markdownTableBodyNone">LTDC Global Control Register, Address offset: 0x18    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED1`   </td><td class="markdownTableBodyNone">Reserved, 0x1C-0x20    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SRCR`   </td><td class="markdownTableBodyNone">LTDC Shadow Reload Configuration Register, Address offset: 0x24    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED2`   </td><td class="markdownTableBodyNone">Reserved, 0x28    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BCCR`   </td><td class="markdownTableBodyNone">LTDC Background Color Configuration Register, Address offset: 0x2C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED3`   </td><td class="markdownTableBodyNone">Reserved, 0x30    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`IER`   </td><td class="markdownTableBodyNone">LTDC Interrupt Enable Register, Address offset: 0x34    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ISR`   </td><td class="markdownTableBodyNone">LTDC Interrupt Status Register, Address offset: 0x38    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ICR`   </td><td class="markdownTableBodyNone">LTDC Interrupt Clear Register, Address offset: 0x3C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`LIPCR`   </td><td class="markdownTableBodyNone">LTDC Line Interrupt Position Configuration Register, Address offset: 0x40    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CPSR`   </td><td class="markdownTableBodyNone">LTDC Current Position Status Register, Address offset: 0x44    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CDSR`   </td><td class="markdownTableBodyNone">LTDC Current Display Status Register, Address offset: 0x48   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md349"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md350"></a>
<code>public uint32_t</code>`RESERVED0`</h4>
<p>Reserved, 0x00-0x04</p>
<h4><a class="anchor" id="autotoc_md351"></a>
<code>public __IO uint32_t</code>`SSCR`</h4>
<p>LTDC Synchronization Size Configuration Register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md352"></a>
<code>public __IO uint32_t</code>`BPCR`</h4>
<p>LTDC Back Porch Configuration Register, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md353"></a>
<code>public __IO uint32_t</code>`AWCR`</h4>
<p>LTDC Active Width Configuration Register, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md354"></a>
<code>public __IO uint32_t</code>`TWCR`</h4>
<p>LTDC Total Width Configuration Register, Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md355"></a>
<code>public __IO uint32_t</code>`GCR`</h4>
<p>LTDC Global Control Register, Address offset: 0x18</p>
<h4><a class="anchor" id="autotoc_md356"></a>
<code>public uint32_t</code>`RESERVED1`</h4>
<p>Reserved, 0x1C-0x20</p>
<h4><a class="anchor" id="autotoc_md357"></a>
<code>public __IO uint32_t</code>`SRCR`</h4>
<p>LTDC Shadow Reload Configuration Register, Address offset: 0x24</p>
<h4><a class="anchor" id="autotoc_md358"></a>
<code>public uint32_t</code>`RESERVED2`</h4>
<p>Reserved, 0x28</p>
<h4><a class="anchor" id="autotoc_md359"></a>
<code>public __IO uint32_t</code>`BCCR`</h4>
<p>LTDC Background Color Configuration Register, Address offset: 0x2C</p>
<h4><a class="anchor" id="autotoc_md360"></a>
<code>public uint32_t</code>`RESERVED3`</h4>
<p>Reserved, 0x30</p>
<h4><a class="anchor" id="autotoc_md361"></a>
<code>public __IO uint32_t</code>`IER`</h4>
<p>LTDC Interrupt Enable Register, Address offset: 0x34</p>
<h4><a class="anchor" id="autotoc_md362"></a>
<code>public __IO uint32_t</code>`ISR`</h4>
<p>LTDC Interrupt Status Register, Address offset: 0x38</p>
<h4><a class="anchor" id="autotoc_md363"></a>
<code>public __IO uint32_t</code>`ICR`</h4>
<p>LTDC Interrupt Clear Register, Address offset: 0x3C</p>
<h4><a class="anchor" id="autotoc_md364"></a>
<code>public __IO uint32_t</code>`LIPCR`</h4>
<p>LTDC Line Interrupt Position Configuration Register, Address offset: 0x40</p>
<h4><a class="anchor" id="autotoc_md365"></a>
<code>public __IO uint32_t</code>`CPSR`</h4>
<p>LTDC Current Position Status Register, Address offset: 0x44</p>
<h4><a class="anchor" id="autotoc_md366"></a>
<code>public __IO uint32_t</code>`CDSR`</h4>
<p>LTDC Current Display Status Register, Address offset: 0x48</p>
<h1><a class="anchor" id="autotoc_md367"></a>
struct <code>PWR_TypeDef</code></h1>
<p>Power Control.</p>
<h2><a class="anchor" id="autotoc_md368"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR`   </td><td class="markdownTableBodyNone">PWR power control register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CSR`   </td><td class="markdownTableBodyNone">PWR power control/status register, Address offset: 0x04   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md369"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md370"></a>
<code>public __IO uint32_t</code>`CR`</h4>
<p>PWR power control register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md371"></a>
<code>public __IO uint32_t</code>`CSR`</h4>
<p>PWR power control/status register, Address offset: 0x04</p>
<h1><a class="anchor" id="autotoc_md372"></a>
struct <code>RCC_TypeDef</code></h1>
<p>Reset and Clock Control.</p>
<h2><a class="anchor" id="autotoc_md373"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR`   </td><td class="markdownTableBodyNone">RCC clock control register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PLLCFGR`   </td><td class="markdownTableBodyNone">RCC PLL configuration register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CFGR`   </td><td class="markdownTableBodyNone">RCC clock configuration register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CIR`   </td><td class="markdownTableBodyNone">RCC clock interrupt register, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`AHB1RSTR`   </td><td class="markdownTableBodyNone">RCC AHB1 peripheral reset register, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`AHB2RSTR`   </td><td class="markdownTableBodyNone">RCC AHB2 peripheral reset register, Address offset: 0x14    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`AHB3RSTR`   </td><td class="markdownTableBodyNone">RCC AHB3 peripheral reset register, Address offset: 0x18    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED0`   </td><td class="markdownTableBodyNone">Reserved, 0x1C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`APB1RSTR`   </td><td class="markdownTableBodyNone">RCC APB1 peripheral reset register, Address offset: 0x20    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`APB2RSTR`   </td><td class="markdownTableBodyNone">RCC APB2 peripheral reset register, Address offset: 0x24    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED1`   </td><td class="markdownTableBodyNone">Reserved, 0x28-0x2C    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`AHB1ENR`   </td><td class="markdownTableBodyNone">RCC AHB1 peripheral clock register, Address offset: 0x30    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`AHB2ENR`   </td><td class="markdownTableBodyNone">RCC AHB2 peripheral clock register, Address offset: 0x34    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`AHB3ENR`   </td><td class="markdownTableBodyNone">RCC AHB3 peripheral clock register, Address offset: 0x38    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED2`   </td><td class="markdownTableBodyNone">Reserved, 0x3C    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`APB1ENR`   </td><td class="markdownTableBodyNone">RCC APB1 peripheral clock enable register, Address offset: 0x40    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`APB2ENR`   </td><td class="markdownTableBodyNone">RCC APB2 peripheral clock enable register, Address offset: 0x44    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED3`   </td><td class="markdownTableBodyNone">Reserved, 0x48-0x4C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`AHB1LPENR`   </td><td class="markdownTableBodyNone">RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`AHB2LPENR`   </td><td class="markdownTableBodyNone">RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`AHB3LPENR`   </td><td class="markdownTableBodyNone">RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED4`   </td><td class="markdownTableBodyNone">Reserved, 0x5C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`APB1LPENR`   </td><td class="markdownTableBodyNone">RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`APB2LPENR`   </td><td class="markdownTableBodyNone">RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED5`   </td><td class="markdownTableBodyNone">Reserved, 0x68-0x6C    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BDCR`   </td><td class="markdownTableBodyNone">RCC Backup domain control register, Address offset: 0x70    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CSR`   </td><td class="markdownTableBodyNone">RCC clock control &amp; status register, Address offset: 0x74    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED6`   </td><td class="markdownTableBodyNone">Reserved, 0x78-0x7C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SSCGR`   </td><td class="markdownTableBodyNone">RCC spread spectrum clock generation register, Address offset: 0x80    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PLLI2SCFGR`   </td><td class="markdownTableBodyNone">RCC PLLI2S configuration register, Address offset: 0x84    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PLLSAICFGR`   </td><td class="markdownTableBodyNone">RCC PLLSAI configuration register, Address offset: 0x88    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DCKCFGR`   </td><td class="markdownTableBodyNone">RCC Dedicated Clocks configuration register, Address offset: 0x8C   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md374"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md375"></a>
<code>public __IO uint32_t</code>`CR`</h4>
<p>RCC clock control register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md376"></a>
<code>public __IO uint32_t</code>`PLLCFGR`</h4>
<p>RCC PLL configuration register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md377"></a>
<code>public __IO uint32_t</code>`CFGR`</h4>
<p>RCC clock configuration register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md378"></a>
<code>public __IO uint32_t</code>`CIR`</h4>
<p>RCC clock interrupt register, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md379"></a>
<code>public __IO uint32_t</code>`AHB1RSTR`</h4>
<p>RCC AHB1 peripheral reset register, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md380"></a>
<code>public __IO uint32_t</code>`AHB2RSTR`</h4>
<p>RCC AHB2 peripheral reset register, Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md381"></a>
<code>public __IO uint32_t</code>`AHB3RSTR`</h4>
<p>RCC AHB3 peripheral reset register, Address offset: 0x18</p>
<h4><a class="anchor" id="autotoc_md382"></a>
<code>public uint32_t</code>`RESERVED0`</h4>
<p>Reserved, 0x1C</p>
<h4><a class="anchor" id="autotoc_md383"></a>
<code>public __IO uint32_t</code>`APB1RSTR`</h4>
<p>RCC APB1 peripheral reset register, Address offset: 0x20</p>
<h4><a class="anchor" id="autotoc_md384"></a>
<code>public __IO uint32_t</code>`APB2RSTR`</h4>
<p>RCC APB2 peripheral reset register, Address offset: 0x24</p>
<h4><a class="anchor" id="autotoc_md385"></a>
<code>public uint32_t</code>`RESERVED1`</h4>
<p>Reserved, 0x28-0x2C</p>
<h4><a class="anchor" id="autotoc_md386"></a>
<code>public __IO uint32_t</code>`AHB1ENR`</h4>
<p>RCC AHB1 peripheral clock register, Address offset: 0x30</p>
<h4><a class="anchor" id="autotoc_md387"></a>
<code>public __IO uint32_t</code>`AHB2ENR`</h4>
<p>RCC AHB2 peripheral clock register, Address offset: 0x34</p>
<h4><a class="anchor" id="autotoc_md388"></a>
<code>public __IO uint32_t</code>`AHB3ENR`</h4>
<p>RCC AHB3 peripheral clock register, Address offset: 0x38</p>
<h4><a class="anchor" id="autotoc_md389"></a>
<code>public uint32_t</code>`RESERVED2`</h4>
<p>Reserved, 0x3C</p>
<h4><a class="anchor" id="autotoc_md390"></a>
<code>public __IO uint32_t</code>`APB1ENR`</h4>
<p>RCC APB1 peripheral clock enable register, Address offset: 0x40</p>
<h4><a class="anchor" id="autotoc_md391"></a>
<code>public __IO uint32_t</code>`APB2ENR`</h4>
<p>RCC APB2 peripheral clock enable register, Address offset: 0x44</p>
<h4><a class="anchor" id="autotoc_md392"></a>
<code>public uint32_t</code>`RESERVED3`</h4>
<p>Reserved, 0x48-0x4C</p>
<h4><a class="anchor" id="autotoc_md393"></a>
<code>public __IO uint32_t</code>`AHB1LPENR`</h4>
<p>RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50</p>
<h4><a class="anchor" id="autotoc_md394"></a>
<code>public __IO uint32_t</code>`AHB2LPENR`</h4>
<p>RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54</p>
<h4><a class="anchor" id="autotoc_md395"></a>
<code>public __IO uint32_t</code>`AHB3LPENR`</h4>
<p>RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58</p>
<h4><a class="anchor" id="autotoc_md396"></a>
<code>public uint32_t</code>`RESERVED4`</h4>
<p>Reserved, 0x5C</p>
<h4><a class="anchor" id="autotoc_md397"></a>
<code>public __IO uint32_t</code>`APB1LPENR`</h4>
<p>RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60</p>
<h4><a class="anchor" id="autotoc_md398"></a>
<code>public __IO uint32_t</code>`APB2LPENR`</h4>
<p>RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64</p>
<h4><a class="anchor" id="autotoc_md399"></a>
<code>public uint32_t</code>`RESERVED5`</h4>
<p>Reserved, 0x68-0x6C</p>
<h4><a class="anchor" id="autotoc_md400"></a>
<code>public __IO uint32_t</code>`BDCR`</h4>
<p>RCC Backup domain control register, Address offset: 0x70</p>
<h4><a class="anchor" id="autotoc_md401"></a>
<code>public __IO uint32_t</code>`CSR`</h4>
<p>RCC clock control &amp; status register, Address offset: 0x74</p>
<h4><a class="anchor" id="autotoc_md402"></a>
<code>public uint32_t</code>`RESERVED6`</h4>
<p>Reserved, 0x78-0x7C</p>
<h4><a class="anchor" id="autotoc_md403"></a>
<code>public __IO uint32_t</code>`SSCGR`</h4>
<p>RCC spread spectrum clock generation register, Address offset: 0x80</p>
<h4><a class="anchor" id="autotoc_md404"></a>
<code>public __IO uint32_t</code>`PLLI2SCFGR`</h4>
<p>RCC PLLI2S configuration register, Address offset: 0x84</p>
<h4><a class="anchor" id="autotoc_md405"></a>
<code>public __IO uint32_t</code>`PLLSAICFGR`</h4>
<p>RCC PLLSAI configuration register, Address offset: 0x88</p>
<h4><a class="anchor" id="autotoc_md406"></a>
<code>public __IO uint32_t</code>`DCKCFGR`</h4>
<p>RCC Dedicated Clocks configuration register, Address offset: 0x8C</p>
<h1><a class="anchor" id="autotoc_md407"></a>
struct <code>RNG_TypeDef</code></h1>
<p>RNG.</p>
<h2><a class="anchor" id="autotoc_md408"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR`   </td><td class="markdownTableBodyNone">RNG control register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR`   </td><td class="markdownTableBodyNone">RNG status register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DR`   </td><td class="markdownTableBodyNone">RNG data register, Address offset: 0x08   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md409"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md410"></a>
<code>public __IO uint32_t</code>`CR`</h4>
<p>RNG control register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md411"></a>
<code>public __IO uint32_t</code>`SR`</h4>
<p>RNG status register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md412"></a>
<code>public __IO uint32_t</code>`DR`</h4>
<p>RNG data register, Address offset: 0x08</p>
<h1><a class="anchor" id="autotoc_md413"></a>
struct <code>RTC_TypeDef</code></h1>
<p>Real-Time Clock.</p>
<h2><a class="anchor" id="autotoc_md414"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`TR`   </td><td class="markdownTableBodyNone">RTC time register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DR`   </td><td class="markdownTableBodyNone">RTC date register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR`   </td><td class="markdownTableBodyNone">RTC control register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ISR`   </td><td class="markdownTableBodyNone">RTC initialization and status register, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PRER`   </td><td class="markdownTableBodyNone">RTC prescaler register, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`WUTR`   </td><td class="markdownTableBodyNone">RTC wakeup timer register, Address offset: 0x14    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CALIBR`   </td><td class="markdownTableBodyNone">RTC calibration register, Address offset: 0x18    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ALRMAR`   </td><td class="markdownTableBodyNone">RTC alarm A register, Address offset: 0x1C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ALRMBR`   </td><td class="markdownTableBodyNone">RTC alarm B register, Address offset: 0x20    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`WPR`   </td><td class="markdownTableBodyNone">RTC write protection register, Address offset: 0x24    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SSR`   </td><td class="markdownTableBodyNone">RTC sub second register, Address offset: 0x28    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SHIFTR`   </td><td class="markdownTableBodyNone">RTC shift control register, Address offset: 0x2C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`TSTR`   </td><td class="markdownTableBodyNone">RTC time stamp time register, Address offset: 0x30    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`TSDR`   </td><td class="markdownTableBodyNone">RTC time stamp date register, Address offset: 0x34    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`TSSSR`   </td><td class="markdownTableBodyNone">RTC time-stamp sub second register, Address offset: 0x38    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CALR`   </td><td class="markdownTableBodyNone">RTC calibration register, Address offset: 0x3C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`TAFCR`   </td><td class="markdownTableBodyNone">RTC tamper and alternate function configuration register, Address offset: 0x40    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ALRMASSR`   </td><td class="markdownTableBodyNone">RTC alarm A sub second register, Address offset: 0x44    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ALRMBSSR`   </td><td class="markdownTableBodyNone">RTC alarm B sub second register, Address offset: 0x48    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED7`   </td><td class="markdownTableBodyNone">Reserved, 0x4C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP0R`   </td><td class="markdownTableBodyNone">RTC backup register 1, Address offset: 0x50    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP1R`   </td><td class="markdownTableBodyNone">RTC backup register 1, Address offset: 0x54    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP2R`   </td><td class="markdownTableBodyNone">RTC backup register 2, Address offset: 0x58    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP3R`   </td><td class="markdownTableBodyNone">RTC backup register 3, Address offset: 0x5C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP4R`   </td><td class="markdownTableBodyNone">RTC backup register 4, Address offset: 0x60    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP5R`   </td><td class="markdownTableBodyNone">RTC backup register 5, Address offset: 0x64    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP6R`   </td><td class="markdownTableBodyNone">RTC backup register 6, Address offset: 0x68    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP7R`   </td><td class="markdownTableBodyNone">RTC backup register 7, Address offset: 0x6C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP8R`   </td><td class="markdownTableBodyNone">RTC backup register 8, Address offset: 0x70    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP9R`   </td><td class="markdownTableBodyNone">RTC backup register 9, Address offset: 0x74    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP10R`   </td><td class="markdownTableBodyNone">RTC backup register 10, Address offset: 0x78    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP11R`   </td><td class="markdownTableBodyNone">RTC backup register 11, Address offset: 0x7C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP12R`   </td><td class="markdownTableBodyNone">RTC backup register 12, Address offset: 0x80    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP13R`   </td><td class="markdownTableBodyNone">RTC backup register 13, Address offset: 0x84    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP14R`   </td><td class="markdownTableBodyNone">RTC backup register 14, Address offset: 0x88    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP15R`   </td><td class="markdownTableBodyNone">RTC backup register 15, Address offset: 0x8C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP16R`   </td><td class="markdownTableBodyNone">RTC backup register 16, Address offset: 0x90    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP17R`   </td><td class="markdownTableBodyNone">RTC backup register 17, Address offset: 0x94    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP18R`   </td><td class="markdownTableBodyNone">RTC backup register 18, Address offset: 0x98    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BKP19R`   </td><td class="markdownTableBodyNone">RTC backup register 19, Address offset: 0x9C   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md415"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md416"></a>
<code>public __IO uint32_t</code>`TR`</h4>
<p>RTC time register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md417"></a>
<code>public __IO uint32_t</code>`DR`</h4>
<p>RTC date register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md418"></a>
<code>public __IO uint32_t</code>`CR`</h4>
<p>RTC control register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md419"></a>
<code>public __IO uint32_t</code>`ISR`</h4>
<p>RTC initialization and status register, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md420"></a>
<code>public __IO uint32_t</code>`PRER`</h4>
<p>RTC prescaler register, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md421"></a>
<code>public __IO uint32_t</code>`WUTR`</h4>
<p>RTC wakeup timer register, Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md422"></a>
<code>public __IO uint32_t</code>`CALIBR`</h4>
<p>RTC calibration register, Address offset: 0x18</p>
<h4><a class="anchor" id="autotoc_md423"></a>
<code>public __IO uint32_t</code>`ALRMAR`</h4>
<p>RTC alarm A register, Address offset: 0x1C</p>
<h4><a class="anchor" id="autotoc_md424"></a>
<code>public __IO uint32_t</code>`ALRMBR`</h4>
<p>RTC alarm B register, Address offset: 0x20</p>
<h4><a class="anchor" id="autotoc_md425"></a>
<code>public __IO uint32_t</code>`WPR`</h4>
<p>RTC write protection register, Address offset: 0x24</p>
<h4><a class="anchor" id="autotoc_md426"></a>
<code>public __IO uint32_t</code>`SSR`</h4>
<p>RTC sub second register, Address offset: 0x28</p>
<h4><a class="anchor" id="autotoc_md427"></a>
<code>public __IO uint32_t</code>`SHIFTR`</h4>
<p>RTC shift control register, Address offset: 0x2C</p>
<h4><a class="anchor" id="autotoc_md428"></a>
<code>public __IO uint32_t</code>`TSTR`</h4>
<p>RTC time stamp time register, Address offset: 0x30</p>
<h4><a class="anchor" id="autotoc_md429"></a>
<code>public __IO uint32_t</code>`TSDR`</h4>
<p>RTC time stamp date register, Address offset: 0x34</p>
<h4><a class="anchor" id="autotoc_md430"></a>
<code>public __IO uint32_t</code>`TSSSR`</h4>
<p>RTC time-stamp sub second register, Address offset: 0x38</p>
<h4><a class="anchor" id="autotoc_md431"></a>
<code>public __IO uint32_t</code>`CALR`</h4>
<p>RTC calibration register, Address offset: 0x3C</p>
<h4><a class="anchor" id="autotoc_md432"></a>
<code>public __IO uint32_t</code>`TAFCR`</h4>
<p>RTC tamper and alternate function configuration register, Address offset: 0x40</p>
<h4><a class="anchor" id="autotoc_md433"></a>
<code>public __IO uint32_t</code>`ALRMASSR`</h4>
<p>RTC alarm A sub second register, Address offset: 0x44</p>
<h4><a class="anchor" id="autotoc_md434"></a>
<code>public __IO uint32_t</code>`ALRMBSSR`</h4>
<p>RTC alarm B sub second register, Address offset: 0x48</p>
<h4><a class="anchor" id="autotoc_md435"></a>
<code>public uint32_t</code>`RESERVED7`</h4>
<p>Reserved, 0x4C</p>
<h4><a class="anchor" id="autotoc_md436"></a>
<code>public __IO uint32_t</code>`BKP0R`</h4>
<p>RTC backup register 1, Address offset: 0x50</p>
<h4><a class="anchor" id="autotoc_md437"></a>
<code>public __IO uint32_t</code>`BKP1R`</h4>
<p>RTC backup register 1, Address offset: 0x54</p>
<h4><a class="anchor" id="autotoc_md438"></a>
<code>public __IO uint32_t</code>`BKP2R`</h4>
<p>RTC backup register 2, Address offset: 0x58</p>
<h4><a class="anchor" id="autotoc_md439"></a>
<code>public __IO uint32_t</code>`BKP3R`</h4>
<p>RTC backup register 3, Address offset: 0x5C</p>
<h4><a class="anchor" id="autotoc_md440"></a>
<code>public __IO uint32_t</code>`BKP4R`</h4>
<p>RTC backup register 4, Address offset: 0x60</p>
<h4><a class="anchor" id="autotoc_md441"></a>
<code>public __IO uint32_t</code>`BKP5R`</h4>
<p>RTC backup register 5, Address offset: 0x64</p>
<h4><a class="anchor" id="autotoc_md442"></a>
<code>public __IO uint32_t</code>`BKP6R`</h4>
<p>RTC backup register 6, Address offset: 0x68</p>
<h4><a class="anchor" id="autotoc_md443"></a>
<code>public __IO uint32_t</code>`BKP7R`</h4>
<p>RTC backup register 7, Address offset: 0x6C</p>
<h4><a class="anchor" id="autotoc_md444"></a>
<code>public __IO uint32_t</code>`BKP8R`</h4>
<p>RTC backup register 8, Address offset: 0x70</p>
<h4><a class="anchor" id="autotoc_md445"></a>
<code>public __IO uint32_t</code>`BKP9R`</h4>
<p>RTC backup register 9, Address offset: 0x74</p>
<h4><a class="anchor" id="autotoc_md446"></a>
<code>public __IO uint32_t</code>`BKP10R`</h4>
<p>RTC backup register 10, Address offset: 0x78</p>
<h4><a class="anchor" id="autotoc_md447"></a>
<code>public __IO uint32_t</code>`BKP11R`</h4>
<p>RTC backup register 11, Address offset: 0x7C</p>
<h4><a class="anchor" id="autotoc_md448"></a>
<code>public __IO uint32_t</code>`BKP12R`</h4>
<p>RTC backup register 12, Address offset: 0x80</p>
<h4><a class="anchor" id="autotoc_md449"></a>
<code>public __IO uint32_t</code>`BKP13R`</h4>
<p>RTC backup register 13, Address offset: 0x84</p>
<h4><a class="anchor" id="autotoc_md450"></a>
<code>public __IO uint32_t</code>`BKP14R`</h4>
<p>RTC backup register 14, Address offset: 0x88</p>
<h4><a class="anchor" id="autotoc_md451"></a>
<code>public __IO uint32_t</code>`BKP15R`</h4>
<p>RTC backup register 15, Address offset: 0x8C</p>
<h4><a class="anchor" id="autotoc_md452"></a>
<code>public __IO uint32_t</code>`BKP16R`</h4>
<p>RTC backup register 16, Address offset: 0x90</p>
<h4><a class="anchor" id="autotoc_md453"></a>
<code>public __IO uint32_t</code>`BKP17R`</h4>
<p>RTC backup register 17, Address offset: 0x94</p>
<h4><a class="anchor" id="autotoc_md454"></a>
<code>public __IO uint32_t</code>`BKP18R`</h4>
<p>RTC backup register 18, Address offset: 0x98</p>
<h4><a class="anchor" id="autotoc_md455"></a>
<code>public __IO uint32_t</code>`BKP19R`</h4>
<p>RTC backup register 19, Address offset: 0x9C</p>
<h1><a class="anchor" id="autotoc_md456"></a>
struct <code>SAI_Block_TypeDef</code></h1>
<h2><a class="anchor" id="autotoc_md457"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR1`   </td><td class="markdownTableBodyNone">SAI block x configuration register 1, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR2`   </td><td class="markdownTableBodyNone">SAI block x configuration register 2, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FRCR`   </td><td class="markdownTableBodyNone">SAI block x frame configuration register, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SLOTR`   </td><td class="markdownTableBodyNone">SAI block x slot register, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`IMR`   </td><td class="markdownTableBodyNone">SAI block x interrupt mask register, Address offset: 0x14    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR`   </td><td class="markdownTableBodyNone">SAI block x status register, Address offset: 0x18    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CLRFR`   </td><td class="markdownTableBodyNone">SAI block x clear flag register, Address offset: 0x1C    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DR`   </td><td class="markdownTableBodyNone">SAI block x data register, Address offset: 0x20   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md458"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md459"></a>
<code>public __IO uint32_t</code>`CR1`</h4>
<p>SAI block x configuration register 1, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md460"></a>
<code>public __IO uint32_t</code>`CR2`</h4>
<p>SAI block x configuration register 2, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md461"></a>
<code>public __IO uint32_t</code>`FRCR`</h4>
<p>SAI block x frame configuration register, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md462"></a>
<code>public __IO uint32_t</code>`SLOTR`</h4>
<p>SAI block x slot register, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md463"></a>
<code>public __IO uint32_t</code>`IMR`</h4>
<p>SAI block x interrupt mask register, Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md464"></a>
<code>public __IO uint32_t</code>`SR`</h4>
<p>SAI block x status register, Address offset: 0x18</p>
<h4><a class="anchor" id="autotoc_md465"></a>
<code>public __IO uint32_t</code>`CLRFR`</h4>
<p>SAI block x clear flag register, Address offset: 0x1C</p>
<h4><a class="anchor" id="autotoc_md466"></a>
<code>public __IO uint32_t</code>`DR`</h4>
<p>SAI block x data register, Address offset: 0x20</p>
<h1><a class="anchor" id="autotoc_md467"></a>
struct <code>SAI_TypeDef</code></h1>
<p>Serial Audio Interface.</p>
<h2><a class="anchor" id="autotoc_md468"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`GCR`   </td><td class="markdownTableBodyNone">SAI global configuration register, Address offset: 0x00   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md469"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md470"></a>
<code>public __IO uint32_t</code>`GCR`</h4>
<p>SAI global configuration register, Address offset: 0x00</p>
<h1><a class="anchor" id="autotoc_md471"></a>
struct <code>SDIO_TypeDef</code></h1>
<p>SD host Interface.</p>
<h2><a class="anchor" id="autotoc_md472"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`POWER`   </td><td class="markdownTableBodyNone">SDIO power control register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CLKCR`   </td><td class="markdownTableBodyNone">SDI clock control register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ARG`   </td><td class="markdownTableBodyNone">SDIO argument register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CMD`   </td><td class="markdownTableBodyNone">SDIO command register, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO const uint32_t</code>`RESPCMD`   </td><td class="markdownTableBodyNone">SDIO command response register, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO const uint32_t</code>`RESP1`   </td><td class="markdownTableBodyNone">SDIO response 1 register, Address offset: 0x14    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO const uint32_t</code>`RESP2`   </td><td class="markdownTableBodyNone">SDIO response 2 register, Address offset: 0x18    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO const uint32_t</code>`RESP3`   </td><td class="markdownTableBodyNone">SDIO response 3 register, Address offset: 0x1C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO const uint32_t</code>`RESP4`   </td><td class="markdownTableBodyNone">SDIO response 4 register, Address offset: 0x20    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DTIMER`   </td><td class="markdownTableBodyNone">SDIO data timer register, Address offset: 0x24    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DLEN`   </td><td class="markdownTableBodyNone">SDIO data length register, Address offset: 0x28    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DCTRL`   </td><td class="markdownTableBodyNone">SDIO data control register, Address offset: 0x2C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO const uint32_t</code>`DCOUNT`   </td><td class="markdownTableBodyNone">SDIO data counter register, Address offset: 0x30    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO const uint32_t</code>`STA`   </td><td class="markdownTableBodyNone">SDIO status register, Address offset: 0x34    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ICR`   </td><td class="markdownTableBodyNone">SDIO interrupt clear register, Address offset: 0x38    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`MASK`   </td><td class="markdownTableBodyNone">SDIO mask register, Address offset: 0x3C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED0`   </td><td class="markdownTableBodyNone">Reserved, 0x40-0x44    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO const uint32_t</code>`FIFOCNT`   </td><td class="markdownTableBodyNone">SDIO FIFO counter register, Address offset: 0x48    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED1`   </td><td class="markdownTableBodyNone">Reserved, 0x4C-0x7C    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`FIFO`   </td><td class="markdownTableBodyNone">SDIO data FIFO register, Address offset: 0x80   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md473"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md474"></a>
<code>public __IO uint32_t</code>`POWER`</h4>
<p>SDIO power control register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md475"></a>
<code>public __IO uint32_t</code>`CLKCR`</h4>
<p>SDI clock control register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md476"></a>
<code>public __IO uint32_t</code>`ARG`</h4>
<p>SDIO argument register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md477"></a>
<code>public __IO uint32_t</code>`CMD`</h4>
<p>SDIO command register, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md478"></a>
<code>public __IO const uint32_t</code>`RESPCMD`</h4>
<p>SDIO command response register, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md479"></a>
<code>public __IO const uint32_t</code>`RESP1`</h4>
<p>SDIO response 1 register, Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md480"></a>
<code>public __IO const uint32_t</code>`RESP2`</h4>
<p>SDIO response 2 register, Address offset: 0x18</p>
<h4><a class="anchor" id="autotoc_md481"></a>
<code>public __IO const uint32_t</code>`RESP3`</h4>
<p>SDIO response 3 register, Address offset: 0x1C</p>
<h4><a class="anchor" id="autotoc_md482"></a>
<code>public __IO const uint32_t</code>`RESP4`</h4>
<p>SDIO response 4 register, Address offset: 0x20</p>
<h4><a class="anchor" id="autotoc_md483"></a>
<code>public __IO uint32_t</code>`DTIMER`</h4>
<p>SDIO data timer register, Address offset: 0x24</p>
<h4><a class="anchor" id="autotoc_md484"></a>
<code>public __IO uint32_t</code>`DLEN`</h4>
<p>SDIO data length register, Address offset: 0x28</p>
<h4><a class="anchor" id="autotoc_md485"></a>
<code>public __IO uint32_t</code>`DCTRL`</h4>
<p>SDIO data control register, Address offset: 0x2C</p>
<h4><a class="anchor" id="autotoc_md486"></a>
<code>public __IO const uint32_t</code>`DCOUNT`</h4>
<p>SDIO data counter register, Address offset: 0x30</p>
<h4><a class="anchor" id="autotoc_md487"></a>
<code>public __IO const uint32_t</code>`STA`</h4>
<p>SDIO status register, Address offset: 0x34</p>
<h4><a class="anchor" id="autotoc_md488"></a>
<code>public __IO uint32_t</code>`ICR`</h4>
<p>SDIO interrupt clear register, Address offset: 0x38</p>
<h4><a class="anchor" id="autotoc_md489"></a>
<code>public __IO uint32_t</code>`MASK`</h4>
<p>SDIO mask register, Address offset: 0x3C</p>
<h4><a class="anchor" id="autotoc_md490"></a>
<code>public uint32_t</code>`RESERVED0`</h4>
<p>Reserved, 0x40-0x44</p>
<h4><a class="anchor" id="autotoc_md491"></a>
<code>public __IO const uint32_t</code>`FIFOCNT`</h4>
<p>SDIO FIFO counter register, Address offset: 0x48</p>
<h4><a class="anchor" id="autotoc_md492"></a>
<code>public uint32_t</code>`RESERVED1`</h4>
<p>Reserved, 0x4C-0x7C</p>
<h4><a class="anchor" id="autotoc_md493"></a>
<code>public __IO uint32_t</code>`FIFO`</h4>
<p>SDIO data FIFO register, Address offset: 0x80</p>
<h1><a class="anchor" id="autotoc_md494"></a>
struct <code>SPI_TypeDef</code></h1>
<p>Serial Peripheral Interface.</p>
<h2><a class="anchor" id="autotoc_md495"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR1`   </td><td class="markdownTableBodyNone">SPI control register 1 (not used in I2S mode), Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR2`   </td><td class="markdownTableBodyNone">SPI control register 2, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR`   </td><td class="markdownTableBodyNone">SPI status register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DR`   </td><td class="markdownTableBodyNone">SPI data register, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CRCPR`   </td><td class="markdownTableBodyNone">SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`RXCRCR`   </td><td class="markdownTableBodyNone">SPI RX CRC register (not used in I2S mode), Address offset: 0x14    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`TXCRCR`   </td><td class="markdownTableBodyNone">SPI TX CRC register (not used in I2S mode), Address offset: 0x18    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`I2SCFGR`   </td><td class="markdownTableBodyNone">SPI_I2S configuration register, Address offset: 0x1C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`I2SPR`   </td><td class="markdownTableBodyNone">SPI_I2S prescaler register, Address offset: 0x20   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md496"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md497"></a>
<code>public __IO uint32_t</code>`CR1`</h4>
<p>SPI control register 1 (not used in I2S mode), Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md498"></a>
<code>public __IO uint32_t</code>`CR2`</h4>
<p>SPI control register 2, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md499"></a>
<code>public __IO uint32_t</code>`SR`</h4>
<p>SPI status register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md500"></a>
<code>public __IO uint32_t</code>`DR`</h4>
<p>SPI data register, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md501"></a>
<code>public __IO uint32_t</code>`CRCPR`</h4>
<p>SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md502"></a>
<code>public __IO uint32_t</code>`RXCRCR`</h4>
<p>SPI RX CRC register (not used in I2S mode), Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md503"></a>
<code>public __IO uint32_t</code>`TXCRCR`</h4>
<p>SPI TX CRC register (not used in I2S mode), Address offset: 0x18</p>
<h4><a class="anchor" id="autotoc_md504"></a>
<code>public __IO uint32_t</code>`I2SCFGR`</h4>
<p>SPI_I2S configuration register, Address offset: 0x1C</p>
<h4><a class="anchor" id="autotoc_md505"></a>
<code>public __IO uint32_t</code>`I2SPR`</h4>
<p>SPI_I2S prescaler register, Address offset: 0x20</p>
<h1><a class="anchor" id="autotoc_md506"></a>
struct <code>SYSCFG_TypeDef</code></h1>
<p>System configuration controller.</p>
<h2><a class="anchor" id="autotoc_md507"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`MEMRMP`   </td><td class="markdownTableBodyNone">SYSCFG memory remap register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PMC`   </td><td class="markdownTableBodyNone">SYSCFG peripheral mode configuration register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`EXTICR`   </td><td class="markdownTableBodyNone">SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`RESERVED`   </td><td class="markdownTableBodyNone">Reserved, 0x18-0x1C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CMPCR`   </td><td class="markdownTableBodyNone">SYSCFG Compensation cell control register, Address offset: 0x20   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md508"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md509"></a>
<code>public __IO uint32_t</code>`MEMRMP`</h4>
<p>SYSCFG memory remap register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md510"></a>
<code>public __IO uint32_t</code>`PMC`</h4>
<p>SYSCFG peripheral mode configuration register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md511"></a>
<code>public __IO uint32_t</code>`EXTICR`</h4>
<p>SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14</p>
<h4><a class="anchor" id="autotoc_md512"></a>
<code>public uint32_t</code>`RESERVED`</h4>
<p>Reserved, 0x18-0x1C</p>
<h4><a class="anchor" id="autotoc_md513"></a>
<code>public __IO uint32_t</code>`CMPCR`</h4>
<p>SYSCFG Compensation cell control register, Address offset: 0x20</p>
<h1><a class="anchor" id="autotoc_md514"></a>
struct <code>TIM_TypeDef</code></h1>
<p>TIM.</p>
<h2><a class="anchor" id="autotoc_md515"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR1`   </td><td class="markdownTableBodyNone">TIM control register 1, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR2`   </td><td class="markdownTableBodyNone">TIM control register 2, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SMCR`   </td><td class="markdownTableBodyNone">TIM slave mode control register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DIER`   </td><td class="markdownTableBodyNone">TIM DMA/interrupt enable register, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR`   </td><td class="markdownTableBodyNone">TIM status register, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`EGR`   </td><td class="markdownTableBodyNone">TIM event generation register, Address offset: 0x14    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CCMR1`   </td><td class="markdownTableBodyNone">TIM capture/compare mode register 1, Address offset: 0x18    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CCMR2`   </td><td class="markdownTableBodyNone">TIM capture/compare mode register 2, Address offset: 0x1C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CCER`   </td><td class="markdownTableBodyNone">TIM capture/compare enable register, Address offset: 0x20    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CNT`   </td><td class="markdownTableBodyNone">TIM counter register, Address offset: 0x24    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`PSC`   </td><td class="markdownTableBodyNone">TIM prescaler, Address offset: 0x28    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`ARR`   </td><td class="markdownTableBodyNone">TIM auto-reload register, Address offset: 0x2C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`RCR`   </td><td class="markdownTableBodyNone">TIM repetition counter register, Address offset: 0x30    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CCR1`   </td><td class="markdownTableBodyNone">TIM capture/compare register 1, Address offset: 0x34    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CCR2`   </td><td class="markdownTableBodyNone">TIM capture/compare register 2, Address offset: 0x38    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CCR3`   </td><td class="markdownTableBodyNone">TIM capture/compare register 3, Address offset: 0x3C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CCR4`   </td><td class="markdownTableBodyNone">TIM capture/compare register 4, Address offset: 0x40    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BDTR`   </td><td class="markdownTableBodyNone">TIM break and dead-time register, Address offset: 0x44    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DCR`   </td><td class="markdownTableBodyNone">TIM DMA control register, Address offset: 0x48    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DMAR`   </td><td class="markdownTableBodyNone">TIM DMA address for full transfer, Address offset: 0x4C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`OR`   </td><td class="markdownTableBodyNone">TIM option register, Address offset: 0x50   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md516"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md517"></a>
<code>public __IO uint32_t</code>`CR1`</h4>
<p>TIM control register 1, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md518"></a>
<code>public __IO uint32_t</code>`CR2`</h4>
<p>TIM control register 2, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md519"></a>
<code>public __IO uint32_t</code>`SMCR`</h4>
<p>TIM slave mode control register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md520"></a>
<code>public __IO uint32_t</code>`DIER`</h4>
<p>TIM DMA/interrupt enable register, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md521"></a>
<code>public __IO uint32_t</code>`SR`</h4>
<p>TIM status register, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md522"></a>
<code>public __IO uint32_t</code>`EGR`</h4>
<p>TIM event generation register, Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md523"></a>
<code>public __IO uint32_t</code>`CCMR1`</h4>
<p>TIM capture/compare mode register 1, Address offset: 0x18</p>
<h4><a class="anchor" id="autotoc_md524"></a>
<code>public __IO uint32_t</code>`CCMR2`</h4>
<p>TIM capture/compare mode register 2, Address offset: 0x1C</p>
<h4><a class="anchor" id="autotoc_md525"></a>
<code>public __IO uint32_t</code>`CCER`</h4>
<p>TIM capture/compare enable register, Address offset: 0x20</p>
<h4><a class="anchor" id="autotoc_md526"></a>
<code>public __IO uint32_t</code>`CNT`</h4>
<p>TIM counter register, Address offset: 0x24</p>
<h4><a class="anchor" id="autotoc_md527"></a>
<code>public __IO uint32_t</code>`PSC`</h4>
<p>TIM prescaler, Address offset: 0x28</p>
<h4><a class="anchor" id="autotoc_md528"></a>
<code>public __IO uint32_t</code>`ARR`</h4>
<p>TIM auto-reload register, Address offset: 0x2C</p>
<h4><a class="anchor" id="autotoc_md529"></a>
<code>public __IO uint32_t</code>`RCR`</h4>
<p>TIM repetition counter register, Address offset: 0x30</p>
<h4><a class="anchor" id="autotoc_md530"></a>
<code>public __IO uint32_t</code>`CCR1`</h4>
<p>TIM capture/compare register 1, Address offset: 0x34</p>
<h4><a class="anchor" id="autotoc_md531"></a>
<code>public __IO uint32_t</code>`CCR2`</h4>
<p>TIM capture/compare register 2, Address offset: 0x38</p>
<h4><a class="anchor" id="autotoc_md532"></a>
<code>public __IO uint32_t</code>`CCR3`</h4>
<p>TIM capture/compare register 3, Address offset: 0x3C</p>
<h4><a class="anchor" id="autotoc_md533"></a>
<code>public __IO uint32_t</code>`CCR4`</h4>
<p>TIM capture/compare register 4, Address offset: 0x40</p>
<h4><a class="anchor" id="autotoc_md534"></a>
<code>public __IO uint32_t</code>`BDTR`</h4>
<p>TIM break and dead-time register, Address offset: 0x44</p>
<h4><a class="anchor" id="autotoc_md535"></a>
<code>public __IO uint32_t</code>`DCR`</h4>
<p>TIM DMA control register, Address offset: 0x48</p>
<h4><a class="anchor" id="autotoc_md536"></a>
<code>public __IO uint32_t</code>`DMAR`</h4>
<p>TIM DMA address for full transfer, Address offset: 0x4C</p>
<h4><a class="anchor" id="autotoc_md537"></a>
<code>public __IO uint32_t</code>`OR`</h4>
<p>TIM option register, Address offset: 0x50</p>
<h1><a class="anchor" id="autotoc_md538"></a>
struct <code>USART_TypeDef</code></h1>
<p>Universal Synchronous Asynchronous Receiver Transmitter.</p>
<h2><a class="anchor" id="autotoc_md539"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR`   </td><td class="markdownTableBodyNone">USART Status register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DR`   </td><td class="markdownTableBodyNone">USART Data register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`BRR`   </td><td class="markdownTableBodyNone">USART Baud rate register, Address offset: 0x08    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR1`   </td><td class="markdownTableBodyNone">USART Control register 1, Address offset: 0x0C    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR2`   </td><td class="markdownTableBodyNone">USART Control register 2, Address offset: 0x10    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR3`   </td><td class="markdownTableBodyNone">USART Control register 3, Address offset: 0x14    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`GTPR`   </td><td class="markdownTableBodyNone">USART Guard time and prescaler register, Address offset: 0x18   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md540"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md541"></a>
<code>public __IO uint32_t</code>`SR`</h4>
<p>USART Status register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md542"></a>
<code>public __IO uint32_t</code>`DR`</h4>
<p>USART Data register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md543"></a>
<code>public __IO uint32_t</code>`BRR`</h4>
<p>USART Baud rate register, Address offset: 0x08</p>
<h4><a class="anchor" id="autotoc_md544"></a>
<code>public __IO uint32_t</code>`CR1`</h4>
<p>USART Control register 1, Address offset: 0x0C</p>
<h4><a class="anchor" id="autotoc_md545"></a>
<code>public __IO uint32_t</code>`CR2`</h4>
<p>USART Control register 2, Address offset: 0x10</p>
<h4><a class="anchor" id="autotoc_md546"></a>
<code>public __IO uint32_t</code>`CR3`</h4>
<p>USART Control register 3, Address offset: 0x14</p>
<h4><a class="anchor" id="autotoc_md547"></a>
<code>public __IO uint32_t</code>`GTPR`</h4>
<p>USART Guard time and prescaler register, Address offset: 0x18</p>
<h1><a class="anchor" id="autotoc_md548"></a>
struct <code>USB_OTG_DeviceTypeDef</code></h1>
<p>USB_OTG_device_Registers.</p>
<h2><a class="anchor" id="autotoc_md549"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DCFG`   </td><td class="markdownTableBodyNone">dev Configuration Register 800h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DCTL`   </td><td class="markdownTableBodyNone">dev Control Register 804h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DSTS`   </td><td class="markdownTableBodyNone">dev Status Register (RO) 808h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved0C`   </td><td class="markdownTableBodyNone">Reserved 80Ch    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DIEPMSK`   </td><td class="markdownTableBodyNone">dev IN Endpoint Mask 810h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DOEPMSK`   </td><td class="markdownTableBodyNone">dev OUT Endpoint Mask 814h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DAINT`   </td><td class="markdownTableBodyNone">dev All Endpoints Itr Reg 818h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DAINTMSK`   </td><td class="markdownTableBodyNone">dev All Endpoints Itr Mask 81Ch    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved20`   </td><td class="markdownTableBodyNone">Reserved 820h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved9`   </td><td class="markdownTableBodyNone">Reserved 824h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DVBUSDIS`   </td><td class="markdownTableBodyNone">dev VBUS discharge Register 828h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DVBUSPULSE`   </td><td class="markdownTableBodyNone">dev VBUS Pulse Register 82Ch    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DTHRCTL`   </td><td class="markdownTableBodyNone">dev threshold 830h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DIEPEMPMSK`   </td><td class="markdownTableBodyNone">dev empty msk 834h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DEACHINT`   </td><td class="markdownTableBodyNone">dedicated EP interrupt 838h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DEACHMSK`   </td><td class="markdownTableBodyNone">dedicated EP msk 83Ch    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved40`   </td><td class="markdownTableBodyNone">dedicated EP mask 840h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DINEP1MSK`   </td><td class="markdownTableBodyNone">dedicated EP mask 844h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved44`   </td><td class="markdownTableBodyNone">Reserved 844-87Ch    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DOUTEP1MSK`   </td><td class="markdownTableBodyNone">dedicated EP msk 884h   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md550"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md551"></a>
<code>public __IO uint32_t</code>`DCFG`</h4>
<p>dev Configuration Register 800h</p>
<h4><a class="anchor" id="autotoc_md552"></a>
<code>public __IO uint32_t</code>`DCTL`</h4>
<p>dev Control Register 804h</p>
<h4><a class="anchor" id="autotoc_md553"></a>
<code>public __IO uint32_t</code>`DSTS`</h4>
<p>dev Status Register (RO) 808h</p>
<h4><a class="anchor" id="autotoc_md554"></a>
<code>public uint32_t</code>`Reserved0C`</h4>
<p>Reserved 80Ch</p>
<h4><a class="anchor" id="autotoc_md555"></a>
<code>public __IO uint32_t</code>`DIEPMSK`</h4>
<p>dev IN Endpoint Mask 810h</p>
<h4><a class="anchor" id="autotoc_md556"></a>
<code>public __IO uint32_t</code>`DOEPMSK`</h4>
<p>dev OUT Endpoint Mask 814h</p>
<h4><a class="anchor" id="autotoc_md557"></a>
<code>public __IO uint32_t</code>`DAINT`</h4>
<p>dev All Endpoints Itr Reg 818h</p>
<h4><a class="anchor" id="autotoc_md558"></a>
<code>public __IO uint32_t</code>`DAINTMSK`</h4>
<p>dev All Endpoints Itr Mask 81Ch</p>
<h4><a class="anchor" id="autotoc_md559"></a>
<code>public uint32_t</code>`Reserved20`</h4>
<p>Reserved 820h</p>
<h4><a class="anchor" id="autotoc_md560"></a>
<code>public uint32_t</code>`Reserved9`</h4>
<p>Reserved 824h</p>
<h4><a class="anchor" id="autotoc_md561"></a>
<code>public __IO uint32_t</code>`DVBUSDIS`</h4>
<p>dev VBUS discharge Register 828h</p>
<h4><a class="anchor" id="autotoc_md562"></a>
<code>public __IO uint32_t</code>`DVBUSPULSE`</h4>
<p>dev VBUS Pulse Register 82Ch</p>
<h4><a class="anchor" id="autotoc_md563"></a>
<code>public __IO uint32_t</code>`DTHRCTL`</h4>
<p>dev threshold 830h</p>
<h4><a class="anchor" id="autotoc_md564"></a>
<code>public __IO uint32_t</code>`DIEPEMPMSK`</h4>
<p>dev empty msk 834h</p>
<h4><a class="anchor" id="autotoc_md565"></a>
<code>public __IO uint32_t</code>`DEACHINT`</h4>
<p>dedicated EP interrupt 838h</p>
<h4><a class="anchor" id="autotoc_md566"></a>
<code>public __IO uint32_t</code>`DEACHMSK`</h4>
<p>dedicated EP msk 83Ch</p>
<h4><a class="anchor" id="autotoc_md567"></a>
<code>public uint32_t</code>`Reserved40`</h4>
<p>dedicated EP mask 840h</p>
<h4><a class="anchor" id="autotoc_md568"></a>
<code>public __IO uint32_t</code>`DINEP1MSK`</h4>
<p>dedicated EP mask 844h</p>
<h4><a class="anchor" id="autotoc_md569"></a>
<code>public uint32_t</code>`Reserved44`</h4>
<p>Reserved 844-87Ch</p>
<h4><a class="anchor" id="autotoc_md570"></a>
<code>public __IO uint32_t</code>`DOUTEP1MSK`</h4>
<p>dedicated EP msk 884h</p>
<h1><a class="anchor" id="autotoc_md571"></a>
struct <code>USB_OTG_GlobalTypeDef</code></h1>
<p>USB_OTG_Core_Registers.</p>
<h2><a class="anchor" id="autotoc_md572"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`GOTGCTL`   </td><td class="markdownTableBodyNone">USB_OTG Control and Status Register 000h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`GOTGINT`   </td><td class="markdownTableBodyNone">USB_OTG Interrupt Register 004h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`GAHBCFG`   </td><td class="markdownTableBodyNone">Core AHB Configuration Register 008h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`GUSBCFG`   </td><td class="markdownTableBodyNone">Core USB Configuration Register 00Ch    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`GRSTCTL`   </td><td class="markdownTableBodyNone">Core Reset Register 010h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`GINTSTS`   </td><td class="markdownTableBodyNone">Core Interrupt Register 014h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`GINTMSK`   </td><td class="markdownTableBodyNone">Core Interrupt Mask Register 018h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`GRXSTSR`   </td><td class="markdownTableBodyNone">Receive Sts Q Read Register 01Ch    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`GRXSTSP`   </td><td class="markdownTableBodyNone">Receive Sts Q Read &amp; POP Register 020h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`GRXFSIZ`   </td><td class="markdownTableBodyNone">Receive FIFO Size Register 024h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DIEPTXF0_HNPTXFSIZ`   </td><td class="markdownTableBodyNone">EP0 / Non Periodic Tx FIFO Size Register 028h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HNPTXSTS`   </td><td class="markdownTableBodyNone">Non Periodic Tx FIFO/Queue Sts reg 02Ch    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved30`   </td><td class="markdownTableBodyNone">Reserved 030h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`GCCFG`   </td><td class="markdownTableBodyNone">General Purpose IO Register 038h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CID`   </td><td class="markdownTableBodyNone">User ID Register 03Ch    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved40`   </td><td class="markdownTableBodyNone">Reserved 0x40-0xFF    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HPTXFSIZ`   </td><td class="markdownTableBodyNone">Host Periodic Tx FIFO Size Reg 100h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DIEPTXF`   </td><td class="markdownTableBodyNone">dev Periodic Transmit FIFO   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md573"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md574"></a>
<code>public __IO uint32_t</code>`GOTGCTL`</h4>
<p>USB_OTG Control and Status Register 000h</p>
<h4><a class="anchor" id="autotoc_md575"></a>
<code>public __IO uint32_t</code>`GOTGINT`</h4>
<p>USB_OTG Interrupt Register 004h</p>
<h4><a class="anchor" id="autotoc_md576"></a>
<code>public __IO uint32_t</code>`GAHBCFG`</h4>
<p>Core AHB Configuration Register 008h</p>
<h4><a class="anchor" id="autotoc_md577"></a>
<code>public __IO uint32_t</code>`GUSBCFG`</h4>
<p>Core USB Configuration Register 00Ch</p>
<h4><a class="anchor" id="autotoc_md578"></a>
<code>public __IO uint32_t</code>`GRSTCTL`</h4>
<p>Core Reset Register 010h</p>
<h4><a class="anchor" id="autotoc_md579"></a>
<code>public __IO uint32_t</code>`GINTSTS`</h4>
<p>Core Interrupt Register 014h</p>
<h4><a class="anchor" id="autotoc_md580"></a>
<code>public __IO uint32_t</code>`GINTMSK`</h4>
<p>Core Interrupt Mask Register 018h</p>
<h4><a class="anchor" id="autotoc_md581"></a>
<code>public __IO uint32_t</code>`GRXSTSR`</h4>
<p>Receive Sts Q Read Register 01Ch</p>
<h4><a class="anchor" id="autotoc_md582"></a>
<code>public __IO uint32_t</code>`GRXSTSP`</h4>
<p>Receive Sts Q Read &amp; POP Register 020h</p>
<h4><a class="anchor" id="autotoc_md583"></a>
<code>public __IO uint32_t</code>`GRXFSIZ`</h4>
<p>Receive FIFO Size Register 024h</p>
<h4><a class="anchor" id="autotoc_md584"></a>
<code>public __IO uint32_t</code>`DIEPTXF0_HNPTXFSIZ`</h4>
<p>EP0 / Non Periodic Tx FIFO Size Register 028h</p>
<h4><a class="anchor" id="autotoc_md585"></a>
<code>public __IO uint32_t</code>`HNPTXSTS`</h4>
<p>Non Periodic Tx FIFO/Queue Sts reg 02Ch</p>
<h4><a class="anchor" id="autotoc_md586"></a>
<code>public uint32_t</code>`Reserved30`</h4>
<p>Reserved 030h</p>
<h4><a class="anchor" id="autotoc_md587"></a>
<code>public __IO uint32_t</code>`GCCFG`</h4>
<p>General Purpose IO Register 038h</p>
<h4><a class="anchor" id="autotoc_md588"></a>
<code>public __IO uint32_t</code>`CID`</h4>
<p>User ID Register 03Ch</p>
<h4><a class="anchor" id="autotoc_md589"></a>
<code>public uint32_t</code>`Reserved40`</h4>
<p>Reserved 0x40-0xFF</p>
<h4><a class="anchor" id="autotoc_md590"></a>
<code>public __IO uint32_t</code>`HPTXFSIZ`</h4>
<p>Host Periodic Tx FIFO Size Reg 100h</p>
<h4><a class="anchor" id="autotoc_md591"></a>
<code>public __IO uint32_t</code>`DIEPTXF`</h4>
<p>dev Periodic Transmit FIFO</p>
<h1><a class="anchor" id="autotoc_md592"></a>
struct <code>USB_OTG_HostChannelTypeDef</code></h1>
<p>USB_OTG_Host_Channel_Specific_Registers.</p>
<h2><a class="anchor" id="autotoc_md593"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HCCHAR`   </td><td class="markdownTableBodyNone">Host Channel Characteristics Register 500h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HCSPLT`   </td><td class="markdownTableBodyNone">Host Channel Split Control Register 504h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HCINT`   </td><td class="markdownTableBodyNone">Host Channel Interrupt Register 508h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HCINTMSK`   </td><td class="markdownTableBodyNone">Host Channel Interrupt Mask Register 50Ch    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HCTSIZ`   </td><td class="markdownTableBodyNone">Host Channel Transfer Size Register 510h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HCDMA`   </td><td class="markdownTableBodyNone">Host Channel DMA Address Register 514h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved`   </td><td class="markdownTableBodyNone">Reserved   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md594"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md595"></a>
<code>public __IO uint32_t</code>`HCCHAR`</h4>
<p>Host Channel Characteristics Register 500h</p>
<h4><a class="anchor" id="autotoc_md596"></a>
<code>public __IO uint32_t</code>`HCSPLT`</h4>
<p>Host Channel Split Control Register 504h</p>
<h4><a class="anchor" id="autotoc_md597"></a>
<code>public __IO uint32_t</code>`HCINT`</h4>
<p>Host Channel Interrupt Register 508h</p>
<h4><a class="anchor" id="autotoc_md598"></a>
<code>public __IO uint32_t</code>`HCINTMSK`</h4>
<p>Host Channel Interrupt Mask Register 50Ch</p>
<h4><a class="anchor" id="autotoc_md599"></a>
<code>public __IO uint32_t</code>`HCTSIZ`</h4>
<p>Host Channel Transfer Size Register 510h</p>
<h4><a class="anchor" id="autotoc_md600"></a>
<code>public __IO uint32_t</code>`HCDMA`</h4>
<p>Host Channel DMA Address Register 514h</p>
<h4><a class="anchor" id="autotoc_md601"></a>
<code>public uint32_t</code>`Reserved`</h4>
<p>Reserved</p>
<h1><a class="anchor" id="autotoc_md602"></a>
struct <code>USB_OTG_HostTypeDef</code></h1>
<p>USB_OTG_Host_Mode_Register_Structures.</p>
<h2><a class="anchor" id="autotoc_md603"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HCFG`   </td><td class="markdownTableBodyNone">Host Configuration Register 400h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HFIR`   </td><td class="markdownTableBodyNone">Host Frame Interval Register 404h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HFNUM`   </td><td class="markdownTableBodyNone">Host Frame Nbr/Frame Remaining 408h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved40C`   </td><td class="markdownTableBodyNone">Reserved 40Ch    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HPTXSTS`   </td><td class="markdownTableBodyNone">Host Periodic Tx FIFO/ Queue Status 410h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HAINT`   </td><td class="markdownTableBodyNone">Host All Channels Interrupt Register 414h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`HAINTMSK`   </td><td class="markdownTableBodyNone">Host All Channels Interrupt Mask 418h   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md604"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md605"></a>
<code>public __IO uint32_t</code>`HCFG`</h4>
<p>Host Configuration Register 400h</p>
<h4><a class="anchor" id="autotoc_md606"></a>
<code>public __IO uint32_t</code>`HFIR`</h4>
<p>Host Frame Interval Register 404h</p>
<h4><a class="anchor" id="autotoc_md607"></a>
<code>public __IO uint32_t</code>`HFNUM`</h4>
<p>Host Frame Nbr/Frame Remaining 408h</p>
<h4><a class="anchor" id="autotoc_md608"></a>
<code>public uint32_t</code>`Reserved40C`</h4>
<p>Reserved 40Ch</p>
<h4><a class="anchor" id="autotoc_md609"></a>
<code>public __IO uint32_t</code>`HPTXSTS`</h4>
<p>Host Periodic Tx FIFO/ Queue Status 410h</p>
<h4><a class="anchor" id="autotoc_md610"></a>
<code>public __IO uint32_t</code>`HAINT`</h4>
<p>Host All Channels Interrupt Register 414h</p>
<h4><a class="anchor" id="autotoc_md611"></a>
<code>public __IO uint32_t</code>`HAINTMSK`</h4>
<p>Host All Channels Interrupt Mask 418h</p>
<h1><a class="anchor" id="autotoc_md612"></a>
struct <code>USB_OTG_INEndpointTypeDef</code></h1>
<p>USB_OTG_IN_Endpoint-Specific_Register.</p>
<h2><a class="anchor" id="autotoc_md613"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DIEPCTL`   </td><td class="markdownTableBodyNone">dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved04`   </td><td class="markdownTableBodyNone">Reserved 900h + (ep_num * 20h) + 04h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DIEPINT`   </td><td class="markdownTableBodyNone">dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved0C`   </td><td class="markdownTableBodyNone">Reserved 900h + (ep_num * 20h) + 0Ch    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DIEPTSIZ`   </td><td class="markdownTableBodyNone">IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DIEPDMA`   </td><td class="markdownTableBodyNone">IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DTXFSTS`   </td><td class="markdownTableBodyNone">IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved18`   </td><td class="markdownTableBodyNone">Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md614"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md615"></a>
<code>public __IO uint32_t</code>`DIEPCTL`</h4>
<p>dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h</p>
<h4><a class="anchor" id="autotoc_md616"></a>
<code>public uint32_t</code>`Reserved04`</h4>
<p>Reserved 900h + (ep_num * 20h) + 04h</p>
<h4><a class="anchor" id="autotoc_md617"></a>
<code>public __IO uint32_t</code>`DIEPINT`</h4>
<p>dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h</p>
<h4><a class="anchor" id="autotoc_md618"></a>
<code>public uint32_t</code>`Reserved0C`</h4>
<p>Reserved 900h + (ep_num * 20h) + 0Ch</p>
<h4><a class="anchor" id="autotoc_md619"></a>
<code>public __IO uint32_t</code>`DIEPTSIZ`</h4>
<p>IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h</p>
<h4><a class="anchor" id="autotoc_md620"></a>
<code>public __IO uint32_t</code>`DIEPDMA`</h4>
<p>IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h</p>
<h4><a class="anchor" id="autotoc_md621"></a>
<code>public __IO uint32_t</code>`DTXFSTS`</h4>
<p>IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h</p>
<h4><a class="anchor" id="autotoc_md622"></a>
<code>public uint32_t</code>`Reserved18`</h4>
<p>Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch</p>
<h1><a class="anchor" id="autotoc_md623"></a>
struct <code>USB_OTG_OUTEndpointTypeDef</code></h1>
<p>USB_OTG_OUT_Endpoint-Specific_Registers.</p>
<h2><a class="anchor" id="autotoc_md624"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DOEPCTL`   </td><td class="markdownTableBodyNone">dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved04`   </td><td class="markdownTableBodyNone">Reserved B00h + (ep_num * 20h) + 04h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DOEPINT`   </td><td class="markdownTableBodyNone">dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved0C`   </td><td class="markdownTableBodyNone">Reserved B00h + (ep_num * 20h) + 0Ch    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DOEPTSIZ`   </td><td class="markdownTableBodyNone">dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`DOEPDMA`   </td><td class="markdownTableBodyNone">dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public uint32_t</code>`Reserved18`   </td><td class="markdownTableBodyNone">Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md625"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md626"></a>
<code>public __IO uint32_t</code>`DOEPCTL`</h4>
<p>dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h</p>
<h4><a class="anchor" id="autotoc_md627"></a>
<code>public uint32_t</code>`Reserved04`</h4>
<p>Reserved B00h + (ep_num * 20h) + 04h</p>
<h4><a class="anchor" id="autotoc_md628"></a>
<code>public __IO uint32_t</code>`DOEPINT`</h4>
<p>dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h</p>
<h4><a class="anchor" id="autotoc_md629"></a>
<code>public uint32_t</code>`Reserved0C`</h4>
<p>Reserved B00h + (ep_num * 20h) + 0Ch</p>
<h4><a class="anchor" id="autotoc_md630"></a>
<code>public __IO uint32_t</code>`DOEPTSIZ`</h4>
<p>dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h</p>
<h4><a class="anchor" id="autotoc_md631"></a>
<code>public __IO uint32_t</code>`DOEPDMA`</h4>
<p>dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h</p>
<h4><a class="anchor" id="autotoc_md632"></a>
<code>public uint32_t</code>`Reserved18`</h4>
<p>Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch</p>
<h1><a class="anchor" id="autotoc_md633"></a>
struct <code>WWDG_TypeDef</code></h1>
<p>Window WATCHDOG.</p>
<h2><a class="anchor" id="autotoc_md634"></a>
Summary</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Members   </th><th class="markdownTableHeadNone">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CR`   </td><td class="markdownTableBodyNone">WWDG Control register, Address offset: 0x00    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`CFR`   </td><td class="markdownTableBodyNone">WWDG Configuration register, Address offset: 0x04    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone"><code>public __IO uint32_t</code>`SR`   </td><td class="markdownTableBodyNone">WWDG Status register, Address offset: 0x08   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md635"></a>
Members</h2>
<h4><a class="anchor" id="autotoc_md636"></a>
<code>public __IO uint32_t</code>`CR`</h4>
<p>WWDG Control register, Address offset: 0x00</p>
<h4><a class="anchor" id="autotoc_md637"></a>
<code>public __IO uint32_t</code>`CFR`</h4>
<p>WWDG Configuration register, Address offset: 0x04</p>
<h4><a class="anchor" id="autotoc_md638"></a>
<code>public __IO uint32_t</code>`SR`</h4>
<p>WWDG Status register, Address offset: 0x08</p>
<p>Generated by <a href="https://sourcey.com/moxygen">Moxygen</a> </p>
</div></div><!-- contents -->
</div><!-- PageDoc -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
