
Prog_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007598  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08007658  08007658  00017658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007780  08007780  00020020  2**0
                  CONTENTS
  4 .ARM          00000000  08007780  08007780  00020020  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007780  08007780  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007780  08007780  00017780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007784  08007784  00017784  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08007788  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007dec  20000020  080077a8  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007e0c  080077a8  00027e0c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
 13 .debug_info   000190d2  00000000  00000000  0002008b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e9f  00000000  00000000  0003915d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001798  00000000  00000000  0003d000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001271  00000000  00000000  0003e798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019448  00000000  00000000  0003fa09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e6dc  00000000  00000000  00058e51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00099763  00000000  00000000  0007752d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005468  00000000  00000000  00110c90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  001160f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000020 	.word	0x20000020
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007640 	.word	0x08007640

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000024 	.word	0x20000024
 8000104:	08007640 	.word	0x08007640

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000404:	b590      	push	{r4, r7, lr}
 8000406:	b087      	sub	sp, #28
 8000408:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800040a:	1d3b      	adds	r3, r7, #4
 800040c:	4a08      	ldr	r2, [pc, #32]	; (8000430 <MX_FREERTOS_Init+0x2c>)
 800040e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000410:	c313      	stmia	r3!, {r0, r1, r4}
 8000412:	ca03      	ldmia	r2!, {r0, r1}
 8000414:	c303      	stmia	r3!, {r0, r1}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000416:	1d3b      	adds	r3, r7, #4
 8000418:	2100      	movs	r1, #0
 800041a:	0018      	movs	r0, r3
 800041c:	f005 fbd5 	bl	8005bca <osThreadCreate>
 8000420:	0002      	movs	r2, r0
 8000422:	4b04      	ldr	r3, [pc, #16]	; (8000434 <MX_FREERTOS_Init+0x30>)
 8000424:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	46bd      	mov	sp, r7
 800042a:	b007      	add	sp, #28
 800042c:	bd90      	pop	{r4, r7, pc}
 800042e:	46c0      	nop			; (mov r8, r8)
 8000430:	08007664 	.word	0x08007664
 8000434:	2000003c 	.word	0x2000003c

08000438 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000440:	2001      	movs	r0, #1
 8000442:	f005 fbea 	bl	8005c1a <osDelay>
 8000446:	e7fb      	b.n	8000440 <StartDefaultTask+0x8>

08000448 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000448:	b590      	push	{r4, r7, lr}
 800044a:	b08b      	sub	sp, #44	; 0x2c
 800044c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800044e:	2414      	movs	r4, #20
 8000450:	193b      	adds	r3, r7, r4
 8000452:	0018      	movs	r0, r3
 8000454:	2314      	movs	r3, #20
 8000456:	001a      	movs	r2, r3
 8000458:	2100      	movs	r1, #0
 800045a:	f007 f8bb 	bl	80075d4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800045e:	4b68      	ldr	r3, [pc, #416]	; (8000600 <MX_GPIO_Init+0x1b8>)
 8000460:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000462:	4b67      	ldr	r3, [pc, #412]	; (8000600 <MX_GPIO_Init+0x1b8>)
 8000464:	2104      	movs	r1, #4
 8000466:	430a      	orrs	r2, r1
 8000468:	635a      	str	r2, [r3, #52]	; 0x34
 800046a:	4b65      	ldr	r3, [pc, #404]	; (8000600 <MX_GPIO_Init+0x1b8>)
 800046c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800046e:	2204      	movs	r2, #4
 8000470:	4013      	ands	r3, r2
 8000472:	613b      	str	r3, [r7, #16]
 8000474:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000476:	4b62      	ldr	r3, [pc, #392]	; (8000600 <MX_GPIO_Init+0x1b8>)
 8000478:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800047a:	4b61      	ldr	r3, [pc, #388]	; (8000600 <MX_GPIO_Init+0x1b8>)
 800047c:	2120      	movs	r1, #32
 800047e:	430a      	orrs	r2, r1
 8000480:	635a      	str	r2, [r3, #52]	; 0x34
 8000482:	4b5f      	ldr	r3, [pc, #380]	; (8000600 <MX_GPIO_Init+0x1b8>)
 8000484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000486:	2220      	movs	r2, #32
 8000488:	4013      	ands	r3, r2
 800048a:	60fb      	str	r3, [r7, #12]
 800048c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800048e:	4b5c      	ldr	r3, [pc, #368]	; (8000600 <MX_GPIO_Init+0x1b8>)
 8000490:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000492:	4b5b      	ldr	r3, [pc, #364]	; (8000600 <MX_GPIO_Init+0x1b8>)
 8000494:	2101      	movs	r1, #1
 8000496:	430a      	orrs	r2, r1
 8000498:	635a      	str	r2, [r3, #52]	; 0x34
 800049a:	4b59      	ldr	r3, [pc, #356]	; (8000600 <MX_GPIO_Init+0x1b8>)
 800049c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800049e:	2201      	movs	r2, #1
 80004a0:	4013      	ands	r3, r2
 80004a2:	60bb      	str	r3, [r7, #8]
 80004a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004a6:	4b56      	ldr	r3, [pc, #344]	; (8000600 <MX_GPIO_Init+0x1b8>)
 80004a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004aa:	4b55      	ldr	r3, [pc, #340]	; (8000600 <MX_GPIO_Init+0x1b8>)
 80004ac:	2102      	movs	r1, #2
 80004ae:	430a      	orrs	r2, r1
 80004b0:	635a      	str	r2, [r3, #52]	; 0x34
 80004b2:	4b53      	ldr	r3, [pc, #332]	; (8000600 <MX_GPIO_Init+0x1b8>)
 80004b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004b6:	2202      	movs	r2, #2
 80004b8:	4013      	ands	r3, r2
 80004ba:	607b      	str	r3, [r7, #4]
 80004bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80004be:	4b50      	ldr	r3, [pc, #320]	; (8000600 <MX_GPIO_Init+0x1b8>)
 80004c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80004c2:	4b4f      	ldr	r3, [pc, #316]	; (8000600 <MX_GPIO_Init+0x1b8>)
 80004c4:	2108      	movs	r1, #8
 80004c6:	430a      	orrs	r2, r1
 80004c8:	635a      	str	r2, [r3, #52]	; 0x34
 80004ca:	4b4d      	ldr	r3, [pc, #308]	; (8000600 <MX_GPIO_Init+0x1b8>)
 80004cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004ce:	2208      	movs	r2, #8
 80004d0:	4013      	ands	r3, r2
 80004d2:	603b      	str	r3, [r7, #0]
 80004d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LIDAR_MOTOR_ENABLE_Pin|LIDAR_MESURE_ENABLE_Pin, GPIO_PIN_RESET);
 80004d6:	23c0      	movs	r3, #192	; 0xc0
 80004d8:	01db      	lsls	r3, r3, #7
 80004da:	484a      	ldr	r0, [pc, #296]	; (8000604 <MX_GPIO_Init+0x1bc>)
 80004dc:	2200      	movs	r2, #0
 80004de:	0019      	movs	r1, r3
 80004e0:	f001 fd8e 	bl	8002000 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_STATE_Pin|LED_ERROR_Pin, GPIO_PIN_RESET);
 80004e4:	23a0      	movs	r3, #160	; 0xa0
 80004e6:	05db      	lsls	r3, r3, #23
 80004e8:	2200      	movs	r2, #0
 80004ea:	2103      	movs	r1, #3
 80004ec:	0018      	movs	r0, r3
 80004ee:	f001 fd87 	bl	8002000 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LIDAR_MOTOR_ENABLE_Pin|LIDAR_MESURE_ENABLE_Pin;
 80004f2:	193b      	adds	r3, r7, r4
 80004f4:	22c0      	movs	r2, #192	; 0xc0
 80004f6:	01d2      	lsls	r2, r2, #7
 80004f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004fa:	193b      	adds	r3, r7, r4
 80004fc:	2201      	movs	r2, #1
 80004fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000500:	193b      	adds	r3, r7, r4
 8000502:	2200      	movs	r2, #0
 8000504:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000506:	193b      	adds	r3, r7, r4
 8000508:	2200      	movs	r2, #0
 800050a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800050c:	193b      	adds	r3, r7, r4
 800050e:	4a3d      	ldr	r2, [pc, #244]	; (8000604 <MX_GPIO_Init+0x1bc>)
 8000510:	0019      	movs	r1, r3
 8000512:	0010      	movs	r0, r2
 8000514:	f001 fc10 	bl	8001d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED_STATE_Pin|LED_ERROR_Pin;
 8000518:	193b      	adds	r3, r7, r4
 800051a:	2203      	movs	r2, #3
 800051c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800051e:	193b      	adds	r3, r7, r4
 8000520:	2201      	movs	r2, #1
 8000522:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000524:	193b      	adds	r3, r7, r4
 8000526:	2200      	movs	r2, #0
 8000528:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800052a:	193b      	adds	r3, r7, r4
 800052c:	2200      	movs	r2, #0
 800052e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000530:	193a      	adds	r2, r7, r4
 8000532:	23a0      	movs	r3, #160	; 0xa0
 8000534:	05db      	lsls	r3, r3, #23
 8000536:	0011      	movs	r1, r2
 8000538:	0018      	movs	r0, r3
 800053a:	f001 fbfd 	bl	8001d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BORDURE_1_Pin|BORDURE_2_Pin|BORDURE_3_Pin;
 800053e:	0021      	movs	r1, r4
 8000540:	187b      	adds	r3, r7, r1
 8000542:	22e0      	movs	r2, #224	; 0xe0
 8000544:	0212      	lsls	r2, r2, #8
 8000546:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000548:	187b      	adds	r3, r7, r1
 800054a:	2288      	movs	r2, #136	; 0x88
 800054c:	0352      	lsls	r2, r2, #13
 800054e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000550:	000c      	movs	r4, r1
 8000552:	193b      	adds	r3, r7, r4
 8000554:	2200      	movs	r2, #0
 8000556:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000558:	193b      	adds	r3, r7, r4
 800055a:	4a2b      	ldr	r2, [pc, #172]	; (8000608 <MX_GPIO_Init+0x1c0>)
 800055c:	0019      	movs	r1, r3
 800055e:	0010      	movs	r0, r2
 8000560:	f001 fbea 	bl	8001d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = BUMPER_1_Pin|BUMPER_2_Pin;
 8000564:	193b      	adds	r3, r7, r4
 8000566:	22c0      	movs	r2, #192	; 0xc0
 8000568:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800056a:	193b      	adds	r3, r7, r4
 800056c:	2288      	movs	r2, #136	; 0x88
 800056e:	0352      	lsls	r2, r2, #13
 8000570:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000572:	193b      	adds	r3, r7, r4
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000578:	193b      	adds	r3, r7, r4
 800057a:	4a22      	ldr	r2, [pc, #136]	; (8000604 <MX_GPIO_Init+0x1bc>)
 800057c:	0019      	movs	r1, r3
 800057e:	0010      	movs	r0, r2
 8000580:	f001 fbda 	bl	8001d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = BUMPER_3_Pin|BUMPER_4_Pin;
 8000584:	193b      	adds	r3, r7, r4
 8000586:	22c0      	movs	r2, #192	; 0xc0
 8000588:	0092      	lsls	r2, r2, #2
 800058a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800058c:	193b      	adds	r3, r7, r4
 800058e:	2288      	movs	r2, #136	; 0x88
 8000590:	0352      	lsls	r2, r2, #13
 8000592:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000594:	193b      	adds	r3, r7, r4
 8000596:	2200      	movs	r2, #0
 8000598:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800059a:	193b      	adds	r3, r7, r4
 800059c:	4a1b      	ldr	r2, [pc, #108]	; (800060c <MX_GPIO_Init+0x1c4>)
 800059e:	0019      	movs	r1, r3
 80005a0:	0010      	movs	r0, r2
 80005a2:	f001 fbc9 	bl	8001d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = BTN_1_Pin|BTN_2_Pin|BTN_3_Pin;
 80005a6:	193b      	adds	r3, r7, r4
 80005a8:	22e0      	movs	r2, #224	; 0xe0
 80005aa:	0152      	lsls	r2, r2, #5
 80005ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005ae:	193b      	adds	r3, r7, r4
 80005b0:	2288      	movs	r2, #136	; 0x88
 80005b2:	0352      	lsls	r2, r2, #13
 80005b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b6:	193b      	adds	r3, r7, r4
 80005b8:	2200      	movs	r2, #0
 80005ba:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005bc:	193a      	adds	r2, r7, r4
 80005be:	23a0      	movs	r3, #160	; 0xa0
 80005c0:	05db      	lsls	r3, r3, #23
 80005c2:	0011      	movs	r1, r2
 80005c4:	0018      	movs	r0, r3
 80005c6:	f001 fbb7 	bl	8001d38 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80005ca:	193b      	adds	r3, r7, r4
 80005cc:	227f      	movs	r2, #127	; 0x7f
 80005ce:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005d0:	193b      	adds	r3, r7, r4
 80005d2:	2200      	movs	r2, #0
 80005d4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	193b      	adds	r3, r7, r4
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80005dc:	193b      	adds	r3, r7, r4
 80005de:	4a0b      	ldr	r2, [pc, #44]	; (800060c <MX_GPIO_Init+0x1c4>)
 80005e0:	0019      	movs	r1, r3
 80005e2:	0010      	movs	r0, r2
 80005e4:	f001 fba8 	bl	8001d38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 3, 0);
 80005e8:	2200      	movs	r2, #0
 80005ea:	2103      	movs	r1, #3
 80005ec:	2007      	movs	r0, #7
 80005ee:	f001 faa5 	bl	8001b3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80005f2:	2007      	movs	r0, #7
 80005f4:	f001 fab7 	bl	8001b66 <HAL_NVIC_EnableIRQ>

}
 80005f8:	46c0      	nop			; (mov r8, r8)
 80005fa:	46bd      	mov	sp, r7
 80005fc:	b00b      	add	sp, #44	; 0x2c
 80005fe:	bd90      	pop	{r4, r7, pc}
 8000600:	40021000 	.word	0x40021000
 8000604:	50000800 	.word	0x50000800
 8000608:	50000400 	.word	0x50000400
 800060c:	50000c00 	.word	0x50000c00

08000610 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000614:	4b1b      	ldr	r3, [pc, #108]	; (8000684 <MX_I2C2_Init+0x74>)
 8000616:	4a1c      	ldr	r2, [pc, #112]	; (8000688 <MX_I2C2_Init+0x78>)
 8000618:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 800061a:	4b1a      	ldr	r3, [pc, #104]	; (8000684 <MX_I2C2_Init+0x74>)
 800061c:	4a1b      	ldr	r2, [pc, #108]	; (800068c <MX_I2C2_Init+0x7c>)
 800061e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000620:	4b18      	ldr	r3, [pc, #96]	; (8000684 <MX_I2C2_Init+0x74>)
 8000622:	2200      	movs	r2, #0
 8000624:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000626:	4b17      	ldr	r3, [pc, #92]	; (8000684 <MX_I2C2_Init+0x74>)
 8000628:	2201      	movs	r2, #1
 800062a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800062c:	4b15      	ldr	r3, [pc, #84]	; (8000684 <MX_I2C2_Init+0x74>)
 800062e:	2200      	movs	r2, #0
 8000630:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000632:	4b14      	ldr	r3, [pc, #80]	; (8000684 <MX_I2C2_Init+0x74>)
 8000634:	2200      	movs	r2, #0
 8000636:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000638:	4b12      	ldr	r3, [pc, #72]	; (8000684 <MX_I2C2_Init+0x74>)
 800063a:	2200      	movs	r2, #0
 800063c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800063e:	4b11      	ldr	r3, [pc, #68]	; (8000684 <MX_I2C2_Init+0x74>)
 8000640:	2200      	movs	r2, #0
 8000642:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000644:	4b0f      	ldr	r3, [pc, #60]	; (8000684 <MX_I2C2_Init+0x74>)
 8000646:	2200      	movs	r2, #0
 8000648:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800064a:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <MX_I2C2_Init+0x74>)
 800064c:	0018      	movs	r0, r3
 800064e:	f001 fd33 	bl	80020b8 <HAL_I2C_Init>
 8000652:	1e03      	subs	r3, r0, #0
 8000654:	d001      	beq.n	800065a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000656:	f000 f8d2 	bl	80007fe <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800065a:	4b0a      	ldr	r3, [pc, #40]	; (8000684 <MX_I2C2_Init+0x74>)
 800065c:	2100      	movs	r1, #0
 800065e:	0018      	movs	r0, r3
 8000660:	f001 fdc0 	bl	80021e4 <HAL_I2CEx_ConfigAnalogFilter>
 8000664:	1e03      	subs	r3, r0, #0
 8000666:	d001      	beq.n	800066c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000668:	f000 f8c9 	bl	80007fe <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800066c:	4b05      	ldr	r3, [pc, #20]	; (8000684 <MX_I2C2_Init+0x74>)
 800066e:	2100      	movs	r1, #0
 8000670:	0018      	movs	r0, r3
 8000672:	f001 fe03 	bl	800227c <HAL_I2CEx_ConfigDigitalFilter>
 8000676:	1e03      	subs	r3, r0, #0
 8000678:	d001      	beq.n	800067e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800067a:	f000 f8c0 	bl	80007fe <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	20000040 	.word	0x20000040
 8000688:	40005800 	.word	0x40005800
 800068c:	00303d5b 	.word	0x00303d5b

08000690 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000690:	b590      	push	{r4, r7, lr}
 8000692:	b08b      	sub	sp, #44	; 0x2c
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000698:	2414      	movs	r4, #20
 800069a:	193b      	adds	r3, r7, r4
 800069c:	0018      	movs	r0, r3
 800069e:	2314      	movs	r3, #20
 80006a0:	001a      	movs	r2, r3
 80006a2:	2100      	movs	r1, #0
 80006a4:	f006 ff96 	bl	80075d4 <memset>
  if(i2cHandle->Instance==I2C2)
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a1b      	ldr	r2, [pc, #108]	; (800071c <HAL_I2C_MspInit+0x8c>)
 80006ae:	4293      	cmp	r3, r2
 80006b0:	d130      	bne.n	8000714 <HAL_I2C_MspInit+0x84>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b2:	4b1b      	ldr	r3, [pc, #108]	; (8000720 <HAL_I2C_MspInit+0x90>)
 80006b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006b6:	4b1a      	ldr	r3, [pc, #104]	; (8000720 <HAL_I2C_MspInit+0x90>)
 80006b8:	2102      	movs	r1, #2
 80006ba:	430a      	orrs	r2, r1
 80006bc:	635a      	str	r2, [r3, #52]	; 0x34
 80006be:	4b18      	ldr	r3, [pc, #96]	; (8000720 <HAL_I2C_MspInit+0x90>)
 80006c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80006c2:	2202      	movs	r2, #2
 80006c4:	4013      	ands	r3, r2
 80006c6:	613b      	str	r3, [r7, #16]
 80006c8:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80006ca:	193b      	adds	r3, r7, r4
 80006cc:	22c0      	movs	r2, #192	; 0xc0
 80006ce:	0112      	lsls	r2, r2, #4
 80006d0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006d2:	0021      	movs	r1, r4
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	2212      	movs	r2, #18
 80006d8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e0:	187b      	adds	r3, r7, r1
 80006e2:	2200      	movs	r2, #0
 80006e4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	2206      	movs	r2, #6
 80006ea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ec:	187b      	adds	r3, r7, r1
 80006ee:	4a0d      	ldr	r2, [pc, #52]	; (8000724 <HAL_I2C_MspInit+0x94>)
 80006f0:	0019      	movs	r1, r3
 80006f2:	0010      	movs	r0, r2
 80006f4:	f001 fb20 	bl	8001d38 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80006f8:	4b09      	ldr	r3, [pc, #36]	; (8000720 <HAL_I2C_MspInit+0x90>)
 80006fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006fc:	4b08      	ldr	r3, [pc, #32]	; (8000720 <HAL_I2C_MspInit+0x90>)
 80006fe:	2180      	movs	r1, #128	; 0x80
 8000700:	03c9      	lsls	r1, r1, #15
 8000702:	430a      	orrs	r2, r1
 8000704:	63da      	str	r2, [r3, #60]	; 0x3c
 8000706:	4b06      	ldr	r3, [pc, #24]	; (8000720 <HAL_I2C_MspInit+0x90>)
 8000708:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800070a:	2380      	movs	r3, #128	; 0x80
 800070c:	03db      	lsls	r3, r3, #15
 800070e:	4013      	ands	r3, r2
 8000710:	60fb      	str	r3, [r7, #12]
 8000712:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000714:	46c0      	nop			; (mov r8, r8)
 8000716:	46bd      	mov	sp, r7
 8000718:	b00b      	add	sp, #44	; 0x2c
 800071a:	bd90      	pop	{r4, r7, pc}
 800071c:	40005800 	.word	0x40005800
 8000720:	40021000 	.word	0x40021000
 8000724:	50000400 	.word	0x50000400

08000728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800072c:	f001 f8d4 	bl	80018d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000730:	f000 f823 	bl	800077a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000734:	f7ff fe88 	bl	8000448 <MX_GPIO_Init>
  MX_I2C2_Init();
 8000738:	f7ff ff6a 	bl	8000610 <MX_I2C2_Init>
  MX_TIM1_Init();
 800073c:	f000 f906 	bl	800094c <MX_TIM1_Init>
  MX_TIM3_Init();
 8000740:	f000 f96e 	bl	8000a20 <MX_TIM3_Init>
  MX_TIM6_Init();
 8000744:	f000 f9d0 	bl	8000ae8 <MX_TIM6_Init>
  MX_TIM7_Init();
 8000748:	f000 fa0a 	bl	8000b60 <MX_TIM7_Init>
  MX_TIM14_Init();
 800074c:	f000 fa44 	bl	8000bd8 <MX_TIM14_Init>
  MX_TIM15_Init();
 8000750:	f000 fa92 	bl	8000c78 <MX_TIM15_Init>
  MX_TIM16_Init();
 8000754:	f000 fb34 	bl	8000dc0 <MX_TIM16_Init>
  MX_TIM17_Init();
 8000758:	f000 fbba 	bl	8000ed0 <MX_TIM17_Init>
  MX_USART1_UART_Init();
 800075c:	f000 fe16 	bl	800138c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000760:	f000 feb0 	bl	80014c4 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8000764:	f000 fe60 	bl	8001428 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // Create and start FreeRTOS tasks
  Start_All_Tasks();
 8000768:	f001 f86e 	bl	8001848 <Start_All_Tasks>
  // Start the scheduler
  vTaskStartScheduler();
 800076c:	f006 f814 	bl	8006798 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8000770:	f7ff fe48 	bl	8000404 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000774:	f005 fa21 	bl	8005bba <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000778:	e7fe      	b.n	8000778 <main+0x50>

0800077a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800077a:	b590      	push	{r4, r7, lr}
 800077c:	b093      	sub	sp, #76	; 0x4c
 800077e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000780:	2414      	movs	r4, #20
 8000782:	193b      	adds	r3, r7, r4
 8000784:	0018      	movs	r0, r3
 8000786:	2334      	movs	r3, #52	; 0x34
 8000788:	001a      	movs	r2, r3
 800078a:	2100      	movs	r1, #0
 800078c:	f006 ff22 	bl	80075d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000790:	1d3b      	adds	r3, r7, #4
 8000792:	0018      	movs	r0, r3
 8000794:	2310      	movs	r3, #16
 8000796:	001a      	movs	r2, r3
 8000798:	2100      	movs	r1, #0
 800079a:	f006 ff1b 	bl	80075d4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800079e:	2380      	movs	r3, #128	; 0x80
 80007a0:	009b      	lsls	r3, r3, #2
 80007a2:	0018      	movs	r0, r3
 80007a4:	f001 fdb6 	bl	8002314 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007a8:	193b      	adds	r3, r7, r4
 80007aa:	2201      	movs	r2, #1
 80007ac:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007ae:	193b      	adds	r3, r7, r4
 80007b0:	2280      	movs	r2, #128	; 0x80
 80007b2:	0252      	lsls	r2, r2, #9
 80007b4:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007b6:	193b      	adds	r3, r7, r4
 80007b8:	2200      	movs	r2, #0
 80007ba:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007bc:	193b      	adds	r3, r7, r4
 80007be:	0018      	movs	r0, r3
 80007c0:	f001 fdf4 	bl	80023ac <HAL_RCC_OscConfig>
 80007c4:	1e03      	subs	r3, r0, #0
 80007c6:	d001      	beq.n	80007cc <SystemClock_Config+0x52>
  {
    Error_Handler();
 80007c8:	f000 f819 	bl	80007fe <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007cc:	1d3b      	adds	r3, r7, #4
 80007ce:	2207      	movs	r2, #7
 80007d0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	2201      	movs	r2, #1
 80007d6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007d8:	1d3b      	adds	r3, r7, #4
 80007da:	2200      	movs	r2, #0
 80007dc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007de:	1d3b      	adds	r3, r7, #4
 80007e0:	2200      	movs	r2, #0
 80007e2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007e4:	1d3b      	adds	r3, r7, #4
 80007e6:	2100      	movs	r1, #0
 80007e8:	0018      	movs	r0, r3
 80007ea:	f002 f8ef 	bl	80029cc <HAL_RCC_ClockConfig>
 80007ee:	1e03      	subs	r3, r0, #0
 80007f0:	d001      	beq.n	80007f6 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80007f2:	f000 f804 	bl	80007fe <Error_Handler>
  }
}
 80007f6:	46c0      	nop			; (mov r8, r8)
 80007f8:	46bd      	mov	sp, r7
 80007fa:	b013      	add	sp, #76	; 0x4c
 80007fc:	bd90      	pop	{r4, r7, pc}

080007fe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007fe:	b580      	push	{r7, lr}
 8000800:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000802:	b672      	cpsid	i
}
 8000804:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000806:	e7fe      	b.n	8000806 <Error_Handler+0x8>

08000808 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800080e:	4b12      	ldr	r3, [pc, #72]	; (8000858 <HAL_MspInit+0x50>)
 8000810:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000812:	4b11      	ldr	r3, [pc, #68]	; (8000858 <HAL_MspInit+0x50>)
 8000814:	2101      	movs	r1, #1
 8000816:	430a      	orrs	r2, r1
 8000818:	641a      	str	r2, [r3, #64]	; 0x40
 800081a:	4b0f      	ldr	r3, [pc, #60]	; (8000858 <HAL_MspInit+0x50>)
 800081c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800081e:	2201      	movs	r2, #1
 8000820:	4013      	ands	r3, r2
 8000822:	607b      	str	r3, [r7, #4]
 8000824:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000826:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <HAL_MspInit+0x50>)
 8000828:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800082a:	4b0b      	ldr	r3, [pc, #44]	; (8000858 <HAL_MspInit+0x50>)
 800082c:	2180      	movs	r1, #128	; 0x80
 800082e:	0549      	lsls	r1, r1, #21
 8000830:	430a      	orrs	r2, r1
 8000832:	63da      	str	r2, [r3, #60]	; 0x3c
 8000834:	4b08      	ldr	r3, [pc, #32]	; (8000858 <HAL_MspInit+0x50>)
 8000836:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000838:	2380      	movs	r3, #128	; 0x80
 800083a:	055b      	lsls	r3, r3, #21
 800083c:	4013      	ands	r3, r2
 800083e:	603b      	str	r3, [r7, #0]
 8000840:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000842:	2302      	movs	r3, #2
 8000844:	425b      	negs	r3, r3
 8000846:	2200      	movs	r2, #0
 8000848:	2103      	movs	r1, #3
 800084a:	0018      	movs	r0, r3
 800084c:	f001 f976 	bl	8001b3c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000850:	46c0      	nop			; (mov r8, r8)
 8000852:	46bd      	mov	sp, r7
 8000854:	b002      	add	sp, #8
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40021000 	.word	0x40021000

0800085c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000860:	e7fe      	b.n	8000860 <NMI_Handler+0x4>

08000862 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000862:	b580      	push	{r7, lr}
 8000864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000866:	e7fe      	b.n	8000866 <HardFault_Handler+0x4>

08000868 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800086c:	f001 f89e 	bl	80019ac <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000870:	f006 fafc 	bl	8006e6c <xTaskGetSchedulerState>
 8000874:	0003      	movs	r3, r0
 8000876:	2b01      	cmp	r3, #1
 8000878:	d001      	beq.n	800087e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800087a:	f006 fcbd 	bl	80071f8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUMPER_1_Pin);
 8000888:	2040      	movs	r0, #64	; 0x40
 800088a:	f001 fbd7 	bl	800203c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUMPER_2_Pin);
 800088e:	2080      	movs	r0, #128	; 0x80
 8000890:	f001 fbd4 	bl	800203c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUMPER_3_Pin);
 8000894:	2380      	movs	r3, #128	; 0x80
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	0018      	movs	r0, r3
 800089a:	f001 fbcf 	bl	800203c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUMPER_4_Pin);
 800089e:	2380      	movs	r3, #128	; 0x80
 80008a0:	009b      	lsls	r3, r3, #2
 80008a2:	0018      	movs	r0, r3
 80008a4:	f001 fbca 	bl	800203c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN_1_Pin);
 80008a8:	2380      	movs	r3, #128	; 0x80
 80008aa:	00db      	lsls	r3, r3, #3
 80008ac:	0018      	movs	r0, r3
 80008ae:	f001 fbc5 	bl	800203c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN_2_Pin);
 80008b2:	2380      	movs	r3, #128	; 0x80
 80008b4:	011b      	lsls	r3, r3, #4
 80008b6:	0018      	movs	r0, r3
 80008b8:	f001 fbc0 	bl	800203c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BTN_3_Pin);
 80008bc:	2380      	movs	r3, #128	; 0x80
 80008be:	015b      	lsls	r3, r3, #5
 80008c0:	0018      	movs	r0, r3
 80008c2:	f001 fbbb 	bl	800203c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BORDURE_1_Pin);
 80008c6:	2380      	movs	r3, #128	; 0x80
 80008c8:	019b      	lsls	r3, r3, #6
 80008ca:	0018      	movs	r0, r3
 80008cc:	f001 fbb6 	bl	800203c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BORDURE_2_Pin);
 80008d0:	2380      	movs	r3, #128	; 0x80
 80008d2:	01db      	lsls	r3, r3, #7
 80008d4:	0018      	movs	r0, r3
 80008d6:	f001 fbb1 	bl	800203c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BORDURE_3_Pin);
 80008da:	2380      	movs	r3, #128	; 0x80
 80008dc:	021b      	lsls	r3, r3, #8
 80008de:	0018      	movs	r0, r3
 80008e0:	f001 fbac 	bl	800203c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80008e4:	46c0      	nop			; (mov r8, r8)
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
	...

080008ec <USART3_4_IRQHandler>:

/**
  * @brief This function handles USART3 and USART4 interrupts.
  */
void USART3_4_IRQHandler(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_IRQn 0 */
	BaseType_t higher_priority_task_woken=pdFALSE;
 80008f2:	2300      	movs	r3, #0
 80008f4:	607b      	str	r3, [r7, #4]
	xQueueSendFromISR(q_read_BT,(void*)&buffer,&higher_priority_task_woken);
 80008f6:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <USART3_4_IRQHandler+0x44>)
 80008f8:	6818      	ldr	r0, [r3, #0]
 80008fa:	1d3a      	adds	r2, r7, #4
 80008fc:	490d      	ldr	r1, [pc, #52]	; (8000934 <USART3_4_IRQHandler+0x48>)
 80008fe:	2300      	movs	r3, #0
 8000900:	f005 fbb0 	bl	8006064 <xQueueGenericSendFromISR>

  /* USER CODE END USART3_4_IRQn 0 */
	HAL_UART_IRQHandler(&huart3);
 8000904:	4b0c      	ldr	r3, [pc, #48]	; (8000938 <USART3_4_IRQHandler+0x4c>)
 8000906:	0018      	movs	r0, r3
 8000908:	f003 fb26 	bl	8003f58 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_4_IRQn 1 */
	HAL_UART_Receive_IT(&huart3,&buffer,1);
 800090c:	4909      	ldr	r1, [pc, #36]	; (8000934 <USART3_4_IRQHandler+0x48>)
 800090e:	4b0a      	ldr	r3, [pc, #40]	; (8000938 <USART3_4_IRQHandler+0x4c>)
 8000910:	2201      	movs	r2, #1
 8000912:	0018      	movs	r0, r3
 8000914:	f003 fac8 	bl	8003ea8 <HAL_UART_Receive_IT>
	portYIELD_FROM_ISR(higher_priority_task_woken);
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d003      	beq.n	8000926 <USART3_4_IRQHandler+0x3a>
 800091e:	4b07      	ldr	r3, [pc, #28]	; (800093c <USART3_4_IRQHandler+0x50>)
 8000920:	2280      	movs	r2, #128	; 0x80
 8000922:	0552      	lsls	r2, r2, #21
 8000924:	601a      	str	r2, [r3, #0]
  /* USER CODE END USART3_4_IRQn 1 */
}
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	46bd      	mov	sp, r7
 800092a:	b002      	add	sp, #8
 800092c:	bd80      	pop	{r7, pc}
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	200004b4 	.word	0x200004b4
 8000934:	200004b8 	.word	0x200004b8
 8000938:	2000041c 	.word	0x2000041c
 800093c:	e000ed04 	.word	0xe000ed04

08000940 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000944:	46c0      	nop			; (mov r8, r8)
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
	...

0800094c <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800094c:	b590      	push	{r4, r7, lr}
 800094e:	b08d      	sub	sp, #52	; 0x34
 8000950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000952:	240c      	movs	r4, #12
 8000954:	193b      	adds	r3, r7, r4
 8000956:	0018      	movs	r0, r3
 8000958:	2324      	movs	r3, #36	; 0x24
 800095a:	001a      	movs	r2, r3
 800095c:	2100      	movs	r1, #0
 800095e:	f006 fe39 	bl	80075d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000962:	003b      	movs	r3, r7
 8000964:	0018      	movs	r0, r3
 8000966:	230c      	movs	r3, #12
 8000968:	001a      	movs	r2, r3
 800096a:	2100      	movs	r1, #0
 800096c:	f006 fe32 	bl	80075d4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000970:	4b28      	ldr	r3, [pc, #160]	; (8000a14 <MX_TIM1_Init+0xc8>)
 8000972:	4a29      	ldr	r2, [pc, #164]	; (8000a18 <MX_TIM1_Init+0xcc>)
 8000974:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000976:	4b27      	ldr	r3, [pc, #156]	; (8000a14 <MX_TIM1_Init+0xc8>)
 8000978:	2200      	movs	r2, #0
 800097a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800097c:	4b25      	ldr	r3, [pc, #148]	; (8000a14 <MX_TIM1_Init+0xc8>)
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000982:	4b24      	ldr	r3, [pc, #144]	; (8000a14 <MX_TIM1_Init+0xc8>)
 8000984:	4a25      	ldr	r2, [pc, #148]	; (8000a1c <MX_TIM1_Init+0xd0>)
 8000986:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000988:	4b22      	ldr	r3, [pc, #136]	; (8000a14 <MX_TIM1_Init+0xc8>)
 800098a:	2200      	movs	r2, #0
 800098c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800098e:	4b21      	ldr	r3, [pc, #132]	; (8000a14 <MX_TIM1_Init+0xc8>)
 8000990:	2200      	movs	r2, #0
 8000992:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000994:	4b1f      	ldr	r3, [pc, #124]	; (8000a14 <MX_TIM1_Init+0xc8>)
 8000996:	2200      	movs	r2, #0
 8000998:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800099a:	0021      	movs	r1, r4
 800099c:	187b      	adds	r3, r7, r1
 800099e:	2201      	movs	r2, #1
 80009a0:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2200      	movs	r2, #0
 80009a6:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2201      	movs	r2, #1
 80009ac:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	2200      	movs	r2, #0
 80009b2:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 80009b4:	187b      	adds	r3, r7, r1
 80009b6:	2200      	movs	r2, #0
 80009b8:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	2200      	movs	r2, #0
 80009be:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	2201      	movs	r2, #1
 80009c4:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80009c6:	187b      	adds	r3, r7, r1
 80009c8:	2200      	movs	r2, #0
 80009ca:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 80009cc:	187b      	adds	r3, r7, r1
 80009ce:	2200      	movs	r2, #0
 80009d0:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80009d2:	187a      	adds	r2, r7, r1
 80009d4:	4b0f      	ldr	r3, [pc, #60]	; (8000a14 <MX_TIM1_Init+0xc8>)
 80009d6:	0011      	movs	r1, r2
 80009d8:	0018      	movs	r0, r3
 80009da:	f002 fb83 	bl	80030e4 <HAL_TIM_Encoder_Init>
 80009de:	1e03      	subs	r3, r0, #0
 80009e0:	d001      	beq.n	80009e6 <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 80009e2:	f7ff ff0c 	bl	80007fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009e6:	003b      	movs	r3, r7
 80009e8:	2200      	movs	r2, #0
 80009ea:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80009ec:	003b      	movs	r3, r7
 80009ee:	2200      	movs	r2, #0
 80009f0:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009f2:	003b      	movs	r3, r7
 80009f4:	2200      	movs	r2, #0
 80009f6:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009f8:	003a      	movs	r2, r7
 80009fa:	4b06      	ldr	r3, [pc, #24]	; (8000a14 <MX_TIM1_Init+0xc8>)
 80009fc:	0011      	movs	r1, r2
 80009fe:	0018      	movs	r0, r3
 8000a00:	f003 f852 	bl	8003aa8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a04:	1e03      	subs	r3, r0, #0
 8000a06:	d001      	beq.n	8000a0c <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8000a08:	f7ff fef9 	bl	80007fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a0c:	46c0      	nop			; (mov r8, r8)
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	b00d      	add	sp, #52	; 0x34
 8000a12:	bd90      	pop	{r4, r7, pc}
 8000a14:	20000094 	.word	0x20000094
 8000a18:	40012c00 	.word	0x40012c00
 8000a1c:	0000ffff 	.word	0x0000ffff

08000a20 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000a20:	b590      	push	{r4, r7, lr}
 8000a22:	b08d      	sub	sp, #52	; 0x34
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000a26:	240c      	movs	r4, #12
 8000a28:	193b      	adds	r3, r7, r4
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	2324      	movs	r3, #36	; 0x24
 8000a2e:	001a      	movs	r2, r3
 8000a30:	2100      	movs	r1, #0
 8000a32:	f006 fdcf 	bl	80075d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a36:	003b      	movs	r3, r7
 8000a38:	0018      	movs	r0, r3
 8000a3a:	230c      	movs	r3, #12
 8000a3c:	001a      	movs	r2, r3
 8000a3e:	2100      	movs	r1, #0
 8000a40:	f006 fdc8 	bl	80075d4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a44:	4b25      	ldr	r3, [pc, #148]	; (8000adc <MX_TIM3_Init+0xbc>)
 8000a46:	4a26      	ldr	r2, [pc, #152]	; (8000ae0 <MX_TIM3_Init+0xc0>)
 8000a48:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000a4a:	4b24      	ldr	r3, [pc, #144]	; (8000adc <MX_TIM3_Init+0xbc>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a50:	4b22      	ldr	r3, [pc, #136]	; (8000adc <MX_TIM3_Init+0xbc>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000a56:	4b21      	ldr	r3, [pc, #132]	; (8000adc <MX_TIM3_Init+0xbc>)
 8000a58:	4a22      	ldr	r2, [pc, #136]	; (8000ae4 <MX_TIM3_Init+0xc4>)
 8000a5a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5c:	4b1f      	ldr	r3, [pc, #124]	; (8000adc <MX_TIM3_Init+0xbc>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a62:	4b1e      	ldr	r3, [pc, #120]	; (8000adc <MX_TIM3_Init+0xbc>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000a68:	0021      	movs	r1, r4
 8000a6a:	187b      	adds	r3, r7, r1
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000a70:	187b      	adds	r3, r7, r1
 8000a72:	2200      	movs	r2, #0
 8000a74:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a76:	187b      	adds	r3, r7, r1
 8000a78:	2201      	movs	r2, #1
 8000a7a:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000a7c:	187b      	adds	r3, r7, r1
 8000a7e:	2200      	movs	r2, #0
 8000a80:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8000a82:	187b      	adds	r3, r7, r1
 8000a84:	2200      	movs	r2, #0
 8000a86:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a8e:	187b      	adds	r3, r7, r1
 8000a90:	2201      	movs	r2, #1
 8000a92:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a94:	187b      	adds	r3, r7, r1
 8000a96:	2200      	movs	r2, #0
 8000a98:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8000a9a:	187b      	adds	r3, r7, r1
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000aa0:	187a      	adds	r2, r7, r1
 8000aa2:	4b0e      	ldr	r3, [pc, #56]	; (8000adc <MX_TIM3_Init+0xbc>)
 8000aa4:	0011      	movs	r1, r2
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f002 fb1c 	bl	80030e4 <HAL_TIM_Encoder_Init>
 8000aac:	1e03      	subs	r3, r0, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000ab0:	f7ff fea5 	bl	80007fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ab4:	003b      	movs	r3, r7
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aba:	003b      	movs	r3, r7
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ac0:	003a      	movs	r2, r7
 8000ac2:	4b06      	ldr	r3, [pc, #24]	; (8000adc <MX_TIM3_Init+0xbc>)
 8000ac4:	0011      	movs	r1, r2
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f002 ffee 	bl	8003aa8 <HAL_TIMEx_MasterConfigSynchronization>
 8000acc:	1e03      	subs	r3, r0, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8000ad0:	f7ff fe95 	bl	80007fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000ad4:	46c0      	nop			; (mov r8, r8)
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	b00d      	add	sp, #52	; 0x34
 8000ada:	bd90      	pop	{r4, r7, pc}
 8000adc:	200000e0 	.word	0x200000e0
 8000ae0:	40000400 	.word	0x40000400
 8000ae4:	0000ffff 	.word	0x0000ffff

08000ae8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	0018      	movs	r0, r3
 8000af2:	230c      	movs	r3, #12
 8000af4:	001a      	movs	r2, r3
 8000af6:	2100      	movs	r1, #0
 8000af8:	f006 fd6c 	bl	80075d4 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000afc:	4b15      	ldr	r3, [pc, #84]	; (8000b54 <MX_TIM6_Init+0x6c>)
 8000afe:	4a16      	ldr	r2, [pc, #88]	; (8000b58 <MX_TIM6_Init+0x70>)
 8000b00:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000b02:	4b14      	ldr	r3, [pc, #80]	; (8000b54 <MX_TIM6_Init+0x6c>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b08:	4b12      	ldr	r3, [pc, #72]	; (8000b54 <MX_TIM6_Init+0x6c>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000b0e:	4b11      	ldr	r3, [pc, #68]	; (8000b54 <MX_TIM6_Init+0x6c>)
 8000b10:	4a12      	ldr	r2, [pc, #72]	; (8000b5c <MX_TIM6_Init+0x74>)
 8000b12:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b14:	4b0f      	ldr	r3, [pc, #60]	; (8000b54 <MX_TIM6_Init+0x6c>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000b1a:	4b0e      	ldr	r3, [pc, #56]	; (8000b54 <MX_TIM6_Init+0x6c>)
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	f002 fa31 	bl	8002f84 <HAL_TIM_Base_Init>
 8000b22:	1e03      	subs	r3, r0, #0
 8000b24:	d001      	beq.n	8000b2a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000b26:	f7ff fe6a 	bl	80007fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b2a:	1d3b      	adds	r3, r7, #4
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b30:	1d3b      	adds	r3, r7, #4
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000b36:	1d3a      	adds	r2, r7, #4
 8000b38:	4b06      	ldr	r3, [pc, #24]	; (8000b54 <MX_TIM6_Init+0x6c>)
 8000b3a:	0011      	movs	r1, r2
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f002 ffb3 	bl	8003aa8 <HAL_TIMEx_MasterConfigSynchronization>
 8000b42:	1e03      	subs	r3, r0, #0
 8000b44:	d001      	beq.n	8000b4a <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8000b46:	f7ff fe5a 	bl	80007fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000b4a:	46c0      	nop			; (mov r8, r8)
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	b004      	add	sp, #16
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	2000012c 	.word	0x2000012c
 8000b58:	40001000 	.word	0x40001000
 8000b5c:	0000ffff 	.word	0x0000ffff

08000b60 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b084      	sub	sp, #16
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b66:	1d3b      	adds	r3, r7, #4
 8000b68:	0018      	movs	r0, r3
 8000b6a:	230c      	movs	r3, #12
 8000b6c:	001a      	movs	r2, r3
 8000b6e:	2100      	movs	r1, #0
 8000b70:	f006 fd30 	bl	80075d4 <memset>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000b74:	4b15      	ldr	r3, [pc, #84]	; (8000bcc <MX_TIM7_Init+0x6c>)
 8000b76:	4a16      	ldr	r2, [pc, #88]	; (8000bd0 <MX_TIM7_Init+0x70>)
 8000b78:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8000b7a:	4b14      	ldr	r3, [pc, #80]	; (8000bcc <MX_TIM7_Init+0x6c>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b80:	4b12      	ldr	r3, [pc, #72]	; (8000bcc <MX_TIM7_Init+0x6c>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8000b86:	4b11      	ldr	r3, [pc, #68]	; (8000bcc <MX_TIM7_Init+0x6c>)
 8000b88:	4a12      	ldr	r2, [pc, #72]	; (8000bd4 <MX_TIM7_Init+0x74>)
 8000b8a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	; (8000bcc <MX_TIM7_Init+0x6c>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000b92:	4b0e      	ldr	r3, [pc, #56]	; (8000bcc <MX_TIM7_Init+0x6c>)
 8000b94:	0018      	movs	r0, r3
 8000b96:	f002 f9f5 	bl	8002f84 <HAL_TIM_Base_Init>
 8000b9a:	1e03      	subs	r3, r0, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8000b9e:	f7ff fe2e 	bl	80007fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ba2:	1d3b      	adds	r3, r7, #4
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ba8:	1d3b      	adds	r3, r7, #4
 8000baa:	2200      	movs	r2, #0
 8000bac:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000bae:	1d3a      	adds	r2, r7, #4
 8000bb0:	4b06      	ldr	r3, [pc, #24]	; (8000bcc <MX_TIM7_Init+0x6c>)
 8000bb2:	0011      	movs	r1, r2
 8000bb4:	0018      	movs	r0, r3
 8000bb6:	f002 ff77 	bl	8003aa8 <HAL_TIMEx_MasterConfigSynchronization>
 8000bba:	1e03      	subs	r3, r0, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_TIM7_Init+0x62>
  {
    Error_Handler();
 8000bbe:	f7ff fe1e 	bl	80007fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	b004      	add	sp, #16
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	20000178 	.word	0x20000178
 8000bd0:	40001400 	.word	0x40001400
 8000bd4:	0000ffff 	.word	0x0000ffff

08000bd8 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b088      	sub	sp, #32
 8000bdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bde:	1d3b      	adds	r3, r7, #4
 8000be0:	0018      	movs	r0, r3
 8000be2:	231c      	movs	r3, #28
 8000be4:	001a      	movs	r2, r3
 8000be6:	2100      	movs	r1, #0
 8000be8:	f006 fcf4 	bl	80075d4 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000bec:	4b1f      	ldr	r3, [pc, #124]	; (8000c6c <MX_TIM14_Init+0x94>)
 8000bee:	4a20      	ldr	r2, [pc, #128]	; (8000c70 <MX_TIM14_Init+0x98>)
 8000bf0:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8000bf2:	4b1e      	ldr	r3, [pc, #120]	; (8000c6c <MX_TIM14_Init+0x94>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bf8:	4b1c      	ldr	r3, [pc, #112]	; (8000c6c <MX_TIM14_Init+0x94>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8000bfe:	4b1b      	ldr	r3, [pc, #108]	; (8000c6c <MX_TIM14_Init+0x94>)
 8000c00:	4a1c      	ldr	r2, [pc, #112]	; (8000c74 <MX_TIM14_Init+0x9c>)
 8000c02:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c04:	4b19      	ldr	r3, [pc, #100]	; (8000c6c <MX_TIM14_Init+0x94>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c0a:	4b18      	ldr	r3, [pc, #96]	; (8000c6c <MX_TIM14_Init+0x94>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000c10:	4b16      	ldr	r3, [pc, #88]	; (8000c6c <MX_TIM14_Init+0x94>)
 8000c12:	0018      	movs	r0, r3
 8000c14:	f002 f9b6 	bl	8002f84 <HAL_TIM_Base_Init>
 8000c18:	1e03      	subs	r3, r0, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_TIM14_Init+0x48>
  {
    Error_Handler();
 8000c1c:	f7ff fdef 	bl	80007fe <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000c20:	4b12      	ldr	r3, [pc, #72]	; (8000c6c <MX_TIM14_Init+0x94>)
 8000c22:	0018      	movs	r0, r3
 8000c24:	f002 fa06 	bl	8003034 <HAL_TIM_PWM_Init>
 8000c28:	1e03      	subs	r3, r0, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_TIM14_Init+0x58>
  {
    Error_Handler();
 8000c2c:	f7ff fde7 	bl	80007fe <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c30:	1d3b      	adds	r3, r7, #4
 8000c32:	2260      	movs	r2, #96	; 0x60
 8000c34:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000c36:	1d3b      	adds	r3, r7, #4
 8000c38:	2200      	movs	r2, #0
 8000c3a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c3c:	1d3b      	adds	r3, r7, #4
 8000c3e:	2200      	movs	r2, #0
 8000c40:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c42:	1d3b      	adds	r3, r7, #4
 8000c44:	2200      	movs	r2, #0
 8000c46:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c48:	1d39      	adds	r1, r7, #4
 8000c4a:	4b08      	ldr	r3, [pc, #32]	; (8000c6c <MX_TIM14_Init+0x94>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	0018      	movs	r0, r3
 8000c50:	f002 faf0 	bl	8003234 <HAL_TIM_PWM_ConfigChannel>
 8000c54:	1e03      	subs	r3, r0, #0
 8000c56:	d001      	beq.n	8000c5c <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 8000c58:	f7ff fdd1 	bl	80007fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000c5c:	4b03      	ldr	r3, [pc, #12]	; (8000c6c <MX_TIM14_Init+0x94>)
 8000c5e:	0018      	movs	r0, r3
 8000c60:	f000 fad4 	bl	800120c <HAL_TIM_MspPostInit>

}
 8000c64:	46c0      	nop			; (mov r8, r8)
 8000c66:	46bd      	mov	sp, r7
 8000c68:	b008      	add	sp, #32
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	200001c4 	.word	0x200001c4
 8000c70:	40002000 	.word	0x40002000
 8000c74:	0000ffff 	.word	0x0000ffff

08000c78 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b098      	sub	sp, #96	; 0x60
 8000c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c7e:	2354      	movs	r3, #84	; 0x54
 8000c80:	18fb      	adds	r3, r7, r3
 8000c82:	0018      	movs	r0, r3
 8000c84:	230c      	movs	r3, #12
 8000c86:	001a      	movs	r2, r3
 8000c88:	2100      	movs	r1, #0
 8000c8a:	f006 fca3 	bl	80075d4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c8e:	2338      	movs	r3, #56	; 0x38
 8000c90:	18fb      	adds	r3, r7, r3
 8000c92:	0018      	movs	r0, r3
 8000c94:	231c      	movs	r3, #28
 8000c96:	001a      	movs	r2, r3
 8000c98:	2100      	movs	r1, #0
 8000c9a:	f006 fc9b 	bl	80075d4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c9e:	1d3b      	adds	r3, r7, #4
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	2334      	movs	r3, #52	; 0x34
 8000ca4:	001a      	movs	r2, r3
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	f006 fc94 	bl	80075d4 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000cac:	4b41      	ldr	r3, [pc, #260]	; (8000db4 <MX_TIM15_Init+0x13c>)
 8000cae:	4a42      	ldr	r2, [pc, #264]	; (8000db8 <MX_TIM15_Init+0x140>)
 8000cb0:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8000cb2:	4b40      	ldr	r3, [pc, #256]	; (8000db4 <MX_TIM15_Init+0x13c>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cb8:	4b3e      	ldr	r3, [pc, #248]	; (8000db4 <MX_TIM15_Init+0x13c>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8000cbe:	4b3d      	ldr	r3, [pc, #244]	; (8000db4 <MX_TIM15_Init+0x13c>)
 8000cc0:	4a3e      	ldr	r2, [pc, #248]	; (8000dbc <MX_TIM15_Init+0x144>)
 8000cc2:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cc4:	4b3b      	ldr	r3, [pc, #236]	; (8000db4 <MX_TIM15_Init+0x13c>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000cca:	4b3a      	ldr	r3, [pc, #232]	; (8000db4 <MX_TIM15_Init+0x13c>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cd0:	4b38      	ldr	r3, [pc, #224]	; (8000db4 <MX_TIM15_Init+0x13c>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8000cd6:	4b37      	ldr	r3, [pc, #220]	; (8000db4 <MX_TIM15_Init+0x13c>)
 8000cd8:	0018      	movs	r0, r3
 8000cda:	f002 f9ab 	bl	8003034 <HAL_TIM_PWM_Init>
 8000cde:	1e03      	subs	r3, r0, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8000ce2:	f7ff fd8c 	bl	80007fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ce6:	2154      	movs	r1, #84	; 0x54
 8000ce8:	187b      	adds	r3, r7, r1
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cee:	187b      	adds	r3, r7, r1
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000cf4:	187a      	adds	r2, r7, r1
 8000cf6:	4b2f      	ldr	r3, [pc, #188]	; (8000db4 <MX_TIM15_Init+0x13c>)
 8000cf8:	0011      	movs	r1, r2
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	f002 fed4 	bl	8003aa8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d00:	1e03      	subs	r3, r0, #0
 8000d02:	d001      	beq.n	8000d08 <MX_TIM15_Init+0x90>
  {
    Error_Handler();
 8000d04:	f7ff fd7b 	bl	80007fe <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d08:	2138      	movs	r1, #56	; 0x38
 8000d0a:	187b      	adds	r3, r7, r1
 8000d0c:	2260      	movs	r2, #96	; 0x60
 8000d0e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000d10:	187b      	adds	r3, r7, r1
 8000d12:	2200      	movs	r2, #0
 8000d14:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d16:	187b      	adds	r3, r7, r1
 8000d18:	2200      	movs	r2, #0
 8000d1a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000d1c:	187b      	adds	r3, r7, r1
 8000d1e:	2200      	movs	r2, #0
 8000d20:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d22:	187b      	adds	r3, r7, r1
 8000d24:	2200      	movs	r2, #0
 8000d26:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000d28:	187b      	adds	r3, r7, r1
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d2e:	187b      	adds	r3, r7, r1
 8000d30:	2200      	movs	r2, #0
 8000d32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d34:	1879      	adds	r1, r7, r1
 8000d36:	4b1f      	ldr	r3, [pc, #124]	; (8000db4 <MX_TIM15_Init+0x13c>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	f002 fa7a 	bl	8003234 <HAL_TIM_PWM_ConfigChannel>
 8000d40:	1e03      	subs	r3, r0, #0
 8000d42:	d001      	beq.n	8000d48 <MX_TIM15_Init+0xd0>
  {
    Error_Handler();
 8000d44:	f7ff fd5b 	bl	80007fe <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d48:	2338      	movs	r3, #56	; 0x38
 8000d4a:	18f9      	adds	r1, r7, r3
 8000d4c:	4b19      	ldr	r3, [pc, #100]	; (8000db4 <MX_TIM15_Init+0x13c>)
 8000d4e:	2204      	movs	r2, #4
 8000d50:	0018      	movs	r0, r3
 8000d52:	f002 fa6f 	bl	8003234 <HAL_TIM_PWM_ConfigChannel>
 8000d56:	1e03      	subs	r3, r0, #0
 8000d58:	d001      	beq.n	8000d5e <MX_TIM15_Init+0xe6>
  {
    Error_Handler();
 8000d5a:	f7ff fd50 	bl	80007fe <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000d5e:	1d3b      	adds	r3, r7, #4
 8000d60:	2200      	movs	r2, #0
 8000d62:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000d64:	1d3b      	adds	r3, r7, #4
 8000d66:	2200      	movs	r2, #0
 8000d68:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	2200      	movs	r2, #0
 8000d74:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d76:	1d3b      	adds	r3, r7, #4
 8000d78:	2200      	movs	r2, #0
 8000d7a:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d7c:	1d3b      	adds	r3, r7, #4
 8000d7e:	2280      	movs	r2, #128	; 0x80
 8000d80:	0192      	lsls	r2, r2, #6
 8000d82:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000d84:	1d3b      	adds	r3, r7, #4
 8000d86:	2200      	movs	r2, #0
 8000d88:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d8a:	1d3b      	adds	r3, r7, #4
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8000d90:	1d3a      	adds	r2, r7, #4
 8000d92:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <MX_TIM15_Init+0x13c>)
 8000d94:	0011      	movs	r1, r2
 8000d96:	0018      	movs	r0, r3
 8000d98:	f002 feee 	bl	8003b78 <HAL_TIMEx_ConfigBreakDeadTime>
 8000d9c:	1e03      	subs	r3, r0, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_TIM15_Init+0x12c>
  {
    Error_Handler();
 8000da0:	f7ff fd2d 	bl	80007fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8000da4:	4b03      	ldr	r3, [pc, #12]	; (8000db4 <MX_TIM15_Init+0x13c>)
 8000da6:	0018      	movs	r0, r3
 8000da8:	f000 fa30 	bl	800120c <HAL_TIM_MspPostInit>

}
 8000dac:	46c0      	nop			; (mov r8, r8)
 8000dae:	46bd      	mov	sp, r7
 8000db0:	b018      	add	sp, #96	; 0x60
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20000210 	.word	0x20000210
 8000db8:	40014000 	.word	0x40014000
 8000dbc:	0000ffff 	.word	0x0000ffff

08000dc0 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b094      	sub	sp, #80	; 0x50
 8000dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000dc6:	2334      	movs	r3, #52	; 0x34
 8000dc8:	18fb      	adds	r3, r7, r3
 8000dca:	0018      	movs	r0, r3
 8000dcc:	231c      	movs	r3, #28
 8000dce:	001a      	movs	r2, r3
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	f006 fbff 	bl	80075d4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000dd6:	003b      	movs	r3, r7
 8000dd8:	0018      	movs	r0, r3
 8000dda:	2334      	movs	r3, #52	; 0x34
 8000ddc:	001a      	movs	r2, r3
 8000dde:	2100      	movs	r1, #0
 8000de0:	f006 fbf8 	bl	80075d4 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8000de4:	4b37      	ldr	r3, [pc, #220]	; (8000ec4 <MX_TIM16_Init+0x104>)
 8000de6:	4a38      	ldr	r2, [pc, #224]	; (8000ec8 <MX_TIM16_Init+0x108>)
 8000de8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8000dea:	4b36      	ldr	r3, [pc, #216]	; (8000ec4 <MX_TIM16_Init+0x104>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000df0:	4b34      	ldr	r3, [pc, #208]	; (8000ec4 <MX_TIM16_Init+0x104>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8000df6:	4b33      	ldr	r3, [pc, #204]	; (8000ec4 <MX_TIM16_Init+0x104>)
 8000df8:	4a34      	ldr	r2, [pc, #208]	; (8000ecc <MX_TIM16_Init+0x10c>)
 8000dfa:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dfc:	4b31      	ldr	r3, [pc, #196]	; (8000ec4 <MX_TIM16_Init+0x104>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8000e02:	4b30      	ldr	r3, [pc, #192]	; (8000ec4 <MX_TIM16_Init+0x104>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e08:	4b2e      	ldr	r3, [pc, #184]	; (8000ec4 <MX_TIM16_Init+0x104>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8000e0e:	4b2d      	ldr	r3, [pc, #180]	; (8000ec4 <MX_TIM16_Init+0x104>)
 8000e10:	0018      	movs	r0, r3
 8000e12:	f002 f8b7 	bl	8002f84 <HAL_TIM_Base_Init>
 8000e16:	1e03      	subs	r3, r0, #0
 8000e18:	d001      	beq.n	8000e1e <MX_TIM16_Init+0x5e>
  {
    Error_Handler();
 8000e1a:	f7ff fcf0 	bl	80007fe <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8000e1e:	4b29      	ldr	r3, [pc, #164]	; (8000ec4 <MX_TIM16_Init+0x104>)
 8000e20:	0018      	movs	r0, r3
 8000e22:	f002 f907 	bl	8003034 <HAL_TIM_PWM_Init>
 8000e26:	1e03      	subs	r3, r0, #0
 8000e28:	d001      	beq.n	8000e2e <MX_TIM16_Init+0x6e>
  {
    Error_Handler();
 8000e2a:	f7ff fce8 	bl	80007fe <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e2e:	2134      	movs	r1, #52	; 0x34
 8000e30:	187b      	adds	r3, r7, r1
 8000e32:	2260      	movs	r2, #96	; 0x60
 8000e34:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000e36:	187b      	adds	r3, r7, r1
 8000e38:	2200      	movs	r2, #0
 8000e3a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e3c:	187b      	adds	r3, r7, r1
 8000e3e:	2200      	movs	r2, #0
 8000e40:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e42:	187b      	adds	r3, r7, r1
 8000e44:	2200      	movs	r2, #0
 8000e46:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e48:	187b      	adds	r3, r7, r1
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e4e:	187b      	adds	r3, r7, r1
 8000e50:	2200      	movs	r2, #0
 8000e52:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e54:	187b      	adds	r3, r7, r1
 8000e56:	2200      	movs	r2, #0
 8000e58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e5a:	1879      	adds	r1, r7, r1
 8000e5c:	4b19      	ldr	r3, [pc, #100]	; (8000ec4 <MX_TIM16_Init+0x104>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	0018      	movs	r0, r3
 8000e62:	f002 f9e7 	bl	8003234 <HAL_TIM_PWM_ConfigChannel>
 8000e66:	1e03      	subs	r3, r0, #0
 8000e68:	d001      	beq.n	8000e6e <MX_TIM16_Init+0xae>
  {
    Error_Handler();
 8000e6a:	f7ff fcc8 	bl	80007fe <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e6e:	003b      	movs	r3, r7
 8000e70:	2200      	movs	r2, #0
 8000e72:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e74:	003b      	movs	r3, r7
 8000e76:	2200      	movs	r2, #0
 8000e78:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e7a:	003b      	movs	r3, r7
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000e80:	003b      	movs	r3, r7
 8000e82:	2200      	movs	r2, #0
 8000e84:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e86:	003b      	movs	r3, r7
 8000e88:	2200      	movs	r2, #0
 8000e8a:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e8c:	003b      	movs	r3, r7
 8000e8e:	2280      	movs	r2, #128	; 0x80
 8000e90:	0192      	lsls	r2, r2, #6
 8000e92:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000e94:	003b      	movs	r3, r7
 8000e96:	2200      	movs	r2, #0
 8000e98:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e9a:	003b      	movs	r3, r7
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8000ea0:	003a      	movs	r2, r7
 8000ea2:	4b08      	ldr	r3, [pc, #32]	; (8000ec4 <MX_TIM16_Init+0x104>)
 8000ea4:	0011      	movs	r1, r2
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	f002 fe66 	bl	8003b78 <HAL_TIMEx_ConfigBreakDeadTime>
 8000eac:	1e03      	subs	r3, r0, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_TIM16_Init+0xf4>
  {
    Error_Handler();
 8000eb0:	f7ff fca5 	bl	80007fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8000eb4:	4b03      	ldr	r3, [pc, #12]	; (8000ec4 <MX_TIM16_Init+0x104>)
 8000eb6:	0018      	movs	r0, r3
 8000eb8:	f000 f9a8 	bl	800120c <HAL_TIM_MspPostInit>

}
 8000ebc:	46c0      	nop			; (mov r8, r8)
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	b014      	add	sp, #80	; 0x50
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	2000025c 	.word	0x2000025c
 8000ec8:	40014400 	.word	0x40014400
 8000ecc:	0000ffff 	.word	0x0000ffff

08000ed0 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b094      	sub	sp, #80	; 0x50
 8000ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ed6:	2334      	movs	r3, #52	; 0x34
 8000ed8:	18fb      	adds	r3, r7, r3
 8000eda:	0018      	movs	r0, r3
 8000edc:	231c      	movs	r3, #28
 8000ede:	001a      	movs	r2, r3
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	f006 fb77 	bl	80075d4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ee6:	003b      	movs	r3, r7
 8000ee8:	0018      	movs	r0, r3
 8000eea:	2334      	movs	r3, #52	; 0x34
 8000eec:	001a      	movs	r2, r3
 8000eee:	2100      	movs	r1, #0
 8000ef0:	f006 fb70 	bl	80075d4 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8000ef4:	4b37      	ldr	r3, [pc, #220]	; (8000fd4 <MX_TIM17_Init+0x104>)
 8000ef6:	4a38      	ldr	r2, [pc, #224]	; (8000fd8 <MX_TIM17_Init+0x108>)
 8000ef8:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8000efa:	4b36      	ldr	r3, [pc, #216]	; (8000fd4 <MX_TIM17_Init+0x104>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f00:	4b34      	ldr	r3, [pc, #208]	; (8000fd4 <MX_TIM17_Init+0x104>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8000f06:	4b33      	ldr	r3, [pc, #204]	; (8000fd4 <MX_TIM17_Init+0x104>)
 8000f08:	4a34      	ldr	r2, [pc, #208]	; (8000fdc <MX_TIM17_Init+0x10c>)
 8000f0a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f0c:	4b31      	ldr	r3, [pc, #196]	; (8000fd4 <MX_TIM17_Init+0x104>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8000f12:	4b30      	ldr	r3, [pc, #192]	; (8000fd4 <MX_TIM17_Init+0x104>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f18:	4b2e      	ldr	r3, [pc, #184]	; (8000fd4 <MX_TIM17_Init+0x104>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000f1e:	4b2d      	ldr	r3, [pc, #180]	; (8000fd4 <MX_TIM17_Init+0x104>)
 8000f20:	0018      	movs	r0, r3
 8000f22:	f002 f82f 	bl	8002f84 <HAL_TIM_Base_Init>
 8000f26:	1e03      	subs	r3, r0, #0
 8000f28:	d001      	beq.n	8000f2e <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 8000f2a:	f7ff fc68 	bl	80007fe <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8000f2e:	4b29      	ldr	r3, [pc, #164]	; (8000fd4 <MX_TIM17_Init+0x104>)
 8000f30:	0018      	movs	r0, r3
 8000f32:	f002 f87f 	bl	8003034 <HAL_TIM_PWM_Init>
 8000f36:	1e03      	subs	r3, r0, #0
 8000f38:	d001      	beq.n	8000f3e <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 8000f3a:	f7ff fc60 	bl	80007fe <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f3e:	2134      	movs	r1, #52	; 0x34
 8000f40:	187b      	adds	r3, r7, r1
 8000f42:	2260      	movs	r2, #96	; 0x60
 8000f44:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000f46:	187b      	adds	r3, r7, r1
 8000f48:	2200      	movs	r2, #0
 8000f4a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f4c:	187b      	adds	r3, r7, r1
 8000f4e:	2200      	movs	r2, #0
 8000f50:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000f52:	187b      	adds	r3, r7, r1
 8000f54:	2200      	movs	r2, #0
 8000f56:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f58:	187b      	adds	r3, r7, r1
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000f5e:	187b      	adds	r3, r7, r1
 8000f60:	2200      	movs	r2, #0
 8000f62:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000f64:	187b      	adds	r3, r7, r1
 8000f66:	2200      	movs	r2, #0
 8000f68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f6a:	1879      	adds	r1, r7, r1
 8000f6c:	4b19      	ldr	r3, [pc, #100]	; (8000fd4 <MX_TIM17_Init+0x104>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	0018      	movs	r0, r3
 8000f72:	f002 f95f 	bl	8003234 <HAL_TIM_PWM_ConfigChannel>
 8000f76:	1e03      	subs	r3, r0, #0
 8000f78:	d001      	beq.n	8000f7e <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 8000f7a:	f7ff fc40 	bl	80007fe <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000f7e:	003b      	movs	r3, r7
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000f84:	003b      	movs	r3, r7
 8000f86:	2200      	movs	r2, #0
 8000f88:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000f8a:	003b      	movs	r3, r7
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000f90:	003b      	movs	r3, r7
 8000f92:	2200      	movs	r2, #0
 8000f94:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000f96:	003b      	movs	r3, r7
 8000f98:	2200      	movs	r2, #0
 8000f9a:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000f9c:	003b      	movs	r3, r7
 8000f9e:	2280      	movs	r2, #128	; 0x80
 8000fa0:	0192      	lsls	r2, r2, #6
 8000fa2:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000fa4:	003b      	movs	r3, r7
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000faa:	003b      	movs	r3, r7
 8000fac:	2200      	movs	r2, #0
 8000fae:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8000fb0:	003a      	movs	r2, r7
 8000fb2:	4b08      	ldr	r3, [pc, #32]	; (8000fd4 <MX_TIM17_Init+0x104>)
 8000fb4:	0011      	movs	r1, r2
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f002 fdde 	bl	8003b78 <HAL_TIMEx_ConfigBreakDeadTime>
 8000fbc:	1e03      	subs	r3, r0, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 8000fc0:	f7ff fc1d 	bl	80007fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8000fc4:	4b03      	ldr	r3, [pc, #12]	; (8000fd4 <MX_TIM17_Init+0x104>)
 8000fc6:	0018      	movs	r0, r3
 8000fc8:	f000 f920 	bl	800120c <HAL_TIM_MspPostInit>

}
 8000fcc:	46c0      	nop			; (mov r8, r8)
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	b014      	add	sp, #80	; 0x50
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	200002a8 	.word	0x200002a8
 8000fd8:	40014800 	.word	0x40014800
 8000fdc:	0000ffff 	.word	0x0000ffff

08000fe0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8000fe0:	b590      	push	{r4, r7, lr}
 8000fe2:	b08d      	sub	sp, #52	; 0x34
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe8:	241c      	movs	r4, #28
 8000fea:	193b      	adds	r3, r7, r4
 8000fec:	0018      	movs	r0, r3
 8000fee:	2314      	movs	r3, #20
 8000ff0:	001a      	movs	r2, r3
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	f006 faee 	bl	80075d4 <memset>
  if(tim_encoderHandle->Instance==TIM1)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a36      	ldr	r2, [pc, #216]	; (80010d8 <HAL_TIM_Encoder_MspInit+0xf8>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d132      	bne.n	8001068 <HAL_TIM_Encoder_MspInit+0x88>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001002:	4b36      	ldr	r3, [pc, #216]	; (80010dc <HAL_TIM_Encoder_MspInit+0xfc>)
 8001004:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001006:	4b35      	ldr	r3, [pc, #212]	; (80010dc <HAL_TIM_Encoder_MspInit+0xfc>)
 8001008:	2180      	movs	r1, #128	; 0x80
 800100a:	0109      	lsls	r1, r1, #4
 800100c:	430a      	orrs	r2, r1
 800100e:	641a      	str	r2, [r3, #64]	; 0x40
 8001010:	4b32      	ldr	r3, [pc, #200]	; (80010dc <HAL_TIM_Encoder_MspInit+0xfc>)
 8001012:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001014:	2380      	movs	r3, #128	; 0x80
 8001016:	011b      	lsls	r3, r3, #4
 8001018:	4013      	ands	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
 800101c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800101e:	4b2f      	ldr	r3, [pc, #188]	; (80010dc <HAL_TIM_Encoder_MspInit+0xfc>)
 8001020:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001022:	4b2e      	ldr	r3, [pc, #184]	; (80010dc <HAL_TIM_Encoder_MspInit+0xfc>)
 8001024:	2101      	movs	r1, #1
 8001026:	430a      	orrs	r2, r1
 8001028:	635a      	str	r2, [r3, #52]	; 0x34
 800102a:	4b2c      	ldr	r3, [pc, #176]	; (80010dc <HAL_TIM_Encoder_MspInit+0xfc>)
 800102c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800102e:	2201      	movs	r2, #1
 8001030:	4013      	ands	r3, r2
 8001032:	617b      	str	r3, [r7, #20]
 8001034:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_1_B_Pin|ENCODER_1_A_Pin;
 8001036:	193b      	adds	r3, r7, r4
 8001038:	22c0      	movs	r2, #192	; 0xc0
 800103a:	0092      	lsls	r2, r2, #2
 800103c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800103e:	0021      	movs	r1, r4
 8001040:	187b      	adds	r3, r7, r1
 8001042:	2202      	movs	r2, #2
 8001044:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001046:	187b      	adds	r3, r7, r1
 8001048:	2200      	movs	r2, #0
 800104a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104c:	187b      	adds	r3, r7, r1
 800104e:	2200      	movs	r2, #0
 8001050:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8001052:	187b      	adds	r3, r7, r1
 8001054:	2202      	movs	r2, #2
 8001056:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001058:	187a      	adds	r2, r7, r1
 800105a:	23a0      	movs	r3, #160	; 0xa0
 800105c:	05db      	lsls	r3, r3, #23
 800105e:	0011      	movs	r1, r2
 8001060:	0018      	movs	r0, r3
 8001062:	f000 fe69 	bl	8001d38 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001066:	e033      	b.n	80010d0 <HAL_TIM_Encoder_MspInit+0xf0>
  else if(tim_encoderHandle->Instance==TIM3)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a1c      	ldr	r2, [pc, #112]	; (80010e0 <HAL_TIM_Encoder_MspInit+0x100>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d12e      	bne.n	80010d0 <HAL_TIM_Encoder_MspInit+0xf0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001072:	4b1a      	ldr	r3, [pc, #104]	; (80010dc <HAL_TIM_Encoder_MspInit+0xfc>)
 8001074:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001076:	4b19      	ldr	r3, [pc, #100]	; (80010dc <HAL_TIM_Encoder_MspInit+0xfc>)
 8001078:	2102      	movs	r1, #2
 800107a:	430a      	orrs	r2, r1
 800107c:	63da      	str	r2, [r3, #60]	; 0x3c
 800107e:	4b17      	ldr	r3, [pc, #92]	; (80010dc <HAL_TIM_Encoder_MspInit+0xfc>)
 8001080:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001082:	2202      	movs	r2, #2
 8001084:	4013      	ands	r3, r2
 8001086:	613b      	str	r3, [r7, #16]
 8001088:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800108a:	4b14      	ldr	r3, [pc, #80]	; (80010dc <HAL_TIM_Encoder_MspInit+0xfc>)
 800108c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800108e:	4b13      	ldr	r3, [pc, #76]	; (80010dc <HAL_TIM_Encoder_MspInit+0xfc>)
 8001090:	2101      	movs	r1, #1
 8001092:	430a      	orrs	r2, r1
 8001094:	635a      	str	r2, [r3, #52]	; 0x34
 8001096:	4b11      	ldr	r3, [pc, #68]	; (80010dc <HAL_TIM_Encoder_MspInit+0xfc>)
 8001098:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800109a:	2201      	movs	r2, #1
 800109c:	4013      	ands	r3, r2
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER_2_A_Pin|ENCODER_2_B_Pin;
 80010a2:	211c      	movs	r1, #28
 80010a4:	187b      	adds	r3, r7, r1
 80010a6:	22c0      	movs	r2, #192	; 0xc0
 80010a8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010aa:	187b      	adds	r3, r7, r1
 80010ac:	2202      	movs	r2, #2
 80010ae:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b0:	187b      	adds	r3, r7, r1
 80010b2:	2200      	movs	r2, #0
 80010b4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010b6:	187b      	adds	r3, r7, r1
 80010b8:	2200      	movs	r2, #0
 80010ba:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80010bc:	187b      	adds	r3, r7, r1
 80010be:	2201      	movs	r2, #1
 80010c0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010c2:	187a      	adds	r2, r7, r1
 80010c4:	23a0      	movs	r3, #160	; 0xa0
 80010c6:	05db      	lsls	r3, r3, #23
 80010c8:	0011      	movs	r1, r2
 80010ca:	0018      	movs	r0, r3
 80010cc:	f000 fe34 	bl	8001d38 <HAL_GPIO_Init>
}
 80010d0:	46c0      	nop			; (mov r8, r8)
 80010d2:	46bd      	mov	sp, r7
 80010d4:	b00d      	add	sp, #52	; 0x34
 80010d6:	bd90      	pop	{r4, r7, pc}
 80010d8:	40012c00 	.word	0x40012c00
 80010dc:	40021000 	.word	0x40021000
 80010e0:	40000400 	.word	0x40000400

080010e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b088      	sub	sp, #32
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a30      	ldr	r2, [pc, #192]	; (80011b4 <HAL_TIM_Base_MspInit+0xd0>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d10c      	bne.n	8001110 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80010f6:	4b30      	ldr	r3, [pc, #192]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 80010f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80010fa:	4b2f      	ldr	r3, [pc, #188]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 80010fc:	2110      	movs	r1, #16
 80010fe:	430a      	orrs	r2, r1
 8001100:	63da      	str	r2, [r3, #60]	; 0x3c
 8001102:	4b2d      	ldr	r3, [pc, #180]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 8001104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001106:	2210      	movs	r2, #16
 8001108:	4013      	ands	r3, r2
 800110a:	61fb      	str	r3, [r7, #28]
 800110c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 800110e:	e04c      	b.n	80011aa <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM7)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a29      	ldr	r2, [pc, #164]	; (80011bc <HAL_TIM_Base_MspInit+0xd8>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d10c      	bne.n	8001134 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800111a:	4b27      	ldr	r3, [pc, #156]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 800111c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800111e:	4b26      	ldr	r3, [pc, #152]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 8001120:	2120      	movs	r1, #32
 8001122:	430a      	orrs	r2, r1
 8001124:	63da      	str	r2, [r3, #60]	; 0x3c
 8001126:	4b24      	ldr	r3, [pc, #144]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 8001128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800112a:	2220      	movs	r2, #32
 800112c:	4013      	ands	r3, r2
 800112e:	61bb      	str	r3, [r7, #24]
 8001130:	69bb      	ldr	r3, [r7, #24]
}
 8001132:	e03a      	b.n	80011aa <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM14)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a21      	ldr	r2, [pc, #132]	; (80011c0 <HAL_TIM_Base_MspInit+0xdc>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d10e      	bne.n	800115c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800113e:	4b1e      	ldr	r3, [pc, #120]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 8001140:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001142:	4b1d      	ldr	r3, [pc, #116]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 8001144:	2180      	movs	r1, #128	; 0x80
 8001146:	0209      	lsls	r1, r1, #8
 8001148:	430a      	orrs	r2, r1
 800114a:	641a      	str	r2, [r3, #64]	; 0x40
 800114c:	4b1a      	ldr	r3, [pc, #104]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 800114e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001150:	2380      	movs	r3, #128	; 0x80
 8001152:	021b      	lsls	r3, r3, #8
 8001154:	4013      	ands	r3, r2
 8001156:	617b      	str	r3, [r7, #20]
 8001158:	697b      	ldr	r3, [r7, #20]
}
 800115a:	e026      	b.n	80011aa <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM16)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a18      	ldr	r2, [pc, #96]	; (80011c4 <HAL_TIM_Base_MspInit+0xe0>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d10e      	bne.n	8001184 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001166:	4b14      	ldr	r3, [pc, #80]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 8001168:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800116a:	4b13      	ldr	r3, [pc, #76]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 800116c:	2180      	movs	r1, #128	; 0x80
 800116e:	0289      	lsls	r1, r1, #10
 8001170:	430a      	orrs	r2, r1
 8001172:	641a      	str	r2, [r3, #64]	; 0x40
 8001174:	4b10      	ldr	r3, [pc, #64]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 8001176:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001178:	2380      	movs	r3, #128	; 0x80
 800117a:	029b      	lsls	r3, r3, #10
 800117c:	4013      	ands	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
 8001180:	693b      	ldr	r3, [r7, #16]
}
 8001182:	e012      	b.n	80011aa <HAL_TIM_Base_MspInit+0xc6>
  else if(tim_baseHandle->Instance==TIM17)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a0f      	ldr	r2, [pc, #60]	; (80011c8 <HAL_TIM_Base_MspInit+0xe4>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d10d      	bne.n	80011aa <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800118e:	4b0a      	ldr	r3, [pc, #40]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 8001190:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001192:	4b09      	ldr	r3, [pc, #36]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 8001194:	2180      	movs	r1, #128	; 0x80
 8001196:	02c9      	lsls	r1, r1, #11
 8001198:	430a      	orrs	r2, r1
 800119a:	641a      	str	r2, [r3, #64]	; 0x40
 800119c:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <HAL_TIM_Base_MspInit+0xd4>)
 800119e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011a0:	2380      	movs	r3, #128	; 0x80
 80011a2:	02db      	lsls	r3, r3, #11
 80011a4:	4013      	ands	r3, r2
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	68fb      	ldr	r3, [r7, #12]
}
 80011aa:	46c0      	nop			; (mov r8, r8)
 80011ac:	46bd      	mov	sp, r7
 80011ae:	b008      	add	sp, #32
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	46c0      	nop			; (mov r8, r8)
 80011b4:	40001000 	.word	0x40001000
 80011b8:	40021000 	.word	0x40021000
 80011bc:	40001400 	.word	0x40001400
 80011c0:	40002000 	.word	0x40002000
 80011c4:	40014400 	.word	0x40014400
 80011c8:	40014800 	.word	0x40014800

080011cc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM15)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a0a      	ldr	r2, [pc, #40]	; (8001204 <HAL_TIM_PWM_MspInit+0x38>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d10d      	bne.n	80011fa <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* TIM15 clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 80011de:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <HAL_TIM_PWM_MspInit+0x3c>)
 80011e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011e2:	4b09      	ldr	r3, [pc, #36]	; (8001208 <HAL_TIM_PWM_MspInit+0x3c>)
 80011e4:	2180      	movs	r1, #128	; 0x80
 80011e6:	0249      	lsls	r1, r1, #9
 80011e8:	430a      	orrs	r2, r1
 80011ea:	641a      	str	r2, [r3, #64]	; 0x40
 80011ec:	4b06      	ldr	r3, [pc, #24]	; (8001208 <HAL_TIM_PWM_MspInit+0x3c>)
 80011ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011f0:	2380      	movs	r3, #128	; 0x80
 80011f2:	025b      	lsls	r3, r3, #9
 80011f4:	4013      	ands	r3, r2
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 80011fa:	46c0      	nop			; (mov r8, r8)
 80011fc:	46bd      	mov	sp, r7
 80011fe:	b004      	add	sp, #16
 8001200:	bd80      	pop	{r7, pc}
 8001202:	46c0      	nop			; (mov r8, r8)
 8001204:	40014000 	.word	0x40014000
 8001208:	40021000 	.word	0x40021000

0800120c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800120c:	b590      	push	{r4, r7, lr}
 800120e:	b08d      	sub	sp, #52	; 0x34
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001214:	241c      	movs	r4, #28
 8001216:	193b      	adds	r3, r7, r4
 8001218:	0018      	movs	r0, r3
 800121a:	2314      	movs	r3, #20
 800121c:	001a      	movs	r2, r3
 800121e:	2100      	movs	r1, #0
 8001220:	f006 f9d8 	bl	80075d4 <memset>
  if(timHandle->Instance==TIM14)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a51      	ldr	r2, [pc, #324]	; (8001370 <HAL_TIM_MspPostInit+0x164>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d123      	bne.n	8001276 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM14_MspPostInit 0 */

  /* USER CODE END TIM14_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800122e:	4b51      	ldr	r3, [pc, #324]	; (8001374 <HAL_TIM_MspPostInit+0x168>)
 8001230:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001232:	4b50      	ldr	r3, [pc, #320]	; (8001374 <HAL_TIM_MspPostInit+0x168>)
 8001234:	2104      	movs	r1, #4
 8001236:	430a      	orrs	r2, r1
 8001238:	635a      	str	r2, [r3, #52]	; 0x34
 800123a:	4b4e      	ldr	r3, [pc, #312]	; (8001374 <HAL_TIM_MspPostInit+0x168>)
 800123c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800123e:	2204      	movs	r2, #4
 8001240:	4013      	ands	r3, r2
 8001242:	61bb      	str	r3, [r7, #24]
 8001244:	69bb      	ldr	r3, [r7, #24]
    /**TIM14 GPIO Configuration
    PC12     ------> TIM14_CH1
    */
    GPIO_InitStruct.Pin = LIDAR_PWM_Pin;
 8001246:	193b      	adds	r3, r7, r4
 8001248:	2280      	movs	r2, #128	; 0x80
 800124a:	0152      	lsls	r2, r2, #5
 800124c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124e:	0021      	movs	r1, r4
 8001250:	187b      	adds	r3, r7, r1
 8001252:	2202      	movs	r2, #2
 8001254:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	187b      	adds	r3, r7, r1
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800125c:	187b      	adds	r3, r7, r1
 800125e:	2200      	movs	r2, #0
 8001260:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM14;
 8001262:	187b      	adds	r3, r7, r1
 8001264:	2202      	movs	r2, #2
 8001266:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(LIDAR_PWM_GPIO_Port, &GPIO_InitStruct);
 8001268:	187b      	adds	r3, r7, r1
 800126a:	4a43      	ldr	r2, [pc, #268]	; (8001378 <HAL_TIM_MspPostInit+0x16c>)
 800126c:	0019      	movs	r1, r3
 800126e:	0010      	movs	r0, r2
 8001270:	f000 fd62 	bl	8001d38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8001274:	e078      	b.n	8001368 <HAL_TIM_MspPostInit+0x15c>
  else if(timHandle->Instance==TIM15)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a40      	ldr	r2, [pc, #256]	; (800137c <HAL_TIM_MspPostInit+0x170>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d122      	bne.n	80012c6 <HAL_TIM_MspPostInit+0xba>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001280:	4b3c      	ldr	r3, [pc, #240]	; (8001374 <HAL_TIM_MspPostInit+0x168>)
 8001282:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001284:	4b3b      	ldr	r3, [pc, #236]	; (8001374 <HAL_TIM_MspPostInit+0x168>)
 8001286:	2104      	movs	r1, #4
 8001288:	430a      	orrs	r2, r1
 800128a:	635a      	str	r2, [r3, #52]	; 0x34
 800128c:	4b39      	ldr	r3, [pc, #228]	; (8001374 <HAL_TIM_MspPostInit+0x168>)
 800128e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001290:	2204      	movs	r2, #4
 8001292:	4013      	ands	r3, r2
 8001294:	617b      	str	r3, [r7, #20]
 8001296:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MOTOR_1_FWD_Pin|MOTOR_1_REV_Pin;
 8001298:	211c      	movs	r1, #28
 800129a:	187b      	adds	r3, r7, r1
 800129c:	2206      	movs	r2, #6
 800129e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a0:	187b      	adds	r3, r7, r1
 80012a2:	2202      	movs	r2, #2
 80012a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	187b      	adds	r3, r7, r1
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ac:	187b      	adds	r3, r7, r1
 80012ae:	2200      	movs	r2, #0
 80012b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM15;
 80012b2:	187b      	adds	r3, r7, r1
 80012b4:	2202      	movs	r2, #2
 80012b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012b8:	187b      	adds	r3, r7, r1
 80012ba:	4a2f      	ldr	r2, [pc, #188]	; (8001378 <HAL_TIM_MspPostInit+0x16c>)
 80012bc:	0019      	movs	r1, r3
 80012be:	0010      	movs	r0, r2
 80012c0:	f000 fd3a 	bl	8001d38 <HAL_GPIO_Init>
}
 80012c4:	e050      	b.n	8001368 <HAL_TIM_MspPostInit+0x15c>
  else if(timHandle->Instance==TIM16)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a2d      	ldr	r2, [pc, #180]	; (8001380 <HAL_TIM_MspPostInit+0x174>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d123      	bne.n	8001318 <HAL_TIM_MspPostInit+0x10c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012d0:	4b28      	ldr	r3, [pc, #160]	; (8001374 <HAL_TIM_MspPostInit+0x168>)
 80012d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012d4:	4b27      	ldr	r3, [pc, #156]	; (8001374 <HAL_TIM_MspPostInit+0x168>)
 80012d6:	2102      	movs	r1, #2
 80012d8:	430a      	orrs	r2, r1
 80012da:	635a      	str	r2, [r3, #52]	; 0x34
 80012dc:	4b25      	ldr	r3, [pc, #148]	; (8001374 <HAL_TIM_MspPostInit+0x168>)
 80012de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012e0:	2202      	movs	r2, #2
 80012e2:	4013      	ands	r3, r2
 80012e4:	613b      	str	r3, [r7, #16]
 80012e6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MOTOR_2_REV_Pin;
 80012e8:	211c      	movs	r1, #28
 80012ea:	187b      	adds	r3, r7, r1
 80012ec:	2280      	movs	r2, #128	; 0x80
 80012ee:	0052      	lsls	r2, r2, #1
 80012f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f2:	187b      	adds	r3, r7, r1
 80012f4:	2202      	movs	r2, #2
 80012f6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	187b      	adds	r3, r7, r1
 80012fa:	2200      	movs	r2, #0
 80012fc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012fe:	187b      	adds	r3, r7, r1
 8001300:	2200      	movs	r2, #0
 8001302:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 8001304:	187b      	adds	r3, r7, r1
 8001306:	2202      	movs	r2, #2
 8001308:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(MOTOR_2_REV_GPIO_Port, &GPIO_InitStruct);
 800130a:	187b      	adds	r3, r7, r1
 800130c:	4a1d      	ldr	r2, [pc, #116]	; (8001384 <HAL_TIM_MspPostInit+0x178>)
 800130e:	0019      	movs	r1, r3
 8001310:	0010      	movs	r0, r2
 8001312:	f000 fd11 	bl	8001d38 <HAL_GPIO_Init>
}
 8001316:	e027      	b.n	8001368 <HAL_TIM_MspPostInit+0x15c>
  else if(timHandle->Instance==TIM17)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a1a      	ldr	r2, [pc, #104]	; (8001388 <HAL_TIM_MspPostInit+0x17c>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d122      	bne.n	8001368 <HAL_TIM_MspPostInit+0x15c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001322:	4b14      	ldr	r3, [pc, #80]	; (8001374 <HAL_TIM_MspPostInit+0x168>)
 8001324:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001326:	4b13      	ldr	r3, [pc, #76]	; (8001374 <HAL_TIM_MspPostInit+0x168>)
 8001328:	2102      	movs	r1, #2
 800132a:	430a      	orrs	r2, r1
 800132c:	635a      	str	r2, [r3, #52]	; 0x34
 800132e:	4b11      	ldr	r3, [pc, #68]	; (8001374 <HAL_TIM_MspPostInit+0x168>)
 8001330:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001332:	2202      	movs	r2, #2
 8001334:	4013      	ands	r3, r2
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOTOR_2_FWD_Pin;
 800133a:	211c      	movs	r1, #28
 800133c:	187b      	adds	r3, r7, r1
 800133e:	2280      	movs	r2, #128	; 0x80
 8001340:	0092      	lsls	r2, r2, #2
 8001342:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001344:	187b      	adds	r3, r7, r1
 8001346:	2202      	movs	r2, #2
 8001348:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	187b      	adds	r3, r7, r1
 800134c:	2200      	movs	r2, #0
 800134e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001350:	187b      	adds	r3, r7, r1
 8001352:	2200      	movs	r2, #0
 8001354:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM17;
 8001356:	187b      	adds	r3, r7, r1
 8001358:	2202      	movs	r2, #2
 800135a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(MOTOR_2_FWD_GPIO_Port, &GPIO_InitStruct);
 800135c:	187b      	adds	r3, r7, r1
 800135e:	4a09      	ldr	r2, [pc, #36]	; (8001384 <HAL_TIM_MspPostInit+0x178>)
 8001360:	0019      	movs	r1, r3
 8001362:	0010      	movs	r0, r2
 8001364:	f000 fce8 	bl	8001d38 <HAL_GPIO_Init>
}
 8001368:	46c0      	nop			; (mov r8, r8)
 800136a:	46bd      	mov	sp, r7
 800136c:	b00d      	add	sp, #52	; 0x34
 800136e:	bd90      	pop	{r4, r7, pc}
 8001370:	40002000 	.word	0x40002000
 8001374:	40021000 	.word	0x40021000
 8001378:	50000800 	.word	0x50000800
 800137c:	40014000 	.word	0x40014000
 8001380:	40014400 	.word	0x40014400
 8001384:	50000400 	.word	0x50000400
 8001388:	40014800 	.word	0x40014800

0800138c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001390:	4b23      	ldr	r3, [pc, #140]	; (8001420 <MX_USART1_UART_Init+0x94>)
 8001392:	4a24      	ldr	r2, [pc, #144]	; (8001424 <MX_USART1_UART_Init+0x98>)
 8001394:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001396:	4b22      	ldr	r3, [pc, #136]	; (8001420 <MX_USART1_UART_Init+0x94>)
 8001398:	22e1      	movs	r2, #225	; 0xe1
 800139a:	0252      	lsls	r2, r2, #9
 800139c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800139e:	4b20      	ldr	r3, [pc, #128]	; (8001420 <MX_USART1_UART_Init+0x94>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80013a4:	4b1e      	ldr	r3, [pc, #120]	; (8001420 <MX_USART1_UART_Init+0x94>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80013aa:	4b1d      	ldr	r3, [pc, #116]	; (8001420 <MX_USART1_UART_Init+0x94>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80013b0:	4b1b      	ldr	r3, [pc, #108]	; (8001420 <MX_USART1_UART_Init+0x94>)
 80013b2:	220c      	movs	r2, #12
 80013b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013b6:	4b1a      	ldr	r3, [pc, #104]	; (8001420 <MX_USART1_UART_Init+0x94>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80013bc:	4b18      	ldr	r3, [pc, #96]	; (8001420 <MX_USART1_UART_Init+0x94>)
 80013be:	2200      	movs	r2, #0
 80013c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013c2:	4b17      	ldr	r3, [pc, #92]	; (8001420 <MX_USART1_UART_Init+0x94>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013c8:	4b15      	ldr	r3, [pc, #84]	; (8001420 <MX_USART1_UART_Init+0x94>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013ce:	4b14      	ldr	r3, [pc, #80]	; (8001420 <MX_USART1_UART_Init+0x94>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013d4:	4b12      	ldr	r3, [pc, #72]	; (8001420 <MX_USART1_UART_Init+0x94>)
 80013d6:	0018      	movs	r0, r3
 80013d8:	f002 fc74 	bl	8003cc4 <HAL_UART_Init>
 80013dc:	1e03      	subs	r3, r0, #0
 80013de:	d001      	beq.n	80013e4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80013e0:	f7ff fa0d 	bl	80007fe <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013e4:	4b0e      	ldr	r3, [pc, #56]	; (8001420 <MX_USART1_UART_Init+0x94>)
 80013e6:	2100      	movs	r1, #0
 80013e8:	0018      	movs	r0, r3
 80013ea:	f004 faed 	bl	80059c8 <HAL_UARTEx_SetTxFifoThreshold>
 80013ee:	1e03      	subs	r3, r0, #0
 80013f0:	d001      	beq.n	80013f6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80013f2:	f7ff fa04 	bl	80007fe <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013f6:	4b0a      	ldr	r3, [pc, #40]	; (8001420 <MX_USART1_UART_Init+0x94>)
 80013f8:	2100      	movs	r1, #0
 80013fa:	0018      	movs	r0, r3
 80013fc:	f004 fb24 	bl	8005a48 <HAL_UARTEx_SetRxFifoThreshold>
 8001400:	1e03      	subs	r3, r0, #0
 8001402:	d001      	beq.n	8001408 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001404:	f7ff f9fb 	bl	80007fe <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001408:	4b05      	ldr	r3, [pc, #20]	; (8001420 <MX_USART1_UART_Init+0x94>)
 800140a:	0018      	movs	r0, r3
 800140c:	f004 faa2 	bl	8005954 <HAL_UARTEx_DisableFifoMode>
 8001410:	1e03      	subs	r3, r0, #0
 8001412:	d001      	beq.n	8001418 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001414:	f7ff f9f3 	bl	80007fe <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001418:	46c0      	nop			; (mov r8, r8)
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	46c0      	nop			; (mov r8, r8)
 8001420:	200002f4 	.word	0x200002f4
 8001424:	40013800 	.word	0x40013800

08001428 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800142c:	4b23      	ldr	r3, [pc, #140]	; (80014bc <MX_USART2_UART_Init+0x94>)
 800142e:	4a24      	ldr	r2, [pc, #144]	; (80014c0 <MX_USART2_UART_Init+0x98>)
 8001430:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001432:	4b22      	ldr	r3, [pc, #136]	; (80014bc <MX_USART2_UART_Init+0x94>)
 8001434:	22e1      	movs	r2, #225	; 0xe1
 8001436:	0252      	lsls	r2, r2, #9
 8001438:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800143a:	4b20      	ldr	r3, [pc, #128]	; (80014bc <MX_USART2_UART_Init+0x94>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001440:	4b1e      	ldr	r3, [pc, #120]	; (80014bc <MX_USART2_UART_Init+0x94>)
 8001442:	2200      	movs	r2, #0
 8001444:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001446:	4b1d      	ldr	r3, [pc, #116]	; (80014bc <MX_USART2_UART_Init+0x94>)
 8001448:	2200      	movs	r2, #0
 800144a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800144c:	4b1b      	ldr	r3, [pc, #108]	; (80014bc <MX_USART2_UART_Init+0x94>)
 800144e:	220c      	movs	r2, #12
 8001450:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001452:	4b1a      	ldr	r3, [pc, #104]	; (80014bc <MX_USART2_UART_Init+0x94>)
 8001454:	2200      	movs	r2, #0
 8001456:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001458:	4b18      	ldr	r3, [pc, #96]	; (80014bc <MX_USART2_UART_Init+0x94>)
 800145a:	2200      	movs	r2, #0
 800145c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800145e:	4b17      	ldr	r3, [pc, #92]	; (80014bc <MX_USART2_UART_Init+0x94>)
 8001460:	2200      	movs	r2, #0
 8001462:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001464:	4b15      	ldr	r3, [pc, #84]	; (80014bc <MX_USART2_UART_Init+0x94>)
 8001466:	2200      	movs	r2, #0
 8001468:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800146a:	4b14      	ldr	r3, [pc, #80]	; (80014bc <MX_USART2_UART_Init+0x94>)
 800146c:	2200      	movs	r2, #0
 800146e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001470:	4b12      	ldr	r3, [pc, #72]	; (80014bc <MX_USART2_UART_Init+0x94>)
 8001472:	0018      	movs	r0, r3
 8001474:	f002 fc26 	bl	8003cc4 <HAL_UART_Init>
 8001478:	1e03      	subs	r3, r0, #0
 800147a:	d001      	beq.n	8001480 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800147c:	f7ff f9bf 	bl	80007fe <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001480:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <MX_USART2_UART_Init+0x94>)
 8001482:	2100      	movs	r1, #0
 8001484:	0018      	movs	r0, r3
 8001486:	f004 fa9f 	bl	80059c8 <HAL_UARTEx_SetTxFifoThreshold>
 800148a:	1e03      	subs	r3, r0, #0
 800148c:	d001      	beq.n	8001492 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800148e:	f7ff f9b6 	bl	80007fe <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001492:	4b0a      	ldr	r3, [pc, #40]	; (80014bc <MX_USART2_UART_Init+0x94>)
 8001494:	2100      	movs	r1, #0
 8001496:	0018      	movs	r0, r3
 8001498:	f004 fad6 	bl	8005a48 <HAL_UARTEx_SetRxFifoThreshold>
 800149c:	1e03      	subs	r3, r0, #0
 800149e:	d001      	beq.n	80014a4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80014a0:	f7ff f9ad 	bl	80007fe <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80014a4:	4b05      	ldr	r3, [pc, #20]	; (80014bc <MX_USART2_UART_Init+0x94>)
 80014a6:	0018      	movs	r0, r3
 80014a8:	f004 fa54 	bl	8005954 <HAL_UARTEx_DisableFifoMode>
 80014ac:	1e03      	subs	r3, r0, #0
 80014ae:	d001      	beq.n	80014b4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80014b0:	f7ff f9a5 	bl	80007fe <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014b4:	46c0      	nop			; (mov r8, r8)
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	46c0      	nop			; (mov r8, r8)
 80014bc:	20000388 	.word	0x20000388
 80014c0:	40004400 	.word	0x40004400

080014c4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014c8:	4b16      	ldr	r3, [pc, #88]	; (8001524 <MX_USART3_UART_Init+0x60>)
 80014ca:	4a17      	ldr	r2, [pc, #92]	; (8001528 <MX_USART3_UART_Init+0x64>)
 80014cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80014ce:	4b15      	ldr	r3, [pc, #84]	; (8001524 <MX_USART3_UART_Init+0x60>)
 80014d0:	2296      	movs	r2, #150	; 0x96
 80014d2:	0192      	lsls	r2, r2, #6
 80014d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014d6:	4b13      	ldr	r3, [pc, #76]	; (8001524 <MX_USART3_UART_Init+0x60>)
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <MX_USART3_UART_Init+0x60>)
 80014de:	2200      	movs	r2, #0
 80014e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014e2:	4b10      	ldr	r3, [pc, #64]	; (8001524 <MX_USART3_UART_Init+0x60>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014e8:	4b0e      	ldr	r3, [pc, #56]	; (8001524 <MX_USART3_UART_Init+0x60>)
 80014ea:	220c      	movs	r2, #12
 80014ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ee:	4b0d      	ldr	r3, [pc, #52]	; (8001524 <MX_USART3_UART_Init+0x60>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014f4:	4b0b      	ldr	r3, [pc, #44]	; (8001524 <MX_USART3_UART_Init+0x60>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014fa:	4b0a      	ldr	r3, [pc, #40]	; (8001524 <MX_USART3_UART_Init+0x60>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001500:	4b08      	ldr	r3, [pc, #32]	; (8001524 <MX_USART3_UART_Init+0x60>)
 8001502:	2200      	movs	r2, #0
 8001504:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001506:	4b07      	ldr	r3, [pc, #28]	; (8001524 <MX_USART3_UART_Init+0x60>)
 8001508:	2200      	movs	r2, #0
 800150a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800150c:	4b05      	ldr	r3, [pc, #20]	; (8001524 <MX_USART3_UART_Init+0x60>)
 800150e:	0018      	movs	r0, r3
 8001510:	f002 fbd8 	bl	8003cc4 <HAL_UART_Init>
 8001514:	1e03      	subs	r3, r0, #0
 8001516:	d001      	beq.n	800151c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001518:	f7ff f971 	bl	80007fe <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800151c:	46c0      	nop			; (mov r8, r8)
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	46c0      	nop			; (mov r8, r8)
 8001524:	2000041c 	.word	0x2000041c
 8001528:	40004800 	.word	0x40004800

0800152c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b095      	sub	sp, #84	; 0x54
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001534:	233c      	movs	r3, #60	; 0x3c
 8001536:	18fb      	adds	r3, r7, r3
 8001538:	0018      	movs	r0, r3
 800153a:	2314      	movs	r3, #20
 800153c:	001a      	movs	r2, r3
 800153e:	2100      	movs	r1, #0
 8001540:	f006 f848 	bl	80075d4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001544:	2420      	movs	r4, #32
 8001546:	193b      	adds	r3, r7, r4
 8001548:	0018      	movs	r0, r3
 800154a:	231c      	movs	r3, #28
 800154c:	001a      	movs	r2, r3
 800154e:	2100      	movs	r1, #0
 8001550:	f006 f840 	bl	80075d4 <memset>
  if(uartHandle->Instance==USART1)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a64      	ldr	r2, [pc, #400]	; (80016ec <HAL_UART_MspInit+0x1c0>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d13e      	bne.n	80015dc <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800155e:	193b      	adds	r3, r7, r4
 8001560:	2201      	movs	r2, #1
 8001562:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001564:	193b      	adds	r3, r7, r4
 8001566:	2200      	movs	r2, #0
 8001568:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800156a:	193b      	adds	r3, r7, r4
 800156c:	0018      	movs	r0, r3
 800156e:	f001 fbd5 	bl	8002d1c <HAL_RCCEx_PeriphCLKConfig>
 8001572:	1e03      	subs	r3, r0, #0
 8001574:	d001      	beq.n	800157a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001576:	f7ff f942 	bl	80007fe <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800157a:	4b5d      	ldr	r3, [pc, #372]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 800157c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800157e:	4b5c      	ldr	r3, [pc, #368]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 8001580:	2180      	movs	r1, #128	; 0x80
 8001582:	01c9      	lsls	r1, r1, #7
 8001584:	430a      	orrs	r2, r1
 8001586:	641a      	str	r2, [r3, #64]	; 0x40
 8001588:	4b59      	ldr	r3, [pc, #356]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 800158a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800158c:	2380      	movs	r3, #128	; 0x80
 800158e:	01db      	lsls	r3, r3, #7
 8001590:	4013      	ands	r3, r2
 8001592:	61fb      	str	r3, [r7, #28]
 8001594:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001596:	4b56      	ldr	r3, [pc, #344]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 8001598:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800159a:	4b55      	ldr	r3, [pc, #340]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 800159c:	2102      	movs	r1, #2
 800159e:	430a      	orrs	r2, r1
 80015a0:	635a      	str	r2, [r3, #52]	; 0x34
 80015a2:	4b53      	ldr	r3, [pc, #332]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 80015a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015a6:	2202      	movs	r2, #2
 80015a8:	4013      	ands	r3, r2
 80015aa:	61bb      	str	r3, [r7, #24]
 80015ac:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015ae:	213c      	movs	r1, #60	; 0x3c
 80015b0:	187b      	adds	r3, r7, r1
 80015b2:	22c0      	movs	r2, #192	; 0xc0
 80015b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b6:	187b      	adds	r3, r7, r1
 80015b8:	2202      	movs	r2, #2
 80015ba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	187b      	adds	r3, r7, r1
 80015be:	2200      	movs	r2, #0
 80015c0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c2:	187b      	adds	r3, r7, r1
 80015c4:	2200      	movs	r2, #0
 80015c6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 80015c8:	187b      	adds	r3, r7, r1
 80015ca:	2200      	movs	r2, #0
 80015cc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ce:	187b      	adds	r3, r7, r1
 80015d0:	4a48      	ldr	r2, [pc, #288]	; (80016f4 <HAL_UART_MspInit+0x1c8>)
 80015d2:	0019      	movs	r1, r3
 80015d4:	0010      	movs	r0, r2
 80015d6:	f000 fbaf 	bl	8001d38 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80015da:	e082      	b.n	80016e2 <HAL_UART_MspInit+0x1b6>
  else if(uartHandle->Instance==USART2)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a45      	ldr	r2, [pc, #276]	; (80016f8 <HAL_UART_MspInit+0x1cc>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d140      	bne.n	8001668 <HAL_UART_MspInit+0x13c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015e6:	2120      	movs	r1, #32
 80015e8:	187b      	adds	r3, r7, r1
 80015ea:	2202      	movs	r2, #2
 80015ec:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015ee:	187b      	adds	r3, r7, r1
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015f4:	187b      	adds	r3, r7, r1
 80015f6:	0018      	movs	r0, r3
 80015f8:	f001 fb90 	bl	8002d1c <HAL_RCCEx_PeriphCLKConfig>
 80015fc:	1e03      	subs	r3, r0, #0
 80015fe:	d001      	beq.n	8001604 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 8001600:	f7ff f8fd 	bl	80007fe <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001604:	4b3a      	ldr	r3, [pc, #232]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 8001606:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001608:	4b39      	ldr	r3, [pc, #228]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 800160a:	2180      	movs	r1, #128	; 0x80
 800160c:	0289      	lsls	r1, r1, #10
 800160e:	430a      	orrs	r2, r1
 8001610:	63da      	str	r2, [r3, #60]	; 0x3c
 8001612:	4b37      	ldr	r3, [pc, #220]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 8001614:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001616:	2380      	movs	r3, #128	; 0x80
 8001618:	029b      	lsls	r3, r3, #10
 800161a:	4013      	ands	r3, r2
 800161c:	617b      	str	r3, [r7, #20]
 800161e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001620:	4b33      	ldr	r3, [pc, #204]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 8001622:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001624:	4b32      	ldr	r3, [pc, #200]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 8001626:	2101      	movs	r1, #1
 8001628:	430a      	orrs	r2, r1
 800162a:	635a      	str	r2, [r3, #52]	; 0x34
 800162c:	4b30      	ldr	r3, [pc, #192]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 800162e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001630:	2201      	movs	r2, #1
 8001632:	4013      	ands	r3, r2
 8001634:	613b      	str	r3, [r7, #16]
 8001636:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001638:	213c      	movs	r1, #60	; 0x3c
 800163a:	187b      	adds	r3, r7, r1
 800163c:	220c      	movs	r2, #12
 800163e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001640:	187b      	adds	r3, r7, r1
 8001642:	2202      	movs	r2, #2
 8001644:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	187b      	adds	r3, r7, r1
 8001648:	2200      	movs	r2, #0
 800164a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164c:	187b      	adds	r3, r7, r1
 800164e:	2200      	movs	r2, #0
 8001650:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001652:	187b      	adds	r3, r7, r1
 8001654:	2201      	movs	r2, #1
 8001656:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001658:	187a      	adds	r2, r7, r1
 800165a:	23a0      	movs	r3, #160	; 0xa0
 800165c:	05db      	lsls	r3, r3, #23
 800165e:	0011      	movs	r1, r2
 8001660:	0018      	movs	r0, r3
 8001662:	f000 fb69 	bl	8001d38 <HAL_GPIO_Init>
}
 8001666:	e03c      	b.n	80016e2 <HAL_UART_MspInit+0x1b6>
  else if(uartHandle->Instance==USART3)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a23      	ldr	r2, [pc, #140]	; (80016fc <HAL_UART_MspInit+0x1d0>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d137      	bne.n	80016e2 <HAL_UART_MspInit+0x1b6>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001672:	4b1f      	ldr	r3, [pc, #124]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 8001674:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001676:	4b1e      	ldr	r3, [pc, #120]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 8001678:	2180      	movs	r1, #128	; 0x80
 800167a:	02c9      	lsls	r1, r1, #11
 800167c:	430a      	orrs	r2, r1
 800167e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001680:	4b1b      	ldr	r3, [pc, #108]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 8001682:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001684:	2380      	movs	r3, #128	; 0x80
 8001686:	02db      	lsls	r3, r3, #11
 8001688:	4013      	ands	r3, r2
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800168e:	4b18      	ldr	r3, [pc, #96]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 8001690:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001692:	4b17      	ldr	r3, [pc, #92]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 8001694:	2104      	movs	r1, #4
 8001696:	430a      	orrs	r2, r1
 8001698:	635a      	str	r2, [r3, #52]	; 0x34
 800169a:	4b15      	ldr	r3, [pc, #84]	; (80016f0 <HAL_UART_MspInit+0x1c4>)
 800169c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800169e:	2204      	movs	r2, #4
 80016a0:	4013      	ands	r3, r2
 80016a2:	60bb      	str	r3, [r7, #8]
 80016a4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016a6:	213c      	movs	r1, #60	; 0x3c
 80016a8:	187b      	adds	r3, r7, r1
 80016aa:	2230      	movs	r2, #48	; 0x30
 80016ac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ae:	187b      	adds	r3, r7, r1
 80016b0:	2202      	movs	r2, #2
 80016b2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	187b      	adds	r3, r7, r1
 80016b6:	2200      	movs	r2, #0
 80016b8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ba:	187b      	adds	r3, r7, r1
 80016bc:	2200      	movs	r2, #0
 80016be:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART3;
 80016c0:	187b      	adds	r3, r7, r1
 80016c2:	2200      	movs	r2, #0
 80016c4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016c6:	187b      	adds	r3, r7, r1
 80016c8:	4a0d      	ldr	r2, [pc, #52]	; (8001700 <HAL_UART_MspInit+0x1d4>)
 80016ca:	0019      	movs	r1, r3
 80016cc:	0010      	movs	r0, r2
 80016ce:	f000 fb33 	bl	8001d38 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_4_IRQn, 3, 0);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2103      	movs	r1, #3
 80016d6:	201d      	movs	r0, #29
 80016d8:	f000 fa30 	bl	8001b3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_IRQn);
 80016dc:	201d      	movs	r0, #29
 80016de:	f000 fa42 	bl	8001b66 <HAL_NVIC_EnableIRQ>
}
 80016e2:	46c0      	nop			; (mov r8, r8)
 80016e4:	46bd      	mov	sp, r7
 80016e6:	b015      	add	sp, #84	; 0x54
 80016e8:	bd90      	pop	{r4, r7, pc}
 80016ea:	46c0      	nop			; (mov r8, r8)
 80016ec:	40013800 	.word	0x40013800
 80016f0:	40021000 	.word	0x40021000
 80016f4:	50000400 	.word	0x50000400
 80016f8:	40004400 	.word	0x40004400
 80016fc:	40004800 	.word	0x40004800
 8001700:	50000800 	.word	0x50000800

08001704 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001704:	480d      	ldr	r0, [pc, #52]	; (800173c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001706:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001708:	f7ff f91a 	bl	8000940 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800170c:	480c      	ldr	r0, [pc, #48]	; (8001740 <LoopForever+0x6>)
  ldr r1, =_edata
 800170e:	490d      	ldr	r1, [pc, #52]	; (8001744 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001710:	4a0d      	ldr	r2, [pc, #52]	; (8001748 <LoopForever+0xe>)
  movs r3, #0
 8001712:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001714:	e002      	b.n	800171c <LoopCopyDataInit>

08001716 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001716:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001718:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800171a:	3304      	adds	r3, #4

0800171c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800171c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800171e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001720:	d3f9      	bcc.n	8001716 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001722:	4a0a      	ldr	r2, [pc, #40]	; (800174c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001724:	4c0a      	ldr	r4, [pc, #40]	; (8001750 <LoopForever+0x16>)
  movs r3, #0
 8001726:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001728:	e001      	b.n	800172e <LoopFillZerobss>

0800172a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800172a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800172c:	3204      	adds	r2, #4

0800172e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800172e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001730:	d3fb      	bcc.n	800172a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001732:	f005 ff57 	bl	80075e4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001736:	f7fe fff7 	bl	8000728 <main>

0800173a <LoopForever>:

LoopForever:
  b LoopForever
 800173a:	e7fe      	b.n	800173a <LoopForever>
  ldr   r0, =_estack
 800173c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8001740:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001744:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 8001748:	08007788 	.word	0x08007788
  ldr r2, =_sbss
 800174c:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001750:	20007e0c 	.word	0x20007e0c

08001754 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001754:	e7fe      	b.n	8001754 <ADC1_IRQHandler>
	...

08001758 <print_BT_Task>:

QueueHandle_t q_print_BT=NULL;
QueueHandle_t q_read_BT=NULL;
uint8_t buffer;

void print_BT_Task(void *pvParameters){
 8001758:	b590      	push	{r4, r7, lr}
 800175a:	b085      	sub	sp, #20
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
	uint8_t char_to_send;

	for(;;){
		xQueueReceive(q_print_BT,(void*)&char_to_send,portMAX_DELAY);
 8001760:	4b07      	ldr	r3, [pc, #28]	; (8001780 <print_BT_Task+0x28>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	2201      	movs	r2, #1
 8001766:	4252      	negs	r2, r2
 8001768:	240f      	movs	r4, #15
 800176a:	1939      	adds	r1, r7, r4
 800176c:	0018      	movs	r0, r3
 800176e:	f004 fced 	bl	800614c <xQueueReceive>
		HAL_UART_Transmit(&huart3, (uint8_t *)&char_to_send, 1, 0xFFFF);
 8001772:	4b04      	ldr	r3, [pc, #16]	; (8001784 <print_BT_Task+0x2c>)
 8001774:	1939      	adds	r1, r7, r4
 8001776:	4804      	ldr	r0, [pc, #16]	; (8001788 <print_BT_Task+0x30>)
 8001778:	2201      	movs	r2, #1
 800177a:	f002 faf9 	bl	8003d70 <HAL_UART_Transmit>
		xQueueReceive(q_print_BT,(void*)&char_to_send,portMAX_DELAY);
 800177e:	e7ef      	b.n	8001760 <print_BT_Task+0x8>
 8001780:	200004b0 	.word	0x200004b0
 8001784:	0000ffff 	.word	0x0000ffff
 8001788:	2000041c 	.word	0x2000041c

0800178c <send_text>:
	}
}

void send_text(void *pvParameters){
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
	static char input_char[]="Hello World\r\n";
	for(;;){
		fill_queue(q_print_BT,input_char);
 8001794:	4b05      	ldr	r3, [pc, #20]	; (80017ac <send_text+0x20>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a05      	ldr	r2, [pc, #20]	; (80017b0 <send_text+0x24>)
 800179a:	0011      	movs	r1, r2
 800179c:	0018      	movs	r0, r3
 800179e:	f000 f80b 	bl	80017b8 <fill_queue>
		vTaskDelay(10000);
 80017a2:	4b04      	ldr	r3, [pc, #16]	; (80017b4 <send_text+0x28>)
 80017a4:	0018      	movs	r0, r3
 80017a6:	f004 ffd1 	bl	800674c <vTaskDelay>
		fill_queue(q_print_BT,input_char);
 80017aa:	e7f3      	b.n	8001794 <send_text+0x8>
 80017ac:	200004b0 	.word	0x200004b0
 80017b0:	20000004 	.word	0x20000004
 80017b4:	00002710 	.word	0x00002710

080017b8 <fill_queue>:
	}
}

void fill_queue(QueueHandle_t queue, const char* text){
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
	for(int i=0;i<strlen(text);i++){
 80017c2:	2300      	movs	r3, #0
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	e00c      	b.n	80017e2 <fill_queue+0x2a>
		xQueueSend(q_print_BT,&text[i],portMAX_DELAY);
 80017c8:	4b0c      	ldr	r3, [pc, #48]	; (80017fc <fill_queue+0x44>)
 80017ca:	6818      	ldr	r0, [r3, #0]
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	18d1      	adds	r1, r2, r3
 80017d2:	2301      	movs	r3, #1
 80017d4:	425a      	negs	r2, r3
 80017d6:	2300      	movs	r3, #0
 80017d8:	f004 fb80 	bl	8005edc <xQueueGenericSend>
	for(int i=0;i<strlen(text);i++){
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	3301      	adds	r3, #1
 80017e0:	60fb      	str	r3, [r7, #12]
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	0018      	movs	r0, r3
 80017e6:	f7fe fc8f 	bl	8000108 <strlen>
 80017ea:	0002      	movs	r2, r0
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d8ea      	bhi.n	80017c8 <fill_queue+0x10>
	}
}
 80017f2:	46c0      	nop			; (mov r8, r8)
 80017f4:	46c0      	nop			; (mov r8, r8)
 80017f6:	46bd      	mov	sp, r7
 80017f8:	b004      	add	sp, #16
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	200004b0 	.word	0x200004b0

08001800 <renvoie>:
		HAL_UART_Receive(&huart3,&buffer,1,portMAX_DELAY);
		xQueueSend(q_read_BT,&buffer,portMAX_DELAY);
	}
}

void renvoie(void *pvParameters){
 8001800:	b590      	push	{r4, r7, lr}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
	uint8_t char_to_send;
	HAL_UART_Receive_IT(&huart3,&buffer,1);
 8001808:	490a      	ldr	r1, [pc, #40]	; (8001834 <renvoie+0x34>)
 800180a:	4b0b      	ldr	r3, [pc, #44]	; (8001838 <renvoie+0x38>)
 800180c:	2201      	movs	r2, #1
 800180e:	0018      	movs	r0, r3
 8001810:	f002 fb4a 	bl	8003ea8 <HAL_UART_Receive_IT>
	for(;;){
		xQueueReceive(q_read_BT,(uint8_t*)&char_to_send,portMAX_DELAY);
 8001814:	4b09      	ldr	r3, [pc, #36]	; (800183c <renvoie+0x3c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	2201      	movs	r2, #1
 800181a:	4252      	negs	r2, r2
 800181c:	240f      	movs	r4, #15
 800181e:	1939      	adds	r1, r7, r4
 8001820:	0018      	movs	r0, r3
 8001822:	f004 fc93 	bl	800614c <xQueueReceive>
		HAL_UART_Transmit(&huart1, (uint8_t *)&char_to_send, 1, 0xFFFF);
 8001826:	4b06      	ldr	r3, [pc, #24]	; (8001840 <renvoie+0x40>)
 8001828:	1939      	adds	r1, r7, r4
 800182a:	4806      	ldr	r0, [pc, #24]	; (8001844 <renvoie+0x44>)
 800182c:	2201      	movs	r2, #1
 800182e:	f002 fa9f 	bl	8003d70 <HAL_UART_Transmit>
		xQueueReceive(q_read_BT,(uint8_t*)&char_to_send,portMAX_DELAY);
 8001832:	e7ef      	b.n	8001814 <renvoie+0x14>
 8001834:	200004b8 	.word	0x200004b8
 8001838:	2000041c 	.word	0x2000041c
 800183c:	200004b4 	.word	0x200004b4
 8001840:	0000ffff 	.word	0x0000ffff
 8001844:	200002f4 	.word	0x200002f4

08001848 <Start_All_Tasks>:
	}
}


void Start_All_Tasks(void) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af02      	add	r7, sp, #8
	TaskHandle_t TaskHandle_print_BT;
	TaskHandle_t TaskHandle_send_text;
	//TaskHandle_t TaskHandle_read_BT;
	TaskHandle_t TaskHandle_renvoie;

	q_print_BT=xQueueCreate(Q_PRINT_BT_LENGTH,Q_PRINT_BT_SIZE);
 800184e:	2200      	movs	r2, #0
 8001850:	2101      	movs	r1, #1
 8001852:	2064      	movs	r0, #100	; 0x64
 8001854:	f004 faf2 	bl	8005e3c <xQueueGenericCreate>
 8001858:	0002      	movs	r2, r0
 800185a:	4b17      	ldr	r3, [pc, #92]	; (80018b8 <Start_All_Tasks+0x70>)
 800185c:	601a      	str	r2, [r3, #0]
	q_read_BT=xQueueCreate(Q_PRINT_BT_LENGTH,Q_PRINT_BT_SIZE);
 800185e:	2200      	movs	r2, #0
 8001860:	2101      	movs	r1, #1
 8001862:	2064      	movs	r0, #100	; 0x64
 8001864:	f004 faea 	bl	8005e3c <xQueueGenericCreate>
 8001868:	0002      	movs	r2, r0
 800186a:	4b14      	ldr	r3, [pc, #80]	; (80018bc <Start_All_Tasks+0x74>)
 800186c:	601a      	str	r2, [r3, #0]

    xTaskCreate(print_BT_Task,"print_BT_Task",configMINIMAL_STACK_SIZE,NULL,1,&TaskHandle_print_BT);
 800186e:	4914      	ldr	r1, [pc, #80]	; (80018c0 <Start_All_Tasks+0x78>)
 8001870:	4814      	ldr	r0, [pc, #80]	; (80018c4 <Start_All_Tasks+0x7c>)
 8001872:	230c      	movs	r3, #12
 8001874:	18fb      	adds	r3, r7, r3
 8001876:	9301      	str	r3, [sp, #4]
 8001878:	2301      	movs	r3, #1
 800187a:	9300      	str	r3, [sp, #0]
 800187c:	2300      	movs	r3, #0
 800187e:	2280      	movs	r2, #128	; 0x80
 8001880:	f004 fe36 	bl	80064f0 <xTaskCreate>
    xTaskCreate(send_text,"send_text",configMINIMAL_STACK_SIZE,NULL,1,&TaskHandle_send_text);
 8001884:	4910      	ldr	r1, [pc, #64]	; (80018c8 <Start_All_Tasks+0x80>)
 8001886:	4811      	ldr	r0, [pc, #68]	; (80018cc <Start_All_Tasks+0x84>)
 8001888:	2308      	movs	r3, #8
 800188a:	18fb      	adds	r3, r7, r3
 800188c:	9301      	str	r3, [sp, #4]
 800188e:	2301      	movs	r3, #1
 8001890:	9300      	str	r3, [sp, #0]
 8001892:	2300      	movs	r3, #0
 8001894:	2280      	movs	r2, #128	; 0x80
 8001896:	f004 fe2b 	bl	80064f0 <xTaskCreate>
    //xTaskCreate(read_BT,"read_BT",configMINIMAL_STACK_SIZE,NULL,1,&TaskHandle_read_BT);
    xTaskCreate(renvoie,"renvoie",configMINIMAL_STACK_SIZE,NULL,1,&TaskHandle_renvoie);
 800189a:	490d      	ldr	r1, [pc, #52]	; (80018d0 <Start_All_Tasks+0x88>)
 800189c:	480d      	ldr	r0, [pc, #52]	; (80018d4 <Start_All_Tasks+0x8c>)
 800189e:	1d3b      	adds	r3, r7, #4
 80018a0:	9301      	str	r3, [sp, #4]
 80018a2:	2301      	movs	r3, #1
 80018a4:	9300      	str	r3, [sp, #0]
 80018a6:	2300      	movs	r3, #0
 80018a8:	2280      	movs	r2, #128	; 0x80
 80018aa:	f004 fe21 	bl	80064f0 <xTaskCreate>
}
 80018ae:	46c0      	nop			; (mov r8, r8)
 80018b0:	46bd      	mov	sp, r7
 80018b2:	b004      	add	sp, #16
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	46c0      	nop			; (mov r8, r8)
 80018b8:	200004b0 	.word	0x200004b0
 80018bc:	200004b4 	.word	0x200004b4
 80018c0:	08007678 	.word	0x08007678
 80018c4:	08001759 	.word	0x08001759
 80018c8:	08007688 	.word	0x08007688
 80018cc:	0800178d 	.word	0x0800178d
 80018d0:	08007694 	.word	0x08007694
 80018d4:	08001801 	.word	0x08001801

080018d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018de:	1dfb      	adds	r3, r7, #7
 80018e0:	2200      	movs	r2, #0
 80018e2:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018e4:	4b0b      	ldr	r3, [pc, #44]	; (8001914 <HAL_Init+0x3c>)
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	4b0a      	ldr	r3, [pc, #40]	; (8001914 <HAL_Init+0x3c>)
 80018ea:	2180      	movs	r1, #128	; 0x80
 80018ec:	0049      	lsls	r1, r1, #1
 80018ee:	430a      	orrs	r2, r1
 80018f0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018f2:	2003      	movs	r0, #3
 80018f4:	f000 f810 	bl	8001918 <HAL_InitTick>
 80018f8:	1e03      	subs	r3, r0, #0
 80018fa:	d003      	beq.n	8001904 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80018fc:	1dfb      	adds	r3, r7, #7
 80018fe:	2201      	movs	r2, #1
 8001900:	701a      	strb	r2, [r3, #0]
 8001902:	e001      	b.n	8001908 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001904:	f7fe ff80 	bl	8000808 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001908:	1dfb      	adds	r3, r7, #7
 800190a:	781b      	ldrb	r3, [r3, #0]
}
 800190c:	0018      	movs	r0, r3
 800190e:	46bd      	mov	sp, r7
 8001910:	b002      	add	sp, #8
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40022000 	.word	0x40022000

08001918 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001918:	b590      	push	{r4, r7, lr}
 800191a:	b085      	sub	sp, #20
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001920:	230f      	movs	r3, #15
 8001922:	18fb      	adds	r3, r7, r3
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001928:	4b1d      	ldr	r3, [pc, #116]	; (80019a0 <HAL_InitTick+0x88>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d02b      	beq.n	8001988 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001930:	4b1c      	ldr	r3, [pc, #112]	; (80019a4 <HAL_InitTick+0x8c>)
 8001932:	681c      	ldr	r4, [r3, #0]
 8001934:	4b1a      	ldr	r3, [pc, #104]	; (80019a0 <HAL_InitTick+0x88>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	0019      	movs	r1, r3
 800193a:	23fa      	movs	r3, #250	; 0xfa
 800193c:	0098      	lsls	r0, r3, #2
 800193e:	f7fe fbeb 	bl	8000118 <__udivsi3>
 8001942:	0003      	movs	r3, r0
 8001944:	0019      	movs	r1, r3
 8001946:	0020      	movs	r0, r4
 8001948:	f7fe fbe6 	bl	8000118 <__udivsi3>
 800194c:	0003      	movs	r3, r0
 800194e:	0018      	movs	r0, r3
 8001950:	f000 f919 	bl	8001b86 <HAL_SYSTICK_Config>
 8001954:	1e03      	subs	r3, r0, #0
 8001956:	d112      	bne.n	800197e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2b03      	cmp	r3, #3
 800195c:	d80a      	bhi.n	8001974 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800195e:	6879      	ldr	r1, [r7, #4]
 8001960:	2301      	movs	r3, #1
 8001962:	425b      	negs	r3, r3
 8001964:	2200      	movs	r2, #0
 8001966:	0018      	movs	r0, r3
 8001968:	f000 f8e8 	bl	8001b3c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800196c:	4b0e      	ldr	r3, [pc, #56]	; (80019a8 <HAL_InitTick+0x90>)
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	e00d      	b.n	8001990 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001974:	230f      	movs	r3, #15
 8001976:	18fb      	adds	r3, r7, r3
 8001978:	2201      	movs	r2, #1
 800197a:	701a      	strb	r2, [r3, #0]
 800197c:	e008      	b.n	8001990 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800197e:	230f      	movs	r3, #15
 8001980:	18fb      	adds	r3, r7, r3
 8001982:	2201      	movs	r2, #1
 8001984:	701a      	strb	r2, [r3, #0]
 8001986:	e003      	b.n	8001990 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001988:	230f      	movs	r3, #15
 800198a:	18fb      	adds	r3, r7, r3
 800198c:	2201      	movs	r2, #1
 800198e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001990:	230f      	movs	r3, #15
 8001992:	18fb      	adds	r3, r7, r3
 8001994:	781b      	ldrb	r3, [r3, #0]
}
 8001996:	0018      	movs	r0, r3
 8001998:	46bd      	mov	sp, r7
 800199a:	b005      	add	sp, #20
 800199c:	bd90      	pop	{r4, r7, pc}
 800199e:	46c0      	nop			; (mov r8, r8)
 80019a0:	20000018 	.word	0x20000018
 80019a4:	20000000 	.word	0x20000000
 80019a8:	20000014 	.word	0x20000014

080019ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019b0:	4b05      	ldr	r3, [pc, #20]	; (80019c8 <HAL_IncTick+0x1c>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	001a      	movs	r2, r3
 80019b6:	4b05      	ldr	r3, [pc, #20]	; (80019cc <HAL_IncTick+0x20>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	18d2      	adds	r2, r2, r3
 80019bc:	4b03      	ldr	r3, [pc, #12]	; (80019cc <HAL_IncTick+0x20>)
 80019be:	601a      	str	r2, [r3, #0]
}
 80019c0:	46c0      	nop			; (mov r8, r8)
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	46c0      	nop			; (mov r8, r8)
 80019c8:	20000018 	.word	0x20000018
 80019cc:	200004bc 	.word	0x200004bc

080019d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  return uwTick;
 80019d4:	4b02      	ldr	r3, [pc, #8]	; (80019e0 <HAL_GetTick+0x10>)
 80019d6:	681b      	ldr	r3, [r3, #0]
}
 80019d8:	0018      	movs	r0, r3
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	46c0      	nop			; (mov r8, r8)
 80019e0:	200004bc 	.word	0x200004bc

080019e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	0002      	movs	r2, r0
 80019ec:	1dfb      	adds	r3, r7, #7
 80019ee:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80019f0:	1dfb      	adds	r3, r7, #7
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b7f      	cmp	r3, #127	; 0x7f
 80019f6:	d809      	bhi.n	8001a0c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019f8:	1dfb      	adds	r3, r7, #7
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	001a      	movs	r2, r3
 80019fe:	231f      	movs	r3, #31
 8001a00:	401a      	ands	r2, r3
 8001a02:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <__NVIC_EnableIRQ+0x30>)
 8001a04:	2101      	movs	r1, #1
 8001a06:	4091      	lsls	r1, r2
 8001a08:	000a      	movs	r2, r1
 8001a0a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001a0c:	46c0      	nop			; (mov r8, r8)
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	b002      	add	sp, #8
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	e000e100 	.word	0xe000e100

08001a18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a18:	b590      	push	{r4, r7, lr}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	0002      	movs	r2, r0
 8001a20:	6039      	str	r1, [r7, #0]
 8001a22:	1dfb      	adds	r3, r7, #7
 8001a24:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001a26:	1dfb      	adds	r3, r7, #7
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	2b7f      	cmp	r3, #127	; 0x7f
 8001a2c:	d828      	bhi.n	8001a80 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a2e:	4a2f      	ldr	r2, [pc, #188]	; (8001aec <__NVIC_SetPriority+0xd4>)
 8001a30:	1dfb      	adds	r3, r7, #7
 8001a32:	781b      	ldrb	r3, [r3, #0]
 8001a34:	b25b      	sxtb	r3, r3
 8001a36:	089b      	lsrs	r3, r3, #2
 8001a38:	33c0      	adds	r3, #192	; 0xc0
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	589b      	ldr	r3, [r3, r2]
 8001a3e:	1dfa      	adds	r2, r7, #7
 8001a40:	7812      	ldrb	r2, [r2, #0]
 8001a42:	0011      	movs	r1, r2
 8001a44:	2203      	movs	r2, #3
 8001a46:	400a      	ands	r2, r1
 8001a48:	00d2      	lsls	r2, r2, #3
 8001a4a:	21ff      	movs	r1, #255	; 0xff
 8001a4c:	4091      	lsls	r1, r2
 8001a4e:	000a      	movs	r2, r1
 8001a50:	43d2      	mvns	r2, r2
 8001a52:	401a      	ands	r2, r3
 8001a54:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	019b      	lsls	r3, r3, #6
 8001a5a:	22ff      	movs	r2, #255	; 0xff
 8001a5c:	401a      	ands	r2, r3
 8001a5e:	1dfb      	adds	r3, r7, #7
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	0018      	movs	r0, r3
 8001a64:	2303      	movs	r3, #3
 8001a66:	4003      	ands	r3, r0
 8001a68:	00db      	lsls	r3, r3, #3
 8001a6a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a6c:	481f      	ldr	r0, [pc, #124]	; (8001aec <__NVIC_SetPriority+0xd4>)
 8001a6e:	1dfb      	adds	r3, r7, #7
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	b25b      	sxtb	r3, r3
 8001a74:	089b      	lsrs	r3, r3, #2
 8001a76:	430a      	orrs	r2, r1
 8001a78:	33c0      	adds	r3, #192	; 0xc0
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001a7e:	e031      	b.n	8001ae4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a80:	4a1b      	ldr	r2, [pc, #108]	; (8001af0 <__NVIC_SetPriority+0xd8>)
 8001a82:	1dfb      	adds	r3, r7, #7
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	0019      	movs	r1, r3
 8001a88:	230f      	movs	r3, #15
 8001a8a:	400b      	ands	r3, r1
 8001a8c:	3b08      	subs	r3, #8
 8001a8e:	089b      	lsrs	r3, r3, #2
 8001a90:	3306      	adds	r3, #6
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	18d3      	adds	r3, r2, r3
 8001a96:	3304      	adds	r3, #4
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	1dfa      	adds	r2, r7, #7
 8001a9c:	7812      	ldrb	r2, [r2, #0]
 8001a9e:	0011      	movs	r1, r2
 8001aa0:	2203      	movs	r2, #3
 8001aa2:	400a      	ands	r2, r1
 8001aa4:	00d2      	lsls	r2, r2, #3
 8001aa6:	21ff      	movs	r1, #255	; 0xff
 8001aa8:	4091      	lsls	r1, r2
 8001aaa:	000a      	movs	r2, r1
 8001aac:	43d2      	mvns	r2, r2
 8001aae:	401a      	ands	r2, r3
 8001ab0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	019b      	lsls	r3, r3, #6
 8001ab6:	22ff      	movs	r2, #255	; 0xff
 8001ab8:	401a      	ands	r2, r3
 8001aba:	1dfb      	adds	r3, r7, #7
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	0018      	movs	r0, r3
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	4003      	ands	r3, r0
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ac8:	4809      	ldr	r0, [pc, #36]	; (8001af0 <__NVIC_SetPriority+0xd8>)
 8001aca:	1dfb      	adds	r3, r7, #7
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	001c      	movs	r4, r3
 8001ad0:	230f      	movs	r3, #15
 8001ad2:	4023      	ands	r3, r4
 8001ad4:	3b08      	subs	r3, #8
 8001ad6:	089b      	lsrs	r3, r3, #2
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	3306      	adds	r3, #6
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	18c3      	adds	r3, r0, r3
 8001ae0:	3304      	adds	r3, #4
 8001ae2:	601a      	str	r2, [r3, #0]
}
 8001ae4:	46c0      	nop			; (mov r8, r8)
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	b003      	add	sp, #12
 8001aea:	bd90      	pop	{r4, r7, pc}
 8001aec:	e000e100 	.word	0xe000e100
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	1e5a      	subs	r2, r3, #1
 8001b00:	2380      	movs	r3, #128	; 0x80
 8001b02:	045b      	lsls	r3, r3, #17
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d301      	bcc.n	8001b0c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e010      	b.n	8001b2e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b0c:	4b0a      	ldr	r3, [pc, #40]	; (8001b38 <SysTick_Config+0x44>)
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	3a01      	subs	r2, #1
 8001b12:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b14:	2301      	movs	r3, #1
 8001b16:	425b      	negs	r3, r3
 8001b18:	2103      	movs	r1, #3
 8001b1a:	0018      	movs	r0, r3
 8001b1c:	f7ff ff7c 	bl	8001a18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b20:	4b05      	ldr	r3, [pc, #20]	; (8001b38 <SysTick_Config+0x44>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b26:	4b04      	ldr	r3, [pc, #16]	; (8001b38 <SysTick_Config+0x44>)
 8001b28:	2207      	movs	r2, #7
 8001b2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	0018      	movs	r0, r3
 8001b30:	46bd      	mov	sp, r7
 8001b32:	b002      	add	sp, #8
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	46c0      	nop			; (mov r8, r8)
 8001b38:	e000e010 	.word	0xe000e010

08001b3c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	60b9      	str	r1, [r7, #8]
 8001b44:	607a      	str	r2, [r7, #4]
 8001b46:	210f      	movs	r1, #15
 8001b48:	187b      	adds	r3, r7, r1
 8001b4a:	1c02      	adds	r2, r0, #0
 8001b4c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001b4e:	68ba      	ldr	r2, [r7, #8]
 8001b50:	187b      	adds	r3, r7, r1
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	b25b      	sxtb	r3, r3
 8001b56:	0011      	movs	r1, r2
 8001b58:	0018      	movs	r0, r3
 8001b5a:	f7ff ff5d 	bl	8001a18 <__NVIC_SetPriority>
}
 8001b5e:	46c0      	nop			; (mov r8, r8)
 8001b60:	46bd      	mov	sp, r7
 8001b62:	b004      	add	sp, #16
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b082      	sub	sp, #8
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	0002      	movs	r2, r0
 8001b6e:	1dfb      	adds	r3, r7, #7
 8001b70:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b72:	1dfb      	adds	r3, r7, #7
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	b25b      	sxtb	r3, r3
 8001b78:	0018      	movs	r0, r3
 8001b7a:	f7ff ff33 	bl	80019e4 <__NVIC_EnableIRQ>
}
 8001b7e:	46c0      	nop			; (mov r8, r8)
 8001b80:	46bd      	mov	sp, r7
 8001b82:	b002      	add	sp, #8
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b082      	sub	sp, #8
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	0018      	movs	r0, r3
 8001b92:	f7ff ffaf 	bl	8001af4 <SysTick_Config>
 8001b96:	0003      	movs	r3, r0
}
 8001b98:	0018      	movs	r0, r3
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	b002      	add	sp, #8
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e050      	b.n	8001c54 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2225      	movs	r2, #37	; 0x25
 8001bb6:	5c9b      	ldrb	r3, [r3, r2]
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d008      	beq.n	8001bd0 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2204      	movs	r2, #4
 8001bc2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2224      	movs	r2, #36	; 0x24
 8001bc8:	2100      	movs	r1, #0
 8001bca:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e041      	b.n	8001c54 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	210e      	movs	r1, #14
 8001bdc:	438a      	bics	r2, r1
 8001bde:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bea:	491c      	ldr	r1, [pc, #112]	; (8001c5c <HAL_DMA_Abort+0xbc>)
 8001bec:	400a      	ands	r2, r1
 8001bee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2101      	movs	r1, #1
 8001bfc:	438a      	bics	r2, r1
 8001bfe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8001c00:	4b17      	ldr	r3, [pc, #92]	; (8001c60 <HAL_DMA_Abort+0xc0>)
 8001c02:	6859      	ldr	r1, [r3, #4]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c08:	221c      	movs	r2, #28
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	409a      	lsls	r2, r3
 8001c10:	4b13      	ldr	r3, [pc, #76]	; (8001c60 <HAL_DMA_Abort+0xc0>)
 8001c12:	430a      	orrs	r2, r1
 8001c14:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c1a:	687a      	ldr	r2, [r7, #4]
 8001c1c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001c1e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d00c      	beq.n	8001c42 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c32:	490a      	ldr	r1, [pc, #40]	; (8001c5c <HAL_DMA_Abort+0xbc>)
 8001c34:	400a      	ands	r2, r1
 8001c36:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001c40:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2225      	movs	r2, #37	; 0x25
 8001c46:	2101      	movs	r1, #1
 8001c48:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2224      	movs	r2, #36	; 0x24
 8001c4e:	2100      	movs	r1, #0
 8001c50:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001c52:	2300      	movs	r3, #0
}
 8001c54:	0018      	movs	r0, r3
 8001c56:	46bd      	mov	sp, r7
 8001c58:	b002      	add	sp, #8
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	fffffeff 	.word	0xfffffeff
 8001c60:	40020000 	.word	0x40020000

08001c64 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c6c:	210f      	movs	r1, #15
 8001c6e:	187b      	adds	r3, r7, r1
 8001c70:	2200      	movs	r2, #0
 8001c72:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2225      	movs	r2, #37	; 0x25
 8001c78:	5c9b      	ldrb	r3, [r3, r2]
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d006      	beq.n	8001c8e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2204      	movs	r2, #4
 8001c84:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001c86:	187b      	adds	r3, r7, r1
 8001c88:	2201      	movs	r2, #1
 8001c8a:	701a      	strb	r2, [r3, #0]
 8001c8c:	e049      	b.n	8001d22 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	210e      	movs	r1, #14
 8001c9a:	438a      	bics	r2, r1
 8001c9c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	2101      	movs	r1, #1
 8001caa:	438a      	bics	r2, r1
 8001cac:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb8:	491d      	ldr	r1, [pc, #116]	; (8001d30 <HAL_DMA_Abort_IT+0xcc>)
 8001cba:	400a      	ands	r2, r1
 8001cbc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001cbe:	4b1d      	ldr	r3, [pc, #116]	; (8001d34 <HAL_DMA_Abort_IT+0xd0>)
 8001cc0:	6859      	ldr	r1, [r3, #4]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc6:	221c      	movs	r2, #28
 8001cc8:	4013      	ands	r3, r2
 8001cca:	2201      	movs	r2, #1
 8001ccc:	409a      	lsls	r2, r3
 8001cce:	4b19      	ldr	r3, [pc, #100]	; (8001d34 <HAL_DMA_Abort_IT+0xd0>)
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001cd8:	687a      	ldr	r2, [r7, #4]
 8001cda:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001cdc:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d00c      	beq.n	8001d00 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cf0:	490f      	ldr	r1, [pc, #60]	; (8001d30 <HAL_DMA_Abort_IT+0xcc>)
 8001cf2:	400a      	ands	r2, r1
 8001cf4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8001cfe:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2225      	movs	r2, #37	; 0x25
 8001d04:	2101      	movs	r1, #1
 8001d06:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2224      	movs	r2, #36	; 0x24
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d004      	beq.n	8001d22 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	0010      	movs	r0, r2
 8001d20:	4798      	blx	r3
    }
  }
  return status;
 8001d22:	230f      	movs	r3, #15
 8001d24:	18fb      	adds	r3, r7, r3
 8001d26:	781b      	ldrb	r3, [r3, #0]
}
 8001d28:	0018      	movs	r0, r3
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	b004      	add	sp, #16
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	fffffeff 	.word	0xfffffeff
 8001d34:	40020000 	.word	0x40020000

08001d38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d42:	2300      	movs	r3, #0
 8001d44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d46:	e147      	b.n	8001fd8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	2101      	movs	r1, #1
 8001d4e:	697a      	ldr	r2, [r7, #20]
 8001d50:	4091      	lsls	r1, r2
 8001d52:	000a      	movs	r2, r1
 8001d54:	4013      	ands	r3, r2
 8001d56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d100      	bne.n	8001d60 <HAL_GPIO_Init+0x28>
 8001d5e:	e138      	b.n	8001fd2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	2203      	movs	r2, #3
 8001d66:	4013      	ands	r3, r2
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d005      	beq.n	8001d78 <HAL_GPIO_Init+0x40>
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	2203      	movs	r2, #3
 8001d72:	4013      	ands	r3, r2
 8001d74:	2b02      	cmp	r3, #2
 8001d76:	d130      	bne.n	8001dda <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	005b      	lsls	r3, r3, #1
 8001d82:	2203      	movs	r2, #3
 8001d84:	409a      	lsls	r2, r3
 8001d86:	0013      	movs	r3, r2
 8001d88:	43da      	mvns	r2, r3
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	68da      	ldr	r2, [r3, #12]
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	409a      	lsls	r2, r3
 8001d9a:	0013      	movs	r3, r2
 8001d9c:	693a      	ldr	r2, [r7, #16]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	693a      	ldr	r2, [r7, #16]
 8001da6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001dae:	2201      	movs	r2, #1
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	409a      	lsls	r2, r3
 8001db4:	0013      	movs	r3, r2
 8001db6:	43da      	mvns	r2, r3
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	091b      	lsrs	r3, r3, #4
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	401a      	ands	r2, r3
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	409a      	lsls	r2, r3
 8001dcc:	0013      	movs	r3, r2
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	2203      	movs	r2, #3
 8001de0:	4013      	ands	r3, r2
 8001de2:	2b03      	cmp	r3, #3
 8001de4:	d017      	beq.n	8001e16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	2203      	movs	r2, #3
 8001df2:	409a      	lsls	r2, r3
 8001df4:	0013      	movs	r3, r2
 8001df6:	43da      	mvns	r2, r3
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	689a      	ldr	r2, [r3, #8]
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	409a      	lsls	r2, r3
 8001e08:	0013      	movs	r3, r2
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	2203      	movs	r2, #3
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d123      	bne.n	8001e6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	08da      	lsrs	r2, r3, #3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	3208      	adds	r2, #8
 8001e2a:	0092      	lsls	r2, r2, #2
 8001e2c:	58d3      	ldr	r3, [r2, r3]
 8001e2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	2207      	movs	r2, #7
 8001e34:	4013      	ands	r3, r2
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	220f      	movs	r2, #15
 8001e3a:	409a      	lsls	r2, r3
 8001e3c:	0013      	movs	r3, r2
 8001e3e:	43da      	mvns	r2, r3
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	4013      	ands	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	691a      	ldr	r2, [r3, #16]
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	2107      	movs	r1, #7
 8001e4e:	400b      	ands	r3, r1
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	409a      	lsls	r2, r3
 8001e54:	0013      	movs	r3, r2
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	08da      	lsrs	r2, r3, #3
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	3208      	adds	r2, #8
 8001e64:	0092      	lsls	r2, r2, #2
 8001e66:	6939      	ldr	r1, [r7, #16]
 8001e68:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	2203      	movs	r2, #3
 8001e76:	409a      	lsls	r2, r3
 8001e78:	0013      	movs	r3, r2
 8001e7a:	43da      	mvns	r2, r3
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	2203      	movs	r2, #3
 8001e88:	401a      	ands	r2, r3
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	005b      	lsls	r3, r3, #1
 8001e8e:	409a      	lsls	r2, r3
 8001e90:	0013      	movs	r3, r2
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	685a      	ldr	r2, [r3, #4]
 8001ea2:	23c0      	movs	r3, #192	; 0xc0
 8001ea4:	029b      	lsls	r3, r3, #10
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	d100      	bne.n	8001eac <HAL_GPIO_Init+0x174>
 8001eaa:	e092      	b.n	8001fd2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001eac:	4a50      	ldr	r2, [pc, #320]	; (8001ff0 <HAL_GPIO_Init+0x2b8>)
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	089b      	lsrs	r3, r3, #2
 8001eb2:	3318      	adds	r3, #24
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	589b      	ldr	r3, [r3, r2]
 8001eb8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001eba:	697b      	ldr	r3, [r7, #20]
 8001ebc:	2203      	movs	r2, #3
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	00db      	lsls	r3, r3, #3
 8001ec2:	220f      	movs	r2, #15
 8001ec4:	409a      	lsls	r2, r3
 8001ec6:	0013      	movs	r3, r2
 8001ec8:	43da      	mvns	r2, r3
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	4013      	ands	r3, r2
 8001ece:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	23a0      	movs	r3, #160	; 0xa0
 8001ed4:	05db      	lsls	r3, r3, #23
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d013      	beq.n	8001f02 <HAL_GPIO_Init+0x1ca>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a45      	ldr	r2, [pc, #276]	; (8001ff4 <HAL_GPIO_Init+0x2bc>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d00d      	beq.n	8001efe <HAL_GPIO_Init+0x1c6>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a44      	ldr	r2, [pc, #272]	; (8001ff8 <HAL_GPIO_Init+0x2c0>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d007      	beq.n	8001efa <HAL_GPIO_Init+0x1c2>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a43      	ldr	r2, [pc, #268]	; (8001ffc <HAL_GPIO_Init+0x2c4>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d101      	bne.n	8001ef6 <HAL_GPIO_Init+0x1be>
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	e006      	b.n	8001f04 <HAL_GPIO_Init+0x1cc>
 8001ef6:	2305      	movs	r3, #5
 8001ef8:	e004      	b.n	8001f04 <HAL_GPIO_Init+0x1cc>
 8001efa:	2302      	movs	r3, #2
 8001efc:	e002      	b.n	8001f04 <HAL_GPIO_Init+0x1cc>
 8001efe:	2301      	movs	r3, #1
 8001f00:	e000      	b.n	8001f04 <HAL_GPIO_Init+0x1cc>
 8001f02:	2300      	movs	r3, #0
 8001f04:	697a      	ldr	r2, [r7, #20]
 8001f06:	2103      	movs	r1, #3
 8001f08:	400a      	ands	r2, r1
 8001f0a:	00d2      	lsls	r2, r2, #3
 8001f0c:	4093      	lsls	r3, r2
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001f14:	4936      	ldr	r1, [pc, #216]	; (8001ff0 <HAL_GPIO_Init+0x2b8>)
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	089b      	lsrs	r3, r3, #2
 8001f1a:	3318      	adds	r3, #24
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f22:	4b33      	ldr	r3, [pc, #204]	; (8001ff0 <HAL_GPIO_Init+0x2b8>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	43da      	mvns	r2, r3
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	2380      	movs	r3, #128	; 0x80
 8001f38:	035b      	lsls	r3, r3, #13
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	d003      	beq.n	8001f46 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f46:	4b2a      	ldr	r3, [pc, #168]	; (8001ff0 <HAL_GPIO_Init+0x2b8>)
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001f4c:	4b28      	ldr	r3, [pc, #160]	; (8001ff0 <HAL_GPIO_Init+0x2b8>)
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	43da      	mvns	r2, r3
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	4013      	ands	r3, r2
 8001f5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	685a      	ldr	r2, [r3, #4]
 8001f60:	2380      	movs	r3, #128	; 0x80
 8001f62:	039b      	lsls	r3, r3, #14
 8001f64:	4013      	ands	r3, r2
 8001f66:	d003      	beq.n	8001f70 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001f68:	693a      	ldr	r2, [r7, #16]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f70:	4b1f      	ldr	r3, [pc, #124]	; (8001ff0 <HAL_GPIO_Init+0x2b8>)
 8001f72:	693a      	ldr	r2, [r7, #16]
 8001f74:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001f76:	4a1e      	ldr	r2, [pc, #120]	; (8001ff0 <HAL_GPIO_Init+0x2b8>)
 8001f78:	2384      	movs	r3, #132	; 0x84
 8001f7a:	58d3      	ldr	r3, [r2, r3]
 8001f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	43da      	mvns	r2, r3
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	4013      	ands	r3, r2
 8001f86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	685a      	ldr	r2, [r3, #4]
 8001f8c:	2380      	movs	r3, #128	; 0x80
 8001f8e:	029b      	lsls	r3, r3, #10
 8001f90:	4013      	ands	r3, r2
 8001f92:	d003      	beq.n	8001f9c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f9c:	4914      	ldr	r1, [pc, #80]	; (8001ff0 <HAL_GPIO_Init+0x2b8>)
 8001f9e:	2284      	movs	r2, #132	; 0x84
 8001fa0:	693b      	ldr	r3, [r7, #16]
 8001fa2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001fa4:	4a12      	ldr	r2, [pc, #72]	; (8001ff0 <HAL_GPIO_Init+0x2b8>)
 8001fa6:	2380      	movs	r3, #128	; 0x80
 8001fa8:	58d3      	ldr	r3, [r2, r3]
 8001faa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	43da      	mvns	r2, r3
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685a      	ldr	r2, [r3, #4]
 8001fba:	2380      	movs	r3, #128	; 0x80
 8001fbc:	025b      	lsls	r3, r3, #9
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	d003      	beq.n	8001fca <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001fc2:	693a      	ldr	r2, [r7, #16]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fca:	4909      	ldr	r1, [pc, #36]	; (8001ff0 <HAL_GPIO_Init+0x2b8>)
 8001fcc:	2280      	movs	r2, #128	; 0x80
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	40da      	lsrs	r2, r3
 8001fe0:	1e13      	subs	r3, r2, #0
 8001fe2:	d000      	beq.n	8001fe6 <HAL_GPIO_Init+0x2ae>
 8001fe4:	e6b0      	b.n	8001d48 <HAL_GPIO_Init+0x10>
  }
}
 8001fe6:	46c0      	nop			; (mov r8, r8)
 8001fe8:	46c0      	nop			; (mov r8, r8)
 8001fea:	46bd      	mov	sp, r7
 8001fec:	b006      	add	sp, #24
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	40021800 	.word	0x40021800
 8001ff4:	50000400 	.word	0x50000400
 8001ff8:	50000800 	.word	0x50000800
 8001ffc:	50000c00 	.word	0x50000c00

08002000 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	0008      	movs	r0, r1
 800200a:	0011      	movs	r1, r2
 800200c:	1cbb      	adds	r3, r7, #2
 800200e:	1c02      	adds	r2, r0, #0
 8002010:	801a      	strh	r2, [r3, #0]
 8002012:	1c7b      	adds	r3, r7, #1
 8002014:	1c0a      	adds	r2, r1, #0
 8002016:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002018:	1c7b      	adds	r3, r7, #1
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d004      	beq.n	800202a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002020:	1cbb      	adds	r3, r7, #2
 8002022:	881a      	ldrh	r2, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002028:	e003      	b.n	8002032 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800202a:	1cbb      	adds	r3, r7, #2
 800202c:	881a      	ldrh	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002032:	46c0      	nop			; (mov r8, r8)
 8002034:	46bd      	mov	sp, r7
 8002036:	b002      	add	sp, #8
 8002038:	bd80      	pop	{r7, pc}
	...

0800203c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	0002      	movs	r2, r0
 8002044:	1dbb      	adds	r3, r7, #6
 8002046:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002048:	4b10      	ldr	r3, [pc, #64]	; (800208c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	1dba      	adds	r2, r7, #6
 800204e:	8812      	ldrh	r2, [r2, #0]
 8002050:	4013      	ands	r3, r2
 8002052:	d008      	beq.n	8002066 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002054:	4b0d      	ldr	r3, [pc, #52]	; (800208c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002056:	1dba      	adds	r2, r7, #6
 8002058:	8812      	ldrh	r2, [r2, #0]
 800205a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800205c:	1dbb      	adds	r3, r7, #6
 800205e:	881b      	ldrh	r3, [r3, #0]
 8002060:	0018      	movs	r0, r3
 8002062:	f000 f815 	bl	8002090 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002066:	4b09      	ldr	r3, [pc, #36]	; (800208c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	1dba      	adds	r2, r7, #6
 800206c:	8812      	ldrh	r2, [r2, #0]
 800206e:	4013      	ands	r3, r2
 8002070:	d008      	beq.n	8002084 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002072:	4b06      	ldr	r3, [pc, #24]	; (800208c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002074:	1dba      	adds	r2, r7, #6
 8002076:	8812      	ldrh	r2, [r2, #0]
 8002078:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800207a:	1dbb      	adds	r3, r7, #6
 800207c:	881b      	ldrh	r3, [r3, #0]
 800207e:	0018      	movs	r0, r3
 8002080:	f000 f810 	bl	80020a4 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002084:	46c0      	nop			; (mov r8, r8)
 8002086:	46bd      	mov	sp, r7
 8002088:	b002      	add	sp, #8
 800208a:	bd80      	pop	{r7, pc}
 800208c:	40021800 	.word	0x40021800

08002090 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	0002      	movs	r2, r0
 8002098:	1dbb      	adds	r3, r7, #6
 800209a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 800209c:	46c0      	nop			; (mov r8, r8)
 800209e:	46bd      	mov	sp, r7
 80020a0:	b002      	add	sp, #8
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	0002      	movs	r2, r0
 80020ac:	1dbb      	adds	r3, r7, #6
 80020ae:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 80020b0:	46c0      	nop			; (mov r8, r8)
 80020b2:	46bd      	mov	sp, r7
 80020b4:	b002      	add	sp, #8
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d101      	bne.n	80020ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e082      	b.n	80021d0 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2241      	movs	r2, #65	; 0x41
 80020ce:	5c9b      	ldrb	r3, [r3, r2]
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d107      	bne.n	80020e6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2240      	movs	r2, #64	; 0x40
 80020da:	2100      	movs	r1, #0
 80020dc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	0018      	movs	r0, r3
 80020e2:	f7fe fad5 	bl	8000690 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2241      	movs	r2, #65	; 0x41
 80020ea:	2124      	movs	r1, #36	; 0x24
 80020ec:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2101      	movs	r1, #1
 80020fa:	438a      	bics	r2, r1
 80020fc:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	685a      	ldr	r2, [r3, #4]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4934      	ldr	r1, [pc, #208]	; (80021d8 <HAL_I2C_Init+0x120>)
 8002108:	400a      	ands	r2, r1
 800210a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	689a      	ldr	r2, [r3, #8]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4931      	ldr	r1, [pc, #196]	; (80021dc <HAL_I2C_Init+0x124>)
 8002118:	400a      	ands	r2, r1
 800211a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d108      	bne.n	8002136 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	2180      	movs	r1, #128	; 0x80
 800212e:	0209      	lsls	r1, r1, #8
 8002130:	430a      	orrs	r2, r1
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	e007      	b.n	8002146 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	689a      	ldr	r2, [r3, #8]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	2184      	movs	r1, #132	; 0x84
 8002140:	0209      	lsls	r1, r1, #8
 8002142:	430a      	orrs	r2, r1
 8002144:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	2b02      	cmp	r3, #2
 800214c:	d104      	bne.n	8002158 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	2280      	movs	r2, #128	; 0x80
 8002154:	0112      	lsls	r2, r2, #4
 8002156:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	491f      	ldr	r1, [pc, #124]	; (80021e0 <HAL_I2C_Init+0x128>)
 8002164:	430a      	orrs	r2, r1
 8002166:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	68da      	ldr	r2, [r3, #12]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	491a      	ldr	r1, [pc, #104]	; (80021dc <HAL_I2C_Init+0x124>)
 8002174:	400a      	ands	r2, r1
 8002176:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	691a      	ldr	r2, [r3, #16]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	695b      	ldr	r3, [r3, #20]
 8002180:	431a      	orrs	r2, r3
 8002182:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	69d9      	ldr	r1, [r3, #28]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6a1a      	ldr	r2, [r3, #32]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	430a      	orrs	r2, r1
 80021a0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2101      	movs	r1, #1
 80021ae:	430a      	orrs	r2, r1
 80021b0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2241      	movs	r2, #65	; 0x41
 80021bc:	2120      	movs	r1, #32
 80021be:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2200      	movs	r2, #0
 80021c4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2242      	movs	r2, #66	; 0x42
 80021ca:	2100      	movs	r1, #0
 80021cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021ce:	2300      	movs	r3, #0
}
 80021d0:	0018      	movs	r0, r3
 80021d2:	46bd      	mov	sp, r7
 80021d4:	b002      	add	sp, #8
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	f0ffffff 	.word	0xf0ffffff
 80021dc:	ffff7fff 	.word	0xffff7fff
 80021e0:	02008000 	.word	0x02008000

080021e4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2241      	movs	r2, #65	; 0x41
 80021f2:	5c9b      	ldrb	r3, [r3, r2]
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	2b20      	cmp	r3, #32
 80021f8:	d138      	bne.n	800226c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2240      	movs	r2, #64	; 0x40
 80021fe:	5c9b      	ldrb	r3, [r3, r2]
 8002200:	2b01      	cmp	r3, #1
 8002202:	d101      	bne.n	8002208 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002204:	2302      	movs	r3, #2
 8002206:	e032      	b.n	800226e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2240      	movs	r2, #64	; 0x40
 800220c:	2101      	movs	r1, #1
 800220e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2241      	movs	r2, #65	; 0x41
 8002214:	2124      	movs	r1, #36	; 0x24
 8002216:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2101      	movs	r1, #1
 8002224:	438a      	bics	r2, r1
 8002226:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4911      	ldr	r1, [pc, #68]	; (8002278 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002234:	400a      	ands	r2, r1
 8002236:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6819      	ldr	r1, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	683a      	ldr	r2, [r7, #0]
 8002244:	430a      	orrs	r2, r1
 8002246:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681a      	ldr	r2, [r3, #0]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2101      	movs	r1, #1
 8002254:	430a      	orrs	r2, r1
 8002256:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2241      	movs	r2, #65	; 0x41
 800225c:	2120      	movs	r1, #32
 800225e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2240      	movs	r2, #64	; 0x40
 8002264:	2100      	movs	r1, #0
 8002266:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002268:	2300      	movs	r3, #0
 800226a:	e000      	b.n	800226e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800226c:	2302      	movs	r3, #2
  }
}
 800226e:	0018      	movs	r0, r3
 8002270:	46bd      	mov	sp, r7
 8002272:	b002      	add	sp, #8
 8002274:	bd80      	pop	{r7, pc}
 8002276:	46c0      	nop			; (mov r8, r8)
 8002278:	ffffefff 	.word	0xffffefff

0800227c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2241      	movs	r2, #65	; 0x41
 800228a:	5c9b      	ldrb	r3, [r3, r2]
 800228c:	b2db      	uxtb	r3, r3
 800228e:	2b20      	cmp	r3, #32
 8002290:	d139      	bne.n	8002306 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2240      	movs	r2, #64	; 0x40
 8002296:	5c9b      	ldrb	r3, [r3, r2]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d101      	bne.n	80022a0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800229c:	2302      	movs	r3, #2
 800229e:	e033      	b.n	8002308 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2240      	movs	r2, #64	; 0x40
 80022a4:	2101      	movs	r1, #1
 80022a6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2241      	movs	r2, #65	; 0x41
 80022ac:	2124      	movs	r1, #36	; 0x24
 80022ae:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2101      	movs	r1, #1
 80022bc:	438a      	bics	r2, r1
 80022be:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	4a11      	ldr	r2, [pc, #68]	; (8002310 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80022cc:	4013      	ands	r3, r2
 80022ce:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	021b      	lsls	r3, r3, #8
 80022d4:	68fa      	ldr	r2, [r7, #12]
 80022d6:	4313      	orrs	r3, r2
 80022d8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2101      	movs	r1, #1
 80022ee:	430a      	orrs	r2, r1
 80022f0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2241      	movs	r2, #65	; 0x41
 80022f6:	2120      	movs	r1, #32
 80022f8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2240      	movs	r2, #64	; 0x40
 80022fe:	2100      	movs	r1, #0
 8002300:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002302:	2300      	movs	r3, #0
 8002304:	e000      	b.n	8002308 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002306:	2302      	movs	r3, #2
  }
}
 8002308:	0018      	movs	r0, r3
 800230a:	46bd      	mov	sp, r7
 800230c:	b004      	add	sp, #16
 800230e:	bd80      	pop	{r7, pc}
 8002310:	fffff0ff 	.word	0xfffff0ff

08002314 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b084      	sub	sp, #16
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800231c:	4b19      	ldr	r3, [pc, #100]	; (8002384 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4a19      	ldr	r2, [pc, #100]	; (8002388 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002322:	4013      	ands	r3, r2
 8002324:	0019      	movs	r1, r3
 8002326:	4b17      	ldr	r3, [pc, #92]	; (8002384 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	430a      	orrs	r2, r1
 800232c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	2380      	movs	r3, #128	; 0x80
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	429a      	cmp	r2, r3
 8002336:	d11f      	bne.n	8002378 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002338:	4b14      	ldr	r3, [pc, #80]	; (800238c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	0013      	movs	r3, r2
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	189b      	adds	r3, r3, r2
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	4912      	ldr	r1, [pc, #72]	; (8002390 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002346:	0018      	movs	r0, r3
 8002348:	f7fd fee6 	bl	8000118 <__udivsi3>
 800234c:	0003      	movs	r3, r0
 800234e:	3301      	adds	r3, #1
 8002350:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002352:	e008      	b.n	8002366 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d003      	beq.n	8002362 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	3b01      	subs	r3, #1
 800235e:	60fb      	str	r3, [r7, #12]
 8002360:	e001      	b.n	8002366 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e009      	b.n	800237a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002366:	4b07      	ldr	r3, [pc, #28]	; (8002384 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002368:	695a      	ldr	r2, [r3, #20]
 800236a:	2380      	movs	r3, #128	; 0x80
 800236c:	00db      	lsls	r3, r3, #3
 800236e:	401a      	ands	r2, r3
 8002370:	2380      	movs	r3, #128	; 0x80
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	429a      	cmp	r2, r3
 8002376:	d0ed      	beq.n	8002354 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002378:	2300      	movs	r3, #0
}
 800237a:	0018      	movs	r0, r3
 800237c:	46bd      	mov	sp, r7
 800237e:	b004      	add	sp, #16
 8002380:	bd80      	pop	{r7, pc}
 8002382:	46c0      	nop			; (mov r8, r8)
 8002384:	40007000 	.word	0x40007000
 8002388:	fffff9ff 	.word	0xfffff9ff
 800238c:	20000000 	.word	0x20000000
 8002390:	000f4240 	.word	0x000f4240

08002394 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002398:	4b03      	ldr	r3, [pc, #12]	; (80023a8 <LL_RCC_GetAPB1Prescaler+0x14>)
 800239a:	689a      	ldr	r2, [r3, #8]
 800239c:	23e0      	movs	r3, #224	; 0xe0
 800239e:	01db      	lsls	r3, r3, #7
 80023a0:	4013      	ands	r3, r2
}
 80023a2:	0018      	movs	r0, r3
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	40021000 	.word	0x40021000

080023ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b088      	sub	sp, #32
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d101      	bne.n	80023be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	e2f3      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	2201      	movs	r2, #1
 80023c4:	4013      	ands	r3, r2
 80023c6:	d100      	bne.n	80023ca <HAL_RCC_OscConfig+0x1e>
 80023c8:	e07c      	b.n	80024c4 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023ca:	4bc3      	ldr	r3, [pc, #780]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	2238      	movs	r2, #56	; 0x38
 80023d0:	4013      	ands	r3, r2
 80023d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023d4:	4bc0      	ldr	r3, [pc, #768]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	2203      	movs	r2, #3
 80023da:	4013      	ands	r3, r2
 80023dc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	2b10      	cmp	r3, #16
 80023e2:	d102      	bne.n	80023ea <HAL_RCC_OscConfig+0x3e>
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	2b03      	cmp	r3, #3
 80023e8:	d002      	beq.n	80023f0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	2b08      	cmp	r3, #8
 80023ee:	d10b      	bne.n	8002408 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023f0:	4bb9      	ldr	r3, [pc, #740]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	2380      	movs	r3, #128	; 0x80
 80023f6:	029b      	lsls	r3, r3, #10
 80023f8:	4013      	ands	r3, r2
 80023fa:	d062      	beq.n	80024c2 <HAL_RCC_OscConfig+0x116>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d15e      	bne.n	80024c2 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e2ce      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685a      	ldr	r2, [r3, #4]
 800240c:	2380      	movs	r3, #128	; 0x80
 800240e:	025b      	lsls	r3, r3, #9
 8002410:	429a      	cmp	r2, r3
 8002412:	d107      	bne.n	8002424 <HAL_RCC_OscConfig+0x78>
 8002414:	4bb0      	ldr	r3, [pc, #704]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	4baf      	ldr	r3, [pc, #700]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 800241a:	2180      	movs	r1, #128	; 0x80
 800241c:	0249      	lsls	r1, r1, #9
 800241e:	430a      	orrs	r2, r1
 8002420:	601a      	str	r2, [r3, #0]
 8002422:	e020      	b.n	8002466 <HAL_RCC_OscConfig+0xba>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685a      	ldr	r2, [r3, #4]
 8002428:	23a0      	movs	r3, #160	; 0xa0
 800242a:	02db      	lsls	r3, r3, #11
 800242c:	429a      	cmp	r2, r3
 800242e:	d10e      	bne.n	800244e <HAL_RCC_OscConfig+0xa2>
 8002430:	4ba9      	ldr	r3, [pc, #676]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	4ba8      	ldr	r3, [pc, #672]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002436:	2180      	movs	r1, #128	; 0x80
 8002438:	02c9      	lsls	r1, r1, #11
 800243a:	430a      	orrs	r2, r1
 800243c:	601a      	str	r2, [r3, #0]
 800243e:	4ba6      	ldr	r3, [pc, #664]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	4ba5      	ldr	r3, [pc, #660]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002444:	2180      	movs	r1, #128	; 0x80
 8002446:	0249      	lsls	r1, r1, #9
 8002448:	430a      	orrs	r2, r1
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	e00b      	b.n	8002466 <HAL_RCC_OscConfig+0xba>
 800244e:	4ba2      	ldr	r3, [pc, #648]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	4ba1      	ldr	r3, [pc, #644]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002454:	49a1      	ldr	r1, [pc, #644]	; (80026dc <HAL_RCC_OscConfig+0x330>)
 8002456:	400a      	ands	r2, r1
 8002458:	601a      	str	r2, [r3, #0]
 800245a:	4b9f      	ldr	r3, [pc, #636]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	4b9e      	ldr	r3, [pc, #632]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002460:	499f      	ldr	r1, [pc, #636]	; (80026e0 <HAL_RCC_OscConfig+0x334>)
 8002462:	400a      	ands	r2, r1
 8002464:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d014      	beq.n	8002498 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800246e:	f7ff faaf 	bl	80019d0 <HAL_GetTick>
 8002472:	0003      	movs	r3, r0
 8002474:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002478:	f7ff faaa 	bl	80019d0 <HAL_GetTick>
 800247c:	0002      	movs	r2, r0
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b64      	cmp	r3, #100	; 0x64
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e28d      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800248a:	4b93      	ldr	r3, [pc, #588]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	2380      	movs	r3, #128	; 0x80
 8002490:	029b      	lsls	r3, r3, #10
 8002492:	4013      	ands	r3, r2
 8002494:	d0f0      	beq.n	8002478 <HAL_RCC_OscConfig+0xcc>
 8002496:	e015      	b.n	80024c4 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002498:	f7ff fa9a 	bl	80019d0 <HAL_GetTick>
 800249c:	0003      	movs	r3, r0
 800249e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024a0:	e008      	b.n	80024b4 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024a2:	f7ff fa95 	bl	80019d0 <HAL_GetTick>
 80024a6:	0002      	movs	r2, r0
 80024a8:	693b      	ldr	r3, [r7, #16]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	2b64      	cmp	r3, #100	; 0x64
 80024ae:	d901      	bls.n	80024b4 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80024b0:	2303      	movs	r3, #3
 80024b2:	e278      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80024b4:	4b88      	ldr	r3, [pc, #544]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	2380      	movs	r3, #128	; 0x80
 80024ba:	029b      	lsls	r3, r3, #10
 80024bc:	4013      	ands	r3, r2
 80024be:	d1f0      	bne.n	80024a2 <HAL_RCC_OscConfig+0xf6>
 80024c0:	e000      	b.n	80024c4 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2202      	movs	r2, #2
 80024ca:	4013      	ands	r3, r2
 80024cc:	d100      	bne.n	80024d0 <HAL_RCC_OscConfig+0x124>
 80024ce:	e099      	b.n	8002604 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024d0:	4b81      	ldr	r3, [pc, #516]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	2238      	movs	r2, #56	; 0x38
 80024d6:	4013      	ands	r3, r2
 80024d8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024da:	4b7f      	ldr	r3, [pc, #508]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	2203      	movs	r2, #3
 80024e0:	4013      	ands	r3, r2
 80024e2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80024e4:	69bb      	ldr	r3, [r7, #24]
 80024e6:	2b10      	cmp	r3, #16
 80024e8:	d102      	bne.n	80024f0 <HAL_RCC_OscConfig+0x144>
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d002      	beq.n	80024f6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d135      	bne.n	8002562 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024f6:	4b78      	ldr	r3, [pc, #480]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	2380      	movs	r3, #128	; 0x80
 80024fc:	00db      	lsls	r3, r3, #3
 80024fe:	4013      	ands	r3, r2
 8002500:	d005      	beq.n	800250e <HAL_RCC_OscConfig+0x162>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e24b      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800250e:	4b72      	ldr	r3, [pc, #456]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	4a74      	ldr	r2, [pc, #464]	; (80026e4 <HAL_RCC_OscConfig+0x338>)
 8002514:	4013      	ands	r3, r2
 8002516:	0019      	movs	r1, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	695b      	ldr	r3, [r3, #20]
 800251c:	021a      	lsls	r2, r3, #8
 800251e:	4b6e      	ldr	r3, [pc, #440]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002520:	430a      	orrs	r2, r1
 8002522:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d112      	bne.n	8002550 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800252a:	4b6b      	ldr	r3, [pc, #428]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a6e      	ldr	r2, [pc, #440]	; (80026e8 <HAL_RCC_OscConfig+0x33c>)
 8002530:	4013      	ands	r3, r2
 8002532:	0019      	movs	r1, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	691a      	ldr	r2, [r3, #16]
 8002538:	4b67      	ldr	r3, [pc, #412]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 800253a:	430a      	orrs	r2, r1
 800253c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800253e:	4b66      	ldr	r3, [pc, #408]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	0adb      	lsrs	r3, r3, #11
 8002544:	2207      	movs	r2, #7
 8002546:	4013      	ands	r3, r2
 8002548:	4a68      	ldr	r2, [pc, #416]	; (80026ec <HAL_RCC_OscConfig+0x340>)
 800254a:	40da      	lsrs	r2, r3
 800254c:	4b68      	ldr	r3, [pc, #416]	; (80026f0 <HAL_RCC_OscConfig+0x344>)
 800254e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002550:	4b68      	ldr	r3, [pc, #416]	; (80026f4 <HAL_RCC_OscConfig+0x348>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	0018      	movs	r0, r3
 8002556:	f7ff f9df 	bl	8001918 <HAL_InitTick>
 800255a:	1e03      	subs	r3, r0, #0
 800255c:	d051      	beq.n	8002602 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e221      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d030      	beq.n	80025cc <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800256a:	4b5b      	ldr	r3, [pc, #364]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a5e      	ldr	r2, [pc, #376]	; (80026e8 <HAL_RCC_OscConfig+0x33c>)
 8002570:	4013      	ands	r3, r2
 8002572:	0019      	movs	r1, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	691a      	ldr	r2, [r3, #16]
 8002578:	4b57      	ldr	r3, [pc, #348]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 800257a:	430a      	orrs	r2, r1
 800257c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800257e:	4b56      	ldr	r3, [pc, #344]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	4b55      	ldr	r3, [pc, #340]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002584:	2180      	movs	r1, #128	; 0x80
 8002586:	0049      	lsls	r1, r1, #1
 8002588:	430a      	orrs	r2, r1
 800258a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800258c:	f7ff fa20 	bl	80019d0 <HAL_GetTick>
 8002590:	0003      	movs	r3, r0
 8002592:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002594:	e008      	b.n	80025a8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002596:	f7ff fa1b 	bl	80019d0 <HAL_GetTick>
 800259a:	0002      	movs	r2, r0
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d901      	bls.n	80025a8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e1fe      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025a8:	4b4b      	ldr	r3, [pc, #300]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	2380      	movs	r3, #128	; 0x80
 80025ae:	00db      	lsls	r3, r3, #3
 80025b0:	4013      	ands	r3, r2
 80025b2:	d0f0      	beq.n	8002596 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025b4:	4b48      	ldr	r3, [pc, #288]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	4a4a      	ldr	r2, [pc, #296]	; (80026e4 <HAL_RCC_OscConfig+0x338>)
 80025ba:	4013      	ands	r3, r2
 80025bc:	0019      	movs	r1, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	021a      	lsls	r2, r3, #8
 80025c4:	4b44      	ldr	r3, [pc, #272]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80025c6:	430a      	orrs	r2, r1
 80025c8:	605a      	str	r2, [r3, #4]
 80025ca:	e01b      	b.n	8002604 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80025cc:	4b42      	ldr	r3, [pc, #264]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	4b41      	ldr	r3, [pc, #260]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80025d2:	4949      	ldr	r1, [pc, #292]	; (80026f8 <HAL_RCC_OscConfig+0x34c>)
 80025d4:	400a      	ands	r2, r1
 80025d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d8:	f7ff f9fa 	bl	80019d0 <HAL_GetTick>
 80025dc:	0003      	movs	r3, r0
 80025de:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025e0:	e008      	b.n	80025f4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025e2:	f7ff f9f5 	bl	80019d0 <HAL_GetTick>
 80025e6:	0002      	movs	r2, r0
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e1d8      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025f4:	4b38      	ldr	r3, [pc, #224]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	2380      	movs	r3, #128	; 0x80
 80025fa:	00db      	lsls	r3, r3, #3
 80025fc:	4013      	ands	r3, r2
 80025fe:	d1f0      	bne.n	80025e2 <HAL_RCC_OscConfig+0x236>
 8002600:	e000      	b.n	8002604 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002602:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2208      	movs	r2, #8
 800260a:	4013      	ands	r3, r2
 800260c:	d047      	beq.n	800269e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800260e:	4b32      	ldr	r3, [pc, #200]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	2238      	movs	r2, #56	; 0x38
 8002614:	4013      	ands	r3, r2
 8002616:	2b18      	cmp	r3, #24
 8002618:	d10a      	bne.n	8002630 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800261a:	4b2f      	ldr	r3, [pc, #188]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 800261c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800261e:	2202      	movs	r2, #2
 8002620:	4013      	ands	r3, r2
 8002622:	d03c      	beq.n	800269e <HAL_RCC_OscConfig+0x2f2>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d138      	bne.n	800269e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e1ba      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	699b      	ldr	r3, [r3, #24]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d019      	beq.n	800266c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002638:	4b27      	ldr	r3, [pc, #156]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 800263a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800263c:	4b26      	ldr	r3, [pc, #152]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 800263e:	2101      	movs	r1, #1
 8002640:	430a      	orrs	r2, r1
 8002642:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002644:	f7ff f9c4 	bl	80019d0 <HAL_GetTick>
 8002648:	0003      	movs	r3, r0
 800264a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800264c:	e008      	b.n	8002660 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800264e:	f7ff f9bf 	bl	80019d0 <HAL_GetTick>
 8002652:	0002      	movs	r2, r0
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d901      	bls.n	8002660 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e1a2      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002660:	4b1d      	ldr	r3, [pc, #116]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002662:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002664:	2202      	movs	r2, #2
 8002666:	4013      	ands	r3, r2
 8002668:	d0f1      	beq.n	800264e <HAL_RCC_OscConfig+0x2a2>
 800266a:	e018      	b.n	800269e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800266c:	4b1a      	ldr	r3, [pc, #104]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 800266e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002670:	4b19      	ldr	r3, [pc, #100]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002672:	2101      	movs	r1, #1
 8002674:	438a      	bics	r2, r1
 8002676:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002678:	f7ff f9aa 	bl	80019d0 <HAL_GetTick>
 800267c:	0003      	movs	r3, r0
 800267e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002680:	e008      	b.n	8002694 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002682:	f7ff f9a5 	bl	80019d0 <HAL_GetTick>
 8002686:	0002      	movs	r2, r0
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	1ad3      	subs	r3, r2, r3
 800268c:	2b02      	cmp	r3, #2
 800268e:	d901      	bls.n	8002694 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002690:	2303      	movs	r3, #3
 8002692:	e188      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002694:	4b10      	ldr	r3, [pc, #64]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 8002696:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002698:	2202      	movs	r2, #2
 800269a:	4013      	ands	r3, r2
 800269c:	d1f1      	bne.n	8002682 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2204      	movs	r2, #4
 80026a4:	4013      	ands	r3, r2
 80026a6:	d100      	bne.n	80026aa <HAL_RCC_OscConfig+0x2fe>
 80026a8:	e0c6      	b.n	8002838 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026aa:	231f      	movs	r3, #31
 80026ac:	18fb      	adds	r3, r7, r3
 80026ae:	2200      	movs	r2, #0
 80026b0:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80026b2:	4b09      	ldr	r3, [pc, #36]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	2238      	movs	r2, #56	; 0x38
 80026b8:	4013      	ands	r3, r2
 80026ba:	2b20      	cmp	r3, #32
 80026bc:	d11e      	bne.n	80026fc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80026be:	4b06      	ldr	r3, [pc, #24]	; (80026d8 <HAL_RCC_OscConfig+0x32c>)
 80026c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026c2:	2202      	movs	r2, #2
 80026c4:	4013      	ands	r3, r2
 80026c6:	d100      	bne.n	80026ca <HAL_RCC_OscConfig+0x31e>
 80026c8:	e0b6      	b.n	8002838 <HAL_RCC_OscConfig+0x48c>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d000      	beq.n	80026d4 <HAL_RCC_OscConfig+0x328>
 80026d2:	e0b1      	b.n	8002838 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e166      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
 80026d8:	40021000 	.word	0x40021000
 80026dc:	fffeffff 	.word	0xfffeffff
 80026e0:	fffbffff 	.word	0xfffbffff
 80026e4:	ffff80ff 	.word	0xffff80ff
 80026e8:	ffffc7ff 	.word	0xffffc7ff
 80026ec:	00f42400 	.word	0x00f42400
 80026f0:	20000000 	.word	0x20000000
 80026f4:	20000014 	.word	0x20000014
 80026f8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80026fc:	4bac      	ldr	r3, [pc, #688]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 80026fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002700:	2380      	movs	r3, #128	; 0x80
 8002702:	055b      	lsls	r3, r3, #21
 8002704:	4013      	ands	r3, r2
 8002706:	d101      	bne.n	800270c <HAL_RCC_OscConfig+0x360>
 8002708:	2301      	movs	r3, #1
 800270a:	e000      	b.n	800270e <HAL_RCC_OscConfig+0x362>
 800270c:	2300      	movs	r3, #0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d011      	beq.n	8002736 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002712:	4ba7      	ldr	r3, [pc, #668]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 8002714:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002716:	4ba6      	ldr	r3, [pc, #664]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 8002718:	2180      	movs	r1, #128	; 0x80
 800271a:	0549      	lsls	r1, r1, #21
 800271c:	430a      	orrs	r2, r1
 800271e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002720:	4ba3      	ldr	r3, [pc, #652]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 8002722:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002724:	2380      	movs	r3, #128	; 0x80
 8002726:	055b      	lsls	r3, r3, #21
 8002728:	4013      	ands	r3, r2
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800272e:	231f      	movs	r3, #31
 8002730:	18fb      	adds	r3, r7, r3
 8002732:	2201      	movs	r2, #1
 8002734:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002736:	4b9f      	ldr	r3, [pc, #636]	; (80029b4 <HAL_RCC_OscConfig+0x608>)
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	2380      	movs	r3, #128	; 0x80
 800273c:	005b      	lsls	r3, r3, #1
 800273e:	4013      	ands	r3, r2
 8002740:	d11a      	bne.n	8002778 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002742:	4b9c      	ldr	r3, [pc, #624]	; (80029b4 <HAL_RCC_OscConfig+0x608>)
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	4b9b      	ldr	r3, [pc, #620]	; (80029b4 <HAL_RCC_OscConfig+0x608>)
 8002748:	2180      	movs	r1, #128	; 0x80
 800274a:	0049      	lsls	r1, r1, #1
 800274c:	430a      	orrs	r2, r1
 800274e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002750:	f7ff f93e 	bl	80019d0 <HAL_GetTick>
 8002754:	0003      	movs	r3, r0
 8002756:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002758:	e008      	b.n	800276c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800275a:	f7ff f939 	bl	80019d0 <HAL_GetTick>
 800275e:	0002      	movs	r2, r0
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b02      	cmp	r3, #2
 8002766:	d901      	bls.n	800276c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e11c      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800276c:	4b91      	ldr	r3, [pc, #580]	; (80029b4 <HAL_RCC_OscConfig+0x608>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	2380      	movs	r3, #128	; 0x80
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	4013      	ands	r3, r2
 8002776:	d0f0      	beq.n	800275a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	2b01      	cmp	r3, #1
 800277e:	d106      	bne.n	800278e <HAL_RCC_OscConfig+0x3e2>
 8002780:	4b8b      	ldr	r3, [pc, #556]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 8002782:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002784:	4b8a      	ldr	r3, [pc, #552]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 8002786:	2101      	movs	r1, #1
 8002788:	430a      	orrs	r2, r1
 800278a:	65da      	str	r2, [r3, #92]	; 0x5c
 800278c:	e01c      	b.n	80027c8 <HAL_RCC_OscConfig+0x41c>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	2b05      	cmp	r3, #5
 8002794:	d10c      	bne.n	80027b0 <HAL_RCC_OscConfig+0x404>
 8002796:	4b86      	ldr	r3, [pc, #536]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 8002798:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800279a:	4b85      	ldr	r3, [pc, #532]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 800279c:	2104      	movs	r1, #4
 800279e:	430a      	orrs	r2, r1
 80027a0:	65da      	str	r2, [r3, #92]	; 0x5c
 80027a2:	4b83      	ldr	r3, [pc, #524]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 80027a4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80027a6:	4b82      	ldr	r3, [pc, #520]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 80027a8:	2101      	movs	r1, #1
 80027aa:	430a      	orrs	r2, r1
 80027ac:	65da      	str	r2, [r3, #92]	; 0x5c
 80027ae:	e00b      	b.n	80027c8 <HAL_RCC_OscConfig+0x41c>
 80027b0:	4b7f      	ldr	r3, [pc, #508]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 80027b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80027b4:	4b7e      	ldr	r3, [pc, #504]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 80027b6:	2101      	movs	r1, #1
 80027b8:	438a      	bics	r2, r1
 80027ba:	65da      	str	r2, [r3, #92]	; 0x5c
 80027bc:	4b7c      	ldr	r3, [pc, #496]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 80027be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80027c0:	4b7b      	ldr	r3, [pc, #492]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 80027c2:	2104      	movs	r1, #4
 80027c4:	438a      	bics	r2, r1
 80027c6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d014      	beq.n	80027fa <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d0:	f7ff f8fe 	bl	80019d0 <HAL_GetTick>
 80027d4:	0003      	movs	r3, r0
 80027d6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027d8:	e009      	b.n	80027ee <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027da:	f7ff f8f9 	bl	80019d0 <HAL_GetTick>
 80027de:	0002      	movs	r2, r0
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	4a74      	ldr	r2, [pc, #464]	; (80029b8 <HAL_RCC_OscConfig+0x60c>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d901      	bls.n	80027ee <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e0db      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027ee:	4b70      	ldr	r3, [pc, #448]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 80027f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027f2:	2202      	movs	r2, #2
 80027f4:	4013      	ands	r3, r2
 80027f6:	d0f0      	beq.n	80027da <HAL_RCC_OscConfig+0x42e>
 80027f8:	e013      	b.n	8002822 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027fa:	f7ff f8e9 	bl	80019d0 <HAL_GetTick>
 80027fe:	0003      	movs	r3, r0
 8002800:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002802:	e009      	b.n	8002818 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002804:	f7ff f8e4 	bl	80019d0 <HAL_GetTick>
 8002808:	0002      	movs	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	4a6a      	ldr	r2, [pc, #424]	; (80029b8 <HAL_RCC_OscConfig+0x60c>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d901      	bls.n	8002818 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	e0c6      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002818:	4b65      	ldr	r3, [pc, #404]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 800281a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800281c:	2202      	movs	r2, #2
 800281e:	4013      	ands	r3, r2
 8002820:	d1f0      	bne.n	8002804 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002822:	231f      	movs	r3, #31
 8002824:	18fb      	adds	r3, r7, r3
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d105      	bne.n	8002838 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800282c:	4b60      	ldr	r3, [pc, #384]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 800282e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002830:	4b5f      	ldr	r3, [pc, #380]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 8002832:	4962      	ldr	r1, [pc, #392]	; (80029bc <HAL_RCC_OscConfig+0x610>)
 8002834:	400a      	ands	r2, r1
 8002836:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	69db      	ldr	r3, [r3, #28]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d100      	bne.n	8002842 <HAL_RCC_OscConfig+0x496>
 8002840:	e0b0      	b.n	80029a4 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002842:	4b5b      	ldr	r3, [pc, #364]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	2238      	movs	r2, #56	; 0x38
 8002848:	4013      	ands	r3, r2
 800284a:	2b10      	cmp	r3, #16
 800284c:	d100      	bne.n	8002850 <HAL_RCC_OscConfig+0x4a4>
 800284e:	e078      	b.n	8002942 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	69db      	ldr	r3, [r3, #28]
 8002854:	2b02      	cmp	r3, #2
 8002856:	d153      	bne.n	8002900 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002858:	4b55      	ldr	r3, [pc, #340]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4b54      	ldr	r3, [pc, #336]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 800285e:	4958      	ldr	r1, [pc, #352]	; (80029c0 <HAL_RCC_OscConfig+0x614>)
 8002860:	400a      	ands	r2, r1
 8002862:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002864:	f7ff f8b4 	bl	80019d0 <HAL_GetTick>
 8002868:	0003      	movs	r3, r0
 800286a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800286c:	e008      	b.n	8002880 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800286e:	f7ff f8af 	bl	80019d0 <HAL_GetTick>
 8002872:	0002      	movs	r2, r0
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	2b02      	cmp	r3, #2
 800287a:	d901      	bls.n	8002880 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800287c:	2303      	movs	r3, #3
 800287e:	e092      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002880:	4b4b      	ldr	r3, [pc, #300]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	2380      	movs	r3, #128	; 0x80
 8002886:	049b      	lsls	r3, r3, #18
 8002888:	4013      	ands	r3, r2
 800288a:	d1f0      	bne.n	800286e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800288c:	4b48      	ldr	r3, [pc, #288]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	4a4c      	ldr	r2, [pc, #304]	; (80029c4 <HAL_RCC_OscConfig+0x618>)
 8002892:	4013      	ands	r3, r2
 8002894:	0019      	movs	r1, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a1a      	ldr	r2, [r3, #32]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289e:	431a      	orrs	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a4:	021b      	lsls	r3, r3, #8
 80028a6:	431a      	orrs	r2, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ac:	431a      	orrs	r2, r3
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	431a      	orrs	r2, r3
 80028b4:	4b3e      	ldr	r3, [pc, #248]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 80028b6:	430a      	orrs	r2, r1
 80028b8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028ba:	4b3d      	ldr	r3, [pc, #244]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	4b3c      	ldr	r3, [pc, #240]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 80028c0:	2180      	movs	r1, #128	; 0x80
 80028c2:	0449      	lsls	r1, r1, #17
 80028c4:	430a      	orrs	r2, r1
 80028c6:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80028c8:	4b39      	ldr	r3, [pc, #228]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 80028ca:	68da      	ldr	r2, [r3, #12]
 80028cc:	4b38      	ldr	r3, [pc, #224]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 80028ce:	2180      	movs	r1, #128	; 0x80
 80028d0:	0549      	lsls	r1, r1, #21
 80028d2:	430a      	orrs	r2, r1
 80028d4:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d6:	f7ff f87b 	bl	80019d0 <HAL_GetTick>
 80028da:	0003      	movs	r3, r0
 80028dc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028de:	e008      	b.n	80028f2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e0:	f7ff f876 	bl	80019d0 <HAL_GetTick>
 80028e4:	0002      	movs	r2, r0
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e059      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028f2:	4b2f      	ldr	r3, [pc, #188]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	2380      	movs	r3, #128	; 0x80
 80028f8:	049b      	lsls	r3, r3, #18
 80028fa:	4013      	ands	r3, r2
 80028fc:	d0f0      	beq.n	80028e0 <HAL_RCC_OscConfig+0x534>
 80028fe:	e051      	b.n	80029a4 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002900:	4b2b      	ldr	r3, [pc, #172]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	4b2a      	ldr	r3, [pc, #168]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 8002906:	492e      	ldr	r1, [pc, #184]	; (80029c0 <HAL_RCC_OscConfig+0x614>)
 8002908:	400a      	ands	r2, r1
 800290a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800290c:	f7ff f860 	bl	80019d0 <HAL_GetTick>
 8002910:	0003      	movs	r3, r0
 8002912:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002914:	e008      	b.n	8002928 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002916:	f7ff f85b 	bl	80019d0 <HAL_GetTick>
 800291a:	0002      	movs	r2, r0
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	1ad3      	subs	r3, r2, r3
 8002920:	2b02      	cmp	r3, #2
 8002922:	d901      	bls.n	8002928 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e03e      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002928:	4b21      	ldr	r3, [pc, #132]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	2380      	movs	r3, #128	; 0x80
 800292e:	049b      	lsls	r3, r3, #18
 8002930:	4013      	ands	r3, r2
 8002932:	d1f0      	bne.n	8002916 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002934:	4b1e      	ldr	r3, [pc, #120]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 8002936:	68da      	ldr	r2, [r3, #12]
 8002938:	4b1d      	ldr	r3, [pc, #116]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 800293a:	4923      	ldr	r1, [pc, #140]	; (80029c8 <HAL_RCC_OscConfig+0x61c>)
 800293c:	400a      	ands	r2, r1
 800293e:	60da      	str	r2, [r3, #12]
 8002940:	e030      	b.n	80029a4 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	69db      	ldr	r3, [r3, #28]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d101      	bne.n	800294e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e02b      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800294e:	4b18      	ldr	r3, [pc, #96]	; (80029b0 <HAL_RCC_OscConfig+0x604>)
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	2203      	movs	r2, #3
 8002958:	401a      	ands	r2, r3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a1b      	ldr	r3, [r3, #32]
 800295e:	429a      	cmp	r2, r3
 8002960:	d11e      	bne.n	80029a0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	2270      	movs	r2, #112	; 0x70
 8002966:	401a      	ands	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800296c:	429a      	cmp	r2, r3
 800296e:	d117      	bne.n	80029a0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002970:	697a      	ldr	r2, [r7, #20]
 8002972:	23fe      	movs	r3, #254	; 0xfe
 8002974:	01db      	lsls	r3, r3, #7
 8002976:	401a      	ands	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800297c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800297e:	429a      	cmp	r2, r3
 8002980:	d10e      	bne.n	80029a0 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	23f8      	movs	r3, #248	; 0xf8
 8002986:	039b      	lsls	r3, r3, #14
 8002988:	401a      	ands	r2, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800298e:	429a      	cmp	r2, r3
 8002990:	d106      	bne.n	80029a0 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	0f5b      	lsrs	r3, r3, #29
 8002996:	075a      	lsls	r2, r3, #29
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800299c:	429a      	cmp	r2, r3
 800299e:	d001      	beq.n	80029a4 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e000      	b.n	80029a6 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	0018      	movs	r0, r3
 80029a8:	46bd      	mov	sp, r7
 80029aa:	b008      	add	sp, #32
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	46c0      	nop			; (mov r8, r8)
 80029b0:	40021000 	.word	0x40021000
 80029b4:	40007000 	.word	0x40007000
 80029b8:	00001388 	.word	0x00001388
 80029bc:	efffffff 	.word	0xefffffff
 80029c0:	feffffff 	.word	0xfeffffff
 80029c4:	1fc1808c 	.word	0x1fc1808c
 80029c8:	effefffc 	.word	0xeffefffc

080029cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
 80029d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d101      	bne.n	80029e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e0e9      	b.n	8002bb4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029e0:	4b76      	ldr	r3, [pc, #472]	; (8002bbc <HAL_RCC_ClockConfig+0x1f0>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2207      	movs	r2, #7
 80029e6:	4013      	ands	r3, r2
 80029e8:	683a      	ldr	r2, [r7, #0]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d91e      	bls.n	8002a2c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ee:	4b73      	ldr	r3, [pc, #460]	; (8002bbc <HAL_RCC_ClockConfig+0x1f0>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2207      	movs	r2, #7
 80029f4:	4393      	bics	r3, r2
 80029f6:	0019      	movs	r1, r3
 80029f8:	4b70      	ldr	r3, [pc, #448]	; (8002bbc <HAL_RCC_ClockConfig+0x1f0>)
 80029fa:	683a      	ldr	r2, [r7, #0]
 80029fc:	430a      	orrs	r2, r1
 80029fe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002a00:	f7fe ffe6 	bl	80019d0 <HAL_GetTick>
 8002a04:	0003      	movs	r3, r0
 8002a06:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a08:	e009      	b.n	8002a1e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a0a:	f7fe ffe1 	bl	80019d0 <HAL_GetTick>
 8002a0e:	0002      	movs	r2, r0
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	1ad3      	subs	r3, r2, r3
 8002a14:	4a6a      	ldr	r2, [pc, #424]	; (8002bc0 <HAL_RCC_ClockConfig+0x1f4>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d901      	bls.n	8002a1e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	e0ca      	b.n	8002bb4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a1e:	4b67      	ldr	r3, [pc, #412]	; (8002bbc <HAL_RCC_ClockConfig+0x1f0>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2207      	movs	r2, #7
 8002a24:	4013      	ands	r3, r2
 8002a26:	683a      	ldr	r2, [r7, #0]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d1ee      	bne.n	8002a0a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2202      	movs	r2, #2
 8002a32:	4013      	ands	r3, r2
 8002a34:	d015      	beq.n	8002a62 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2204      	movs	r2, #4
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	d006      	beq.n	8002a4e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002a40:	4b60      	ldr	r3, [pc, #384]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002a42:	689a      	ldr	r2, [r3, #8]
 8002a44:	4b5f      	ldr	r3, [pc, #380]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002a46:	21e0      	movs	r1, #224	; 0xe0
 8002a48:	01c9      	lsls	r1, r1, #7
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a4e:	4b5d      	ldr	r3, [pc, #372]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	4a5d      	ldr	r2, [pc, #372]	; (8002bc8 <HAL_RCC_ClockConfig+0x1fc>)
 8002a54:	4013      	ands	r3, r2
 8002a56:	0019      	movs	r1, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	4b59      	ldr	r3, [pc, #356]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2201      	movs	r2, #1
 8002a68:	4013      	ands	r3, r2
 8002a6a:	d057      	beq.n	8002b1c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d107      	bne.n	8002a84 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a74:	4b53      	ldr	r3, [pc, #332]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	2380      	movs	r3, #128	; 0x80
 8002a7a:	029b      	lsls	r3, r3, #10
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	d12b      	bne.n	8002ad8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e097      	b.n	8002bb4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d107      	bne.n	8002a9c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a8c:	4b4d      	ldr	r3, [pc, #308]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	2380      	movs	r3, #128	; 0x80
 8002a92:	049b      	lsls	r3, r3, #18
 8002a94:	4013      	ands	r3, r2
 8002a96:	d11f      	bne.n	8002ad8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e08b      	b.n	8002bb4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d107      	bne.n	8002ab4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002aa4:	4b47      	ldr	r3, [pc, #284]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	2380      	movs	r3, #128	; 0x80
 8002aaa:	00db      	lsls	r3, r3, #3
 8002aac:	4013      	ands	r3, r2
 8002aae:	d113      	bne.n	8002ad8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e07f      	b.n	8002bb4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	2b03      	cmp	r3, #3
 8002aba:	d106      	bne.n	8002aca <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002abc:	4b41      	ldr	r3, [pc, #260]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002abe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ac0:	2202      	movs	r2, #2
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	d108      	bne.n	8002ad8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e074      	b.n	8002bb4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002aca:	4b3e      	ldr	r3, [pc, #248]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002acc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ace:	2202      	movs	r2, #2
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	d101      	bne.n	8002ad8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e06d      	b.n	8002bb4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ad8:	4b3a      	ldr	r3, [pc, #232]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	2207      	movs	r2, #7
 8002ade:	4393      	bics	r3, r2
 8002ae0:	0019      	movs	r1, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	685a      	ldr	r2, [r3, #4]
 8002ae6:	4b37      	ldr	r3, [pc, #220]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002aec:	f7fe ff70 	bl	80019d0 <HAL_GetTick>
 8002af0:	0003      	movs	r3, r0
 8002af2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002af4:	e009      	b.n	8002b0a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002af6:	f7fe ff6b 	bl	80019d0 <HAL_GetTick>
 8002afa:	0002      	movs	r2, r0
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	4a2f      	ldr	r2, [pc, #188]	; (8002bc0 <HAL_RCC_ClockConfig+0x1f4>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e054      	b.n	8002bb4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b0a:	4b2e      	ldr	r3, [pc, #184]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	2238      	movs	r2, #56	; 0x38
 8002b10:	401a      	ands	r2, r3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d1ec      	bne.n	8002af6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b1c:	4b27      	ldr	r3, [pc, #156]	; (8002bbc <HAL_RCC_ClockConfig+0x1f0>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2207      	movs	r2, #7
 8002b22:	4013      	ands	r3, r2
 8002b24:	683a      	ldr	r2, [r7, #0]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d21e      	bcs.n	8002b68 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2a:	4b24      	ldr	r3, [pc, #144]	; (8002bbc <HAL_RCC_ClockConfig+0x1f0>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2207      	movs	r2, #7
 8002b30:	4393      	bics	r3, r2
 8002b32:	0019      	movs	r1, r3
 8002b34:	4b21      	ldr	r3, [pc, #132]	; (8002bbc <HAL_RCC_ClockConfig+0x1f0>)
 8002b36:	683a      	ldr	r2, [r7, #0]
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b3c:	f7fe ff48 	bl	80019d0 <HAL_GetTick>
 8002b40:	0003      	movs	r3, r0
 8002b42:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b44:	e009      	b.n	8002b5a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b46:	f7fe ff43 	bl	80019d0 <HAL_GetTick>
 8002b4a:	0002      	movs	r2, r0
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	4a1b      	ldr	r2, [pc, #108]	; (8002bc0 <HAL_RCC_ClockConfig+0x1f4>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d901      	bls.n	8002b5a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e02c      	b.n	8002bb4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002b5a:	4b18      	ldr	r3, [pc, #96]	; (8002bbc <HAL_RCC_ClockConfig+0x1f0>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2207      	movs	r2, #7
 8002b60:	4013      	ands	r3, r2
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d1ee      	bne.n	8002b46 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2204      	movs	r2, #4
 8002b6e:	4013      	ands	r3, r2
 8002b70:	d009      	beq.n	8002b86 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002b72:	4b14      	ldr	r3, [pc, #80]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	4a15      	ldr	r2, [pc, #84]	; (8002bcc <HAL_RCC_ClockConfig+0x200>)
 8002b78:	4013      	ands	r3, r2
 8002b7a:	0019      	movs	r1, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	68da      	ldr	r2, [r3, #12]
 8002b80:	4b10      	ldr	r3, [pc, #64]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002b82:	430a      	orrs	r2, r1
 8002b84:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002b86:	f000 f829 	bl	8002bdc <HAL_RCC_GetSysClockFreq>
 8002b8a:	0001      	movs	r1, r0
 8002b8c:	4b0d      	ldr	r3, [pc, #52]	; (8002bc4 <HAL_RCC_ClockConfig+0x1f8>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	0a1b      	lsrs	r3, r3, #8
 8002b92:	220f      	movs	r2, #15
 8002b94:	401a      	ands	r2, r3
 8002b96:	4b0e      	ldr	r3, [pc, #56]	; (8002bd0 <HAL_RCC_ClockConfig+0x204>)
 8002b98:	0092      	lsls	r2, r2, #2
 8002b9a:	58d3      	ldr	r3, [r2, r3]
 8002b9c:	221f      	movs	r2, #31
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	000a      	movs	r2, r1
 8002ba2:	40da      	lsrs	r2, r3
 8002ba4:	4b0b      	ldr	r3, [pc, #44]	; (8002bd4 <HAL_RCC_ClockConfig+0x208>)
 8002ba6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002ba8:	4b0b      	ldr	r3, [pc, #44]	; (8002bd8 <HAL_RCC_ClockConfig+0x20c>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	0018      	movs	r0, r3
 8002bae:	f7fe feb3 	bl	8001918 <HAL_InitTick>
 8002bb2:	0003      	movs	r3, r0
}
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	b004      	add	sp, #16
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	40022000 	.word	0x40022000
 8002bc0:	00001388 	.word	0x00001388
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	fffff0ff 	.word	0xfffff0ff
 8002bcc:	ffff8fff 	.word	0xffff8fff
 8002bd0:	080076a4 	.word	0x080076a4
 8002bd4:	20000000 	.word	0x20000000
 8002bd8:	20000014 	.word	0x20000014

08002bdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002be2:	4b3c      	ldr	r3, [pc, #240]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	2238      	movs	r2, #56	; 0x38
 8002be8:	4013      	ands	r3, r2
 8002bea:	d10f      	bne.n	8002c0c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002bec:	4b39      	ldr	r3, [pc, #228]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	0adb      	lsrs	r3, r3, #11
 8002bf2:	2207      	movs	r2, #7
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	409a      	lsls	r2, r3
 8002bfa:	0013      	movs	r3, r2
 8002bfc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002bfe:	6839      	ldr	r1, [r7, #0]
 8002c00:	4835      	ldr	r0, [pc, #212]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002c02:	f7fd fa89 	bl	8000118 <__udivsi3>
 8002c06:	0003      	movs	r3, r0
 8002c08:	613b      	str	r3, [r7, #16]
 8002c0a:	e05d      	b.n	8002cc8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c0c:	4b31      	ldr	r3, [pc, #196]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	2238      	movs	r2, #56	; 0x38
 8002c12:	4013      	ands	r3, r2
 8002c14:	2b08      	cmp	r3, #8
 8002c16:	d102      	bne.n	8002c1e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c18:	4b2f      	ldr	r3, [pc, #188]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002c1a:	613b      	str	r3, [r7, #16]
 8002c1c:	e054      	b.n	8002cc8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c1e:	4b2d      	ldr	r3, [pc, #180]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	2238      	movs	r2, #56	; 0x38
 8002c24:	4013      	ands	r3, r2
 8002c26:	2b10      	cmp	r3, #16
 8002c28:	d138      	bne.n	8002c9c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002c2a:	4b2a      	ldr	r3, [pc, #168]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	2203      	movs	r2, #3
 8002c30:	4013      	ands	r3, r2
 8002c32:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c34:	4b27      	ldr	r3, [pc, #156]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c36:	68db      	ldr	r3, [r3, #12]
 8002c38:	091b      	lsrs	r3, r3, #4
 8002c3a:	2207      	movs	r2, #7
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	3301      	adds	r3, #1
 8002c40:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2b03      	cmp	r3, #3
 8002c46:	d10d      	bne.n	8002c64 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c48:	68b9      	ldr	r1, [r7, #8]
 8002c4a:	4823      	ldr	r0, [pc, #140]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002c4c:	f7fd fa64 	bl	8000118 <__udivsi3>
 8002c50:	0003      	movs	r3, r0
 8002c52:	0019      	movs	r1, r3
 8002c54:	4b1f      	ldr	r3, [pc, #124]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	0a1b      	lsrs	r3, r3, #8
 8002c5a:	227f      	movs	r2, #127	; 0x7f
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	434b      	muls	r3, r1
 8002c60:	617b      	str	r3, [r7, #20]
        break;
 8002c62:	e00d      	b.n	8002c80 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002c64:	68b9      	ldr	r1, [r7, #8]
 8002c66:	481c      	ldr	r0, [pc, #112]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002c68:	f7fd fa56 	bl	8000118 <__udivsi3>
 8002c6c:	0003      	movs	r3, r0
 8002c6e:	0019      	movs	r1, r3
 8002c70:	4b18      	ldr	r3, [pc, #96]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	0a1b      	lsrs	r3, r3, #8
 8002c76:	227f      	movs	r2, #127	; 0x7f
 8002c78:	4013      	ands	r3, r2
 8002c7a:	434b      	muls	r3, r1
 8002c7c:	617b      	str	r3, [r7, #20]
        break;
 8002c7e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002c80:	4b14      	ldr	r3, [pc, #80]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	0f5b      	lsrs	r3, r3, #29
 8002c86:	2207      	movs	r2, #7
 8002c88:	4013      	ands	r3, r2
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002c8e:	6879      	ldr	r1, [r7, #4]
 8002c90:	6978      	ldr	r0, [r7, #20]
 8002c92:	f7fd fa41 	bl	8000118 <__udivsi3>
 8002c96:	0003      	movs	r3, r0
 8002c98:	613b      	str	r3, [r7, #16]
 8002c9a:	e015      	b.n	8002cc8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002c9c:	4b0d      	ldr	r3, [pc, #52]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	2238      	movs	r2, #56	; 0x38
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	2b20      	cmp	r3, #32
 8002ca6:	d103      	bne.n	8002cb0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002ca8:	2380      	movs	r3, #128	; 0x80
 8002caa:	021b      	lsls	r3, r3, #8
 8002cac:	613b      	str	r3, [r7, #16]
 8002cae:	e00b      	b.n	8002cc8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002cb0:	4b08      	ldr	r3, [pc, #32]	; (8002cd4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	2238      	movs	r2, #56	; 0x38
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	2b18      	cmp	r3, #24
 8002cba:	d103      	bne.n	8002cc4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002cbc:	23fa      	movs	r3, #250	; 0xfa
 8002cbe:	01db      	lsls	r3, r3, #7
 8002cc0:	613b      	str	r3, [r7, #16]
 8002cc2:	e001      	b.n	8002cc8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002cc8:	693b      	ldr	r3, [r7, #16]
}
 8002cca:	0018      	movs	r0, r3
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	b006      	add	sp, #24
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	46c0      	nop			; (mov r8, r8)
 8002cd4:	40021000 	.word	0x40021000
 8002cd8:	00f42400 	.word	0x00f42400

08002cdc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ce0:	4b02      	ldr	r3, [pc, #8]	; (8002cec <HAL_RCC_GetHCLKFreq+0x10>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
}
 8002ce4:	0018      	movs	r0, r3
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	46c0      	nop			; (mov r8, r8)
 8002cec:	20000000 	.word	0x20000000

08002cf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cf0:	b5b0      	push	{r4, r5, r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002cf4:	f7ff fff2 	bl	8002cdc <HAL_RCC_GetHCLKFreq>
 8002cf8:	0004      	movs	r4, r0
 8002cfa:	f7ff fb4b 	bl	8002394 <LL_RCC_GetAPB1Prescaler>
 8002cfe:	0003      	movs	r3, r0
 8002d00:	0b1a      	lsrs	r2, r3, #12
 8002d02:	4b05      	ldr	r3, [pc, #20]	; (8002d18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d04:	0092      	lsls	r2, r2, #2
 8002d06:	58d3      	ldr	r3, [r2, r3]
 8002d08:	221f      	movs	r2, #31
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	40dc      	lsrs	r4, r3
 8002d0e:	0023      	movs	r3, r4
}
 8002d10:	0018      	movs	r0, r3
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bdb0      	pop	{r4, r5, r7, pc}
 8002d16:	46c0      	nop			; (mov r8, r8)
 8002d18:	080076e4 	.word	0x080076e4

08002d1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002d24:	2313      	movs	r3, #19
 8002d26:	18fb      	adds	r3, r7, r3
 8002d28:	2200      	movs	r2, #0
 8002d2a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d2c:	2312      	movs	r3, #18
 8002d2e:	18fb      	adds	r3, r7, r3
 8002d30:	2200      	movs	r2, #0
 8002d32:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	2380      	movs	r3, #128	; 0x80
 8002d3a:	029b      	lsls	r3, r3, #10
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	d100      	bne.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002d40:	e0a3      	b.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d42:	2011      	movs	r0, #17
 8002d44:	183b      	adds	r3, r7, r0
 8002d46:	2200      	movs	r2, #0
 8002d48:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d4a:	4b86      	ldr	r3, [pc, #536]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002d4c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d4e:	2380      	movs	r3, #128	; 0x80
 8002d50:	055b      	lsls	r3, r3, #21
 8002d52:	4013      	ands	r3, r2
 8002d54:	d110      	bne.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d56:	4b83      	ldr	r3, [pc, #524]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002d58:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d5a:	4b82      	ldr	r3, [pc, #520]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002d5c:	2180      	movs	r1, #128	; 0x80
 8002d5e:	0549      	lsls	r1, r1, #21
 8002d60:	430a      	orrs	r2, r1
 8002d62:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d64:	4b7f      	ldr	r3, [pc, #508]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002d66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d68:	2380      	movs	r3, #128	; 0x80
 8002d6a:	055b      	lsls	r3, r3, #21
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	60bb      	str	r3, [r7, #8]
 8002d70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d72:	183b      	adds	r3, r7, r0
 8002d74:	2201      	movs	r2, #1
 8002d76:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d78:	4b7b      	ldr	r3, [pc, #492]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	4b7a      	ldr	r3, [pc, #488]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002d7e:	2180      	movs	r1, #128	; 0x80
 8002d80:	0049      	lsls	r1, r1, #1
 8002d82:	430a      	orrs	r2, r1
 8002d84:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d86:	f7fe fe23 	bl	80019d0 <HAL_GetTick>
 8002d8a:	0003      	movs	r3, r0
 8002d8c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d8e:	e00b      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d90:	f7fe fe1e 	bl	80019d0 <HAL_GetTick>
 8002d94:	0002      	movs	r2, r0
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d904      	bls.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002d9e:	2313      	movs	r3, #19
 8002da0:	18fb      	adds	r3, r7, r3
 8002da2:	2203      	movs	r2, #3
 8002da4:	701a      	strb	r2, [r3, #0]
        break;
 8002da6:	e005      	b.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002da8:	4b6f      	ldr	r3, [pc, #444]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	2380      	movs	r3, #128	; 0x80
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	4013      	ands	r3, r2
 8002db2:	d0ed      	beq.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002db4:	2313      	movs	r3, #19
 8002db6:	18fb      	adds	r3, r7, r3
 8002db8:	781b      	ldrb	r3, [r3, #0]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d154      	bne.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002dbe:	4b69      	ldr	r3, [pc, #420]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002dc0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002dc2:	23c0      	movs	r3, #192	; 0xc0
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	4013      	ands	r3, r2
 8002dc8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d019      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	699b      	ldr	r3, [r3, #24]
 8002dd4:	697a      	ldr	r2, [r7, #20]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d014      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002dda:	4b62      	ldr	r3, [pc, #392]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ddc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dde:	4a63      	ldr	r2, [pc, #396]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002de0:	4013      	ands	r3, r2
 8002de2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002de4:	4b5f      	ldr	r3, [pc, #380]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002de6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002de8:	4b5e      	ldr	r3, [pc, #376]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002dea:	2180      	movs	r1, #128	; 0x80
 8002dec:	0249      	lsls	r1, r1, #9
 8002dee:	430a      	orrs	r2, r1
 8002df0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002df2:	4b5c      	ldr	r3, [pc, #368]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002df4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002df6:	4b5b      	ldr	r3, [pc, #364]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002df8:	495d      	ldr	r1, [pc, #372]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002dfa:	400a      	ands	r2, r1
 8002dfc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002dfe:	4b59      	ldr	r3, [pc, #356]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e00:	697a      	ldr	r2, [r7, #20]
 8002e02:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	2201      	movs	r2, #1
 8002e08:	4013      	ands	r3, r2
 8002e0a:	d016      	beq.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e0c:	f7fe fde0 	bl	80019d0 <HAL_GetTick>
 8002e10:	0003      	movs	r3, r0
 8002e12:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e14:	e00c      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e16:	f7fe fddb 	bl	80019d0 <HAL_GetTick>
 8002e1a:	0002      	movs	r2, r0
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	4a54      	ldr	r2, [pc, #336]	; (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d904      	bls.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002e26:	2313      	movs	r3, #19
 8002e28:	18fb      	adds	r3, r7, r3
 8002e2a:	2203      	movs	r2, #3
 8002e2c:	701a      	strb	r2, [r3, #0]
            break;
 8002e2e:	e004      	b.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e30:	4b4c      	ldr	r3, [pc, #304]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e34:	2202      	movs	r2, #2
 8002e36:	4013      	ands	r3, r2
 8002e38:	d0ed      	beq.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002e3a:	2313      	movs	r3, #19
 8002e3c:	18fb      	adds	r3, r7, r3
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d10a      	bne.n	8002e5a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e44:	4b47      	ldr	r3, [pc, #284]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e48:	4a48      	ldr	r2, [pc, #288]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	0019      	movs	r1, r3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	699a      	ldr	r2, [r3, #24]
 8002e52:	4b44      	ldr	r3, [pc, #272]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e54:	430a      	orrs	r2, r1
 8002e56:	65da      	str	r2, [r3, #92]	; 0x5c
 8002e58:	e00c      	b.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002e5a:	2312      	movs	r3, #18
 8002e5c:	18fb      	adds	r3, r7, r3
 8002e5e:	2213      	movs	r2, #19
 8002e60:	18ba      	adds	r2, r7, r2
 8002e62:	7812      	ldrb	r2, [r2, #0]
 8002e64:	701a      	strb	r2, [r3, #0]
 8002e66:	e005      	b.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e68:	2312      	movs	r3, #18
 8002e6a:	18fb      	adds	r3, r7, r3
 8002e6c:	2213      	movs	r2, #19
 8002e6e:	18ba      	adds	r2, r7, r2
 8002e70:	7812      	ldrb	r2, [r2, #0]
 8002e72:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e74:	2311      	movs	r3, #17
 8002e76:	18fb      	adds	r3, r7, r3
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d105      	bne.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e7e:	4b39      	ldr	r3, [pc, #228]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e82:	4b38      	ldr	r3, [pc, #224]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e84:	493c      	ldr	r1, [pc, #240]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002e86:	400a      	ands	r2, r1
 8002e88:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	4013      	ands	r3, r2
 8002e92:	d009      	beq.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e94:	4b33      	ldr	r3, [pc, #204]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e98:	2203      	movs	r2, #3
 8002e9a:	4393      	bics	r3, r2
 8002e9c:	0019      	movs	r1, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685a      	ldr	r2, [r3, #4]
 8002ea2:	4b30      	ldr	r3, [pc, #192]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ea4:	430a      	orrs	r2, r1
 8002ea6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2202      	movs	r2, #2
 8002eae:	4013      	ands	r3, r2
 8002eb0:	d009      	beq.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002eb2:	4b2c      	ldr	r3, [pc, #176]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eb6:	220c      	movs	r2, #12
 8002eb8:	4393      	bics	r3, r2
 8002eba:	0019      	movs	r1, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	4b28      	ldr	r3, [pc, #160]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ec2:	430a      	orrs	r2, r1
 8002ec4:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2220      	movs	r2, #32
 8002ecc:	4013      	ands	r3, r2
 8002ece:	d009      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ed0:	4b24      	ldr	r3, [pc, #144]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed4:	4a29      	ldr	r2, [pc, #164]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	0019      	movs	r1, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	68da      	ldr	r2, [r3, #12]
 8002ede:	4b21      	ldr	r3, [pc, #132]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ee0:	430a      	orrs	r2, r1
 8002ee2:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	2380      	movs	r3, #128	; 0x80
 8002eea:	01db      	lsls	r3, r3, #7
 8002eec:	4013      	ands	r3, r2
 8002eee:	d015      	beq.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ef0:	4b1c      	ldr	r3, [pc, #112]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002ef2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	0899      	lsrs	r1, r3, #2
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	695a      	ldr	r2, [r3, #20]
 8002efc:	4b19      	ldr	r3, [pc, #100]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002efe:	430a      	orrs	r2, r1
 8002f00:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	695a      	ldr	r2, [r3, #20]
 8002f06:	2380      	movs	r3, #128	; 0x80
 8002f08:	05db      	lsls	r3, r3, #23
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d106      	bne.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002f0e:	4b15      	ldr	r3, [pc, #84]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f10:	68da      	ldr	r2, [r3, #12]
 8002f12:	4b14      	ldr	r3, [pc, #80]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f14:	2180      	movs	r1, #128	; 0x80
 8002f16:	0249      	lsls	r1, r1, #9
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	2380      	movs	r3, #128	; 0x80
 8002f22:	011b      	lsls	r3, r3, #4
 8002f24:	4013      	ands	r3, r2
 8002f26:	d016      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002f28:	4b0e      	ldr	r3, [pc, #56]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f2c:	4a14      	ldr	r2, [pc, #80]	; (8002f80 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f2e:	4013      	ands	r3, r2
 8002f30:	0019      	movs	r1, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	691a      	ldr	r2, [r3, #16]
 8002f36:	4b0b      	ldr	r3, [pc, #44]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	691a      	ldr	r2, [r3, #16]
 8002f40:	2380      	movs	r3, #128	; 0x80
 8002f42:	01db      	lsls	r3, r3, #7
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d106      	bne.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002f48:	4b06      	ldr	r3, [pc, #24]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f4a:	68da      	ldr	r2, [r3, #12]
 8002f4c:	4b05      	ldr	r3, [pc, #20]	; (8002f64 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002f4e:	2180      	movs	r1, #128	; 0x80
 8002f50:	0249      	lsls	r1, r1, #9
 8002f52:	430a      	orrs	r2, r1
 8002f54:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002f56:	2312      	movs	r3, #18
 8002f58:	18fb      	adds	r3, r7, r3
 8002f5a:	781b      	ldrb	r3, [r3, #0]
}
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	b006      	add	sp, #24
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	40021000 	.word	0x40021000
 8002f68:	40007000 	.word	0x40007000
 8002f6c:	fffffcff 	.word	0xfffffcff
 8002f70:	fffeffff 	.word	0xfffeffff
 8002f74:	00001388 	.word	0x00001388
 8002f78:	efffffff 	.word	0xefffffff
 8002f7c:	ffffcfff 	.word	0xffffcfff
 8002f80:	ffff3fff 	.word	0xffff3fff

08002f84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b082      	sub	sp, #8
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d101      	bne.n	8002f96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e04a      	b.n	800302c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	223d      	movs	r2, #61	; 0x3d
 8002f9a:	5c9b      	ldrb	r3, [r3, r2]
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d107      	bne.n	8002fb2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	223c      	movs	r2, #60	; 0x3c
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	0018      	movs	r0, r3
 8002fae:	f7fe f899 	bl	80010e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	223d      	movs	r2, #61	; 0x3d
 8002fb6:	2102      	movs	r1, #2
 8002fb8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	3304      	adds	r3, #4
 8002fc2:	0019      	movs	r1, r3
 8002fc4:	0010      	movs	r0, r2
 8002fc6:	f000 fa35 	bl	8003434 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2248      	movs	r2, #72	; 0x48
 8002fce:	2101      	movs	r1, #1
 8002fd0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	223e      	movs	r2, #62	; 0x3e
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	5499      	strb	r1, [r3, r2]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	223f      	movs	r2, #63	; 0x3f
 8002fde:	2101      	movs	r1, #1
 8002fe0:	5499      	strb	r1, [r3, r2]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2240      	movs	r2, #64	; 0x40
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	5499      	strb	r1, [r3, r2]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2241      	movs	r2, #65	; 0x41
 8002fee:	2101      	movs	r1, #1
 8002ff0:	5499      	strb	r1, [r3, r2]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2242      	movs	r2, #66	; 0x42
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	5499      	strb	r1, [r3, r2]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2243      	movs	r2, #67	; 0x43
 8002ffe:	2101      	movs	r1, #1
 8003000:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2244      	movs	r2, #68	; 0x44
 8003006:	2101      	movs	r1, #1
 8003008:	5499      	strb	r1, [r3, r2]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2245      	movs	r2, #69	; 0x45
 800300e:	2101      	movs	r1, #1
 8003010:	5499      	strb	r1, [r3, r2]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2246      	movs	r2, #70	; 0x46
 8003016:	2101      	movs	r1, #1
 8003018:	5499      	strb	r1, [r3, r2]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2247      	movs	r2, #71	; 0x47
 800301e:	2101      	movs	r1, #1
 8003020:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	223d      	movs	r2, #61	; 0x3d
 8003026:	2101      	movs	r1, #1
 8003028:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	0018      	movs	r0, r3
 800302e:	46bd      	mov	sp, r7
 8003030:	b002      	add	sp, #8
 8003032:	bd80      	pop	{r7, pc}

08003034 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e04a      	b.n	80030dc <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	223d      	movs	r2, #61	; 0x3d
 800304a:	5c9b      	ldrb	r3, [r3, r2]
 800304c:	b2db      	uxtb	r3, r3
 800304e:	2b00      	cmp	r3, #0
 8003050:	d107      	bne.n	8003062 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	223c      	movs	r2, #60	; 0x3c
 8003056:	2100      	movs	r1, #0
 8003058:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	0018      	movs	r0, r3
 800305e:	f7fe f8b5 	bl	80011cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	223d      	movs	r2, #61	; 0x3d
 8003066:	2102      	movs	r1, #2
 8003068:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	3304      	adds	r3, #4
 8003072:	0019      	movs	r1, r3
 8003074:	0010      	movs	r0, r2
 8003076:	f000 f9dd 	bl	8003434 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2248      	movs	r2, #72	; 0x48
 800307e:	2101      	movs	r1, #1
 8003080:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	223e      	movs	r2, #62	; 0x3e
 8003086:	2101      	movs	r1, #1
 8003088:	5499      	strb	r1, [r3, r2]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	223f      	movs	r2, #63	; 0x3f
 800308e:	2101      	movs	r1, #1
 8003090:	5499      	strb	r1, [r3, r2]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2240      	movs	r2, #64	; 0x40
 8003096:	2101      	movs	r1, #1
 8003098:	5499      	strb	r1, [r3, r2]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2241      	movs	r2, #65	; 0x41
 800309e:	2101      	movs	r1, #1
 80030a0:	5499      	strb	r1, [r3, r2]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2242      	movs	r2, #66	; 0x42
 80030a6:	2101      	movs	r1, #1
 80030a8:	5499      	strb	r1, [r3, r2]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2243      	movs	r2, #67	; 0x43
 80030ae:	2101      	movs	r1, #1
 80030b0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2244      	movs	r2, #68	; 0x44
 80030b6:	2101      	movs	r1, #1
 80030b8:	5499      	strb	r1, [r3, r2]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2245      	movs	r2, #69	; 0x45
 80030be:	2101      	movs	r1, #1
 80030c0:	5499      	strb	r1, [r3, r2]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2246      	movs	r2, #70	; 0x46
 80030c6:	2101      	movs	r1, #1
 80030c8:	5499      	strb	r1, [r3, r2]
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2247      	movs	r2, #71	; 0x47
 80030ce:	2101      	movs	r1, #1
 80030d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	223d      	movs	r2, #61	; 0x3d
 80030d6:	2101      	movs	r1, #1
 80030d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	0018      	movs	r0, r3
 80030de:	46bd      	mov	sp, r7
 80030e0:	b002      	add	sp, #8
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d101      	bne.n	80030f8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80030f4:	2301      	movs	r3, #1
 80030f6:	e090      	b.n	800321a <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	223d      	movs	r2, #61	; 0x3d
 80030fc:	5c9b      	ldrb	r3, [r3, r2]
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	2b00      	cmp	r3, #0
 8003102:	d107      	bne.n	8003114 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	223c      	movs	r2, #60	; 0x3c
 8003108:	2100      	movs	r1, #0
 800310a:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	0018      	movs	r0, r3
 8003110:	f7fd ff66 	bl	8000fe0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	223d      	movs	r2, #61	; 0x3d
 8003118:	2102      	movs	r1, #2
 800311a:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	689a      	ldr	r2, [r3, #8]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	493f      	ldr	r1, [pc, #252]	; (8003224 <HAL_TIM_Encoder_Init+0x140>)
 8003128:	400a      	ands	r2, r1
 800312a:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	3304      	adds	r3, #4
 8003134:	0019      	movs	r1, r3
 8003136:	0010      	movs	r0, r2
 8003138:	f000 f97c 	bl	8003434 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	699b      	ldr	r3, [r3, #24]
 800314a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	6a1b      	ldr	r3, [r3, #32]
 8003152:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	697a      	ldr	r2, [r7, #20]
 800315a:	4313      	orrs	r3, r2
 800315c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	4a31      	ldr	r2, [pc, #196]	; (8003228 <HAL_TIM_Encoder_Init+0x144>)
 8003162:	4013      	ands	r3, r2
 8003164:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	689a      	ldr	r2, [r3, #8]
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	699b      	ldr	r3, [r3, #24]
 800316e:	021b      	lsls	r3, r3, #8
 8003170:	4313      	orrs	r3, r2
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	4313      	orrs	r3, r2
 8003176:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	4a2c      	ldr	r2, [pc, #176]	; (800322c <HAL_TIM_Encoder_Init+0x148>)
 800317c:	4013      	ands	r3, r2
 800317e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	4a2b      	ldr	r2, [pc, #172]	; (8003230 <HAL_TIM_Encoder_Init+0x14c>)
 8003184:	4013      	ands	r3, r2
 8003186:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	68da      	ldr	r2, [r3, #12]
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	69db      	ldr	r3, [r3, #28]
 8003190:	021b      	lsls	r3, r3, #8
 8003192:	4313      	orrs	r3, r2
 8003194:	693a      	ldr	r2, [r7, #16]
 8003196:	4313      	orrs	r3, r2
 8003198:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	691b      	ldr	r3, [r3, #16]
 800319e:	011a      	lsls	r2, r3, #4
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	6a1b      	ldr	r3, [r3, #32]
 80031a4:	031b      	lsls	r3, r3, #12
 80031a6:	4313      	orrs	r3, r2
 80031a8:	693a      	ldr	r2, [r7, #16]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2222      	movs	r2, #34	; 0x22
 80031b2:	4393      	bics	r3, r2
 80031b4:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2288      	movs	r2, #136	; 0x88
 80031ba:	4393      	bics	r3, r2
 80031bc:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685a      	ldr	r2, [r3, #4]
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	011b      	lsls	r3, r3, #4
 80031c8:	4313      	orrs	r3, r2
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	697a      	ldr	r2, [r7, #20]
 80031d6:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	693a      	ldr	r2, [r7, #16]
 80031de:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	68fa      	ldr	r2, [r7, #12]
 80031e6:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2248      	movs	r2, #72	; 0x48
 80031ec:	2101      	movs	r1, #1
 80031ee:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	223e      	movs	r2, #62	; 0x3e
 80031f4:	2101      	movs	r1, #1
 80031f6:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	223f      	movs	r2, #63	; 0x3f
 80031fc:	2101      	movs	r1, #1
 80031fe:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2244      	movs	r2, #68	; 0x44
 8003204:	2101      	movs	r1, #1
 8003206:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2245      	movs	r2, #69	; 0x45
 800320c:	2101      	movs	r1, #1
 800320e:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	223d      	movs	r2, #61	; 0x3d
 8003214:	2101      	movs	r1, #1
 8003216:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	0018      	movs	r0, r3
 800321c:	46bd      	mov	sp, r7
 800321e:	b006      	add	sp, #24
 8003220:	bd80      	pop	{r7, pc}
 8003222:	46c0      	nop			; (mov r8, r8)
 8003224:	fffebff8 	.word	0xfffebff8
 8003228:	fffffcfc 	.word	0xfffffcfc
 800322c:	fffff3f3 	.word	0xfffff3f3
 8003230:	ffff0f0f 	.word	0xffff0f0f

08003234 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003240:	2317      	movs	r3, #23
 8003242:	18fb      	adds	r3, r7, r3
 8003244:	2200      	movs	r2, #0
 8003246:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	223c      	movs	r2, #60	; 0x3c
 800324c:	5c9b      	ldrb	r3, [r3, r2]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d101      	bne.n	8003256 <HAL_TIM_PWM_ConfigChannel+0x22>
 8003252:	2302      	movs	r3, #2
 8003254:	e0e5      	b.n	8003422 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	223c      	movs	r2, #60	; 0x3c
 800325a:	2101      	movs	r1, #1
 800325c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2b14      	cmp	r3, #20
 8003262:	d900      	bls.n	8003266 <HAL_TIM_PWM_ConfigChannel+0x32>
 8003264:	e0d1      	b.n	800340a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	009a      	lsls	r2, r3, #2
 800326a:	4b70      	ldr	r3, [pc, #448]	; (800342c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800326c:	18d3      	adds	r3, r2, r3
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	68ba      	ldr	r2, [r7, #8]
 8003278:	0011      	movs	r1, r2
 800327a:	0018      	movs	r0, r3
 800327c:	f000 f950 	bl	8003520 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	699a      	ldr	r2, [r3, #24]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2108      	movs	r1, #8
 800328c:	430a      	orrs	r2, r1
 800328e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	699a      	ldr	r2, [r3, #24]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2104      	movs	r1, #4
 800329c:	438a      	bics	r2, r1
 800329e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	6999      	ldr	r1, [r3, #24]
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	691a      	ldr	r2, [r3, #16]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	430a      	orrs	r2, r1
 80032b0:	619a      	str	r2, [r3, #24]
      break;
 80032b2:	e0af      	b.n	8003414 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	68ba      	ldr	r2, [r7, #8]
 80032ba:	0011      	movs	r1, r2
 80032bc:	0018      	movs	r0, r3
 80032be:	f000 f9b9 	bl	8003634 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	699a      	ldr	r2, [r3, #24]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2180      	movs	r1, #128	; 0x80
 80032ce:	0109      	lsls	r1, r1, #4
 80032d0:	430a      	orrs	r2, r1
 80032d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	699a      	ldr	r2, [r3, #24]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4954      	ldr	r1, [pc, #336]	; (8003430 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80032e0:	400a      	ands	r2, r1
 80032e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	6999      	ldr	r1, [r3, #24]
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	021a      	lsls	r2, r3, #8
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	430a      	orrs	r2, r1
 80032f6:	619a      	str	r2, [r3, #24]
      break;
 80032f8:	e08c      	b.n	8003414 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	0011      	movs	r1, r2
 8003302:	0018      	movs	r0, r3
 8003304:	f000 fa1a 	bl	800373c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	69da      	ldr	r2, [r3, #28]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2108      	movs	r1, #8
 8003314:	430a      	orrs	r2, r1
 8003316:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	69da      	ldr	r2, [r3, #28]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2104      	movs	r1, #4
 8003324:	438a      	bics	r2, r1
 8003326:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	69d9      	ldr	r1, [r3, #28]
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	691a      	ldr	r2, [r3, #16]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	430a      	orrs	r2, r1
 8003338:	61da      	str	r2, [r3, #28]
      break;
 800333a:	e06b      	b.n	8003414 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68ba      	ldr	r2, [r7, #8]
 8003342:	0011      	movs	r1, r2
 8003344:	0018      	movs	r0, r3
 8003346:	f000 fa81 	bl	800384c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	69da      	ldr	r2, [r3, #28]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2180      	movs	r1, #128	; 0x80
 8003356:	0109      	lsls	r1, r1, #4
 8003358:	430a      	orrs	r2, r1
 800335a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	69da      	ldr	r2, [r3, #28]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4932      	ldr	r1, [pc, #200]	; (8003430 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003368:	400a      	ands	r2, r1
 800336a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	69d9      	ldr	r1, [r3, #28]
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	021a      	lsls	r2, r3, #8
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	430a      	orrs	r2, r1
 800337e:	61da      	str	r2, [r3, #28]
      break;
 8003380:	e048      	b.n	8003414 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	68ba      	ldr	r2, [r7, #8]
 8003388:	0011      	movs	r1, r2
 800338a:	0018      	movs	r0, r3
 800338c:	f000 fac8 	bl	8003920 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2108      	movs	r1, #8
 800339c:	430a      	orrs	r2, r1
 800339e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	2104      	movs	r1, #4
 80033ac:	438a      	bics	r2, r1
 80033ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	691a      	ldr	r2, [r3, #16]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	430a      	orrs	r2, r1
 80033c0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80033c2:	e027      	b.n	8003414 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68ba      	ldr	r2, [r7, #8]
 80033ca:	0011      	movs	r1, r2
 80033cc:	0018      	movs	r0, r3
 80033ce:	f000 fb07 	bl	80039e0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2180      	movs	r1, #128	; 0x80
 80033de:	0109      	lsls	r1, r1, #4
 80033e0:	430a      	orrs	r2, r1
 80033e2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4910      	ldr	r1, [pc, #64]	; (8003430 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80033f0:	400a      	ands	r2, r1
 80033f2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	691b      	ldr	r3, [r3, #16]
 80033fe:	021a      	lsls	r2, r3, #8
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	430a      	orrs	r2, r1
 8003406:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003408:	e004      	b.n	8003414 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800340a:	2317      	movs	r3, #23
 800340c:	18fb      	adds	r3, r7, r3
 800340e:	2201      	movs	r2, #1
 8003410:	701a      	strb	r2, [r3, #0]
      break;
 8003412:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	223c      	movs	r2, #60	; 0x3c
 8003418:	2100      	movs	r1, #0
 800341a:	5499      	strb	r1, [r3, r2]

  return status;
 800341c:	2317      	movs	r3, #23
 800341e:	18fb      	adds	r3, r7, r3
 8003420:	781b      	ldrb	r3, [r3, #0]
}
 8003422:	0018      	movs	r0, r3
 8003424:	46bd      	mov	sp, r7
 8003426:	b006      	add	sp, #24
 8003428:	bd80      	pop	{r7, pc}
 800342a:	46c0      	nop			; (mov r8, r8)
 800342c:	08007704 	.word	0x08007704
 8003430:	fffffbff 	.word	0xfffffbff

08003434 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a2f      	ldr	r2, [pc, #188]	; (8003504 <TIM_Base_SetConfig+0xd0>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d003      	beq.n	8003454 <TIM_Base_SetConfig+0x20>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a2e      	ldr	r2, [pc, #184]	; (8003508 <TIM_Base_SetConfig+0xd4>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d108      	bne.n	8003466 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2270      	movs	r2, #112	; 0x70
 8003458:	4393      	bics	r3, r2
 800345a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	68fa      	ldr	r2, [r7, #12]
 8003462:	4313      	orrs	r3, r2
 8003464:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	4a26      	ldr	r2, [pc, #152]	; (8003504 <TIM_Base_SetConfig+0xd0>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d013      	beq.n	8003496 <TIM_Base_SetConfig+0x62>
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a25      	ldr	r2, [pc, #148]	; (8003508 <TIM_Base_SetConfig+0xd4>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d00f      	beq.n	8003496 <TIM_Base_SetConfig+0x62>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a24      	ldr	r2, [pc, #144]	; (800350c <TIM_Base_SetConfig+0xd8>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d00b      	beq.n	8003496 <TIM_Base_SetConfig+0x62>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a23      	ldr	r2, [pc, #140]	; (8003510 <TIM_Base_SetConfig+0xdc>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d007      	beq.n	8003496 <TIM_Base_SetConfig+0x62>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a22      	ldr	r2, [pc, #136]	; (8003514 <TIM_Base_SetConfig+0xe0>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d003      	beq.n	8003496 <TIM_Base_SetConfig+0x62>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a21      	ldr	r2, [pc, #132]	; (8003518 <TIM_Base_SetConfig+0xe4>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d108      	bne.n	80034a8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	4a20      	ldr	r2, [pc, #128]	; (800351c <TIM_Base_SetConfig+0xe8>)
 800349a:	4013      	ands	r3, r2
 800349c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	68fa      	ldr	r2, [r7, #12]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2280      	movs	r2, #128	; 0x80
 80034ac:	4393      	bics	r3, r2
 80034ae:	001a      	movs	r2, r3
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	68fa      	ldr	r2, [r7, #12]
 80034bc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	689a      	ldr	r2, [r3, #8]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a0c      	ldr	r2, [pc, #48]	; (8003504 <TIM_Base_SetConfig+0xd0>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d00b      	beq.n	80034ee <TIM_Base_SetConfig+0xba>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a0d      	ldr	r2, [pc, #52]	; (8003510 <TIM_Base_SetConfig+0xdc>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d007      	beq.n	80034ee <TIM_Base_SetConfig+0xba>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a0c      	ldr	r2, [pc, #48]	; (8003514 <TIM_Base_SetConfig+0xe0>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d003      	beq.n	80034ee <TIM_Base_SetConfig+0xba>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a0b      	ldr	r2, [pc, #44]	; (8003518 <TIM_Base_SetConfig+0xe4>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d103      	bne.n	80034f6 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	691a      	ldr	r2, [r3, #16]
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2201      	movs	r2, #1
 80034fa:	615a      	str	r2, [r3, #20]
}
 80034fc:	46c0      	nop			; (mov r8, r8)
 80034fe:	46bd      	mov	sp, r7
 8003500:	b004      	add	sp, #16
 8003502:	bd80      	pop	{r7, pc}
 8003504:	40012c00 	.word	0x40012c00
 8003508:	40000400 	.word	0x40000400
 800350c:	40002000 	.word	0x40002000
 8003510:	40014000 	.word	0x40014000
 8003514:	40014400 	.word	0x40014400
 8003518:	40014800 	.word	0x40014800
 800351c:	fffffcff 	.word	0xfffffcff

08003520 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b086      	sub	sp, #24
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a1b      	ldr	r3, [r3, #32]
 800352e:	2201      	movs	r2, #1
 8003530:	4393      	bics	r3, r2
 8003532:	001a      	movs	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6a1b      	ldr	r3, [r3, #32]
 800353c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	4a32      	ldr	r2, [pc, #200]	; (8003618 <TIM_OC1_SetConfig+0xf8>)
 800354e:	4013      	ands	r3, r2
 8003550:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2203      	movs	r2, #3
 8003556:	4393      	bics	r3, r2
 8003558:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	4313      	orrs	r3, r2
 8003562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	2202      	movs	r2, #2
 8003568:	4393      	bics	r3, r2
 800356a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	4313      	orrs	r3, r2
 8003574:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a28      	ldr	r2, [pc, #160]	; (800361c <TIM_OC1_SetConfig+0xfc>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d00b      	beq.n	8003596 <TIM_OC1_SetConfig+0x76>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	4a27      	ldr	r2, [pc, #156]	; (8003620 <TIM_OC1_SetConfig+0x100>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d007      	beq.n	8003596 <TIM_OC1_SetConfig+0x76>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	4a26      	ldr	r2, [pc, #152]	; (8003624 <TIM_OC1_SetConfig+0x104>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d003      	beq.n	8003596 <TIM_OC1_SetConfig+0x76>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	4a25      	ldr	r2, [pc, #148]	; (8003628 <TIM_OC1_SetConfig+0x108>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d10c      	bne.n	80035b0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	2208      	movs	r2, #8
 800359a:	4393      	bics	r3, r2
 800359c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	697a      	ldr	r2, [r7, #20]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	2204      	movs	r2, #4
 80035ac:	4393      	bics	r3, r2
 80035ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	4a1a      	ldr	r2, [pc, #104]	; (800361c <TIM_OC1_SetConfig+0xfc>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d00b      	beq.n	80035d0 <TIM_OC1_SetConfig+0xb0>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	4a19      	ldr	r2, [pc, #100]	; (8003620 <TIM_OC1_SetConfig+0x100>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d007      	beq.n	80035d0 <TIM_OC1_SetConfig+0xb0>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	4a18      	ldr	r2, [pc, #96]	; (8003624 <TIM_OC1_SetConfig+0x104>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d003      	beq.n	80035d0 <TIM_OC1_SetConfig+0xb0>
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a17      	ldr	r2, [pc, #92]	; (8003628 <TIM_OC1_SetConfig+0x108>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d111      	bne.n	80035f4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	4a16      	ldr	r2, [pc, #88]	; (800362c <TIM_OC1_SetConfig+0x10c>)
 80035d4:	4013      	ands	r3, r2
 80035d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80035d8:	693b      	ldr	r3, [r7, #16]
 80035da:	4a15      	ldr	r2, [pc, #84]	; (8003630 <TIM_OC1_SetConfig+0x110>)
 80035dc:	4013      	ands	r3, r2
 80035de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	695b      	ldr	r3, [r3, #20]
 80035e4:	693a      	ldr	r2, [r7, #16]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	699b      	ldr	r3, [r3, #24]
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	693a      	ldr	r2, [r7, #16]
 80035f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	68fa      	ldr	r2, [r7, #12]
 80035fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	697a      	ldr	r2, [r7, #20]
 800360c:	621a      	str	r2, [r3, #32]
}
 800360e:	46c0      	nop			; (mov r8, r8)
 8003610:	46bd      	mov	sp, r7
 8003612:	b006      	add	sp, #24
 8003614:	bd80      	pop	{r7, pc}
 8003616:	46c0      	nop			; (mov r8, r8)
 8003618:	fffeff8f 	.word	0xfffeff8f
 800361c:	40012c00 	.word	0x40012c00
 8003620:	40014000 	.word	0x40014000
 8003624:	40014400 	.word	0x40014400
 8003628:	40014800 	.word	0x40014800
 800362c:	fffffeff 	.word	0xfffffeff
 8003630:	fffffdff 	.word	0xfffffdff

08003634 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b086      	sub	sp, #24
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a1b      	ldr	r3, [r3, #32]
 8003642:	2210      	movs	r2, #16
 8003644:	4393      	bics	r3, r2
 8003646:	001a      	movs	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6a1b      	ldr	r3, [r3, #32]
 8003650:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	699b      	ldr	r3, [r3, #24]
 800365c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	4a2e      	ldr	r2, [pc, #184]	; (800371c <TIM_OC2_SetConfig+0xe8>)
 8003662:	4013      	ands	r3, r2
 8003664:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	4a2d      	ldr	r2, [pc, #180]	; (8003720 <TIM_OC2_SetConfig+0xec>)
 800366a:	4013      	ands	r3, r2
 800366c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	021b      	lsls	r3, r3, #8
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	4313      	orrs	r3, r2
 8003678:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	2220      	movs	r2, #32
 800367e:	4393      	bics	r3, r2
 8003680:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	011b      	lsls	r3, r3, #4
 8003688:	697a      	ldr	r2, [r7, #20]
 800368a:	4313      	orrs	r3, r2
 800368c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a24      	ldr	r2, [pc, #144]	; (8003724 <TIM_OC2_SetConfig+0xf0>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d10d      	bne.n	80036b2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	2280      	movs	r2, #128	; 0x80
 800369a:	4393      	bics	r3, r2
 800369c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	011b      	lsls	r3, r3, #4
 80036a4:	697a      	ldr	r2, [r7, #20]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	2240      	movs	r2, #64	; 0x40
 80036ae:	4393      	bics	r3, r2
 80036b0:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a1b      	ldr	r2, [pc, #108]	; (8003724 <TIM_OC2_SetConfig+0xf0>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d00b      	beq.n	80036d2 <TIM_OC2_SetConfig+0x9e>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a1a      	ldr	r2, [pc, #104]	; (8003728 <TIM_OC2_SetConfig+0xf4>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d007      	beq.n	80036d2 <TIM_OC2_SetConfig+0x9e>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a19      	ldr	r2, [pc, #100]	; (800372c <TIM_OC2_SetConfig+0xf8>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d003      	beq.n	80036d2 <TIM_OC2_SetConfig+0x9e>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a18      	ldr	r2, [pc, #96]	; (8003730 <TIM_OC2_SetConfig+0xfc>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d113      	bne.n	80036fa <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	4a17      	ldr	r2, [pc, #92]	; (8003734 <TIM_OC2_SetConfig+0x100>)
 80036d6:	4013      	ands	r3, r2
 80036d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	4a16      	ldr	r2, [pc, #88]	; (8003738 <TIM_OC2_SetConfig+0x104>)
 80036de:	4013      	ands	r3, r2
 80036e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	693a      	ldr	r2, [r7, #16]
 80036ea:	4313      	orrs	r3, r2
 80036ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	693a      	ldr	r2, [r7, #16]
 80036fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	68fa      	ldr	r2, [r7, #12]
 8003704:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	685a      	ldr	r2, [r3, #4]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	621a      	str	r2, [r3, #32]
}
 8003714:	46c0      	nop			; (mov r8, r8)
 8003716:	46bd      	mov	sp, r7
 8003718:	b006      	add	sp, #24
 800371a:	bd80      	pop	{r7, pc}
 800371c:	feff8fff 	.word	0xfeff8fff
 8003720:	fffffcff 	.word	0xfffffcff
 8003724:	40012c00 	.word	0x40012c00
 8003728:	40014000 	.word	0x40014000
 800372c:	40014400 	.word	0x40014400
 8003730:	40014800 	.word	0x40014800
 8003734:	fffffbff 	.word	0xfffffbff
 8003738:	fffff7ff 	.word	0xfffff7ff

0800373c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b086      	sub	sp, #24
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6a1b      	ldr	r3, [r3, #32]
 800374a:	4a35      	ldr	r2, [pc, #212]	; (8003820 <TIM_OC3_SetConfig+0xe4>)
 800374c:	401a      	ands	r2, r3
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	4a2f      	ldr	r2, [pc, #188]	; (8003824 <TIM_OC3_SetConfig+0xe8>)
 8003768:	4013      	ands	r3, r2
 800376a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2203      	movs	r2, #3
 8003770:	4393      	bics	r3, r2
 8003772:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68fa      	ldr	r2, [r7, #12]
 800377a:	4313      	orrs	r3, r2
 800377c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	4a29      	ldr	r2, [pc, #164]	; (8003828 <TIM_OC3_SetConfig+0xec>)
 8003782:	4013      	ands	r3, r2
 8003784:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	021b      	lsls	r3, r3, #8
 800378c:	697a      	ldr	r2, [r7, #20]
 800378e:	4313      	orrs	r3, r2
 8003790:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a25      	ldr	r2, [pc, #148]	; (800382c <TIM_OC3_SetConfig+0xf0>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d10d      	bne.n	80037b6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	4a24      	ldr	r2, [pc, #144]	; (8003830 <TIM_OC3_SetConfig+0xf4>)
 800379e:	4013      	ands	r3, r2
 80037a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	021b      	lsls	r3, r3, #8
 80037a8:	697a      	ldr	r2, [r7, #20]
 80037aa:	4313      	orrs	r3, r2
 80037ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	4a20      	ldr	r2, [pc, #128]	; (8003834 <TIM_OC3_SetConfig+0xf8>)
 80037b2:	4013      	ands	r3, r2
 80037b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a1c      	ldr	r2, [pc, #112]	; (800382c <TIM_OC3_SetConfig+0xf0>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d00b      	beq.n	80037d6 <TIM_OC3_SetConfig+0x9a>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a1d      	ldr	r2, [pc, #116]	; (8003838 <TIM_OC3_SetConfig+0xfc>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d007      	beq.n	80037d6 <TIM_OC3_SetConfig+0x9a>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a1c      	ldr	r2, [pc, #112]	; (800383c <TIM_OC3_SetConfig+0x100>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d003      	beq.n	80037d6 <TIM_OC3_SetConfig+0x9a>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a1b      	ldr	r2, [pc, #108]	; (8003840 <TIM_OC3_SetConfig+0x104>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d113      	bne.n	80037fe <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	4a1a      	ldr	r2, [pc, #104]	; (8003844 <TIM_OC3_SetConfig+0x108>)
 80037da:	4013      	ands	r3, r2
 80037dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	4a19      	ldr	r2, [pc, #100]	; (8003848 <TIM_OC3_SetConfig+0x10c>)
 80037e2:	4013      	ands	r3, r2
 80037e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	695b      	ldr	r3, [r3, #20]
 80037ea:	011b      	lsls	r3, r3, #4
 80037ec:	693a      	ldr	r2, [r7, #16]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	699b      	ldr	r3, [r3, #24]
 80037f6:	011b      	lsls	r3, r3, #4
 80037f8:	693a      	ldr	r2, [r7, #16]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	68fa      	ldr	r2, [r7, #12]
 8003808:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685a      	ldr	r2, [r3, #4]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	697a      	ldr	r2, [r7, #20]
 8003816:	621a      	str	r2, [r3, #32]
}
 8003818:	46c0      	nop			; (mov r8, r8)
 800381a:	46bd      	mov	sp, r7
 800381c:	b006      	add	sp, #24
 800381e:	bd80      	pop	{r7, pc}
 8003820:	fffffeff 	.word	0xfffffeff
 8003824:	fffeff8f 	.word	0xfffeff8f
 8003828:	fffffdff 	.word	0xfffffdff
 800382c:	40012c00 	.word	0x40012c00
 8003830:	fffff7ff 	.word	0xfffff7ff
 8003834:	fffffbff 	.word	0xfffffbff
 8003838:	40014000 	.word	0x40014000
 800383c:	40014400 	.word	0x40014400
 8003840:	40014800 	.word	0x40014800
 8003844:	ffffefff 	.word	0xffffefff
 8003848:	ffffdfff 	.word	0xffffdfff

0800384c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b086      	sub	sp, #24
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	6a1b      	ldr	r3, [r3, #32]
 800385a:	4a28      	ldr	r2, [pc, #160]	; (80038fc <TIM_OC4_SetConfig+0xb0>)
 800385c:	401a      	ands	r2, r3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6a1b      	ldr	r3, [r3, #32]
 8003866:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	69db      	ldr	r3, [r3, #28]
 8003872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	4a22      	ldr	r2, [pc, #136]	; (8003900 <TIM_OC4_SetConfig+0xb4>)
 8003878:	4013      	ands	r3, r2
 800387a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	4a21      	ldr	r2, [pc, #132]	; (8003904 <TIM_OC4_SetConfig+0xb8>)
 8003880:	4013      	ands	r3, r2
 8003882:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	021b      	lsls	r3, r3, #8
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	4313      	orrs	r3, r2
 800388e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	4a1d      	ldr	r2, [pc, #116]	; (8003908 <TIM_OC4_SetConfig+0xbc>)
 8003894:	4013      	ands	r3, r2
 8003896:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	031b      	lsls	r3, r3, #12
 800389e:	693a      	ldr	r2, [r7, #16]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a19      	ldr	r2, [pc, #100]	; (800390c <TIM_OC4_SetConfig+0xc0>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d00b      	beq.n	80038c4 <TIM_OC4_SetConfig+0x78>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	4a18      	ldr	r2, [pc, #96]	; (8003910 <TIM_OC4_SetConfig+0xc4>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d007      	beq.n	80038c4 <TIM_OC4_SetConfig+0x78>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a17      	ldr	r2, [pc, #92]	; (8003914 <TIM_OC4_SetConfig+0xc8>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d003      	beq.n	80038c4 <TIM_OC4_SetConfig+0x78>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a16      	ldr	r2, [pc, #88]	; (8003918 <TIM_OC4_SetConfig+0xcc>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d109      	bne.n	80038d8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	4a15      	ldr	r2, [pc, #84]	; (800391c <TIM_OC4_SetConfig+0xd0>)
 80038c8:	4013      	ands	r3, r2
 80038ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	695b      	ldr	r3, [r3, #20]
 80038d0:	019b      	lsls	r3, r3, #6
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	4313      	orrs	r3, r2
 80038d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	697a      	ldr	r2, [r7, #20]
 80038dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	68fa      	ldr	r2, [r7, #12]
 80038e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	685a      	ldr	r2, [r3, #4]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	693a      	ldr	r2, [r7, #16]
 80038f0:	621a      	str	r2, [r3, #32]
}
 80038f2:	46c0      	nop			; (mov r8, r8)
 80038f4:	46bd      	mov	sp, r7
 80038f6:	b006      	add	sp, #24
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	46c0      	nop			; (mov r8, r8)
 80038fc:	ffffefff 	.word	0xffffefff
 8003900:	feff8fff 	.word	0xfeff8fff
 8003904:	fffffcff 	.word	0xfffffcff
 8003908:	ffffdfff 	.word	0xffffdfff
 800390c:	40012c00 	.word	0x40012c00
 8003910:	40014000 	.word	0x40014000
 8003914:	40014400 	.word	0x40014400
 8003918:	40014800 	.word	0x40014800
 800391c:	ffffbfff 	.word	0xffffbfff

08003920 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b086      	sub	sp, #24
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a1b      	ldr	r3, [r3, #32]
 800392e:	4a25      	ldr	r2, [pc, #148]	; (80039c4 <TIM_OC5_SetConfig+0xa4>)
 8003930:	401a      	ands	r2, r3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a1b      	ldr	r3, [r3, #32]
 800393a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	4a1f      	ldr	r2, [pc, #124]	; (80039c8 <TIM_OC5_SetConfig+0xa8>)
 800394c:	4013      	ands	r3, r2
 800394e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	68fa      	ldr	r2, [r7, #12]
 8003956:	4313      	orrs	r3, r2
 8003958:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	4a1b      	ldr	r2, [pc, #108]	; (80039cc <TIM_OC5_SetConfig+0xac>)
 800395e:	4013      	ands	r3, r2
 8003960:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	041b      	lsls	r3, r3, #16
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	4313      	orrs	r3, r2
 800396c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a17      	ldr	r2, [pc, #92]	; (80039d0 <TIM_OC5_SetConfig+0xb0>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d00b      	beq.n	800398e <TIM_OC5_SetConfig+0x6e>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a16      	ldr	r2, [pc, #88]	; (80039d4 <TIM_OC5_SetConfig+0xb4>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d007      	beq.n	800398e <TIM_OC5_SetConfig+0x6e>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a15      	ldr	r2, [pc, #84]	; (80039d8 <TIM_OC5_SetConfig+0xb8>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d003      	beq.n	800398e <TIM_OC5_SetConfig+0x6e>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a14      	ldr	r2, [pc, #80]	; (80039dc <TIM_OC5_SetConfig+0xbc>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d109      	bne.n	80039a2 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	4a0c      	ldr	r2, [pc, #48]	; (80039c4 <TIM_OC5_SetConfig+0xa4>)
 8003992:	4013      	ands	r3, r2
 8003994:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	021b      	lsls	r3, r3, #8
 800399c:	697a      	ldr	r2, [r7, #20]
 800399e:	4313      	orrs	r3, r2
 80039a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	697a      	ldr	r2, [r7, #20]
 80039a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	68fa      	ldr	r2, [r7, #12]
 80039ac:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	685a      	ldr	r2, [r3, #4]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	621a      	str	r2, [r3, #32]
}
 80039bc:	46c0      	nop			; (mov r8, r8)
 80039be:	46bd      	mov	sp, r7
 80039c0:	b006      	add	sp, #24
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	fffeffff 	.word	0xfffeffff
 80039c8:	fffeff8f 	.word	0xfffeff8f
 80039cc:	fffdffff 	.word	0xfffdffff
 80039d0:	40012c00 	.word	0x40012c00
 80039d4:	40014000 	.word	0x40014000
 80039d8:	40014400 	.word	0x40014400
 80039dc:	40014800 	.word	0x40014800

080039e0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	4a26      	ldr	r2, [pc, #152]	; (8003a88 <TIM_OC6_SetConfig+0xa8>)
 80039f0:	401a      	ands	r2, r3
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	4a20      	ldr	r2, [pc, #128]	; (8003a8c <TIM_OC6_SetConfig+0xac>)
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	021b      	lsls	r3, r3, #8
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	4a1c      	ldr	r2, [pc, #112]	; (8003a90 <TIM_OC6_SetConfig+0xb0>)
 8003a20:	4013      	ands	r3, r2
 8003a22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	051b      	lsls	r3, r3, #20
 8003a2a:	693a      	ldr	r2, [r7, #16]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	4a18      	ldr	r2, [pc, #96]	; (8003a94 <TIM_OC6_SetConfig+0xb4>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d00b      	beq.n	8003a50 <TIM_OC6_SetConfig+0x70>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a17      	ldr	r2, [pc, #92]	; (8003a98 <TIM_OC6_SetConfig+0xb8>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d007      	beq.n	8003a50 <TIM_OC6_SetConfig+0x70>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	4a16      	ldr	r2, [pc, #88]	; (8003a9c <TIM_OC6_SetConfig+0xbc>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d003      	beq.n	8003a50 <TIM_OC6_SetConfig+0x70>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	4a15      	ldr	r2, [pc, #84]	; (8003aa0 <TIM_OC6_SetConfig+0xc0>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d109      	bne.n	8003a64 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	4a14      	ldr	r2, [pc, #80]	; (8003aa4 <TIM_OC6_SetConfig+0xc4>)
 8003a54:	4013      	ands	r3, r2
 8003a56:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	695b      	ldr	r3, [r3, #20]
 8003a5c:	029b      	lsls	r3, r3, #10
 8003a5e:	697a      	ldr	r2, [r7, #20]
 8003a60:	4313      	orrs	r3, r2
 8003a62:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	697a      	ldr	r2, [r7, #20]
 8003a68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	68fa      	ldr	r2, [r7, #12]
 8003a6e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	685a      	ldr	r2, [r3, #4]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	621a      	str	r2, [r3, #32]
}
 8003a7e:	46c0      	nop			; (mov r8, r8)
 8003a80:	46bd      	mov	sp, r7
 8003a82:	b006      	add	sp, #24
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	46c0      	nop			; (mov r8, r8)
 8003a88:	ffefffff 	.word	0xffefffff
 8003a8c:	feff8fff 	.word	0xfeff8fff
 8003a90:	ffdfffff 	.word	0xffdfffff
 8003a94:	40012c00 	.word	0x40012c00
 8003a98:	40014000 	.word	0x40014000
 8003a9c:	40014400 	.word	0x40014400
 8003aa0:	40014800 	.word	0x40014800
 8003aa4:	fffbffff 	.word	0xfffbffff

08003aa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b084      	sub	sp, #16
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	223c      	movs	r2, #60	; 0x3c
 8003ab6:	5c9b      	ldrb	r3, [r3, r2]
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d101      	bne.n	8003ac0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003abc:	2302      	movs	r3, #2
 8003abe:	e04f      	b.n	8003b60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	223c      	movs	r2, #60	; 0x3c
 8003ac4:	2101      	movs	r1, #1
 8003ac6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	223d      	movs	r2, #61	; 0x3d
 8003acc:	2102      	movs	r1, #2
 8003ace:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a20      	ldr	r2, [pc, #128]	; (8003b68 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d108      	bne.n	8003afc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	4a1f      	ldr	r2, [pc, #124]	; (8003b6c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003aee:	4013      	ands	r3, r2
 8003af0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	68fa      	ldr	r2, [r7, #12]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2270      	movs	r2, #112	; 0x70
 8003b00:	4393      	bics	r3, r2
 8003b02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68fa      	ldr	r2, [r7, #12]
 8003b14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a13      	ldr	r2, [pc, #76]	; (8003b68 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d009      	beq.n	8003b34 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a12      	ldr	r2, [pc, #72]	; (8003b70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d004      	beq.n	8003b34 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a11      	ldr	r2, [pc, #68]	; (8003b74 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d10c      	bne.n	8003b4e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	2280      	movs	r2, #128	; 0x80
 8003b38:	4393      	bics	r3, r2
 8003b3a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	68ba      	ldr	r2, [r7, #8]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68ba      	ldr	r2, [r7, #8]
 8003b4c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	223d      	movs	r2, #61	; 0x3d
 8003b52:	2101      	movs	r1, #1
 8003b54:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	223c      	movs	r2, #60	; 0x3c
 8003b5a:	2100      	movs	r1, #0
 8003b5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	0018      	movs	r0, r3
 8003b62:	46bd      	mov	sp, r7
 8003b64:	b004      	add	sp, #16
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	40012c00 	.word	0x40012c00
 8003b6c:	ff0fffff 	.word	0xff0fffff
 8003b70:	40000400 	.word	0x40000400
 8003b74:	40014000 	.word	0x40014000

08003b78 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003b82:	2300      	movs	r3, #0
 8003b84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	223c      	movs	r2, #60	; 0x3c
 8003b8a:	5c9b      	ldrb	r3, [r3, r2]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d101      	bne.n	8003b94 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003b90:	2302      	movs	r3, #2
 8003b92:	e079      	b.n	8003c88 <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	223c      	movs	r2, #60	; 0x3c
 8003b98:	2101      	movs	r1, #1
 8003b9a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	22ff      	movs	r2, #255	; 0xff
 8003ba0:	4393      	bics	r3, r2
 8003ba2:	001a      	movs	r2, r3
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	4a38      	ldr	r2, [pc, #224]	; (8003c90 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8003bb0:	401a      	ands	r2, r3
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	4a35      	ldr	r2, [pc, #212]	; (8003c94 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8003bbe:	401a      	ands	r2, r3
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	4a33      	ldr	r2, [pc, #204]	; (8003c98 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8003bcc:	401a      	ands	r2, r3
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	4a30      	ldr	r2, [pc, #192]	; (8003c9c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8003bda:	401a      	ands	r2, r3
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	4a2e      	ldr	r2, [pc, #184]	; (8003ca0 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8003be8:	401a      	ands	r2, r3
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	4a2b      	ldr	r2, [pc, #172]	; (8003ca4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8003bf6:	401a      	ands	r2, r3
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	4a29      	ldr	r2, [pc, #164]	; (8003ca8 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8003c04:	401a      	ands	r2, r3
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	041b      	lsls	r3, r3, #16
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a25      	ldr	r2, [pc, #148]	; (8003cac <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d106      	bne.n	8003c28 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	4a24      	ldr	r2, [pc, #144]	; (8003cb0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8003c1e:	401a      	ands	r2, r3
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	69db      	ldr	r3, [r3, #28]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a1f      	ldr	r2, [pc, #124]	; (8003cac <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d121      	bne.n	8003c76 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	4a1f      	ldr	r2, [pc, #124]	; (8003cb4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8003c36:	401a      	ands	r2, r3
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c3c:	051b      	lsls	r3, r3, #20
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	4a1c      	ldr	r2, [pc, #112]	; (8003cb8 <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 8003c46:	401a      	ands	r2, r3
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	6a1b      	ldr	r3, [r3, #32]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	4a1a      	ldr	r2, [pc, #104]	; (8003cbc <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 8003c54:	401a      	ands	r2, r3
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4a12      	ldr	r2, [pc, #72]	; (8003cac <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d106      	bne.n	8003c76 <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	4a15      	ldr	r2, [pc, #84]	; (8003cc0 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 8003c6c:	401a      	ands	r2, r3
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c72:	4313      	orrs	r3, r2
 8003c74:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	223c      	movs	r2, #60	; 0x3c
 8003c82:	2100      	movs	r1, #0
 8003c84:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	0018      	movs	r0, r3
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	b004      	add	sp, #16
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	fffffcff 	.word	0xfffffcff
 8003c94:	fffffbff 	.word	0xfffffbff
 8003c98:	fffff7ff 	.word	0xfffff7ff
 8003c9c:	ffffefff 	.word	0xffffefff
 8003ca0:	ffffdfff 	.word	0xffffdfff
 8003ca4:	ffffbfff 	.word	0xffffbfff
 8003ca8:	fff0ffff 	.word	0xfff0ffff
 8003cac:	40012c00 	.word	0x40012c00
 8003cb0:	efffffff 	.word	0xefffffff
 8003cb4:	ff0fffff 	.word	0xff0fffff
 8003cb8:	feffffff 	.word	0xfeffffff
 8003cbc:	fdffffff 	.word	0xfdffffff
 8003cc0:	dfffffff 	.word	0xdfffffff

08003cc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b082      	sub	sp, #8
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d101      	bne.n	8003cd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e046      	b.n	8003d64 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2288      	movs	r2, #136	; 0x88
 8003cda:	589b      	ldr	r3, [r3, r2]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d107      	bne.n	8003cf0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2284      	movs	r2, #132	; 0x84
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	0018      	movs	r0, r3
 8003cec:	f7fd fc1e 	bl	800152c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2288      	movs	r2, #136	; 0x88
 8003cf4:	2124      	movs	r1, #36	; 0x24
 8003cf6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2101      	movs	r1, #1
 8003d04:	438a      	bics	r2, r1
 8003d06:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	0018      	movs	r0, r3
 8003d0c:	f000 fc6e 	bl	80045ec <UART_SetConfig>
 8003d10:	0003      	movs	r3, r0
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d101      	bne.n	8003d1a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e024      	b.n	8003d64 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d003      	beq.n	8003d2a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	0018      	movs	r0, r3
 8003d26:	f000 fe05 	bl	8004934 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	490d      	ldr	r1, [pc, #52]	; (8003d6c <HAL_UART_Init+0xa8>)
 8003d36:	400a      	ands	r2, r1
 8003d38:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	212a      	movs	r1, #42	; 0x2a
 8003d46:	438a      	bics	r2, r1
 8003d48:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2101      	movs	r1, #1
 8003d56:	430a      	orrs	r2, r1
 8003d58:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	0018      	movs	r0, r3
 8003d5e:	f000 fe9d 	bl	8004a9c <UART_CheckIdleState>
 8003d62:	0003      	movs	r3, r0
}
 8003d64:	0018      	movs	r0, r3
 8003d66:	46bd      	mov	sp, r7
 8003d68:	b002      	add	sp, #8
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	ffffb7ff 	.word	0xffffb7ff

08003d70 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b08a      	sub	sp, #40	; 0x28
 8003d74:	af02      	add	r7, sp, #8
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	603b      	str	r3, [r7, #0]
 8003d7c:	1dbb      	adds	r3, r7, #6
 8003d7e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2288      	movs	r2, #136	; 0x88
 8003d84:	589b      	ldr	r3, [r3, r2]
 8003d86:	2b20      	cmp	r3, #32
 8003d88:	d000      	beq.n	8003d8c <HAL_UART_Transmit+0x1c>
 8003d8a:	e088      	b.n	8003e9e <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d003      	beq.n	8003d9a <HAL_UART_Transmit+0x2a>
 8003d92:	1dbb      	adds	r3, r7, #6
 8003d94:	881b      	ldrh	r3, [r3, #0]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d101      	bne.n	8003d9e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e080      	b.n	8003ea0 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	2380      	movs	r3, #128	; 0x80
 8003da4:	015b      	lsls	r3, r3, #5
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d109      	bne.n	8003dbe <HAL_UART_Transmit+0x4e>
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d105      	bne.n	8003dbe <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	2201      	movs	r2, #1
 8003db6:	4013      	ands	r3, r2
 8003db8:	d001      	beq.n	8003dbe <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e070      	b.n	8003ea0 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2290      	movs	r2, #144	; 0x90
 8003dc2:	2100      	movs	r1, #0
 8003dc4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	2288      	movs	r2, #136	; 0x88
 8003dca:	2121      	movs	r1, #33	; 0x21
 8003dcc:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003dce:	f7fd fdff 	bl	80019d0 <HAL_GetTick>
 8003dd2:	0003      	movs	r3, r0
 8003dd4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	1dba      	adds	r2, r7, #6
 8003dda:	2154      	movs	r1, #84	; 0x54
 8003ddc:	8812      	ldrh	r2, [r2, #0]
 8003dde:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	1dba      	adds	r2, r7, #6
 8003de4:	2156      	movs	r1, #86	; 0x56
 8003de6:	8812      	ldrh	r2, [r2, #0]
 8003de8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	689a      	ldr	r2, [r3, #8]
 8003dee:	2380      	movs	r3, #128	; 0x80
 8003df0:	015b      	lsls	r3, r3, #5
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d108      	bne.n	8003e08 <HAL_UART_Transmit+0x98>
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d104      	bne.n	8003e08 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	61bb      	str	r3, [r7, #24]
 8003e06:	e003      	b.n	8003e10 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003e10:	e02c      	b.n	8003e6c <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e12:	697a      	ldr	r2, [r7, #20]
 8003e14:	68f8      	ldr	r0, [r7, #12]
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	9300      	str	r3, [sp, #0]
 8003e1a:	0013      	movs	r3, r2
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	2180      	movs	r1, #128	; 0x80
 8003e20:	f000 fe8a 	bl	8004b38 <UART_WaitOnFlagUntilTimeout>
 8003e24:	1e03      	subs	r3, r0, #0
 8003e26:	d001      	beq.n	8003e2c <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e039      	b.n	8003ea0 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d10b      	bne.n	8003e4a <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	881b      	ldrh	r3, [r3, #0]
 8003e36:	001a      	movs	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	05d2      	lsls	r2, r2, #23
 8003e3e:	0dd2      	lsrs	r2, r2, #23
 8003e40:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	3302      	adds	r3, #2
 8003e46:	61bb      	str	r3, [r7, #24]
 8003e48:	e007      	b.n	8003e5a <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	781a      	ldrb	r2, [r3, #0]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	3301      	adds	r3, #1
 8003e58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2256      	movs	r2, #86	; 0x56
 8003e5e:	5a9b      	ldrh	r3, [r3, r2]
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	3b01      	subs	r3, #1
 8003e64:	b299      	uxth	r1, r3
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2256      	movs	r2, #86	; 0x56
 8003e6a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2256      	movs	r2, #86	; 0x56
 8003e70:	5a9b      	ldrh	r3, [r3, r2]
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d1cc      	bne.n	8003e12 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e78:	697a      	ldr	r2, [r7, #20]
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	9300      	str	r3, [sp, #0]
 8003e80:	0013      	movs	r3, r2
 8003e82:	2200      	movs	r2, #0
 8003e84:	2140      	movs	r1, #64	; 0x40
 8003e86:	f000 fe57 	bl	8004b38 <UART_WaitOnFlagUntilTimeout>
 8003e8a:	1e03      	subs	r3, r0, #0
 8003e8c:	d001      	beq.n	8003e92 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e006      	b.n	8003ea0 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2288      	movs	r2, #136	; 0x88
 8003e96:	2120      	movs	r1, #32
 8003e98:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	e000      	b.n	8003ea0 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 8003e9e:	2302      	movs	r3, #2
  }
}
 8003ea0:	0018      	movs	r0, r3
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	b008      	add	sp, #32
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b088      	sub	sp, #32
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	1dbb      	adds	r3, r7, #6
 8003eb4:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	228c      	movs	r2, #140	; 0x8c
 8003eba:	589b      	ldr	r3, [r3, r2]
 8003ebc:	2b20      	cmp	r3, #32
 8003ebe:	d145      	bne.n	8003f4c <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d003      	beq.n	8003ece <HAL_UART_Receive_IT+0x26>
 8003ec6:	1dbb      	adds	r3, r7, #6
 8003ec8:	881b      	ldrh	r3, [r3, #0]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e03d      	b.n	8003f4e <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	689a      	ldr	r2, [r3, #8]
 8003ed6:	2380      	movs	r3, #128	; 0x80
 8003ed8:	015b      	lsls	r3, r3, #5
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d109      	bne.n	8003ef2 <HAL_UART_Receive_IT+0x4a>
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	691b      	ldr	r3, [r3, #16]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d105      	bne.n	8003ef2 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	4013      	ands	r3, r2
 8003eec:	d001      	beq.n	8003ef2 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e02d      	b.n	8003f4e <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	685a      	ldr	r2, [r3, #4]
 8003efe:	2380      	movs	r3, #128	; 0x80
 8003f00:	041b      	lsls	r3, r3, #16
 8003f02:	4013      	ands	r3, r2
 8003f04:	d019      	beq.n	8003f3a <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f06:	f3ef 8310 	mrs	r3, PRIMASK
 8003f0a:	613b      	str	r3, [r7, #16]
  return(result);
 8003f0c:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003f0e:	61fb      	str	r3, [r7, #28]
 8003f10:	2301      	movs	r3, #1
 8003f12:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	f383 8810 	msr	PRIMASK, r3
}
 8003f1a:	46c0      	nop			; (mov r8, r8)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2180      	movs	r1, #128	; 0x80
 8003f28:	04c9      	lsls	r1, r1, #19
 8003f2a:	430a      	orrs	r2, r1
 8003f2c:	601a      	str	r2, [r3, #0]
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	f383 8810 	msr	PRIMASK, r3
}
 8003f38:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003f3a:	1dbb      	adds	r3, r7, #6
 8003f3c:	881a      	ldrh	r2, [r3, #0]
 8003f3e:	68b9      	ldr	r1, [r7, #8]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	0018      	movs	r0, r3
 8003f44:	f000 fec0 	bl	8004cc8 <UART_Start_Receive_IT>
 8003f48:	0003      	movs	r3, r0
 8003f4a:	e000      	b.n	8003f4e <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8003f4c:	2302      	movs	r3, #2
  }
}
 8003f4e:	0018      	movs	r0, r3
 8003f50:	46bd      	mov	sp, r7
 8003f52:	b008      	add	sp, #32
 8003f54:	bd80      	pop	{r7, pc}
	...

08003f58 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f58:	b5b0      	push	{r4, r5, r7, lr}
 8003f5a:	b0aa      	sub	sp, #168	; 0xa8
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	69db      	ldr	r3, [r3, #28]
 8003f66:	22a4      	movs	r2, #164	; 0xa4
 8003f68:	18b9      	adds	r1, r7, r2
 8003f6a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	20a0      	movs	r0, #160	; 0xa0
 8003f74:	1839      	adds	r1, r7, r0
 8003f76:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	249c      	movs	r4, #156	; 0x9c
 8003f80:	1939      	adds	r1, r7, r4
 8003f82:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003f84:	0011      	movs	r1, r2
 8003f86:	18bb      	adds	r3, r7, r2
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4aa2      	ldr	r2, [pc, #648]	; (8004214 <HAL_UART_IRQHandler+0x2bc>)
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	2298      	movs	r2, #152	; 0x98
 8003f90:	18bd      	adds	r5, r7, r2
 8003f92:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8003f94:	18bb      	adds	r3, r7, r2
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d11a      	bne.n	8003fd2 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003f9c:	187b      	adds	r3, r7, r1
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2220      	movs	r2, #32
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	d015      	beq.n	8003fd2 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003fa6:	183b      	adds	r3, r7, r0
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	2220      	movs	r2, #32
 8003fac:	4013      	ands	r3, r2
 8003fae:	d105      	bne.n	8003fbc <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003fb0:	193b      	adds	r3, r7, r4
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	2380      	movs	r3, #128	; 0x80
 8003fb6:	055b      	lsls	r3, r3, #21
 8003fb8:	4013      	ands	r3, r2
 8003fba:	d00a      	beq.n	8003fd2 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d100      	bne.n	8003fc6 <HAL_UART_IRQHandler+0x6e>
 8003fc4:	e2dc      	b.n	8004580 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	0010      	movs	r0, r2
 8003fce:	4798      	blx	r3
      }
      return;
 8003fd0:	e2d6      	b.n	8004580 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003fd2:	2398      	movs	r3, #152	; 0x98
 8003fd4:	18fb      	adds	r3, r7, r3
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d100      	bne.n	8003fde <HAL_UART_IRQHandler+0x86>
 8003fdc:	e122      	b.n	8004224 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003fde:	239c      	movs	r3, #156	; 0x9c
 8003fe0:	18fb      	adds	r3, r7, r3
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a8c      	ldr	r2, [pc, #560]	; (8004218 <HAL_UART_IRQHandler+0x2c0>)
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	d106      	bne.n	8003ff8 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003fea:	23a0      	movs	r3, #160	; 0xa0
 8003fec:	18fb      	adds	r3, r7, r3
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a8a      	ldr	r2, [pc, #552]	; (800421c <HAL_UART_IRQHandler+0x2c4>)
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	d100      	bne.n	8003ff8 <HAL_UART_IRQHandler+0xa0>
 8003ff6:	e115      	b.n	8004224 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003ff8:	23a4      	movs	r3, #164	; 0xa4
 8003ffa:	18fb      	adds	r3, r7, r3
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	2201      	movs	r2, #1
 8004000:	4013      	ands	r3, r2
 8004002:	d012      	beq.n	800402a <HAL_UART_IRQHandler+0xd2>
 8004004:	23a0      	movs	r3, #160	; 0xa0
 8004006:	18fb      	adds	r3, r7, r3
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	2380      	movs	r3, #128	; 0x80
 800400c:	005b      	lsls	r3, r3, #1
 800400e:	4013      	ands	r3, r2
 8004010:	d00b      	beq.n	800402a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2201      	movs	r2, #1
 8004018:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2290      	movs	r2, #144	; 0x90
 800401e:	589b      	ldr	r3, [r3, r2]
 8004020:	2201      	movs	r2, #1
 8004022:	431a      	orrs	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2190      	movs	r1, #144	; 0x90
 8004028:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800402a:	23a4      	movs	r3, #164	; 0xa4
 800402c:	18fb      	adds	r3, r7, r3
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2202      	movs	r2, #2
 8004032:	4013      	ands	r3, r2
 8004034:	d011      	beq.n	800405a <HAL_UART_IRQHandler+0x102>
 8004036:	239c      	movs	r3, #156	; 0x9c
 8004038:	18fb      	adds	r3, r7, r3
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2201      	movs	r2, #1
 800403e:	4013      	ands	r3, r2
 8004040:	d00b      	beq.n	800405a <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2202      	movs	r2, #2
 8004048:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2290      	movs	r2, #144	; 0x90
 800404e:	589b      	ldr	r3, [r3, r2]
 8004050:	2204      	movs	r2, #4
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2190      	movs	r1, #144	; 0x90
 8004058:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800405a:	23a4      	movs	r3, #164	; 0xa4
 800405c:	18fb      	adds	r3, r7, r3
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2204      	movs	r2, #4
 8004062:	4013      	ands	r3, r2
 8004064:	d011      	beq.n	800408a <HAL_UART_IRQHandler+0x132>
 8004066:	239c      	movs	r3, #156	; 0x9c
 8004068:	18fb      	adds	r3, r7, r3
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2201      	movs	r2, #1
 800406e:	4013      	ands	r3, r2
 8004070:	d00b      	beq.n	800408a <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2204      	movs	r2, #4
 8004078:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2290      	movs	r2, #144	; 0x90
 800407e:	589b      	ldr	r3, [r3, r2]
 8004080:	2202      	movs	r2, #2
 8004082:	431a      	orrs	r2, r3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2190      	movs	r1, #144	; 0x90
 8004088:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800408a:	23a4      	movs	r3, #164	; 0xa4
 800408c:	18fb      	adds	r3, r7, r3
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	2208      	movs	r2, #8
 8004092:	4013      	ands	r3, r2
 8004094:	d017      	beq.n	80040c6 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004096:	23a0      	movs	r3, #160	; 0xa0
 8004098:	18fb      	adds	r3, r7, r3
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	2220      	movs	r2, #32
 800409e:	4013      	ands	r3, r2
 80040a0:	d105      	bne.n	80040ae <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80040a2:	239c      	movs	r3, #156	; 0x9c
 80040a4:	18fb      	adds	r3, r7, r3
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a5b      	ldr	r2, [pc, #364]	; (8004218 <HAL_UART_IRQHandler+0x2c0>)
 80040aa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80040ac:	d00b      	beq.n	80040c6 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2208      	movs	r2, #8
 80040b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2290      	movs	r2, #144	; 0x90
 80040ba:	589b      	ldr	r3, [r3, r2]
 80040bc:	2208      	movs	r2, #8
 80040be:	431a      	orrs	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2190      	movs	r1, #144	; 0x90
 80040c4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80040c6:	23a4      	movs	r3, #164	; 0xa4
 80040c8:	18fb      	adds	r3, r7, r3
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	2380      	movs	r3, #128	; 0x80
 80040ce:	011b      	lsls	r3, r3, #4
 80040d0:	4013      	ands	r3, r2
 80040d2:	d013      	beq.n	80040fc <HAL_UART_IRQHandler+0x1a4>
 80040d4:	23a0      	movs	r3, #160	; 0xa0
 80040d6:	18fb      	adds	r3, r7, r3
 80040d8:	681a      	ldr	r2, [r3, #0]
 80040da:	2380      	movs	r3, #128	; 0x80
 80040dc:	04db      	lsls	r3, r3, #19
 80040de:	4013      	ands	r3, r2
 80040e0:	d00c      	beq.n	80040fc <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2280      	movs	r2, #128	; 0x80
 80040e8:	0112      	lsls	r2, r2, #4
 80040ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2290      	movs	r2, #144	; 0x90
 80040f0:	589b      	ldr	r3, [r3, r2]
 80040f2:	2220      	movs	r2, #32
 80040f4:	431a      	orrs	r2, r3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2190      	movs	r1, #144	; 0x90
 80040fa:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2290      	movs	r2, #144	; 0x90
 8004100:	589b      	ldr	r3, [r3, r2]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d100      	bne.n	8004108 <HAL_UART_IRQHandler+0x1b0>
 8004106:	e23d      	b.n	8004584 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004108:	23a4      	movs	r3, #164	; 0xa4
 800410a:	18fb      	adds	r3, r7, r3
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2220      	movs	r2, #32
 8004110:	4013      	ands	r3, r2
 8004112:	d015      	beq.n	8004140 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004114:	23a0      	movs	r3, #160	; 0xa0
 8004116:	18fb      	adds	r3, r7, r3
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2220      	movs	r2, #32
 800411c:	4013      	ands	r3, r2
 800411e:	d106      	bne.n	800412e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004120:	239c      	movs	r3, #156	; 0x9c
 8004122:	18fb      	adds	r3, r7, r3
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	2380      	movs	r3, #128	; 0x80
 8004128:	055b      	lsls	r3, r3, #21
 800412a:	4013      	ands	r3, r2
 800412c:	d008      	beq.n	8004140 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004132:	2b00      	cmp	r3, #0
 8004134:	d004      	beq.n	8004140 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	0010      	movs	r0, r2
 800413e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2290      	movs	r2, #144	; 0x90
 8004144:	589b      	ldr	r3, [r3, r2]
 8004146:	2194      	movs	r1, #148	; 0x94
 8004148:	187a      	adds	r2, r7, r1
 800414a:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	2240      	movs	r2, #64	; 0x40
 8004154:	4013      	ands	r3, r2
 8004156:	2b40      	cmp	r3, #64	; 0x40
 8004158:	d004      	beq.n	8004164 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800415a:	187b      	adds	r3, r7, r1
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	2228      	movs	r2, #40	; 0x28
 8004160:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004162:	d04c      	beq.n	80041fe <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	0018      	movs	r0, r3
 8004168:	f000 fed2 	bl	8004f10 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	2240      	movs	r2, #64	; 0x40
 8004174:	4013      	ands	r3, r2
 8004176:	2b40      	cmp	r3, #64	; 0x40
 8004178:	d13c      	bne.n	80041f4 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800417a:	f3ef 8310 	mrs	r3, PRIMASK
 800417e:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8004180:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004182:	2090      	movs	r0, #144	; 0x90
 8004184:	183a      	adds	r2, r7, r0
 8004186:	6013      	str	r3, [r2, #0]
 8004188:	2301      	movs	r3, #1
 800418a:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800418c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800418e:	f383 8810 	msr	PRIMASK, r3
}
 8004192:	46c0      	nop			; (mov r8, r8)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	689a      	ldr	r2, [r3, #8]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2140      	movs	r1, #64	; 0x40
 80041a0:	438a      	bics	r2, r1
 80041a2:	609a      	str	r2, [r3, #8]
 80041a4:	183b      	adds	r3, r7, r0
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041aa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80041ac:	f383 8810 	msr	PRIMASK, r3
}
 80041b0:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2280      	movs	r2, #128	; 0x80
 80041b6:	589b      	ldr	r3, [r3, r2]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d016      	beq.n	80041ea <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2280      	movs	r2, #128	; 0x80
 80041c0:	589b      	ldr	r3, [r3, r2]
 80041c2:	4a17      	ldr	r2, [pc, #92]	; (8004220 <HAL_UART_IRQHandler+0x2c8>)
 80041c4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2280      	movs	r2, #128	; 0x80
 80041ca:	589b      	ldr	r3, [r3, r2]
 80041cc:	0018      	movs	r0, r3
 80041ce:	f7fd fd49 	bl	8001c64 <HAL_DMA_Abort_IT>
 80041d2:	1e03      	subs	r3, r0, #0
 80041d4:	d01c      	beq.n	8004210 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2280      	movs	r2, #128	; 0x80
 80041da:	589b      	ldr	r3, [r3, r2]
 80041dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	2180      	movs	r1, #128	; 0x80
 80041e2:	5852      	ldr	r2, [r2, r1]
 80041e4:	0010      	movs	r0, r2
 80041e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041e8:	e012      	b.n	8004210 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	0018      	movs	r0, r3
 80041ee:	f000 f9e9 	bl	80045c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041f2:	e00d      	b.n	8004210 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	0018      	movs	r0, r3
 80041f8:	f000 f9e4 	bl	80045c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041fc:	e008      	b.n	8004210 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	0018      	movs	r0, r3
 8004202:	f000 f9df 	bl	80045c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2290      	movs	r2, #144	; 0x90
 800420a:	2100      	movs	r1, #0
 800420c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800420e:	e1b9      	b.n	8004584 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004210:	46c0      	nop			; (mov r8, r8)
    return;
 8004212:	e1b7      	b.n	8004584 <HAL_UART_IRQHandler+0x62c>
 8004214:	0000080f 	.word	0x0000080f
 8004218:	10000001 	.word	0x10000001
 800421c:	04000120 	.word	0x04000120
 8004220:	08004fdd 	.word	0x08004fdd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004228:	2b01      	cmp	r3, #1
 800422a:	d000      	beq.n	800422e <HAL_UART_IRQHandler+0x2d6>
 800422c:	e13e      	b.n	80044ac <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800422e:	23a4      	movs	r3, #164	; 0xa4
 8004230:	18fb      	adds	r3, r7, r3
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2210      	movs	r2, #16
 8004236:	4013      	ands	r3, r2
 8004238:	d100      	bne.n	800423c <HAL_UART_IRQHandler+0x2e4>
 800423a:	e137      	b.n	80044ac <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800423c:	23a0      	movs	r3, #160	; 0xa0
 800423e:	18fb      	adds	r3, r7, r3
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	2210      	movs	r2, #16
 8004244:	4013      	ands	r3, r2
 8004246:	d100      	bne.n	800424a <HAL_UART_IRQHandler+0x2f2>
 8004248:	e130      	b.n	80044ac <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2210      	movs	r2, #16
 8004250:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	2240      	movs	r2, #64	; 0x40
 800425a:	4013      	ands	r3, r2
 800425c:	2b40      	cmp	r3, #64	; 0x40
 800425e:	d000      	beq.n	8004262 <HAL_UART_IRQHandler+0x30a>
 8004260:	e0a4      	b.n	80043ac <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2280      	movs	r2, #128	; 0x80
 8004266:	589b      	ldr	r3, [r3, r2]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	217e      	movs	r1, #126	; 0x7e
 800426e:	187b      	adds	r3, r7, r1
 8004270:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004272:	187b      	adds	r3, r7, r1
 8004274:	881b      	ldrh	r3, [r3, #0]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d100      	bne.n	800427c <HAL_UART_IRQHandler+0x324>
 800427a:	e185      	b.n	8004588 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	225c      	movs	r2, #92	; 0x5c
 8004280:	5a9b      	ldrh	r3, [r3, r2]
 8004282:	187a      	adds	r2, r7, r1
 8004284:	8812      	ldrh	r2, [r2, #0]
 8004286:	429a      	cmp	r2, r3
 8004288:	d300      	bcc.n	800428c <HAL_UART_IRQHandler+0x334>
 800428a:	e17d      	b.n	8004588 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	187a      	adds	r2, r7, r1
 8004290:	215e      	movs	r1, #94	; 0x5e
 8004292:	8812      	ldrh	r2, [r2, #0]
 8004294:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2280      	movs	r2, #128	; 0x80
 800429a:	589b      	ldr	r3, [r3, r2]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2220      	movs	r2, #32
 80042a2:	4013      	ands	r3, r2
 80042a4:	d170      	bne.n	8004388 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042a6:	f3ef 8310 	mrs	r3, PRIMASK
 80042aa:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80042ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042ae:	67bb      	str	r3, [r7, #120]	; 0x78
 80042b0:	2301      	movs	r3, #1
 80042b2:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042b6:	f383 8810 	msr	PRIMASK, r3
}
 80042ba:	46c0      	nop			; (mov r8, r8)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	49b4      	ldr	r1, [pc, #720]	; (8004598 <HAL_UART_IRQHandler+0x640>)
 80042c8:	400a      	ands	r2, r1
 80042ca:	601a      	str	r2, [r3, #0]
 80042cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80042ce:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042d2:	f383 8810 	msr	PRIMASK, r3
}
 80042d6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042d8:	f3ef 8310 	mrs	r3, PRIMASK
 80042dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80042de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042e0:	677b      	str	r3, [r7, #116]	; 0x74
 80042e2:	2301      	movs	r3, #1
 80042e4:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042e8:	f383 8810 	msr	PRIMASK, r3
}
 80042ec:	46c0      	nop			; (mov r8, r8)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689a      	ldr	r2, [r3, #8]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2101      	movs	r1, #1
 80042fa:	438a      	bics	r2, r1
 80042fc:	609a      	str	r2, [r3, #8]
 80042fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004300:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004302:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004304:	f383 8810 	msr	PRIMASK, r3
}
 8004308:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800430a:	f3ef 8310 	mrs	r3, PRIMASK
 800430e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8004310:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004312:	673b      	str	r3, [r7, #112]	; 0x70
 8004314:	2301      	movs	r3, #1
 8004316:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004318:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800431a:	f383 8810 	msr	PRIMASK, r3
}
 800431e:	46c0      	nop			; (mov r8, r8)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	689a      	ldr	r2, [r3, #8]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2140      	movs	r1, #64	; 0x40
 800432c:	438a      	bics	r2, r1
 800432e:	609a      	str	r2, [r3, #8]
 8004330:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004332:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004334:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004336:	f383 8810 	msr	PRIMASK, r3
}
 800433a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	228c      	movs	r2, #140	; 0x8c
 8004340:	2120      	movs	r1, #32
 8004342:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800434a:	f3ef 8310 	mrs	r3, PRIMASK
 800434e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004350:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004352:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004354:	2301      	movs	r3, #1
 8004356:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004358:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800435a:	f383 8810 	msr	PRIMASK, r3
}
 800435e:	46c0      	nop			; (mov r8, r8)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	2110      	movs	r1, #16
 800436c:	438a      	bics	r2, r1
 800436e:	601a      	str	r2, [r3, #0]
 8004370:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004372:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004374:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004376:	f383 8810 	msr	PRIMASK, r3
}
 800437a:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2280      	movs	r2, #128	; 0x80
 8004380:	589b      	ldr	r3, [r3, r2]
 8004382:	0018      	movs	r0, r3
 8004384:	f7fd fc0c 	bl	8001ba0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2202      	movs	r2, #2
 800438c:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	225c      	movs	r2, #92	; 0x5c
 8004392:	5a9a      	ldrh	r2, [r3, r2]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	215e      	movs	r1, #94	; 0x5e
 8004398:	5a5b      	ldrh	r3, [r3, r1]
 800439a:	b29b      	uxth	r3, r3
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	b29a      	uxth	r2, r3
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	0011      	movs	r1, r2
 80043a4:	0018      	movs	r0, r3
 80043a6:	f000 f915 	bl	80045d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80043aa:	e0ed      	b.n	8004588 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	225c      	movs	r2, #92	; 0x5c
 80043b0:	5a99      	ldrh	r1, [r3, r2]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	225e      	movs	r2, #94	; 0x5e
 80043b6:	5a9b      	ldrh	r3, [r3, r2]
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	208e      	movs	r0, #142	; 0x8e
 80043bc:	183b      	adds	r3, r7, r0
 80043be:	1a8a      	subs	r2, r1, r2
 80043c0:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	225e      	movs	r2, #94	; 0x5e
 80043c6:	5a9b      	ldrh	r3, [r3, r2]
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d100      	bne.n	80043d0 <HAL_UART_IRQHandler+0x478>
 80043ce:	e0dd      	b.n	800458c <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 80043d0:	183b      	adds	r3, r7, r0
 80043d2:	881b      	ldrh	r3, [r3, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d100      	bne.n	80043da <HAL_UART_IRQHandler+0x482>
 80043d8:	e0d8      	b.n	800458c <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043da:	f3ef 8310 	mrs	r3, PRIMASK
 80043de:	60fb      	str	r3, [r7, #12]
  return(result);
 80043e0:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80043e2:	2488      	movs	r4, #136	; 0x88
 80043e4:	193a      	adds	r2, r7, r4
 80043e6:	6013      	str	r3, [r2, #0]
 80043e8:	2301      	movs	r3, #1
 80043ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	f383 8810 	msr	PRIMASK, r3
}
 80043f2:	46c0      	nop			; (mov r8, r8)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4967      	ldr	r1, [pc, #412]	; (800459c <HAL_UART_IRQHandler+0x644>)
 8004400:	400a      	ands	r2, r1
 8004402:	601a      	str	r2, [r3, #0]
 8004404:	193b      	adds	r3, r7, r4
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	f383 8810 	msr	PRIMASK, r3
}
 8004410:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004412:	f3ef 8310 	mrs	r3, PRIMASK
 8004416:	61bb      	str	r3, [r7, #24]
  return(result);
 8004418:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800441a:	2484      	movs	r4, #132	; 0x84
 800441c:	193a      	adds	r2, r7, r4
 800441e:	6013      	str	r3, [r2, #0]
 8004420:	2301      	movs	r3, #1
 8004422:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	f383 8810 	msr	PRIMASK, r3
}
 800442a:	46c0      	nop			; (mov r8, r8)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	689a      	ldr	r2, [r3, #8]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	495a      	ldr	r1, [pc, #360]	; (80045a0 <HAL_UART_IRQHandler+0x648>)
 8004438:	400a      	ands	r2, r1
 800443a:	609a      	str	r2, [r3, #8]
 800443c:	193b      	adds	r3, r7, r4
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004442:	6a3b      	ldr	r3, [r7, #32]
 8004444:	f383 8810 	msr	PRIMASK, r3
}
 8004448:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	228c      	movs	r2, #140	; 0x8c
 800444e:	2120      	movs	r1, #32
 8004450:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800445e:	f3ef 8310 	mrs	r3, PRIMASK
 8004462:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004464:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004466:	2480      	movs	r4, #128	; 0x80
 8004468:	193a      	adds	r2, r7, r4
 800446a:	6013      	str	r3, [r2, #0]
 800446c:	2301      	movs	r3, #1
 800446e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004472:	f383 8810 	msr	PRIMASK, r3
}
 8004476:	46c0      	nop			; (mov r8, r8)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	2110      	movs	r1, #16
 8004484:	438a      	bics	r2, r1
 8004486:	601a      	str	r2, [r3, #0]
 8004488:	193b      	adds	r3, r7, r4
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800448e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004490:	f383 8810 	msr	PRIMASK, r3
}
 8004494:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2202      	movs	r2, #2
 800449a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800449c:	183b      	adds	r3, r7, r0
 800449e:	881a      	ldrh	r2, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	0011      	movs	r1, r2
 80044a4:	0018      	movs	r0, r3
 80044a6:	f000 f895 	bl	80045d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80044aa:	e06f      	b.n	800458c <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80044ac:	23a4      	movs	r3, #164	; 0xa4
 80044ae:	18fb      	adds	r3, r7, r3
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	2380      	movs	r3, #128	; 0x80
 80044b4:	035b      	lsls	r3, r3, #13
 80044b6:	4013      	ands	r3, r2
 80044b8:	d010      	beq.n	80044dc <HAL_UART_IRQHandler+0x584>
 80044ba:	239c      	movs	r3, #156	; 0x9c
 80044bc:	18fb      	adds	r3, r7, r3
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	2380      	movs	r3, #128	; 0x80
 80044c2:	03db      	lsls	r3, r3, #15
 80044c4:	4013      	ands	r3, r2
 80044c6:	d009      	beq.n	80044dc <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	2280      	movs	r2, #128	; 0x80
 80044ce:	0352      	lsls	r2, r2, #13
 80044d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	0018      	movs	r0, r3
 80044d6:	f001 fa25 	bl	8005924 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80044da:	e05a      	b.n	8004592 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80044dc:	23a4      	movs	r3, #164	; 0xa4
 80044de:	18fb      	adds	r3, r7, r3
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2280      	movs	r2, #128	; 0x80
 80044e4:	4013      	ands	r3, r2
 80044e6:	d016      	beq.n	8004516 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80044e8:	23a0      	movs	r3, #160	; 0xa0
 80044ea:	18fb      	adds	r3, r7, r3
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2280      	movs	r2, #128	; 0x80
 80044f0:	4013      	ands	r3, r2
 80044f2:	d106      	bne.n	8004502 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80044f4:	239c      	movs	r3, #156	; 0x9c
 80044f6:	18fb      	adds	r3, r7, r3
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	2380      	movs	r3, #128	; 0x80
 80044fc:	041b      	lsls	r3, r3, #16
 80044fe:	4013      	ands	r3, r2
 8004500:	d009      	beq.n	8004516 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004506:	2b00      	cmp	r3, #0
 8004508:	d042      	beq.n	8004590 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	0010      	movs	r0, r2
 8004512:	4798      	blx	r3
    }
    return;
 8004514:	e03c      	b.n	8004590 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004516:	23a4      	movs	r3, #164	; 0xa4
 8004518:	18fb      	adds	r3, r7, r3
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2240      	movs	r2, #64	; 0x40
 800451e:	4013      	ands	r3, r2
 8004520:	d00a      	beq.n	8004538 <HAL_UART_IRQHandler+0x5e0>
 8004522:	23a0      	movs	r3, #160	; 0xa0
 8004524:	18fb      	adds	r3, r7, r3
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2240      	movs	r2, #64	; 0x40
 800452a:	4013      	ands	r3, r2
 800452c:	d004      	beq.n	8004538 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	0018      	movs	r0, r3
 8004532:	f000 fd6a 	bl	800500a <UART_EndTransmit_IT>
    return;
 8004536:	e02c      	b.n	8004592 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004538:	23a4      	movs	r3, #164	; 0xa4
 800453a:	18fb      	adds	r3, r7, r3
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	2380      	movs	r3, #128	; 0x80
 8004540:	041b      	lsls	r3, r3, #16
 8004542:	4013      	ands	r3, r2
 8004544:	d00b      	beq.n	800455e <HAL_UART_IRQHandler+0x606>
 8004546:	23a0      	movs	r3, #160	; 0xa0
 8004548:	18fb      	adds	r3, r7, r3
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	2380      	movs	r3, #128	; 0x80
 800454e:	05db      	lsls	r3, r3, #23
 8004550:	4013      	ands	r3, r2
 8004552:	d004      	beq.n	800455e <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	0018      	movs	r0, r3
 8004558:	f001 f9f4 	bl	8005944 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800455c:	e019      	b.n	8004592 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800455e:	23a4      	movs	r3, #164	; 0xa4
 8004560:	18fb      	adds	r3, r7, r3
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	2380      	movs	r3, #128	; 0x80
 8004566:	045b      	lsls	r3, r3, #17
 8004568:	4013      	ands	r3, r2
 800456a:	d012      	beq.n	8004592 <HAL_UART_IRQHandler+0x63a>
 800456c:	23a0      	movs	r3, #160	; 0xa0
 800456e:	18fb      	adds	r3, r7, r3
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	da0d      	bge.n	8004592 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	0018      	movs	r0, r3
 800457a:	f001 f9db 	bl	8005934 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800457e:	e008      	b.n	8004592 <HAL_UART_IRQHandler+0x63a>
      return;
 8004580:	46c0      	nop			; (mov r8, r8)
 8004582:	e006      	b.n	8004592 <HAL_UART_IRQHandler+0x63a>
    return;
 8004584:	46c0      	nop			; (mov r8, r8)
 8004586:	e004      	b.n	8004592 <HAL_UART_IRQHandler+0x63a>
      return;
 8004588:	46c0      	nop			; (mov r8, r8)
 800458a:	e002      	b.n	8004592 <HAL_UART_IRQHandler+0x63a>
      return;
 800458c:	46c0      	nop			; (mov r8, r8)
 800458e:	e000      	b.n	8004592 <HAL_UART_IRQHandler+0x63a>
    return;
 8004590:	46c0      	nop			; (mov r8, r8)
  }
}
 8004592:	46bd      	mov	sp, r7
 8004594:	b02a      	add	sp, #168	; 0xa8
 8004596:	bdb0      	pop	{r4, r5, r7, pc}
 8004598:	fffffeff 	.word	0xfffffeff
 800459c:	fffffedf 	.word	0xfffffedf
 80045a0:	effffffe 	.word	0xeffffffe

080045a4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80045ac:	46c0      	nop			; (mov r8, r8)
 80045ae:	46bd      	mov	sp, r7
 80045b0:	b002      	add	sp, #8
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b082      	sub	sp, #8
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80045bc:	46c0      	nop			; (mov r8, r8)
 80045be:	46bd      	mov	sp, r7
 80045c0:	b002      	add	sp, #8
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80045cc:	46c0      	nop			; (mov r8, r8)
 80045ce:	46bd      	mov	sp, r7
 80045d0:	b002      	add	sp, #8
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b082      	sub	sp, #8
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	000a      	movs	r2, r1
 80045de:	1cbb      	adds	r3, r7, #2
 80045e0:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80045e2:	46c0      	nop			; (mov r8, r8)
 80045e4:	46bd      	mov	sp, r7
 80045e6:	b002      	add	sp, #8
 80045e8:	bd80      	pop	{r7, pc}
	...

080045ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b088      	sub	sp, #32
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045f4:	231a      	movs	r3, #26
 80045f6:	18fb      	adds	r3, r7, r3
 80045f8:	2200      	movs	r2, #0
 80045fa:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689a      	ldr	r2, [r3, #8]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	691b      	ldr	r3, [r3, #16]
 8004604:	431a      	orrs	r2, r3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	431a      	orrs	r2, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	69db      	ldr	r3, [r3, #28]
 8004610:	4313      	orrs	r3, r2
 8004612:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4abc      	ldr	r2, [pc, #752]	; (800490c <UART_SetConfig+0x320>)
 800461c:	4013      	ands	r3, r2
 800461e:	0019      	movs	r1, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	69fa      	ldr	r2, [r7, #28]
 8004626:	430a      	orrs	r2, r1
 8004628:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	4ab7      	ldr	r2, [pc, #732]	; (8004910 <UART_SetConfig+0x324>)
 8004632:	4013      	ands	r3, r2
 8004634:	0019      	movs	r1, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	68da      	ldr	r2, [r3, #12]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	430a      	orrs	r2, r1
 8004640:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	699b      	ldr	r3, [r3, #24]
 8004646:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6a1b      	ldr	r3, [r3, #32]
 800464c:	69fa      	ldr	r2, [r7, #28]
 800464e:	4313      	orrs	r3, r2
 8004650:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	4aae      	ldr	r2, [pc, #696]	; (8004914 <UART_SetConfig+0x328>)
 800465a:	4013      	ands	r3, r2
 800465c:	0019      	movs	r1, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	69fa      	ldr	r2, [r7, #28]
 8004664:	430a      	orrs	r2, r1
 8004666:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800466e:	220f      	movs	r2, #15
 8004670:	4393      	bics	r3, r2
 8004672:	0019      	movs	r1, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	430a      	orrs	r2, r1
 800467e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4aa4      	ldr	r2, [pc, #656]	; (8004918 <UART_SetConfig+0x32c>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d127      	bne.n	80046da <UART_SetConfig+0xee>
 800468a:	4ba4      	ldr	r3, [pc, #656]	; (800491c <UART_SetConfig+0x330>)
 800468c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800468e:	2203      	movs	r2, #3
 8004690:	4013      	ands	r3, r2
 8004692:	2b03      	cmp	r3, #3
 8004694:	d017      	beq.n	80046c6 <UART_SetConfig+0xda>
 8004696:	d81b      	bhi.n	80046d0 <UART_SetConfig+0xe4>
 8004698:	2b02      	cmp	r3, #2
 800469a:	d00a      	beq.n	80046b2 <UART_SetConfig+0xc6>
 800469c:	d818      	bhi.n	80046d0 <UART_SetConfig+0xe4>
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d002      	beq.n	80046a8 <UART_SetConfig+0xbc>
 80046a2:	2b01      	cmp	r3, #1
 80046a4:	d00a      	beq.n	80046bc <UART_SetConfig+0xd0>
 80046a6:	e013      	b.n	80046d0 <UART_SetConfig+0xe4>
 80046a8:	231b      	movs	r3, #27
 80046aa:	18fb      	adds	r3, r7, r3
 80046ac:	2200      	movs	r2, #0
 80046ae:	701a      	strb	r2, [r3, #0]
 80046b0:	e058      	b.n	8004764 <UART_SetConfig+0x178>
 80046b2:	231b      	movs	r3, #27
 80046b4:	18fb      	adds	r3, r7, r3
 80046b6:	2202      	movs	r2, #2
 80046b8:	701a      	strb	r2, [r3, #0]
 80046ba:	e053      	b.n	8004764 <UART_SetConfig+0x178>
 80046bc:	231b      	movs	r3, #27
 80046be:	18fb      	adds	r3, r7, r3
 80046c0:	2204      	movs	r2, #4
 80046c2:	701a      	strb	r2, [r3, #0]
 80046c4:	e04e      	b.n	8004764 <UART_SetConfig+0x178>
 80046c6:	231b      	movs	r3, #27
 80046c8:	18fb      	adds	r3, r7, r3
 80046ca:	2208      	movs	r2, #8
 80046cc:	701a      	strb	r2, [r3, #0]
 80046ce:	e049      	b.n	8004764 <UART_SetConfig+0x178>
 80046d0:	231b      	movs	r3, #27
 80046d2:	18fb      	adds	r3, r7, r3
 80046d4:	2210      	movs	r2, #16
 80046d6:	701a      	strb	r2, [r3, #0]
 80046d8:	e044      	b.n	8004764 <UART_SetConfig+0x178>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a90      	ldr	r2, [pc, #576]	; (8004920 <UART_SetConfig+0x334>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d127      	bne.n	8004734 <UART_SetConfig+0x148>
 80046e4:	4b8d      	ldr	r3, [pc, #564]	; (800491c <UART_SetConfig+0x330>)
 80046e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046e8:	220c      	movs	r2, #12
 80046ea:	4013      	ands	r3, r2
 80046ec:	2b0c      	cmp	r3, #12
 80046ee:	d017      	beq.n	8004720 <UART_SetConfig+0x134>
 80046f0:	d81b      	bhi.n	800472a <UART_SetConfig+0x13e>
 80046f2:	2b08      	cmp	r3, #8
 80046f4:	d00a      	beq.n	800470c <UART_SetConfig+0x120>
 80046f6:	d818      	bhi.n	800472a <UART_SetConfig+0x13e>
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d002      	beq.n	8004702 <UART_SetConfig+0x116>
 80046fc:	2b04      	cmp	r3, #4
 80046fe:	d00a      	beq.n	8004716 <UART_SetConfig+0x12a>
 8004700:	e013      	b.n	800472a <UART_SetConfig+0x13e>
 8004702:	231b      	movs	r3, #27
 8004704:	18fb      	adds	r3, r7, r3
 8004706:	2200      	movs	r2, #0
 8004708:	701a      	strb	r2, [r3, #0]
 800470a:	e02b      	b.n	8004764 <UART_SetConfig+0x178>
 800470c:	231b      	movs	r3, #27
 800470e:	18fb      	adds	r3, r7, r3
 8004710:	2202      	movs	r2, #2
 8004712:	701a      	strb	r2, [r3, #0]
 8004714:	e026      	b.n	8004764 <UART_SetConfig+0x178>
 8004716:	231b      	movs	r3, #27
 8004718:	18fb      	adds	r3, r7, r3
 800471a:	2204      	movs	r2, #4
 800471c:	701a      	strb	r2, [r3, #0]
 800471e:	e021      	b.n	8004764 <UART_SetConfig+0x178>
 8004720:	231b      	movs	r3, #27
 8004722:	18fb      	adds	r3, r7, r3
 8004724:	2208      	movs	r2, #8
 8004726:	701a      	strb	r2, [r3, #0]
 8004728:	e01c      	b.n	8004764 <UART_SetConfig+0x178>
 800472a:	231b      	movs	r3, #27
 800472c:	18fb      	adds	r3, r7, r3
 800472e:	2210      	movs	r2, #16
 8004730:	701a      	strb	r2, [r3, #0]
 8004732:	e017      	b.n	8004764 <UART_SetConfig+0x178>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a7a      	ldr	r2, [pc, #488]	; (8004924 <UART_SetConfig+0x338>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d104      	bne.n	8004748 <UART_SetConfig+0x15c>
 800473e:	231b      	movs	r3, #27
 8004740:	18fb      	adds	r3, r7, r3
 8004742:	2200      	movs	r2, #0
 8004744:	701a      	strb	r2, [r3, #0]
 8004746:	e00d      	b.n	8004764 <UART_SetConfig+0x178>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a76      	ldr	r2, [pc, #472]	; (8004928 <UART_SetConfig+0x33c>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d104      	bne.n	800475c <UART_SetConfig+0x170>
 8004752:	231b      	movs	r3, #27
 8004754:	18fb      	adds	r3, r7, r3
 8004756:	2200      	movs	r2, #0
 8004758:	701a      	strb	r2, [r3, #0]
 800475a:	e003      	b.n	8004764 <UART_SetConfig+0x178>
 800475c:	231b      	movs	r3, #27
 800475e:	18fb      	adds	r3, r7, r3
 8004760:	2210      	movs	r2, #16
 8004762:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	69da      	ldr	r2, [r3, #28]
 8004768:	2380      	movs	r3, #128	; 0x80
 800476a:	021b      	lsls	r3, r3, #8
 800476c:	429a      	cmp	r2, r3
 800476e:	d000      	beq.n	8004772 <UART_SetConfig+0x186>
 8004770:	e065      	b.n	800483e <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8004772:	231b      	movs	r3, #27
 8004774:	18fb      	adds	r3, r7, r3
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	2b08      	cmp	r3, #8
 800477a:	d015      	beq.n	80047a8 <UART_SetConfig+0x1bc>
 800477c:	dc18      	bgt.n	80047b0 <UART_SetConfig+0x1c4>
 800477e:	2b04      	cmp	r3, #4
 8004780:	d00d      	beq.n	800479e <UART_SetConfig+0x1b2>
 8004782:	dc15      	bgt.n	80047b0 <UART_SetConfig+0x1c4>
 8004784:	2b00      	cmp	r3, #0
 8004786:	d002      	beq.n	800478e <UART_SetConfig+0x1a2>
 8004788:	2b02      	cmp	r3, #2
 800478a:	d005      	beq.n	8004798 <UART_SetConfig+0x1ac>
 800478c:	e010      	b.n	80047b0 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800478e:	f7fe faaf 	bl	8002cf0 <HAL_RCC_GetPCLK1Freq>
 8004792:	0003      	movs	r3, r0
 8004794:	617b      	str	r3, [r7, #20]
        break;
 8004796:	e012      	b.n	80047be <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004798:	4b64      	ldr	r3, [pc, #400]	; (800492c <UART_SetConfig+0x340>)
 800479a:	617b      	str	r3, [r7, #20]
        break;
 800479c:	e00f      	b.n	80047be <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800479e:	f7fe fa1d 	bl	8002bdc <HAL_RCC_GetSysClockFreq>
 80047a2:	0003      	movs	r3, r0
 80047a4:	617b      	str	r3, [r7, #20]
        break;
 80047a6:	e00a      	b.n	80047be <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047a8:	2380      	movs	r3, #128	; 0x80
 80047aa:	021b      	lsls	r3, r3, #8
 80047ac:	617b      	str	r3, [r7, #20]
        break;
 80047ae:	e006      	b.n	80047be <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 80047b0:	2300      	movs	r3, #0
 80047b2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80047b4:	231a      	movs	r3, #26
 80047b6:	18fb      	adds	r3, r7, r3
 80047b8:	2201      	movs	r2, #1
 80047ba:	701a      	strb	r2, [r3, #0]
        break;
 80047bc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d100      	bne.n	80047c6 <UART_SetConfig+0x1da>
 80047c4:	e08d      	b.n	80048e2 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047ca:	4b59      	ldr	r3, [pc, #356]	; (8004930 <UART_SetConfig+0x344>)
 80047cc:	0052      	lsls	r2, r2, #1
 80047ce:	5ad3      	ldrh	r3, [r2, r3]
 80047d0:	0019      	movs	r1, r3
 80047d2:	6978      	ldr	r0, [r7, #20]
 80047d4:	f7fb fca0 	bl	8000118 <__udivsi3>
 80047d8:	0003      	movs	r3, r0
 80047da:	005a      	lsls	r2, r3, #1
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	085b      	lsrs	r3, r3, #1
 80047e2:	18d2      	adds	r2, r2, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	0019      	movs	r1, r3
 80047ea:	0010      	movs	r0, r2
 80047ec:	f7fb fc94 	bl	8000118 <__udivsi3>
 80047f0:	0003      	movs	r3, r0
 80047f2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	2b0f      	cmp	r3, #15
 80047f8:	d91c      	bls.n	8004834 <UART_SetConfig+0x248>
 80047fa:	693a      	ldr	r2, [r7, #16]
 80047fc:	2380      	movs	r3, #128	; 0x80
 80047fe:	025b      	lsls	r3, r3, #9
 8004800:	429a      	cmp	r2, r3
 8004802:	d217      	bcs.n	8004834 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	b29a      	uxth	r2, r3
 8004808:	200e      	movs	r0, #14
 800480a:	183b      	adds	r3, r7, r0
 800480c:	210f      	movs	r1, #15
 800480e:	438a      	bics	r2, r1
 8004810:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	085b      	lsrs	r3, r3, #1
 8004816:	b29b      	uxth	r3, r3
 8004818:	2207      	movs	r2, #7
 800481a:	4013      	ands	r3, r2
 800481c:	b299      	uxth	r1, r3
 800481e:	183b      	adds	r3, r7, r0
 8004820:	183a      	adds	r2, r7, r0
 8004822:	8812      	ldrh	r2, [r2, #0]
 8004824:	430a      	orrs	r2, r1
 8004826:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	183a      	adds	r2, r7, r0
 800482e:	8812      	ldrh	r2, [r2, #0]
 8004830:	60da      	str	r2, [r3, #12]
 8004832:	e056      	b.n	80048e2 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8004834:	231a      	movs	r3, #26
 8004836:	18fb      	adds	r3, r7, r3
 8004838:	2201      	movs	r2, #1
 800483a:	701a      	strb	r2, [r3, #0]
 800483c:	e051      	b.n	80048e2 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800483e:	231b      	movs	r3, #27
 8004840:	18fb      	adds	r3, r7, r3
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	2b08      	cmp	r3, #8
 8004846:	d015      	beq.n	8004874 <UART_SetConfig+0x288>
 8004848:	dc18      	bgt.n	800487c <UART_SetConfig+0x290>
 800484a:	2b04      	cmp	r3, #4
 800484c:	d00d      	beq.n	800486a <UART_SetConfig+0x27e>
 800484e:	dc15      	bgt.n	800487c <UART_SetConfig+0x290>
 8004850:	2b00      	cmp	r3, #0
 8004852:	d002      	beq.n	800485a <UART_SetConfig+0x26e>
 8004854:	2b02      	cmp	r3, #2
 8004856:	d005      	beq.n	8004864 <UART_SetConfig+0x278>
 8004858:	e010      	b.n	800487c <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800485a:	f7fe fa49 	bl	8002cf0 <HAL_RCC_GetPCLK1Freq>
 800485e:	0003      	movs	r3, r0
 8004860:	617b      	str	r3, [r7, #20]
        break;
 8004862:	e012      	b.n	800488a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004864:	4b31      	ldr	r3, [pc, #196]	; (800492c <UART_SetConfig+0x340>)
 8004866:	617b      	str	r3, [r7, #20]
        break;
 8004868:	e00f      	b.n	800488a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800486a:	f7fe f9b7 	bl	8002bdc <HAL_RCC_GetSysClockFreq>
 800486e:	0003      	movs	r3, r0
 8004870:	617b      	str	r3, [r7, #20]
        break;
 8004872:	e00a      	b.n	800488a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004874:	2380      	movs	r3, #128	; 0x80
 8004876:	021b      	lsls	r3, r3, #8
 8004878:	617b      	str	r3, [r7, #20]
        break;
 800487a:	e006      	b.n	800488a <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 800487c:	2300      	movs	r3, #0
 800487e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004880:	231a      	movs	r3, #26
 8004882:	18fb      	adds	r3, r7, r3
 8004884:	2201      	movs	r2, #1
 8004886:	701a      	strb	r2, [r3, #0]
        break;
 8004888:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d028      	beq.n	80048e2 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004894:	4b26      	ldr	r3, [pc, #152]	; (8004930 <UART_SetConfig+0x344>)
 8004896:	0052      	lsls	r2, r2, #1
 8004898:	5ad3      	ldrh	r3, [r2, r3]
 800489a:	0019      	movs	r1, r3
 800489c:	6978      	ldr	r0, [r7, #20]
 800489e:	f7fb fc3b 	bl	8000118 <__udivsi3>
 80048a2:	0003      	movs	r3, r0
 80048a4:	001a      	movs	r2, r3
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	085b      	lsrs	r3, r3, #1
 80048ac:	18d2      	adds	r2, r2, r3
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	0019      	movs	r1, r3
 80048b4:	0010      	movs	r0, r2
 80048b6:	f7fb fc2f 	bl	8000118 <__udivsi3>
 80048ba:	0003      	movs	r3, r0
 80048bc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	2b0f      	cmp	r3, #15
 80048c2:	d90a      	bls.n	80048da <UART_SetConfig+0x2ee>
 80048c4:	693a      	ldr	r2, [r7, #16]
 80048c6:	2380      	movs	r3, #128	; 0x80
 80048c8:	025b      	lsls	r3, r3, #9
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d205      	bcs.n	80048da <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	b29a      	uxth	r2, r3
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	60da      	str	r2, [r3, #12]
 80048d8:	e003      	b.n	80048e2 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 80048da:	231a      	movs	r3, #26
 80048dc:	18fb      	adds	r3, r7, r3
 80048de:	2201      	movs	r2, #1
 80048e0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	226a      	movs	r2, #106	; 0x6a
 80048e6:	2101      	movs	r1, #1
 80048e8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2268      	movs	r2, #104	; 0x68
 80048ee:	2101      	movs	r1, #1
 80048f0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80048fe:	231a      	movs	r3, #26
 8004900:	18fb      	adds	r3, r7, r3
 8004902:	781b      	ldrb	r3, [r3, #0]
}
 8004904:	0018      	movs	r0, r3
 8004906:	46bd      	mov	sp, r7
 8004908:	b008      	add	sp, #32
 800490a:	bd80      	pop	{r7, pc}
 800490c:	cfff69f3 	.word	0xcfff69f3
 8004910:	ffffcfff 	.word	0xffffcfff
 8004914:	11fff4ff 	.word	0x11fff4ff
 8004918:	40013800 	.word	0x40013800
 800491c:	40021000 	.word	0x40021000
 8004920:	40004400 	.word	0x40004400
 8004924:	40004800 	.word	0x40004800
 8004928:	40004c00 	.word	0x40004c00
 800492c:	00f42400 	.word	0x00f42400
 8004930:	08007758 	.word	0x08007758

08004934 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004940:	2201      	movs	r2, #1
 8004942:	4013      	ands	r3, r2
 8004944:	d00b      	beq.n	800495e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	4a4a      	ldr	r2, [pc, #296]	; (8004a78 <UART_AdvFeatureConfig+0x144>)
 800494e:	4013      	ands	r3, r2
 8004950:	0019      	movs	r1, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	430a      	orrs	r2, r1
 800495c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004962:	2202      	movs	r2, #2
 8004964:	4013      	ands	r3, r2
 8004966:	d00b      	beq.n	8004980 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	4a43      	ldr	r2, [pc, #268]	; (8004a7c <UART_AdvFeatureConfig+0x148>)
 8004970:	4013      	ands	r3, r2
 8004972:	0019      	movs	r1, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	430a      	orrs	r2, r1
 800497e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004984:	2204      	movs	r2, #4
 8004986:	4013      	ands	r3, r2
 8004988:	d00b      	beq.n	80049a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	4a3b      	ldr	r2, [pc, #236]	; (8004a80 <UART_AdvFeatureConfig+0x14c>)
 8004992:	4013      	ands	r3, r2
 8004994:	0019      	movs	r1, r3
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	430a      	orrs	r2, r1
 80049a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049a6:	2208      	movs	r2, #8
 80049a8:	4013      	ands	r3, r2
 80049aa:	d00b      	beq.n	80049c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	4a34      	ldr	r2, [pc, #208]	; (8004a84 <UART_AdvFeatureConfig+0x150>)
 80049b4:	4013      	ands	r3, r2
 80049b6:	0019      	movs	r1, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	430a      	orrs	r2, r1
 80049c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049c8:	2210      	movs	r2, #16
 80049ca:	4013      	ands	r3, r2
 80049cc:	d00b      	beq.n	80049e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	4a2c      	ldr	r2, [pc, #176]	; (8004a88 <UART_AdvFeatureConfig+0x154>)
 80049d6:	4013      	ands	r3, r2
 80049d8:	0019      	movs	r1, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	430a      	orrs	r2, r1
 80049e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ea:	2220      	movs	r2, #32
 80049ec:	4013      	ands	r3, r2
 80049ee:	d00b      	beq.n	8004a08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	4a25      	ldr	r2, [pc, #148]	; (8004a8c <UART_AdvFeatureConfig+0x158>)
 80049f8:	4013      	ands	r3, r2
 80049fa:	0019      	movs	r1, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	430a      	orrs	r2, r1
 8004a06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a0c:	2240      	movs	r2, #64	; 0x40
 8004a0e:	4013      	ands	r3, r2
 8004a10:	d01d      	beq.n	8004a4e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	4a1d      	ldr	r2, [pc, #116]	; (8004a90 <UART_AdvFeatureConfig+0x15c>)
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	0019      	movs	r1, r3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	430a      	orrs	r2, r1
 8004a28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a2e:	2380      	movs	r3, #128	; 0x80
 8004a30:	035b      	lsls	r3, r3, #13
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d10b      	bne.n	8004a4e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	4a15      	ldr	r2, [pc, #84]	; (8004a94 <UART_AdvFeatureConfig+0x160>)
 8004a3e:	4013      	ands	r3, r2
 8004a40:	0019      	movs	r1, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	430a      	orrs	r2, r1
 8004a4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a52:	2280      	movs	r2, #128	; 0x80
 8004a54:	4013      	ands	r3, r2
 8004a56:	d00b      	beq.n	8004a70 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	4a0e      	ldr	r2, [pc, #56]	; (8004a98 <UART_AdvFeatureConfig+0x164>)
 8004a60:	4013      	ands	r3, r2
 8004a62:	0019      	movs	r1, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	430a      	orrs	r2, r1
 8004a6e:	605a      	str	r2, [r3, #4]
  }
}
 8004a70:	46c0      	nop			; (mov r8, r8)
 8004a72:	46bd      	mov	sp, r7
 8004a74:	b002      	add	sp, #8
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	fffdffff 	.word	0xfffdffff
 8004a7c:	fffeffff 	.word	0xfffeffff
 8004a80:	fffbffff 	.word	0xfffbffff
 8004a84:	ffff7fff 	.word	0xffff7fff
 8004a88:	ffffefff 	.word	0xffffefff
 8004a8c:	ffffdfff 	.word	0xffffdfff
 8004a90:	ffefffff 	.word	0xffefffff
 8004a94:	ff9fffff 	.word	0xff9fffff
 8004a98:	fff7ffff 	.word	0xfff7ffff

08004a9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b086      	sub	sp, #24
 8004aa0:	af02      	add	r7, sp, #8
 8004aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2290      	movs	r2, #144	; 0x90
 8004aa8:	2100      	movs	r1, #0
 8004aaa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004aac:	f7fc ff90 	bl	80019d0 <HAL_GetTick>
 8004ab0:	0003      	movs	r3, r0
 8004ab2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2208      	movs	r2, #8
 8004abc:	4013      	ands	r3, r2
 8004abe:	2b08      	cmp	r3, #8
 8004ac0:	d10c      	bne.n	8004adc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2280      	movs	r2, #128	; 0x80
 8004ac6:	0391      	lsls	r1, r2, #14
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	4a1a      	ldr	r2, [pc, #104]	; (8004b34 <UART_CheckIdleState+0x98>)
 8004acc:	9200      	str	r2, [sp, #0]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f000 f832 	bl	8004b38 <UART_WaitOnFlagUntilTimeout>
 8004ad4:	1e03      	subs	r3, r0, #0
 8004ad6:	d001      	beq.n	8004adc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	e026      	b.n	8004b2a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	2204      	movs	r2, #4
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	2b04      	cmp	r3, #4
 8004ae8:	d10c      	bne.n	8004b04 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	2280      	movs	r2, #128	; 0x80
 8004aee:	03d1      	lsls	r1, r2, #15
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	4a10      	ldr	r2, [pc, #64]	; (8004b34 <UART_CheckIdleState+0x98>)
 8004af4:	9200      	str	r2, [sp, #0]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f000 f81e 	bl	8004b38 <UART_WaitOnFlagUntilTimeout>
 8004afc:	1e03      	subs	r3, r0, #0
 8004afe:	d001      	beq.n	8004b04 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e012      	b.n	8004b2a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2288      	movs	r2, #136	; 0x88
 8004b08:	2120      	movs	r1, #32
 8004b0a:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	228c      	movs	r2, #140	; 0x8c
 8004b10:	2120      	movs	r1, #32
 8004b12:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2284      	movs	r2, #132	; 0x84
 8004b24:	2100      	movs	r1, #0
 8004b26:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b28:	2300      	movs	r3, #0
}
 8004b2a:	0018      	movs	r0, r3
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	b004      	add	sp, #16
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	46c0      	nop			; (mov r8, r8)
 8004b34:	01ffffff 	.word	0x01ffffff

08004b38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b094      	sub	sp, #80	; 0x50
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	603b      	str	r3, [r7, #0]
 8004b44:	1dfb      	adds	r3, r7, #7
 8004b46:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b48:	e0a7      	b.n	8004c9a <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b4a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	d100      	bne.n	8004b52 <UART_WaitOnFlagUntilTimeout+0x1a>
 8004b50:	e0a3      	b.n	8004c9a <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b52:	f7fc ff3d 	bl	80019d0 <HAL_GetTick>
 8004b56:	0002      	movs	r2, r0
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d302      	bcc.n	8004b68 <UART_WaitOnFlagUntilTimeout+0x30>
 8004b62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d13f      	bne.n	8004be8 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b68:	f3ef 8310 	mrs	r3, PRIMASK
 8004b6c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004b70:	647b      	str	r3, [r7, #68]	; 0x44
 8004b72:	2301      	movs	r3, #1
 8004b74:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b78:	f383 8810 	msr	PRIMASK, r3
}
 8004b7c:	46c0      	nop			; (mov r8, r8)
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	494e      	ldr	r1, [pc, #312]	; (8004cc4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8004b8a:	400a      	ands	r2, r1
 8004b8c:	601a      	str	r2, [r3, #0]
 8004b8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b90:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b94:	f383 8810 	msr	PRIMASK, r3
}
 8004b98:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b9a:	f3ef 8310 	mrs	r3, PRIMASK
 8004b9e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004ba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ba2:	643b      	str	r3, [r7, #64]	; 0x40
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004baa:	f383 8810 	msr	PRIMASK, r3
}
 8004bae:	46c0      	nop			; (mov r8, r8)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689a      	ldr	r2, [r3, #8]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2101      	movs	r1, #1
 8004bbc:	438a      	bics	r2, r1
 8004bbe:	609a      	str	r2, [r3, #8]
 8004bc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004bc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bc6:	f383 8810 	msr	PRIMASK, r3
}
 8004bca:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2288      	movs	r2, #136	; 0x88
 8004bd0:	2120      	movs	r1, #32
 8004bd2:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	228c      	movs	r2, #140	; 0x8c
 8004bd8:	2120      	movs	r1, #32
 8004bda:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2284      	movs	r2, #132	; 0x84
 8004be0:	2100      	movs	r1, #0
 8004be2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e069      	b.n	8004cbc <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2204      	movs	r2, #4
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	d052      	beq.n	8004c9a <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	69da      	ldr	r2, [r3, #28]
 8004bfa:	2380      	movs	r3, #128	; 0x80
 8004bfc:	011b      	lsls	r3, r3, #4
 8004bfe:	401a      	ands	r2, r3
 8004c00:	2380      	movs	r3, #128	; 0x80
 8004c02:	011b      	lsls	r3, r3, #4
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d148      	bne.n	8004c9a <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	2280      	movs	r2, #128	; 0x80
 8004c0e:	0112      	lsls	r2, r2, #4
 8004c10:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c12:	f3ef 8310 	mrs	r3, PRIMASK
 8004c16:	613b      	str	r3, [r7, #16]
  return(result);
 8004c18:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004c1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	f383 8810 	msr	PRIMASK, r3
}
 8004c26:	46c0      	nop			; (mov r8, r8)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4924      	ldr	r1, [pc, #144]	; (8004cc4 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8004c34:	400a      	ands	r2, r1
 8004c36:	601a      	str	r2, [r3, #0]
 8004c38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c3a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	f383 8810 	msr	PRIMASK, r3
}
 8004c42:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c44:	f3ef 8310 	mrs	r3, PRIMASK
 8004c48:	61fb      	str	r3, [r7, #28]
  return(result);
 8004c4a:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c4c:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c4e:	2301      	movs	r3, #1
 8004c50:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c52:	6a3b      	ldr	r3, [r7, #32]
 8004c54:	f383 8810 	msr	PRIMASK, r3
}
 8004c58:	46c0      	nop			; (mov r8, r8)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	689a      	ldr	r2, [r3, #8]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2101      	movs	r1, #1
 8004c66:	438a      	bics	r2, r1
 8004c68:	609a      	str	r2, [r3, #8]
 8004c6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c6c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c70:	f383 8810 	msr	PRIMASK, r3
}
 8004c74:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2288      	movs	r2, #136	; 0x88
 8004c7a:	2120      	movs	r1, #32
 8004c7c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	228c      	movs	r2, #140	; 0x8c
 8004c82:	2120      	movs	r1, #32
 8004c84:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2290      	movs	r2, #144	; 0x90
 8004c8a:	2120      	movs	r1, #32
 8004c8c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2284      	movs	r2, #132	; 0x84
 8004c92:	2100      	movs	r1, #0
 8004c94:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004c96:	2303      	movs	r3, #3
 8004c98:	e010      	b.n	8004cbc <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	69db      	ldr	r3, [r3, #28]
 8004ca0:	68ba      	ldr	r2, [r7, #8]
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	68ba      	ldr	r2, [r7, #8]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	425a      	negs	r2, r3
 8004caa:	4153      	adcs	r3, r2
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	001a      	movs	r2, r3
 8004cb0:	1dfb      	adds	r3, r7, #7
 8004cb2:	781b      	ldrb	r3, [r3, #0]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d100      	bne.n	8004cba <UART_WaitOnFlagUntilTimeout+0x182>
 8004cb8:	e747      	b.n	8004b4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cba:	2300      	movs	r3, #0
}
 8004cbc:	0018      	movs	r0, r3
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	b014      	add	sp, #80	; 0x50
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	fffffe5f 	.word	0xfffffe5f

08004cc8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b098      	sub	sp, #96	; 0x60
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	1dbb      	adds	r3, r7, #6
 8004cd4:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	68ba      	ldr	r2, [r7, #8]
 8004cda:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	1dba      	adds	r2, r7, #6
 8004ce0:	215c      	movs	r1, #92	; 0x5c
 8004ce2:	8812      	ldrh	r2, [r2, #0]
 8004ce4:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	1dba      	adds	r2, r7, #6
 8004cea:	215e      	movs	r1, #94	; 0x5e
 8004cec:	8812      	ldrh	r2, [r2, #0]
 8004cee:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	689a      	ldr	r2, [r3, #8]
 8004cfa:	2380      	movs	r3, #128	; 0x80
 8004cfc:	015b      	lsls	r3, r3, #5
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d10d      	bne.n	8004d1e <UART_Start_Receive_IT+0x56>
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	691b      	ldr	r3, [r3, #16]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d104      	bne.n	8004d14 <UART_Start_Receive_IT+0x4c>
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2260      	movs	r2, #96	; 0x60
 8004d0e:	497b      	ldr	r1, [pc, #492]	; (8004efc <UART_Start_Receive_IT+0x234>)
 8004d10:	5299      	strh	r1, [r3, r2]
 8004d12:	e02e      	b.n	8004d72 <UART_Start_Receive_IT+0xaa>
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2260      	movs	r2, #96	; 0x60
 8004d18:	21ff      	movs	r1, #255	; 0xff
 8004d1a:	5299      	strh	r1, [r3, r2]
 8004d1c:	e029      	b.n	8004d72 <UART_Start_Receive_IT+0xaa>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d10d      	bne.n	8004d42 <UART_Start_Receive_IT+0x7a>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d104      	bne.n	8004d38 <UART_Start_Receive_IT+0x70>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2260      	movs	r2, #96	; 0x60
 8004d32:	21ff      	movs	r1, #255	; 0xff
 8004d34:	5299      	strh	r1, [r3, r2]
 8004d36:	e01c      	b.n	8004d72 <UART_Start_Receive_IT+0xaa>
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2260      	movs	r2, #96	; 0x60
 8004d3c:	217f      	movs	r1, #127	; 0x7f
 8004d3e:	5299      	strh	r1, [r3, r2]
 8004d40:	e017      	b.n	8004d72 <UART_Start_Receive_IT+0xaa>
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	689a      	ldr	r2, [r3, #8]
 8004d46:	2380      	movs	r3, #128	; 0x80
 8004d48:	055b      	lsls	r3, r3, #21
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d10d      	bne.n	8004d6a <UART_Start_Receive_IT+0xa2>
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d104      	bne.n	8004d60 <UART_Start_Receive_IT+0x98>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2260      	movs	r2, #96	; 0x60
 8004d5a:	217f      	movs	r1, #127	; 0x7f
 8004d5c:	5299      	strh	r1, [r3, r2]
 8004d5e:	e008      	b.n	8004d72 <UART_Start_Receive_IT+0xaa>
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2260      	movs	r2, #96	; 0x60
 8004d64:	213f      	movs	r1, #63	; 0x3f
 8004d66:	5299      	strh	r1, [r3, r2]
 8004d68:	e003      	b.n	8004d72 <UART_Start_Receive_IT+0xaa>
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2260      	movs	r2, #96	; 0x60
 8004d6e:	2100      	movs	r1, #0
 8004d70:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2290      	movs	r2, #144	; 0x90
 8004d76:	2100      	movs	r1, #0
 8004d78:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	228c      	movs	r2, #140	; 0x8c
 8004d7e:	2122      	movs	r1, #34	; 0x22
 8004d80:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d82:	f3ef 8310 	mrs	r3, PRIMASK
 8004d86:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8004d88:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d8a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d92:	f383 8810 	msr	PRIMASK, r3
}
 8004d96:	46c0      	nop			; (mov r8, r8)
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	689a      	ldr	r2, [r3, #8]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2101      	movs	r1, #1
 8004da4:	430a      	orrs	r2, r1
 8004da6:	609a      	str	r2, [r3, #8]
 8004da8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004daa:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004dae:	f383 8810 	msr	PRIMASK, r3
}
 8004db2:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004db8:	2380      	movs	r3, #128	; 0x80
 8004dba:	059b      	lsls	r3, r3, #22
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d150      	bne.n	8004e62 <UART_Start_Receive_IT+0x19a>
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	2268      	movs	r2, #104	; 0x68
 8004dc4:	5a9b      	ldrh	r3, [r3, r2]
 8004dc6:	1dba      	adds	r2, r7, #6
 8004dc8:	8812      	ldrh	r2, [r2, #0]
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d349      	bcc.n	8004e62 <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	689a      	ldr	r2, [r3, #8]
 8004dd2:	2380      	movs	r3, #128	; 0x80
 8004dd4:	015b      	lsls	r3, r3, #5
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d107      	bne.n	8004dea <UART_Start_Receive_IT+0x122>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d103      	bne.n	8004dea <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	4a46      	ldr	r2, [pc, #280]	; (8004f00 <UART_Start_Receive_IT+0x238>)
 8004de6:	675a      	str	r2, [r3, #116]	; 0x74
 8004de8:	e002      	b.n	8004df0 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	4a45      	ldr	r2, [pc, #276]	; (8004f04 <UART_Start_Receive_IT+0x23c>)
 8004dee:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	691b      	ldr	r3, [r3, #16]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d019      	beq.n	8004e2c <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004df8:	f3ef 8310 	mrs	r3, PRIMASK
 8004dfc:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004dfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e00:	65bb      	str	r3, [r7, #88]	; 0x58
 8004e02:	2301      	movs	r3, #1
 8004e04:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e08:	f383 8810 	msr	PRIMASK, r3
}
 8004e0c:	46c0      	nop			; (mov r8, r8)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2180      	movs	r1, #128	; 0x80
 8004e1a:	0049      	lsls	r1, r1, #1
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	601a      	str	r2, [r3, #0]
 8004e20:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004e22:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e26:	f383 8810 	msr	PRIMASK, r3
}
 8004e2a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e2c:	f3ef 8310 	mrs	r3, PRIMASK
 8004e30:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004e34:	657b      	str	r3, [r7, #84]	; 0x54
 8004e36:	2301      	movs	r3, #1
 8004e38:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e3c:	f383 8810 	msr	PRIMASK, r3
}
 8004e40:	46c0      	nop			; (mov r8, r8)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	689a      	ldr	r2, [r3, #8]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2180      	movs	r1, #128	; 0x80
 8004e4e:	0549      	lsls	r1, r1, #21
 8004e50:	430a      	orrs	r2, r1
 8004e52:	609a      	str	r2, [r3, #8]
 8004e54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e56:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e5a:	f383 8810 	msr	PRIMASK, r3
}
 8004e5e:	46c0      	nop			; (mov r8, r8)
 8004e60:	e047      	b.n	8004ef2 <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	689a      	ldr	r2, [r3, #8]
 8004e66:	2380      	movs	r3, #128	; 0x80
 8004e68:	015b      	lsls	r3, r3, #5
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d107      	bne.n	8004e7e <UART_Start_Receive_IT+0x1b6>
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	691b      	ldr	r3, [r3, #16]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d103      	bne.n	8004e7e <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	4a23      	ldr	r2, [pc, #140]	; (8004f08 <UART_Start_Receive_IT+0x240>)
 8004e7a:	675a      	str	r2, [r3, #116]	; 0x74
 8004e7c:	e002      	b.n	8004e84 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	4a22      	ldr	r2, [pc, #136]	; (8004f0c <UART_Start_Receive_IT+0x244>)
 8004e82:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	691b      	ldr	r3, [r3, #16]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d019      	beq.n	8004ec0 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e8c:	f3ef 8310 	mrs	r3, PRIMASK
 8004e90:	61fb      	str	r3, [r7, #28]
  return(result);
 8004e92:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8004e94:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e96:	2301      	movs	r3, #1
 8004e98:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e9a:	6a3b      	ldr	r3, [r7, #32]
 8004e9c:	f383 8810 	msr	PRIMASK, r3
}
 8004ea0:	46c0      	nop			; (mov r8, r8)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	2190      	movs	r1, #144	; 0x90
 8004eae:	0049      	lsls	r1, r1, #1
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	601a      	str	r2, [r3, #0]
 8004eb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004eb6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eba:	f383 8810 	msr	PRIMASK, r3
}
 8004ebe:	e018      	b.n	8004ef2 <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ec0:	f3ef 8310 	mrs	r3, PRIMASK
 8004ec4:	613b      	str	r3, [r7, #16]
  return(result);
 8004ec6:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004ec8:	653b      	str	r3, [r7, #80]	; 0x50
 8004eca:	2301      	movs	r3, #1
 8004ecc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	f383 8810 	msr	PRIMASK, r3
}
 8004ed4:	46c0      	nop			; (mov r8, r8)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2120      	movs	r1, #32
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	601a      	str	r2, [r3, #0]
 8004ee6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ee8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eea:	69bb      	ldr	r3, [r7, #24]
 8004eec:	f383 8810 	msr	PRIMASK, r3
}
 8004ef0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 8004ef2:	2300      	movs	r3, #0
}
 8004ef4:	0018      	movs	r0, r3
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	b018      	add	sp, #96	; 0x60
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	000001ff 	.word	0x000001ff
 8004f00:	08005639 	.word	0x08005639
 8004f04:	0800534d 	.word	0x0800534d
 8004f08:	080051d9 	.word	0x080051d9
 8004f0c:	08005065 	.word	0x08005065

08004f10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b08e      	sub	sp, #56	; 0x38
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f18:	f3ef 8310 	mrs	r3, PRIMASK
 8004f1c:	617b      	str	r3, [r7, #20]
  return(result);
 8004f1e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004f20:	637b      	str	r3, [r7, #52]	; 0x34
 8004f22:	2301      	movs	r3, #1
 8004f24:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f26:	69bb      	ldr	r3, [r7, #24]
 8004f28:	f383 8810 	msr	PRIMASK, r3
}
 8004f2c:	46c0      	nop			; (mov r8, r8)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4926      	ldr	r1, [pc, #152]	; (8004fd4 <UART_EndRxTransfer+0xc4>)
 8004f3a:	400a      	ands	r2, r1
 8004f3c:	601a      	str	r2, [r3, #0]
 8004f3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f40:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	f383 8810 	msr	PRIMASK, r3
}
 8004f48:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f4a:	f3ef 8310 	mrs	r3, PRIMASK
 8004f4e:	623b      	str	r3, [r7, #32]
  return(result);
 8004f50:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004f52:	633b      	str	r3, [r7, #48]	; 0x30
 8004f54:	2301      	movs	r3, #1
 8004f56:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f5a:	f383 8810 	msr	PRIMASK, r3
}
 8004f5e:	46c0      	nop			; (mov r8, r8)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	689a      	ldr	r2, [r3, #8]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	491b      	ldr	r1, [pc, #108]	; (8004fd8 <UART_EndRxTransfer+0xc8>)
 8004f6c:	400a      	ands	r2, r1
 8004f6e:	609a      	str	r2, [r3, #8]
 8004f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f72:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f76:	f383 8810 	msr	PRIMASK, r3
}
 8004f7a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d118      	bne.n	8004fb6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f84:	f3ef 8310 	mrs	r3, PRIMASK
 8004f88:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f8a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f8e:	2301      	movs	r3, #1
 8004f90:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	f383 8810 	msr	PRIMASK, r3
}
 8004f98:	46c0      	nop			; (mov r8, r8)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681a      	ldr	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	2110      	movs	r1, #16
 8004fa6:	438a      	bics	r2, r1
 8004fa8:	601a      	str	r2, [r3, #0]
 8004faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	f383 8810 	msr	PRIMASK, r3
}
 8004fb4:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	228c      	movs	r2, #140	; 0x8c
 8004fba:	2120      	movs	r1, #32
 8004fbc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004fca:	46c0      	nop			; (mov r8, r8)
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	b00e      	add	sp, #56	; 0x38
 8004fd0:	bd80      	pop	{r7, pc}
 8004fd2:	46c0      	nop			; (mov r8, r8)
 8004fd4:	fffffedf 	.word	0xfffffedf
 8004fd8:	effffffe 	.word	0xeffffffe

08004fdc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	225e      	movs	r2, #94	; 0x5e
 8004fee:	2100      	movs	r1, #0
 8004ff0:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2256      	movs	r2, #86	; 0x56
 8004ff6:	2100      	movs	r1, #0
 8004ff8:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	0018      	movs	r0, r3
 8004ffe:	f7ff fae1 	bl	80045c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005002:	46c0      	nop			; (mov r8, r8)
 8005004:	46bd      	mov	sp, r7
 8005006:	b004      	add	sp, #16
 8005008:	bd80      	pop	{r7, pc}

0800500a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800500a:	b580      	push	{r7, lr}
 800500c:	b086      	sub	sp, #24
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005012:	f3ef 8310 	mrs	r3, PRIMASK
 8005016:	60bb      	str	r3, [r7, #8]
  return(result);
 8005018:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800501a:	617b      	str	r3, [r7, #20]
 800501c:	2301      	movs	r3, #1
 800501e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f383 8810 	msr	PRIMASK, r3
}
 8005026:	46c0      	nop			; (mov r8, r8)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2140      	movs	r1, #64	; 0x40
 8005034:	438a      	bics	r2, r1
 8005036:	601a      	str	r2, [r3, #0]
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	f383 8810 	msr	PRIMASK, r3
}
 8005042:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2288      	movs	r2, #136	; 0x88
 8005048:	2120      	movs	r1, #32
 800504a:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	0018      	movs	r0, r3
 8005056:	f7ff faa5 	bl	80045a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800505a:	46c0      	nop			; (mov r8, r8)
 800505c:	46bd      	mov	sp, r7
 800505e:	b006      	add	sp, #24
 8005060:	bd80      	pop	{r7, pc}
	...

08005064 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b090      	sub	sp, #64	; 0x40
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800506c:	203e      	movs	r0, #62	; 0x3e
 800506e:	183b      	adds	r3, r7, r0
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	2160      	movs	r1, #96	; 0x60
 8005074:	5a52      	ldrh	r2, [r2, r1]
 8005076:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	228c      	movs	r2, #140	; 0x8c
 800507c:	589b      	ldr	r3, [r3, r2]
 800507e:	2b22      	cmp	r3, #34	; 0x22
 8005080:	d000      	beq.n	8005084 <UART_RxISR_8BIT+0x20>
 8005082:	e09a      	b.n	80051ba <UART_RxISR_8BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800508a:	213c      	movs	r1, #60	; 0x3c
 800508c:	187b      	adds	r3, r7, r1
 800508e:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005090:	187b      	adds	r3, r7, r1
 8005092:	881b      	ldrh	r3, [r3, #0]
 8005094:	b2da      	uxtb	r2, r3
 8005096:	183b      	adds	r3, r7, r0
 8005098:	881b      	ldrh	r3, [r3, #0]
 800509a:	b2d9      	uxtb	r1, r3
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050a0:	400a      	ands	r2, r1
 80050a2:	b2d2      	uxtb	r2, r2
 80050a4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050aa:	1c5a      	adds	r2, r3, #1
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	225e      	movs	r2, #94	; 0x5e
 80050b4:	5a9b      	ldrh	r3, [r3, r2]
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	3b01      	subs	r3, #1
 80050ba:	b299      	uxth	r1, r3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	225e      	movs	r2, #94	; 0x5e
 80050c0:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	225e      	movs	r2, #94	; 0x5e
 80050c6:	5a9b      	ldrh	r3, [r3, r2]
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d000      	beq.n	80050d0 <UART_RxISR_8BIT+0x6c>
 80050ce:	e07c      	b.n	80051ca <UART_RxISR_8BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050d0:	f3ef 8310 	mrs	r3, PRIMASK
 80050d4:	61bb      	str	r3, [r7, #24]
  return(result);
 80050d6:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80050d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80050da:	2301      	movs	r3, #1
 80050dc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050de:	69fb      	ldr	r3, [r7, #28]
 80050e0:	f383 8810 	msr	PRIMASK, r3
}
 80050e4:	46c0      	nop			; (mov r8, r8)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4938      	ldr	r1, [pc, #224]	; (80051d4 <UART_RxISR_8BIT+0x170>)
 80050f2:	400a      	ands	r2, r1
 80050f4:	601a      	str	r2, [r3, #0]
 80050f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050f8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050fa:	6a3b      	ldr	r3, [r7, #32]
 80050fc:	f383 8810 	msr	PRIMASK, r3
}
 8005100:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005102:	f3ef 8310 	mrs	r3, PRIMASK
 8005106:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005108:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800510a:	637b      	str	r3, [r7, #52]	; 0x34
 800510c:	2301      	movs	r3, #1
 800510e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005112:	f383 8810 	msr	PRIMASK, r3
}
 8005116:	46c0      	nop			; (mov r8, r8)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	689a      	ldr	r2, [r3, #8]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	2101      	movs	r1, #1
 8005124:	438a      	bics	r2, r1
 8005126:	609a      	str	r2, [r3, #8]
 8005128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800512a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800512c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800512e:	f383 8810 	msr	PRIMASK, r3
}
 8005132:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	228c      	movs	r2, #140	; 0x8c
 8005138:	2120      	movs	r1, #32
 800513a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800514c:	2b01      	cmp	r3, #1
 800514e:	d12f      	bne.n	80051b0 <UART_RxISR_8BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005156:	f3ef 8310 	mrs	r3, PRIMASK
 800515a:	60fb      	str	r3, [r7, #12]
  return(result);
 800515c:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800515e:	633b      	str	r3, [r7, #48]	; 0x30
 8005160:	2301      	movs	r3, #1
 8005162:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	f383 8810 	msr	PRIMASK, r3
}
 800516a:	46c0      	nop			; (mov r8, r8)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681a      	ldr	r2, [r3, #0]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	2110      	movs	r1, #16
 8005178:	438a      	bics	r2, r1
 800517a:	601a      	str	r2, [r3, #0]
 800517c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800517e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	f383 8810 	msr	PRIMASK, r3
}
 8005186:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	69db      	ldr	r3, [r3, #28]
 800518e:	2210      	movs	r2, #16
 8005190:	4013      	ands	r3, r2
 8005192:	2b10      	cmp	r3, #16
 8005194:	d103      	bne.n	800519e <UART_RxISR_8BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	2210      	movs	r2, #16
 800519c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	225c      	movs	r2, #92	; 0x5c
 80051a2:	5a9a      	ldrh	r2, [r3, r2]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	0011      	movs	r1, r2
 80051a8:	0018      	movs	r0, r3
 80051aa:	f7ff fa13 	bl	80045d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80051ae:	e00c      	b.n	80051ca <UART_RxISR_8BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	0018      	movs	r0, r3
 80051b4:	f7ff f9fe 	bl	80045b4 <HAL_UART_RxCpltCallback>
}
 80051b8:	e007      	b.n	80051ca <UART_RxISR_8BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	699a      	ldr	r2, [r3, #24]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2108      	movs	r1, #8
 80051c6:	430a      	orrs	r2, r1
 80051c8:	619a      	str	r2, [r3, #24]
}
 80051ca:	46c0      	nop			; (mov r8, r8)
 80051cc:	46bd      	mov	sp, r7
 80051ce:	b010      	add	sp, #64	; 0x40
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	46c0      	nop			; (mov r8, r8)
 80051d4:	fffffedf 	.word	0xfffffedf

080051d8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b090      	sub	sp, #64	; 0x40
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80051e0:	203e      	movs	r0, #62	; 0x3e
 80051e2:	183b      	adds	r3, r7, r0
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	2160      	movs	r1, #96	; 0x60
 80051e8:	5a52      	ldrh	r2, [r2, r1]
 80051ea:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	228c      	movs	r2, #140	; 0x8c
 80051f0:	589b      	ldr	r3, [r3, r2]
 80051f2:	2b22      	cmp	r3, #34	; 0x22
 80051f4:	d000      	beq.n	80051f8 <UART_RxISR_16BIT+0x20>
 80051f6:	e09a      	b.n	800532e <UART_RxISR_16BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051fe:	213c      	movs	r1, #60	; 0x3c
 8005200:	187b      	adds	r3, r7, r1
 8005202:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005208:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 800520a:	187b      	adds	r3, r7, r1
 800520c:	183a      	adds	r2, r7, r0
 800520e:	881b      	ldrh	r3, [r3, #0]
 8005210:	8812      	ldrh	r2, [r2, #0]
 8005212:	4013      	ands	r3, r2
 8005214:	b29a      	uxth	r2, r3
 8005216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005218:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800521e:	1c9a      	adds	r2, r3, #2
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	225e      	movs	r2, #94	; 0x5e
 8005228:	5a9b      	ldrh	r3, [r3, r2]
 800522a:	b29b      	uxth	r3, r3
 800522c:	3b01      	subs	r3, #1
 800522e:	b299      	uxth	r1, r3
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	225e      	movs	r2, #94	; 0x5e
 8005234:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	225e      	movs	r2, #94	; 0x5e
 800523a:	5a9b      	ldrh	r3, [r3, r2]
 800523c:	b29b      	uxth	r3, r3
 800523e:	2b00      	cmp	r3, #0
 8005240:	d000      	beq.n	8005244 <UART_RxISR_16BIT+0x6c>
 8005242:	e07c      	b.n	800533e <UART_RxISR_16BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005244:	f3ef 8310 	mrs	r3, PRIMASK
 8005248:	617b      	str	r3, [r7, #20]
  return(result);
 800524a:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800524c:	637b      	str	r3, [r7, #52]	; 0x34
 800524e:	2301      	movs	r3, #1
 8005250:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005252:	69bb      	ldr	r3, [r7, #24]
 8005254:	f383 8810 	msr	PRIMASK, r3
}
 8005258:	46c0      	nop			; (mov r8, r8)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4938      	ldr	r1, [pc, #224]	; (8005348 <UART_RxISR_16BIT+0x170>)
 8005266:	400a      	ands	r2, r1
 8005268:	601a      	str	r2, [r3, #0]
 800526a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800526c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	f383 8810 	msr	PRIMASK, r3
}
 8005274:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005276:	f3ef 8310 	mrs	r3, PRIMASK
 800527a:	623b      	str	r3, [r7, #32]
  return(result);
 800527c:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800527e:	633b      	str	r3, [r7, #48]	; 0x30
 8005280:	2301      	movs	r3, #1
 8005282:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005286:	f383 8810 	msr	PRIMASK, r3
}
 800528a:	46c0      	nop			; (mov r8, r8)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	689a      	ldr	r2, [r3, #8]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	2101      	movs	r1, #1
 8005298:	438a      	bics	r2, r1
 800529a:	609a      	str	r2, [r3, #8]
 800529c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800529e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052a2:	f383 8810 	msr	PRIMASK, r3
}
 80052a6:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	228c      	movs	r2, #140	; 0x8c
 80052ac:	2120      	movs	r1, #32
 80052ae:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d12f      	bne.n	8005324 <UART_RxISR_16BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80052ca:	f3ef 8310 	mrs	r3, PRIMASK
 80052ce:	60bb      	str	r3, [r7, #8]
  return(result);
 80052d0:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052d4:	2301      	movs	r3, #1
 80052d6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f383 8810 	msr	PRIMASK, r3
}
 80052de:	46c0      	nop			; (mov r8, r8)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	2110      	movs	r1, #16
 80052ec:	438a      	bics	r2, r1
 80052ee:	601a      	str	r2, [r3, #0]
 80052f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	f383 8810 	msr	PRIMASK, r3
}
 80052fa:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	69db      	ldr	r3, [r3, #28]
 8005302:	2210      	movs	r2, #16
 8005304:	4013      	ands	r3, r2
 8005306:	2b10      	cmp	r3, #16
 8005308:	d103      	bne.n	8005312 <UART_RxISR_16BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2210      	movs	r2, #16
 8005310:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	225c      	movs	r2, #92	; 0x5c
 8005316:	5a9a      	ldrh	r2, [r3, r2]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	0011      	movs	r1, r2
 800531c:	0018      	movs	r0, r3
 800531e:	f7ff f959 	bl	80045d4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005322:	e00c      	b.n	800533e <UART_RxISR_16BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	0018      	movs	r0, r3
 8005328:	f7ff f944 	bl	80045b4 <HAL_UART_RxCpltCallback>
}
 800532c:	e007      	b.n	800533e <UART_RxISR_16BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	699a      	ldr	r2, [r3, #24]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2108      	movs	r1, #8
 800533a:	430a      	orrs	r2, r1
 800533c:	619a      	str	r2, [r3, #24]
}
 800533e:	46c0      	nop			; (mov r8, r8)
 8005340:	46bd      	mov	sp, r7
 8005342:	b010      	add	sp, #64	; 0x40
 8005344:	bd80      	pop	{r7, pc}
 8005346:	46c0      	nop			; (mov r8, r8)
 8005348:	fffffedf 	.word	0xfffffedf

0800534c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b09c      	sub	sp, #112	; 0x70
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005354:	236a      	movs	r3, #106	; 0x6a
 8005356:	18fb      	adds	r3, r7, r3
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	2160      	movs	r1, #96	; 0x60
 800535c:	5a52      	ldrh	r2, [r2, r1]
 800535e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	69db      	ldr	r3, [r3, #28]
 8005366:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	663b      	str	r3, [r7, #96]	; 0x60

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	228c      	movs	r2, #140	; 0x8c
 800537c:	589b      	ldr	r3, [r3, r2]
 800537e:	2b22      	cmp	r3, #34	; 0x22
 8005380:	d000      	beq.n	8005384 <UART_RxISR_8BIT_FIFOEN+0x38>
 8005382:	e144      	b.n	800560e <UART_RxISR_8BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005384:	235e      	movs	r3, #94	; 0x5e
 8005386:	18fb      	adds	r3, r7, r3
 8005388:	687a      	ldr	r2, [r7, #4]
 800538a:	2168      	movs	r1, #104	; 0x68
 800538c:	5a52      	ldrh	r2, [r2, r1]
 800538e:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005390:	e0eb      	b.n	800556a <UART_RxISR_8BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005398:	215c      	movs	r1, #92	; 0x5c
 800539a:	187b      	adds	r3, r7, r1
 800539c:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800539e:	187b      	adds	r3, r7, r1
 80053a0:	881b      	ldrh	r3, [r3, #0]
 80053a2:	b2da      	uxtb	r2, r3
 80053a4:	236a      	movs	r3, #106	; 0x6a
 80053a6:	18fb      	adds	r3, r7, r3
 80053a8:	881b      	ldrh	r3, [r3, #0]
 80053aa:	b2d9      	uxtb	r1, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053b0:	400a      	ands	r2, r1
 80053b2:	b2d2      	uxtb	r2, r2
 80053b4:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053ba:	1c5a      	adds	r2, r3, #1
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	225e      	movs	r2, #94	; 0x5e
 80053c4:	5a9b      	ldrh	r3, [r3, r2]
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	3b01      	subs	r3, #1
 80053ca:	b299      	uxth	r1, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	225e      	movs	r2, #94	; 0x5e
 80053d0:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	69db      	ldr	r3, [r3, #28]
 80053d8:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80053da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053dc:	2207      	movs	r2, #7
 80053de:	4013      	ands	r3, r2
 80053e0:	d049      	beq.n	8005476 <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80053e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053e4:	2201      	movs	r2, #1
 80053e6:	4013      	ands	r3, r2
 80053e8:	d010      	beq.n	800540c <UART_RxISR_8BIT_FIFOEN+0xc0>
 80053ea:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80053ec:	2380      	movs	r3, #128	; 0x80
 80053ee:	005b      	lsls	r3, r3, #1
 80053f0:	4013      	ands	r3, r2
 80053f2:	d00b      	beq.n	800540c <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	2201      	movs	r2, #1
 80053fa:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2290      	movs	r2, #144	; 0x90
 8005400:	589b      	ldr	r3, [r3, r2]
 8005402:	2201      	movs	r2, #1
 8005404:	431a      	orrs	r2, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2190      	movs	r1, #144	; 0x90
 800540a:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800540c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800540e:	2202      	movs	r2, #2
 8005410:	4013      	ands	r3, r2
 8005412:	d00f      	beq.n	8005434 <UART_RxISR_8BIT_FIFOEN+0xe8>
 8005414:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005416:	2201      	movs	r2, #1
 8005418:	4013      	ands	r3, r2
 800541a:	d00b      	beq.n	8005434 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2202      	movs	r2, #2
 8005422:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2290      	movs	r2, #144	; 0x90
 8005428:	589b      	ldr	r3, [r3, r2]
 800542a:	2204      	movs	r2, #4
 800542c:	431a      	orrs	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2190      	movs	r1, #144	; 0x90
 8005432:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005434:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005436:	2204      	movs	r2, #4
 8005438:	4013      	ands	r3, r2
 800543a:	d00f      	beq.n	800545c <UART_RxISR_8BIT_FIFOEN+0x110>
 800543c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800543e:	2201      	movs	r2, #1
 8005440:	4013      	ands	r3, r2
 8005442:	d00b      	beq.n	800545c <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	2204      	movs	r2, #4
 800544a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2290      	movs	r2, #144	; 0x90
 8005450:	589b      	ldr	r3, [r3, r2]
 8005452:	2202      	movs	r2, #2
 8005454:	431a      	orrs	r2, r3
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2190      	movs	r1, #144	; 0x90
 800545a:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2290      	movs	r2, #144	; 0x90
 8005460:	589b      	ldr	r3, [r3, r2]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d007      	beq.n	8005476 <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	0018      	movs	r0, r3
 800546a:	f7ff f8ab 	bl	80045c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2290      	movs	r2, #144	; 0x90
 8005472:	2100      	movs	r1, #0
 8005474:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	225e      	movs	r2, #94	; 0x5e
 800547a:	5a9b      	ldrh	r3, [r3, r2]
 800547c:	b29b      	uxth	r3, r3
 800547e:	2b00      	cmp	r3, #0
 8005480:	d173      	bne.n	800556a <UART_RxISR_8BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005482:	f3ef 8310 	mrs	r3, PRIMASK
 8005486:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8005488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800548a:	65bb      	str	r3, [r7, #88]	; 0x58
 800548c:	2301      	movs	r3, #1
 800548e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005492:	f383 8810 	msr	PRIMASK, r3
}
 8005496:	46c0      	nop			; (mov r8, r8)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4961      	ldr	r1, [pc, #388]	; (8005628 <UART_RxISR_8BIT_FIFOEN+0x2dc>)
 80054a4:	400a      	ands	r2, r1
 80054a6:	601a      	str	r2, [r3, #0]
 80054a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80054aa:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054ae:	f383 8810 	msr	PRIMASK, r3
}
 80054b2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80054b4:	f3ef 8310 	mrs	r3, PRIMASK
 80054b8:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 80054ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80054bc:	657b      	str	r3, [r7, #84]	; 0x54
 80054be:	2301      	movs	r3, #1
 80054c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80054c4:	f383 8810 	msr	PRIMASK, r3
}
 80054c8:	46c0      	nop			; (mov r8, r8)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	689a      	ldr	r2, [r3, #8]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4955      	ldr	r1, [pc, #340]	; (800562c <UART_RxISR_8BIT_FIFOEN+0x2e0>)
 80054d6:	400a      	ands	r2, r1
 80054d8:	609a      	str	r2, [r3, #8]
 80054da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80054dc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054e0:	f383 8810 	msr	PRIMASK, r3
}
 80054e4:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	228c      	movs	r2, #140	; 0x8c
 80054ea:	2120      	movs	r1, #32
 80054ec:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d12f      	bne.n	8005562 <UART_RxISR_8BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005508:	f3ef 8310 	mrs	r3, PRIMASK
 800550c:	623b      	str	r3, [r7, #32]
  return(result);
 800550e:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005510:	653b      	str	r3, [r7, #80]	; 0x50
 8005512:	2301      	movs	r3, #1
 8005514:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005518:	f383 8810 	msr	PRIMASK, r3
}
 800551c:	46c0      	nop			; (mov r8, r8)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2110      	movs	r1, #16
 800552a:	438a      	bics	r2, r1
 800552c:	601a      	str	r2, [r3, #0]
 800552e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005530:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005534:	f383 8810 	msr	PRIMASK, r3
}
 8005538:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	69db      	ldr	r3, [r3, #28]
 8005540:	2210      	movs	r2, #16
 8005542:	4013      	ands	r3, r2
 8005544:	2b10      	cmp	r3, #16
 8005546:	d103      	bne.n	8005550 <UART_RxISR_8BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2210      	movs	r2, #16
 800554e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	225c      	movs	r2, #92	; 0x5c
 8005554:	5a9a      	ldrh	r2, [r3, r2]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	0011      	movs	r1, r2
 800555a:	0018      	movs	r0, r3
 800555c:	f7ff f83a 	bl	80045d4 <HAL_UARTEx_RxEventCallback>
 8005560:	e003      	b.n	800556a <UART_RxISR_8BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	0018      	movs	r0, r3
 8005566:	f7ff f825 	bl	80045b4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800556a:	235e      	movs	r3, #94	; 0x5e
 800556c:	18fb      	adds	r3, r7, r3
 800556e:	881b      	ldrh	r3, [r3, #0]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d004      	beq.n	800557e <UART_RxISR_8BIT_FIFOEN+0x232>
 8005574:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005576:	2220      	movs	r2, #32
 8005578:	4013      	ands	r3, r2
 800557a:	d000      	beq.n	800557e <UART_RxISR_8BIT_FIFOEN+0x232>
 800557c:	e709      	b.n	8005392 <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800557e:	204e      	movs	r0, #78	; 0x4e
 8005580:	183b      	adds	r3, r7, r0
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	215e      	movs	r1, #94	; 0x5e
 8005586:	5a52      	ldrh	r2, [r2, r1]
 8005588:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800558a:	0001      	movs	r1, r0
 800558c:	187b      	adds	r3, r7, r1
 800558e:	881b      	ldrh	r3, [r3, #0]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d044      	beq.n	800561e <UART_RxISR_8BIT_FIFOEN+0x2d2>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2268      	movs	r2, #104	; 0x68
 8005598:	5a9b      	ldrh	r3, [r3, r2]
 800559a:	187a      	adds	r2, r7, r1
 800559c:	8812      	ldrh	r2, [r2, #0]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d23d      	bcs.n	800561e <UART_RxISR_8BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055a2:	f3ef 8310 	mrs	r3, PRIMASK
 80055a6:	60bb      	str	r3, [r7, #8]
  return(result);
 80055a8:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80055aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80055ac:	2301      	movs	r3, #1
 80055ae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f383 8810 	msr	PRIMASK, r3
}
 80055b6:	46c0      	nop			; (mov r8, r8)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	689a      	ldr	r2, [r3, #8]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	491b      	ldr	r1, [pc, #108]	; (8005630 <UART_RxISR_8BIT_FIFOEN+0x2e4>)
 80055c4:	400a      	ands	r2, r1
 80055c6:	609a      	str	r2, [r3, #8]
 80055c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055cc:	693b      	ldr	r3, [r7, #16]
 80055ce:	f383 8810 	msr	PRIMASK, r3
}
 80055d2:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a17      	ldr	r2, [pc, #92]	; (8005634 <UART_RxISR_8BIT_FIFOEN+0x2e8>)
 80055d8:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055da:	f3ef 8310 	mrs	r3, PRIMASK
 80055de:	617b      	str	r3, [r7, #20]
  return(result);
 80055e0:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80055e2:	647b      	str	r3, [r7, #68]	; 0x44
 80055e4:	2301      	movs	r3, #1
 80055e6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	f383 8810 	msr	PRIMASK, r3
}
 80055ee:	46c0      	nop			; (mov r8, r8)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	2120      	movs	r1, #32
 80055fc:	430a      	orrs	r2, r1
 80055fe:	601a      	str	r2, [r3, #0]
 8005600:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005602:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005604:	69fb      	ldr	r3, [r7, #28]
 8005606:	f383 8810 	msr	PRIMASK, r3
}
 800560a:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800560c:	e007      	b.n	800561e <UART_RxISR_8BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	699a      	ldr	r2, [r3, #24]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	2108      	movs	r1, #8
 800561a:	430a      	orrs	r2, r1
 800561c:	619a      	str	r2, [r3, #24]
}
 800561e:	46c0      	nop			; (mov r8, r8)
 8005620:	46bd      	mov	sp, r7
 8005622:	b01c      	add	sp, #112	; 0x70
 8005624:	bd80      	pop	{r7, pc}
 8005626:	46c0      	nop			; (mov r8, r8)
 8005628:	fffffeff 	.word	0xfffffeff
 800562c:	effffffe 	.word	0xeffffffe
 8005630:	efffffff 	.word	0xefffffff
 8005634:	08005065 	.word	0x08005065

08005638 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b09e      	sub	sp, #120	; 0x78
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8005640:	2372      	movs	r3, #114	; 0x72
 8005642:	18fb      	adds	r3, r7, r3
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	2160      	movs	r1, #96	; 0x60
 8005648:	5a52      	ldrh	r2, [r2, r1]
 800564a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	69db      	ldr	r3, [r3, #28]
 8005652:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	228c      	movs	r2, #140	; 0x8c
 8005668:	589b      	ldr	r3, [r3, r2]
 800566a:	2b22      	cmp	r3, #34	; 0x22
 800566c:	d000      	beq.n	8005670 <UART_RxISR_16BIT_FIFOEN+0x38>
 800566e:	e144      	b.n	80058fa <UART_RxISR_16BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005670:	2366      	movs	r3, #102	; 0x66
 8005672:	18fb      	adds	r3, r7, r3
 8005674:	687a      	ldr	r2, [r7, #4]
 8005676:	2168      	movs	r1, #104	; 0x68
 8005678:	5a52      	ldrh	r2, [r2, r1]
 800567a:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800567c:	e0eb      	b.n	8005856 <UART_RxISR_16BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005684:	2164      	movs	r1, #100	; 0x64
 8005686:	187b      	adds	r3, r7, r1
 8005688:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800568e:	663b      	str	r3, [r7, #96]	; 0x60
      *tmp = (uint16_t)(uhdata & uhMask);
 8005690:	187b      	adds	r3, r7, r1
 8005692:	2272      	movs	r2, #114	; 0x72
 8005694:	18ba      	adds	r2, r7, r2
 8005696:	881b      	ldrh	r3, [r3, #0]
 8005698:	8812      	ldrh	r2, [r2, #0]
 800569a:	4013      	ands	r3, r2
 800569c:	b29a      	uxth	r2, r3
 800569e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056a0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056a6:	1c9a      	adds	r2, r3, #2
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	225e      	movs	r2, #94	; 0x5e
 80056b0:	5a9b      	ldrh	r3, [r3, r2]
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	3b01      	subs	r3, #1
 80056b6:	b299      	uxth	r1, r3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	225e      	movs	r2, #94	; 0x5e
 80056bc:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	69db      	ldr	r3, [r3, #28]
 80056c4:	677b      	str	r3, [r7, #116]	; 0x74

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80056c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056c8:	2207      	movs	r2, #7
 80056ca:	4013      	ands	r3, r2
 80056cc:	d049      	beq.n	8005762 <UART_RxISR_16BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80056ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056d0:	2201      	movs	r2, #1
 80056d2:	4013      	ands	r3, r2
 80056d4:	d010      	beq.n	80056f8 <UART_RxISR_16BIT_FIFOEN+0xc0>
 80056d6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80056d8:	2380      	movs	r3, #128	; 0x80
 80056da:	005b      	lsls	r3, r3, #1
 80056dc:	4013      	ands	r3, r2
 80056de:	d00b      	beq.n	80056f8 <UART_RxISR_16BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2201      	movs	r2, #1
 80056e6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2290      	movs	r2, #144	; 0x90
 80056ec:	589b      	ldr	r3, [r3, r2]
 80056ee:	2201      	movs	r2, #1
 80056f0:	431a      	orrs	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2190      	movs	r1, #144	; 0x90
 80056f6:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80056f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056fa:	2202      	movs	r2, #2
 80056fc:	4013      	ands	r3, r2
 80056fe:	d00f      	beq.n	8005720 <UART_RxISR_16BIT_FIFOEN+0xe8>
 8005700:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005702:	2201      	movs	r2, #1
 8005704:	4013      	ands	r3, r2
 8005706:	d00b      	beq.n	8005720 <UART_RxISR_16BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2202      	movs	r2, #2
 800570e:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2290      	movs	r2, #144	; 0x90
 8005714:	589b      	ldr	r3, [r3, r2]
 8005716:	2204      	movs	r2, #4
 8005718:	431a      	orrs	r2, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2190      	movs	r1, #144	; 0x90
 800571e:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005720:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005722:	2204      	movs	r2, #4
 8005724:	4013      	ands	r3, r2
 8005726:	d00f      	beq.n	8005748 <UART_RxISR_16BIT_FIFOEN+0x110>
 8005728:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800572a:	2201      	movs	r2, #1
 800572c:	4013      	ands	r3, r2
 800572e:	d00b      	beq.n	8005748 <UART_RxISR_16BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	2204      	movs	r2, #4
 8005736:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2290      	movs	r2, #144	; 0x90
 800573c:	589b      	ldr	r3, [r3, r2]
 800573e:	2202      	movs	r2, #2
 8005740:	431a      	orrs	r2, r3
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2190      	movs	r1, #144	; 0x90
 8005746:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2290      	movs	r2, #144	; 0x90
 800574c:	589b      	ldr	r3, [r3, r2]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d007      	beq.n	8005762 <UART_RxISR_16BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	0018      	movs	r0, r3
 8005756:	f7fe ff35 	bl	80045c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2290      	movs	r2, #144	; 0x90
 800575e:	2100      	movs	r1, #0
 8005760:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	225e      	movs	r2, #94	; 0x5e
 8005766:	5a9b      	ldrh	r3, [r3, r2]
 8005768:	b29b      	uxth	r3, r3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d173      	bne.n	8005856 <UART_RxISR_16BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800576e:	f3ef 8310 	mrs	r3, PRIMASK
 8005772:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005776:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005778:	2301      	movs	r3, #1
 800577a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800577c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800577e:	f383 8810 	msr	PRIMASK, r3
}
 8005782:	46c0      	nop			; (mov r8, r8)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4961      	ldr	r1, [pc, #388]	; (8005914 <UART_RxISR_16BIT_FIFOEN+0x2dc>)
 8005790:	400a      	ands	r2, r1
 8005792:	601a      	str	r2, [r3, #0]
 8005794:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005796:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800579a:	f383 8810 	msr	PRIMASK, r3
}
 800579e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057a0:	f3ef 8310 	mrs	r3, PRIMASK
 80057a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80057a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80057a8:	65bb      	str	r3, [r7, #88]	; 0x58
 80057aa:	2301      	movs	r3, #1
 80057ac:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80057b0:	f383 8810 	msr	PRIMASK, r3
}
 80057b4:	46c0      	nop			; (mov r8, r8)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	689a      	ldr	r2, [r3, #8]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4955      	ldr	r1, [pc, #340]	; (8005918 <UART_RxISR_16BIT_FIFOEN+0x2e0>)
 80057c2:	400a      	ands	r2, r1
 80057c4:	609a      	str	r2, [r3, #8]
 80057c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80057c8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057cc:	f383 8810 	msr	PRIMASK, r3
}
 80057d0:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	228c      	movs	r2, #140	; 0x8c
 80057d6:	2120      	movs	r1, #32
 80057d8:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d12f      	bne.n	800584e <UART_RxISR_16BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80057f4:	f3ef 8310 	mrs	r3, PRIMASK
 80057f8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80057fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057fc:	657b      	str	r3, [r7, #84]	; 0x54
 80057fe:	2301      	movs	r3, #1
 8005800:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005804:	f383 8810 	msr	PRIMASK, r3
}
 8005808:	46c0      	nop			; (mov r8, r8)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2110      	movs	r1, #16
 8005816:	438a      	bics	r2, r1
 8005818:	601a      	str	r2, [r3, #0]
 800581a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800581c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800581e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005820:	f383 8810 	msr	PRIMASK, r3
}
 8005824:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	69db      	ldr	r3, [r3, #28]
 800582c:	2210      	movs	r2, #16
 800582e:	4013      	ands	r3, r2
 8005830:	2b10      	cmp	r3, #16
 8005832:	d103      	bne.n	800583c <UART_RxISR_16BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	2210      	movs	r2, #16
 800583a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	225c      	movs	r2, #92	; 0x5c
 8005840:	5a9a      	ldrh	r2, [r3, r2]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	0011      	movs	r1, r2
 8005846:	0018      	movs	r0, r3
 8005848:	f7fe fec4 	bl	80045d4 <HAL_UARTEx_RxEventCallback>
 800584c:	e003      	b.n	8005856 <UART_RxISR_16BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	0018      	movs	r0, r3
 8005852:	f7fe feaf 	bl	80045b4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005856:	2366      	movs	r3, #102	; 0x66
 8005858:	18fb      	adds	r3, r7, r3
 800585a:	881b      	ldrh	r3, [r3, #0]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d004      	beq.n	800586a <UART_RxISR_16BIT_FIFOEN+0x232>
 8005860:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005862:	2220      	movs	r2, #32
 8005864:	4013      	ands	r3, r2
 8005866:	d000      	beq.n	800586a <UART_RxISR_16BIT_FIFOEN+0x232>
 8005868:	e709      	b.n	800567e <UART_RxISR_16BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800586a:	2052      	movs	r0, #82	; 0x52
 800586c:	183b      	adds	r3, r7, r0
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	215e      	movs	r1, #94	; 0x5e
 8005872:	5a52      	ldrh	r2, [r2, r1]
 8005874:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005876:	0001      	movs	r1, r0
 8005878:	187b      	adds	r3, r7, r1
 800587a:	881b      	ldrh	r3, [r3, #0]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d044      	beq.n	800590a <UART_RxISR_16BIT_FIFOEN+0x2d2>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2268      	movs	r2, #104	; 0x68
 8005884:	5a9b      	ldrh	r3, [r3, r2]
 8005886:	187a      	adds	r2, r7, r1
 8005888:	8812      	ldrh	r2, [r2, #0]
 800588a:	429a      	cmp	r2, r3
 800588c:	d23d      	bcs.n	800590a <UART_RxISR_16BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800588e:	f3ef 8310 	mrs	r3, PRIMASK
 8005892:	60fb      	str	r3, [r7, #12]
  return(result);
 8005894:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005896:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005898:	2301      	movs	r3, #1
 800589a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	f383 8810 	msr	PRIMASK, r3
}
 80058a2:	46c0      	nop			; (mov r8, r8)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	689a      	ldr	r2, [r3, #8]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	491b      	ldr	r1, [pc, #108]	; (800591c <UART_RxISR_16BIT_FIFOEN+0x2e4>)
 80058b0:	400a      	ands	r2, r1
 80058b2:	609a      	str	r2, [r3, #8]
 80058b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	f383 8810 	msr	PRIMASK, r3
}
 80058be:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4a17      	ldr	r2, [pc, #92]	; (8005920 <UART_RxISR_16BIT_FIFOEN+0x2e8>)
 80058c4:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80058c6:	f3ef 8310 	mrs	r3, PRIMASK
 80058ca:	61bb      	str	r3, [r7, #24]
  return(result);
 80058cc:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80058ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80058d0:	2301      	movs	r3, #1
 80058d2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	f383 8810 	msr	PRIMASK, r3
}
 80058da:	46c0      	nop			; (mov r8, r8)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2120      	movs	r1, #32
 80058e8:	430a      	orrs	r2, r1
 80058ea:	601a      	str	r2, [r3, #0]
 80058ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058ee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80058f0:	6a3b      	ldr	r3, [r7, #32]
 80058f2:	f383 8810 	msr	PRIMASK, r3
}
 80058f6:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80058f8:	e007      	b.n	800590a <UART_RxISR_16BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	699a      	ldr	r2, [r3, #24]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2108      	movs	r1, #8
 8005906:	430a      	orrs	r2, r1
 8005908:	619a      	str	r2, [r3, #24]
}
 800590a:	46c0      	nop			; (mov r8, r8)
 800590c:	46bd      	mov	sp, r7
 800590e:	b01e      	add	sp, #120	; 0x78
 8005910:	bd80      	pop	{r7, pc}
 8005912:	46c0      	nop			; (mov r8, r8)
 8005914:	fffffeff 	.word	0xfffffeff
 8005918:	effffffe 	.word	0xeffffffe
 800591c:	efffffff 	.word	0xefffffff
 8005920:	080051d9 	.word	0x080051d9

08005924 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b082      	sub	sp, #8
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800592c:	46c0      	nop			; (mov r8, r8)
 800592e:	46bd      	mov	sp, r7
 8005930:	b002      	add	sp, #8
 8005932:	bd80      	pop	{r7, pc}

08005934 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b082      	sub	sp, #8
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800593c:	46c0      	nop			; (mov r8, r8)
 800593e:	46bd      	mov	sp, r7
 8005940:	b002      	add	sp, #8
 8005942:	bd80      	pop	{r7, pc}

08005944 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b082      	sub	sp, #8
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800594c:	46c0      	nop			; (mov r8, r8)
 800594e:	46bd      	mov	sp, r7
 8005950:	b002      	add	sp, #8
 8005952:	bd80      	pop	{r7, pc}

08005954 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b084      	sub	sp, #16
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2284      	movs	r2, #132	; 0x84
 8005960:	5c9b      	ldrb	r3, [r3, r2]
 8005962:	2b01      	cmp	r3, #1
 8005964:	d101      	bne.n	800596a <HAL_UARTEx_DisableFifoMode+0x16>
 8005966:	2302      	movs	r3, #2
 8005968:	e027      	b.n	80059ba <HAL_UARTEx_DisableFifoMode+0x66>
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2284      	movs	r2, #132	; 0x84
 800596e:	2101      	movs	r1, #1
 8005970:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2288      	movs	r2, #136	; 0x88
 8005976:	2124      	movs	r1, #36	; 0x24
 8005978:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2101      	movs	r1, #1
 800598e:	438a      	bics	r2, r1
 8005990:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	4a0b      	ldr	r2, [pc, #44]	; (80059c4 <HAL_UARTEx_DisableFifoMode+0x70>)
 8005996:	4013      	ands	r3, r2
 8005998:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	68fa      	ldr	r2, [r7, #12]
 80059a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2288      	movs	r2, #136	; 0x88
 80059ac:	2120      	movs	r1, #32
 80059ae:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2284      	movs	r2, #132	; 0x84
 80059b4:	2100      	movs	r1, #0
 80059b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	0018      	movs	r0, r3
 80059bc:	46bd      	mov	sp, r7
 80059be:	b004      	add	sp, #16
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	46c0      	nop			; (mov r8, r8)
 80059c4:	dfffffff 	.word	0xdfffffff

080059c8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b084      	sub	sp, #16
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
 80059d0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2284      	movs	r2, #132	; 0x84
 80059d6:	5c9b      	ldrb	r3, [r3, r2]
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d101      	bne.n	80059e0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80059dc:	2302      	movs	r3, #2
 80059de:	e02e      	b.n	8005a3e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2284      	movs	r2, #132	; 0x84
 80059e4:	2101      	movs	r1, #1
 80059e6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2288      	movs	r2, #136	; 0x88
 80059ec:	2124      	movs	r1, #36	; 0x24
 80059ee:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2101      	movs	r1, #1
 8005a04:	438a      	bics	r2, r1
 8005a06:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	00db      	lsls	r3, r3, #3
 8005a10:	08d9      	lsrs	r1, r3, #3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	683a      	ldr	r2, [r7, #0]
 8005a18:	430a      	orrs	r2, r1
 8005a1a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	0018      	movs	r0, r3
 8005a20:	f000 f854 	bl	8005acc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2288      	movs	r2, #136	; 0x88
 8005a30:	2120      	movs	r1, #32
 8005a32:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2284      	movs	r2, #132	; 0x84
 8005a38:	2100      	movs	r1, #0
 8005a3a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	0018      	movs	r0, r3
 8005a40:	46bd      	mov	sp, r7
 8005a42:	b004      	add	sp, #16
 8005a44:	bd80      	pop	{r7, pc}
	...

08005a48 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
 8005a50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2284      	movs	r2, #132	; 0x84
 8005a56:	5c9b      	ldrb	r3, [r3, r2]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d101      	bne.n	8005a60 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005a5c:	2302      	movs	r3, #2
 8005a5e:	e02f      	b.n	8005ac0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2284      	movs	r2, #132	; 0x84
 8005a64:	2101      	movs	r1, #1
 8005a66:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2288      	movs	r2, #136	; 0x88
 8005a6c:	2124      	movs	r1, #36	; 0x24
 8005a6e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	2101      	movs	r1, #1
 8005a84:	438a      	bics	r2, r1
 8005a86:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	4a0e      	ldr	r2, [pc, #56]	; (8005ac8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8005a90:	4013      	ands	r3, r2
 8005a92:	0019      	movs	r1, r3
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	683a      	ldr	r2, [r7, #0]
 8005a9a:	430a      	orrs	r2, r1
 8005a9c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	0018      	movs	r0, r3
 8005aa2:	f000 f813 	bl	8005acc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	68fa      	ldr	r2, [r7, #12]
 8005aac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2288      	movs	r2, #136	; 0x88
 8005ab2:	2120      	movs	r1, #32
 8005ab4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2284      	movs	r2, #132	; 0x84
 8005aba:	2100      	movs	r1, #0
 8005abc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005abe:	2300      	movs	r3, #0
}
 8005ac0:	0018      	movs	r0, r3
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	b004      	add	sp, #16
 8005ac6:	bd80      	pop	{r7, pc}
 8005ac8:	f1ffffff 	.word	0xf1ffffff

08005acc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005acc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d108      	bne.n	8005aee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	226a      	movs	r2, #106	; 0x6a
 8005ae0:	2101      	movs	r1, #1
 8005ae2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2268      	movs	r2, #104	; 0x68
 8005ae8:	2101      	movs	r1, #1
 8005aea:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005aec:	e043      	b.n	8005b76 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005aee:	260f      	movs	r6, #15
 8005af0:	19bb      	adds	r3, r7, r6
 8005af2:	2208      	movs	r2, #8
 8005af4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005af6:	200e      	movs	r0, #14
 8005af8:	183b      	adds	r3, r7, r0
 8005afa:	2208      	movs	r2, #8
 8005afc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	0e5b      	lsrs	r3, r3, #25
 8005b06:	b2da      	uxtb	r2, r3
 8005b08:	240d      	movs	r4, #13
 8005b0a:	193b      	adds	r3, r7, r4
 8005b0c:	2107      	movs	r1, #7
 8005b0e:	400a      	ands	r2, r1
 8005b10:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	689b      	ldr	r3, [r3, #8]
 8005b18:	0f5b      	lsrs	r3, r3, #29
 8005b1a:	b2da      	uxtb	r2, r3
 8005b1c:	250c      	movs	r5, #12
 8005b1e:	197b      	adds	r3, r7, r5
 8005b20:	2107      	movs	r1, #7
 8005b22:	400a      	ands	r2, r1
 8005b24:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b26:	183b      	adds	r3, r7, r0
 8005b28:	781b      	ldrb	r3, [r3, #0]
 8005b2a:	197a      	adds	r2, r7, r5
 8005b2c:	7812      	ldrb	r2, [r2, #0]
 8005b2e:	4914      	ldr	r1, [pc, #80]	; (8005b80 <UARTEx_SetNbDataToProcess+0xb4>)
 8005b30:	5c8a      	ldrb	r2, [r1, r2]
 8005b32:	435a      	muls	r2, r3
 8005b34:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8005b36:	197b      	adds	r3, r7, r5
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	4a12      	ldr	r2, [pc, #72]	; (8005b84 <UARTEx_SetNbDataToProcess+0xb8>)
 8005b3c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b3e:	0019      	movs	r1, r3
 8005b40:	f7fa fb74 	bl	800022c <__divsi3>
 8005b44:	0003      	movs	r3, r0
 8005b46:	b299      	uxth	r1, r3
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	226a      	movs	r2, #106	; 0x6a
 8005b4c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b4e:	19bb      	adds	r3, r7, r6
 8005b50:	781b      	ldrb	r3, [r3, #0]
 8005b52:	193a      	adds	r2, r7, r4
 8005b54:	7812      	ldrb	r2, [r2, #0]
 8005b56:	490a      	ldr	r1, [pc, #40]	; (8005b80 <UARTEx_SetNbDataToProcess+0xb4>)
 8005b58:	5c8a      	ldrb	r2, [r1, r2]
 8005b5a:	435a      	muls	r2, r3
 8005b5c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8005b5e:	193b      	adds	r3, r7, r4
 8005b60:	781b      	ldrb	r3, [r3, #0]
 8005b62:	4a08      	ldr	r2, [pc, #32]	; (8005b84 <UARTEx_SetNbDataToProcess+0xb8>)
 8005b64:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005b66:	0019      	movs	r1, r3
 8005b68:	f7fa fb60 	bl	800022c <__divsi3>
 8005b6c:	0003      	movs	r3, r0
 8005b6e:	b299      	uxth	r1, r3
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2268      	movs	r2, #104	; 0x68
 8005b74:	5299      	strh	r1, [r3, r2]
}
 8005b76:	46c0      	nop			; (mov r8, r8)
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	b005      	add	sp, #20
 8005b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b7e:	46c0      	nop			; (mov r8, r8)
 8005b80:	08007770 	.word	0x08007770
 8005b84:	08007778 	.word	0x08007778

08005b88 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	0002      	movs	r2, r0
 8005b90:	1dbb      	adds	r3, r7, #6
 8005b92:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005b94:	2300      	movs	r3, #0
 8005b96:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005b98:	1dbb      	adds	r3, r7, #6
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	5e9b      	ldrsh	r3, [r3, r2]
 8005b9e:	2b84      	cmp	r3, #132	; 0x84
 8005ba0:	d006      	beq.n	8005bb0 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 8005ba2:	1dbb      	adds	r3, r7, #6
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	5e9a      	ldrsh	r2, [r3, r2]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	18d3      	adds	r3, r2, r3
 8005bac:	3303      	adds	r3, #3
 8005bae:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
}
 8005bb2:	0018      	movs	r0, r3
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	b004      	add	sp, #16
 8005bb8:	bd80      	pop	{r7, pc}

08005bba <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005bba:	b580      	push	{r7, lr}
 8005bbc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005bbe:	f000 fdeb 	bl	8006798 <vTaskStartScheduler>
  
  return osOK;
 8005bc2:	2300      	movs	r3, #0
}
 8005bc4:	0018      	movs	r0, r3
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}

08005bca <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005bca:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bcc:	b087      	sub	sp, #28
 8005bce:	af02      	add	r7, sp, #8
 8005bd0:	6078      	str	r0, [r7, #4]
 8005bd2:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	685c      	ldr	r4, [r3, #4]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005be0:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2208      	movs	r2, #8
 8005be6:	5e9b      	ldrsh	r3, [r3, r2]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005be8:	0018      	movs	r0, r3
 8005bea:	f7ff ffcd 	bl	8005b88 <makeFreeRtosPriority>
 8005bee:	0001      	movs	r1, r0
 8005bf0:	683a      	ldr	r2, [r7, #0]
 8005bf2:	230c      	movs	r3, #12
 8005bf4:	18fb      	adds	r3, r7, r3
 8005bf6:	9301      	str	r3, [sp, #4]
 8005bf8:	9100      	str	r1, [sp, #0]
 8005bfa:	0013      	movs	r3, r2
 8005bfc:	0032      	movs	r2, r6
 8005bfe:	0029      	movs	r1, r5
 8005c00:	0020      	movs	r0, r4
 8005c02:	f000 fc75 	bl	80064f0 <xTaskCreate>
 8005c06:	0003      	movs	r3, r0
 8005c08:	2b01      	cmp	r3, #1
 8005c0a:	d001      	beq.n	8005c10 <osThreadCreate+0x46>
                   &handle) != pdPASS)  {
    return NULL;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	e000      	b.n	8005c12 <osThreadCreate+0x48>
  }     
#endif
  
  return handle;
 8005c10:	68fb      	ldr	r3, [r7, #12]
}
 8005c12:	0018      	movs	r0, r3
 8005c14:	46bd      	mov	sp, r7
 8005c16:	b005      	add	sp, #20
 8005c18:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005c1a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b084      	sub	sp, #16
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d001      	beq.n	8005c30 <osDelay+0x16>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	e000      	b.n	8005c32 <osDelay+0x18>
 8005c30:	2301      	movs	r3, #1
 8005c32:	0018      	movs	r0, r3
 8005c34:	f000 fd8a 	bl	800674c <vTaskDelay>
  
  return osOK;
 8005c38:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005c3a:	0018      	movs	r0, r3
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	b004      	add	sp, #16
 8005c40:	bd80      	pop	{r7, pc}

08005c42 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005c42:	b580      	push	{r7, lr}
 8005c44:	b082      	sub	sp, #8
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	3308      	adds	r3, #8
 8005c4e:	001a      	movs	r2, r3
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	4252      	negs	r2, r2
 8005c5a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	3308      	adds	r3, #8
 8005c60:	001a      	movs	r2, r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	3308      	adds	r3, #8
 8005c6a:	001a      	movs	r2, r3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005c76:	46c0      	nop			; (mov r8, r8)
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	b002      	add	sp, #8
 8005c7c:	bd80      	pop	{r7, pc}

08005c7e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005c7e:	b580      	push	{r7, lr}
 8005c80:	b082      	sub	sp, #8
 8005c82:	af00      	add	r7, sp, #0
 8005c84:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005c8c:	46c0      	nop			; (mov r8, r8)
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	b002      	add	sp, #8
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b084      	sub	sp, #16
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
 8005c9c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	68fa      	ldr	r2, [r7, #12]
 8005ca8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	689a      	ldr	r2, [r3, #8]
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	683a      	ldr	r2, [r7, #0]
 8005cb8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	683a      	ldr	r2, [r7, #0]
 8005cbe:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	1c5a      	adds	r2, r3, #1
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	601a      	str	r2, [r3, #0]
}
 8005cd0:	46c0      	nop			; (mov r8, r8)
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	b004      	add	sp, #16
 8005cd6:	bd80      	pop	{r7, pc}

08005cd8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b084      	sub	sp, #16
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	3301      	adds	r3, #1
 8005cec:	d103      	bne.n	8005cf6 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	60fb      	str	r3, [r7, #12]
 8005cf4:	e00c      	b.n	8005d10 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	3308      	adds	r3, #8
 8005cfa:	60fb      	str	r3, [r7, #12]
 8005cfc:	e002      	b.n	8005d04 <vListInsert+0x2c>
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	60fb      	str	r3, [r7, #12]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	685b      	ldr	r3, [r3, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	68ba      	ldr	r2, [r7, #8]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d2f6      	bcs.n	8005cfe <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	685a      	ldr	r2, [r3, #4]
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	683a      	ldr	r2, [r7, #0]
 8005d1e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	68fa      	ldr	r2, [r7, #12]
 8005d24:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	683a      	ldr	r2, [r7, #0]
 8005d2a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	687a      	ldr	r2, [r7, #4]
 8005d30:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	1c5a      	adds	r2, r3, #1
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	601a      	str	r2, [r3, #0]
}
 8005d3c:	46c0      	nop			; (mov r8, r8)
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	b004      	add	sp, #16
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b084      	sub	sp, #16
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	6892      	ldr	r2, [r2, #8]
 8005d5a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	6852      	ldr	r2, [r2, #4]
 8005d64:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	687a      	ldr	r2, [r7, #4]
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d103      	bne.n	8005d78 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	689a      	ldr	r2, [r3, #8]
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	1e5a      	subs	r2, r3, #1
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
}
 8005d8c:	0018      	movs	r0, r3
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	b004      	add	sp, #16
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b084      	sub	sp, #16
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d101      	bne.n	8005dac <xQueueGenericReset+0x18>
 8005da8:	b672      	cpsid	i
 8005daa:	e7fe      	b.n	8005daa <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8005dac:	f001 f9c8 	bl	8007140 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dbc:	434b      	muls	r3, r1
 8005dbe:	18d2      	adds	r2, r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dda:	1e59      	subs	r1, r3, #1
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de0:	434b      	muls	r3, r1
 8005de2:	18d2      	adds	r2, r2, r3
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	2244      	movs	r2, #68	; 0x44
 8005dec:	21ff      	movs	r1, #255	; 0xff
 8005dee:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	2245      	movs	r2, #69	; 0x45
 8005df4:	21ff      	movs	r1, #255	; 0xff
 8005df6:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d10d      	bne.n	8005e1a <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	691b      	ldr	r3, [r3, #16]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d013      	beq.n	8005e2e <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	3310      	adds	r3, #16
 8005e0a:	0018      	movs	r0, r3
 8005e0c:	f000 feb2 	bl	8006b74 <xTaskRemoveFromEventList>
 8005e10:	1e03      	subs	r3, r0, #0
 8005e12:	d00c      	beq.n	8005e2e <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005e14:	f001 f984 	bl	8007120 <vPortYield>
 8005e18:	e009      	b.n	8005e2e <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	3310      	adds	r3, #16
 8005e1e:	0018      	movs	r0, r3
 8005e20:	f7ff ff0f 	bl	8005c42 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	3324      	adds	r3, #36	; 0x24
 8005e28:	0018      	movs	r0, r3
 8005e2a:	f7ff ff0a 	bl	8005c42 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005e2e:	f001 f999 	bl	8007164 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005e32:	2301      	movs	r3, #1
}
 8005e34:	0018      	movs	r0, r3
 8005e36:	46bd      	mov	sp, r7
 8005e38:	b004      	add	sp, #16
 8005e3a:	bd80      	pop	{r7, pc}

08005e3c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005e3c:	b590      	push	{r4, r7, lr}
 8005e3e:	b08b      	sub	sp, #44	; 0x2c
 8005e40:	af02      	add	r7, sp, #8
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	1dfb      	adds	r3, r7, #7
 8005e48:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d101      	bne.n	8005e54 <xQueueGenericCreate+0x18>
 8005e50:	b672      	cpsid	i
 8005e52:	e7fe      	b.n	8005e52 <xQueueGenericCreate+0x16>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	68ba      	ldr	r2, [r7, #8]
 8005e58:	4353      	muls	r3, r2
 8005e5a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005e5c:	69fb      	ldr	r3, [r7, #28]
 8005e5e:	3348      	adds	r3, #72	; 0x48
 8005e60:	0018      	movs	r0, r3
 8005e62:	f001 fa05 	bl	8007270 <pvPortMalloc>
 8005e66:	0003      	movs	r3, r0
 8005e68:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8005e6a:	69bb      	ldr	r3, [r7, #24]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d00e      	beq.n	8005e8e <xQueueGenericCreate+0x52>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005e70:	69bb      	ldr	r3, [r7, #24]
 8005e72:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	3348      	adds	r3, #72	; 0x48
 8005e78:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005e7a:	1dfb      	adds	r3, r7, #7
 8005e7c:	781c      	ldrb	r4, [r3, #0]
 8005e7e:	697a      	ldr	r2, [r7, #20]
 8005e80:	68b9      	ldr	r1, [r7, #8]
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	69bb      	ldr	r3, [r7, #24]
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	0023      	movs	r3, r4
 8005e8a:	f000 f805 	bl	8005e98 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005e8e:	69bb      	ldr	r3, [r7, #24]
	}
 8005e90:	0018      	movs	r0, r3
 8005e92:	46bd      	mov	sp, r7
 8005e94:	b009      	add	sp, #36	; 0x24
 8005e96:	bd90      	pop	{r4, r7, pc}

08005e98 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
 8005ea4:	001a      	movs	r2, r3
 8005ea6:	1cfb      	adds	r3, r7, #3
 8005ea8:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d103      	bne.n	8005eb8 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	69ba      	ldr	r2, [r7, #24]
 8005eb4:	601a      	str	r2, [r3, #0]
 8005eb6:	e002      	b.n	8005ebe <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005eb8:	69bb      	ldr	r3, [r7, #24]
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	68fa      	ldr	r2, [r7, #12]
 8005ec2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005ec4:	69bb      	ldr	r3, [r7, #24]
 8005ec6:	68ba      	ldr	r2, [r7, #8]
 8005ec8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	2101      	movs	r1, #1
 8005ece:	0018      	movs	r0, r3
 8005ed0:	f7ff ff60 	bl	8005d94 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005ed4:	46c0      	nop			; (mov r8, r8)
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	b004      	add	sp, #16
 8005eda:	bd80      	pop	{r7, pc}

08005edc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b08a      	sub	sp, #40	; 0x28
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	60b9      	str	r1, [r7, #8]
 8005ee6:	607a      	str	r2, [r7, #4]
 8005ee8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005eea:	2300      	movs	r3, #0
 8005eec:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8005ef2:	6a3b      	ldr	r3, [r7, #32]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d101      	bne.n	8005efc <xQueueGenericSend+0x20>
 8005ef8:	b672      	cpsid	i
 8005efa:	e7fe      	b.n	8005efa <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d103      	bne.n	8005f0a <xQueueGenericSend+0x2e>
 8005f02:	6a3b      	ldr	r3, [r7, #32]
 8005f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d101      	bne.n	8005f0e <xQueueGenericSend+0x32>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e000      	b.n	8005f10 <xQueueGenericSend+0x34>
 8005f0e:	2300      	movs	r3, #0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d101      	bne.n	8005f18 <xQueueGenericSend+0x3c>
 8005f14:	b672      	cpsid	i
 8005f16:	e7fe      	b.n	8005f16 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	2b02      	cmp	r3, #2
 8005f1c:	d103      	bne.n	8005f26 <xQueueGenericSend+0x4a>
 8005f1e:	6a3b      	ldr	r3, [r7, #32]
 8005f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d101      	bne.n	8005f2a <xQueueGenericSend+0x4e>
 8005f26:	2301      	movs	r3, #1
 8005f28:	e000      	b.n	8005f2c <xQueueGenericSend+0x50>
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d101      	bne.n	8005f34 <xQueueGenericSend+0x58>
 8005f30:	b672      	cpsid	i
 8005f32:	e7fe      	b.n	8005f32 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f34:	f000 ff9a 	bl	8006e6c <xTaskGetSchedulerState>
 8005f38:	1e03      	subs	r3, r0, #0
 8005f3a:	d102      	bne.n	8005f42 <xQueueGenericSend+0x66>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d101      	bne.n	8005f46 <xQueueGenericSend+0x6a>
 8005f42:	2301      	movs	r3, #1
 8005f44:	e000      	b.n	8005f48 <xQueueGenericSend+0x6c>
 8005f46:	2300      	movs	r3, #0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d101      	bne.n	8005f50 <xQueueGenericSend+0x74>
 8005f4c:	b672      	cpsid	i
 8005f4e:	e7fe      	b.n	8005f4e <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005f50:	f001 f8f6 	bl	8007140 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005f54:	6a3b      	ldr	r3, [r7, #32]
 8005f56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f58:	6a3b      	ldr	r3, [r7, #32]
 8005f5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d302      	bcc.n	8005f66 <xQueueGenericSend+0x8a>
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d11e      	bne.n	8005fa4 <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005f66:	683a      	ldr	r2, [r7, #0]
 8005f68:	68b9      	ldr	r1, [r7, #8]
 8005f6a:	6a3b      	ldr	r3, [r7, #32]
 8005f6c:	0018      	movs	r0, r3
 8005f6e:	f000 f9a2 	bl	80062b6 <prvCopyDataToQueue>
 8005f72:	0003      	movs	r3, r0
 8005f74:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f76:	6a3b      	ldr	r3, [r7, #32]
 8005f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d009      	beq.n	8005f92 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f7e:	6a3b      	ldr	r3, [r7, #32]
 8005f80:	3324      	adds	r3, #36	; 0x24
 8005f82:	0018      	movs	r0, r3
 8005f84:	f000 fdf6 	bl	8006b74 <xTaskRemoveFromEventList>
 8005f88:	1e03      	subs	r3, r0, #0
 8005f8a:	d007      	beq.n	8005f9c <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005f8c:	f001 f8c8 	bl	8007120 <vPortYield>
 8005f90:	e004      	b.n	8005f9c <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d001      	beq.n	8005f9c <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005f98:	f001 f8c2 	bl	8007120 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005f9c:	f001 f8e2 	bl	8007164 <vPortExitCritical>
				return pdPASS;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e05b      	b.n	800605c <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d103      	bne.n	8005fb2 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005faa:	f001 f8db 	bl	8007164 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	e054      	b.n	800605c <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d106      	bne.n	8005fc6 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005fb8:	2314      	movs	r3, #20
 8005fba:	18fb      	adds	r3, r7, r3
 8005fbc:	0018      	movs	r0, r3
 8005fbe:	f000 fe35 	bl	8006c2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005fc6:	f001 f8cd 	bl	8007164 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005fca:	f000 fc1b 	bl	8006804 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005fce:	f001 f8b7 	bl	8007140 <vPortEnterCritical>
 8005fd2:	6a3b      	ldr	r3, [r7, #32]
 8005fd4:	2244      	movs	r2, #68	; 0x44
 8005fd6:	5c9b      	ldrb	r3, [r3, r2]
 8005fd8:	b25b      	sxtb	r3, r3
 8005fda:	3301      	adds	r3, #1
 8005fdc:	d103      	bne.n	8005fe6 <xQueueGenericSend+0x10a>
 8005fde:	6a3b      	ldr	r3, [r7, #32]
 8005fe0:	2244      	movs	r2, #68	; 0x44
 8005fe2:	2100      	movs	r1, #0
 8005fe4:	5499      	strb	r1, [r3, r2]
 8005fe6:	6a3b      	ldr	r3, [r7, #32]
 8005fe8:	2245      	movs	r2, #69	; 0x45
 8005fea:	5c9b      	ldrb	r3, [r3, r2]
 8005fec:	b25b      	sxtb	r3, r3
 8005fee:	3301      	adds	r3, #1
 8005ff0:	d103      	bne.n	8005ffa <xQueueGenericSend+0x11e>
 8005ff2:	6a3b      	ldr	r3, [r7, #32]
 8005ff4:	2245      	movs	r2, #69	; 0x45
 8005ff6:	2100      	movs	r1, #0
 8005ff8:	5499      	strb	r1, [r3, r2]
 8005ffa:	f001 f8b3 	bl	8007164 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005ffe:	1d3a      	adds	r2, r7, #4
 8006000:	2314      	movs	r3, #20
 8006002:	18fb      	adds	r3, r7, r3
 8006004:	0011      	movs	r1, r2
 8006006:	0018      	movs	r0, r3
 8006008:	f000 fe24 	bl	8006c54 <xTaskCheckForTimeOut>
 800600c:	1e03      	subs	r3, r0, #0
 800600e:	d11e      	bne.n	800604e <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006010:	6a3b      	ldr	r3, [r7, #32]
 8006012:	0018      	movs	r0, r3
 8006014:	f000 fa54 	bl	80064c0 <prvIsQueueFull>
 8006018:	1e03      	subs	r3, r0, #0
 800601a:	d011      	beq.n	8006040 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800601c:	6a3b      	ldr	r3, [r7, #32]
 800601e:	3310      	adds	r3, #16
 8006020:	687a      	ldr	r2, [r7, #4]
 8006022:	0011      	movs	r1, r2
 8006024:	0018      	movs	r0, r3
 8006026:	f000 fd87 	bl	8006b38 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800602a:	6a3b      	ldr	r3, [r7, #32]
 800602c:	0018      	movs	r0, r3
 800602e:	f000 f9d3 	bl	80063d8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006032:	f000 fbf3 	bl	800681c <xTaskResumeAll>
 8006036:	1e03      	subs	r3, r0, #0
 8006038:	d18a      	bne.n	8005f50 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800603a:	f001 f871 	bl	8007120 <vPortYield>
 800603e:	e787      	b.n	8005f50 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006040:	6a3b      	ldr	r3, [r7, #32]
 8006042:	0018      	movs	r0, r3
 8006044:	f000 f9c8 	bl	80063d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006048:	f000 fbe8 	bl	800681c <xTaskResumeAll>
 800604c:	e780      	b.n	8005f50 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800604e:	6a3b      	ldr	r3, [r7, #32]
 8006050:	0018      	movs	r0, r3
 8006052:	f000 f9c1 	bl	80063d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006056:	f000 fbe1 	bl	800681c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800605a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800605c:	0018      	movs	r0, r3
 800605e:	46bd      	mov	sp, r7
 8006060:	b00a      	add	sp, #40	; 0x28
 8006062:	bd80      	pop	{r7, pc}

08006064 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006064:	b590      	push	{r4, r7, lr}
 8006066:	b08b      	sub	sp, #44	; 0x2c
 8006068:	af00      	add	r7, sp, #0
 800606a:	60f8      	str	r0, [r7, #12]
 800606c:	60b9      	str	r1, [r7, #8]
 800606e:	607a      	str	r2, [r7, #4]
 8006070:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8006076:	6a3b      	ldr	r3, [r7, #32]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d101      	bne.n	8006080 <xQueueGenericSendFromISR+0x1c>
 800607c:	b672      	cpsid	i
 800607e:	e7fe      	b.n	800607e <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d103      	bne.n	800608e <xQueueGenericSendFromISR+0x2a>
 8006086:	6a3b      	ldr	r3, [r7, #32]
 8006088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608a:	2b00      	cmp	r3, #0
 800608c:	d101      	bne.n	8006092 <xQueueGenericSendFromISR+0x2e>
 800608e:	2301      	movs	r3, #1
 8006090:	e000      	b.n	8006094 <xQueueGenericSendFromISR+0x30>
 8006092:	2300      	movs	r3, #0
 8006094:	2b00      	cmp	r3, #0
 8006096:	d101      	bne.n	800609c <xQueueGenericSendFromISR+0x38>
 8006098:	b672      	cpsid	i
 800609a:	e7fe      	b.n	800609a <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d103      	bne.n	80060aa <xQueueGenericSendFromISR+0x46>
 80060a2:	6a3b      	ldr	r3, [r7, #32]
 80060a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d101      	bne.n	80060ae <xQueueGenericSendFromISR+0x4a>
 80060aa:	2301      	movs	r3, #1
 80060ac:	e000      	b.n	80060b0 <xQueueGenericSendFromISR+0x4c>
 80060ae:	2300      	movs	r3, #0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d101      	bne.n	80060b8 <xQueueGenericSendFromISR+0x54>
 80060b4:	b672      	cpsid	i
 80060b6:	e7fe      	b.n	80060b6 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80060b8:	f001 f86c 	bl	8007194 <ulSetInterruptMaskFromISR>
 80060bc:	0003      	movs	r3, r0
 80060be:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80060c0:	6a3b      	ldr	r3, [r7, #32]
 80060c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060c4:	6a3b      	ldr	r3, [r7, #32]
 80060c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d302      	bcc.n	80060d2 <xQueueGenericSendFromISR+0x6e>
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	2b02      	cmp	r3, #2
 80060d0:	d131      	bne.n	8006136 <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80060d2:	241b      	movs	r4, #27
 80060d4:	193b      	adds	r3, r7, r4
 80060d6:	6a3a      	ldr	r2, [r7, #32]
 80060d8:	2145      	movs	r1, #69	; 0x45
 80060da:	5c52      	ldrb	r2, [r2, r1]
 80060dc:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80060de:	6a3b      	ldr	r3, [r7, #32]
 80060e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e2:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80060e4:	683a      	ldr	r2, [r7, #0]
 80060e6:	68b9      	ldr	r1, [r7, #8]
 80060e8:	6a3b      	ldr	r3, [r7, #32]
 80060ea:	0018      	movs	r0, r3
 80060ec:	f000 f8e3 	bl	80062b6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80060f0:	193b      	adds	r3, r7, r4
 80060f2:	781b      	ldrb	r3, [r3, #0]
 80060f4:	b25b      	sxtb	r3, r3
 80060f6:	3301      	adds	r3, #1
 80060f8:	d111      	bne.n	800611e <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80060fa:	6a3b      	ldr	r3, [r7, #32]
 80060fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d016      	beq.n	8006130 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006102:	6a3b      	ldr	r3, [r7, #32]
 8006104:	3324      	adds	r3, #36	; 0x24
 8006106:	0018      	movs	r0, r3
 8006108:	f000 fd34 	bl	8006b74 <xTaskRemoveFromEventList>
 800610c:	1e03      	subs	r3, r0, #0
 800610e:	d00f      	beq.n	8006130 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d00c      	beq.n	8006130 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2201      	movs	r2, #1
 800611a:	601a      	str	r2, [r3, #0]
 800611c:	e008      	b.n	8006130 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800611e:	231b      	movs	r3, #27
 8006120:	18fb      	adds	r3, r7, r3
 8006122:	781b      	ldrb	r3, [r3, #0]
 8006124:	3301      	adds	r3, #1
 8006126:	b2db      	uxtb	r3, r3
 8006128:	b259      	sxtb	r1, r3
 800612a:	6a3b      	ldr	r3, [r7, #32]
 800612c:	2245      	movs	r2, #69	; 0x45
 800612e:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8006130:	2301      	movs	r3, #1
 8006132:	627b      	str	r3, [r7, #36]	; 0x24
		{
 8006134:	e001      	b.n	800613a <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006136:	2300      	movs	r3, #0
 8006138:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	0018      	movs	r0, r3
 800613e:	f001 f82f 	bl	80071a0 <vClearInterruptMaskFromISR>

	return xReturn;
 8006142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006144:	0018      	movs	r0, r3
 8006146:	46bd      	mov	sp, r7
 8006148:	b00b      	add	sp, #44	; 0x2c
 800614a:	bd90      	pop	{r4, r7, pc}

0800614c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b08a      	sub	sp, #40	; 0x28
 8006150:	af00      	add	r7, sp, #0
 8006152:	60f8      	str	r0, [r7, #12]
 8006154:	60b9      	str	r1, [r7, #8]
 8006156:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006158:	2300      	movs	r3, #0
 800615a:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006160:	6a3b      	ldr	r3, [r7, #32]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d101      	bne.n	800616a <xQueueReceive+0x1e>
 8006166:	b672      	cpsid	i
 8006168:	e7fe      	b.n	8006168 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d103      	bne.n	8006178 <xQueueReceive+0x2c>
 8006170:	6a3b      	ldr	r3, [r7, #32]
 8006172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006174:	2b00      	cmp	r3, #0
 8006176:	d101      	bne.n	800617c <xQueueReceive+0x30>
 8006178:	2301      	movs	r3, #1
 800617a:	e000      	b.n	800617e <xQueueReceive+0x32>
 800617c:	2300      	movs	r3, #0
 800617e:	2b00      	cmp	r3, #0
 8006180:	d101      	bne.n	8006186 <xQueueReceive+0x3a>
 8006182:	b672      	cpsid	i
 8006184:	e7fe      	b.n	8006184 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006186:	f000 fe71 	bl	8006e6c <xTaskGetSchedulerState>
 800618a:	1e03      	subs	r3, r0, #0
 800618c:	d102      	bne.n	8006194 <xQueueReceive+0x48>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d101      	bne.n	8006198 <xQueueReceive+0x4c>
 8006194:	2301      	movs	r3, #1
 8006196:	e000      	b.n	800619a <xQueueReceive+0x4e>
 8006198:	2300      	movs	r3, #0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d101      	bne.n	80061a2 <xQueueReceive+0x56>
 800619e:	b672      	cpsid	i
 80061a0:	e7fe      	b.n	80061a0 <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80061a2:	f000 ffcd 	bl	8007140 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061a6:	6a3b      	ldr	r3, [r7, #32]
 80061a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061aa:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80061ac:	69fb      	ldr	r3, [r7, #28]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d01a      	beq.n	80061e8 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80061b2:	68ba      	ldr	r2, [r7, #8]
 80061b4:	6a3b      	ldr	r3, [r7, #32]
 80061b6:	0011      	movs	r1, r2
 80061b8:	0018      	movs	r0, r3
 80061ba:	f000 f8e7 	bl	800638c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80061be:	69fb      	ldr	r3, [r7, #28]
 80061c0:	1e5a      	subs	r2, r3, #1
 80061c2:	6a3b      	ldr	r3, [r7, #32]
 80061c4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061c6:	6a3b      	ldr	r3, [r7, #32]
 80061c8:	691b      	ldr	r3, [r3, #16]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d008      	beq.n	80061e0 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061ce:	6a3b      	ldr	r3, [r7, #32]
 80061d0:	3310      	adds	r3, #16
 80061d2:	0018      	movs	r0, r3
 80061d4:	f000 fcce 	bl	8006b74 <xTaskRemoveFromEventList>
 80061d8:	1e03      	subs	r3, r0, #0
 80061da:	d001      	beq.n	80061e0 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80061dc:	f000 ffa0 	bl	8007120 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80061e0:	f000 ffc0 	bl	8007164 <vPortExitCritical>
				return pdPASS;
 80061e4:	2301      	movs	r3, #1
 80061e6:	e062      	b.n	80062ae <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d103      	bne.n	80061f6 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80061ee:	f000 ffb9 	bl	8007164 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80061f2:	2300      	movs	r3, #0
 80061f4:	e05b      	b.n	80062ae <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 80061f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d106      	bne.n	800620a <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80061fc:	2314      	movs	r3, #20
 80061fe:	18fb      	adds	r3, r7, r3
 8006200:	0018      	movs	r0, r3
 8006202:	f000 fd13 	bl	8006c2c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006206:	2301      	movs	r3, #1
 8006208:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800620a:	f000 ffab 	bl	8007164 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800620e:	f000 faf9 	bl	8006804 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006212:	f000 ff95 	bl	8007140 <vPortEnterCritical>
 8006216:	6a3b      	ldr	r3, [r7, #32]
 8006218:	2244      	movs	r2, #68	; 0x44
 800621a:	5c9b      	ldrb	r3, [r3, r2]
 800621c:	b25b      	sxtb	r3, r3
 800621e:	3301      	adds	r3, #1
 8006220:	d103      	bne.n	800622a <xQueueReceive+0xde>
 8006222:	6a3b      	ldr	r3, [r7, #32]
 8006224:	2244      	movs	r2, #68	; 0x44
 8006226:	2100      	movs	r1, #0
 8006228:	5499      	strb	r1, [r3, r2]
 800622a:	6a3b      	ldr	r3, [r7, #32]
 800622c:	2245      	movs	r2, #69	; 0x45
 800622e:	5c9b      	ldrb	r3, [r3, r2]
 8006230:	b25b      	sxtb	r3, r3
 8006232:	3301      	adds	r3, #1
 8006234:	d103      	bne.n	800623e <xQueueReceive+0xf2>
 8006236:	6a3b      	ldr	r3, [r7, #32]
 8006238:	2245      	movs	r2, #69	; 0x45
 800623a:	2100      	movs	r1, #0
 800623c:	5499      	strb	r1, [r3, r2]
 800623e:	f000 ff91 	bl	8007164 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006242:	1d3a      	adds	r2, r7, #4
 8006244:	2314      	movs	r3, #20
 8006246:	18fb      	adds	r3, r7, r3
 8006248:	0011      	movs	r1, r2
 800624a:	0018      	movs	r0, r3
 800624c:	f000 fd02 	bl	8006c54 <xTaskCheckForTimeOut>
 8006250:	1e03      	subs	r3, r0, #0
 8006252:	d11e      	bne.n	8006292 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006254:	6a3b      	ldr	r3, [r7, #32]
 8006256:	0018      	movs	r0, r3
 8006258:	f000 f91c 	bl	8006494 <prvIsQueueEmpty>
 800625c:	1e03      	subs	r3, r0, #0
 800625e:	d011      	beq.n	8006284 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006260:	6a3b      	ldr	r3, [r7, #32]
 8006262:	3324      	adds	r3, #36	; 0x24
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	0011      	movs	r1, r2
 8006268:	0018      	movs	r0, r3
 800626a:	f000 fc65 	bl	8006b38 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800626e:	6a3b      	ldr	r3, [r7, #32]
 8006270:	0018      	movs	r0, r3
 8006272:	f000 f8b1 	bl	80063d8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006276:	f000 fad1 	bl	800681c <xTaskResumeAll>
 800627a:	1e03      	subs	r3, r0, #0
 800627c:	d191      	bne.n	80061a2 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 800627e:	f000 ff4f 	bl	8007120 <vPortYield>
 8006282:	e78e      	b.n	80061a2 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006284:	6a3b      	ldr	r3, [r7, #32]
 8006286:	0018      	movs	r0, r3
 8006288:	f000 f8a6 	bl	80063d8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800628c:	f000 fac6 	bl	800681c <xTaskResumeAll>
 8006290:	e787      	b.n	80061a2 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006292:	6a3b      	ldr	r3, [r7, #32]
 8006294:	0018      	movs	r0, r3
 8006296:	f000 f89f 	bl	80063d8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800629a:	f000 fabf 	bl	800681c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800629e:	6a3b      	ldr	r3, [r7, #32]
 80062a0:	0018      	movs	r0, r3
 80062a2:	f000 f8f7 	bl	8006494 <prvIsQueueEmpty>
 80062a6:	1e03      	subs	r3, r0, #0
 80062a8:	d100      	bne.n	80062ac <xQueueReceive+0x160>
 80062aa:	e77a      	b.n	80061a2 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80062ac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80062ae:	0018      	movs	r0, r3
 80062b0:	46bd      	mov	sp, r7
 80062b2:	b00a      	add	sp, #40	; 0x28
 80062b4:	bd80      	pop	{r7, pc}

080062b6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80062b6:	b580      	push	{r7, lr}
 80062b8:	b086      	sub	sp, #24
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	60f8      	str	r0, [r7, #12]
 80062be:	60b9      	str	r1, [r7, #8]
 80062c0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80062c2:	2300      	movs	r3, #0
 80062c4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ca:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d10e      	bne.n	80062f2 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d14e      	bne.n	800637a <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	0018      	movs	r0, r3
 80062e2:	f000 fddf 	bl	8006ea4 <xTaskPriorityDisinherit>
 80062e6:	0003      	movs	r3, r0
 80062e8:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	2200      	movs	r2, #0
 80062ee:	609a      	str	r2, [r3, #8]
 80062f0:	e043      	b.n	800637a <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d119      	bne.n	800632c <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6858      	ldr	r0, [r3, #4]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	0019      	movs	r1, r3
 8006304:	f001 f992 	bl	800762c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	685a      	ldr	r2, [r3, #4]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006310:	18d2      	adds	r2, r2, r3
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	685a      	ldr	r2, [r3, #4]
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	429a      	cmp	r2, r3
 8006320:	d32b      	bcc.n	800637a <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681a      	ldr	r2, [r3, #0]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	605a      	str	r2, [r3, #4]
 800632a:	e026      	b.n	800637a <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	68d8      	ldr	r0, [r3, #12]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	0019      	movs	r1, r3
 8006338:	f001 f978 	bl	800762c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	68da      	ldr	r2, [r3, #12]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006344:	425b      	negs	r3, r3
 8006346:	18d2      	adds	r2, r2, r3
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	68da      	ldr	r2, [r3, #12]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	429a      	cmp	r2, r3
 8006356:	d207      	bcs.n	8006368 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	689a      	ldr	r2, [r3, #8]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006360:	425b      	negs	r3, r3
 8006362:	18d2      	adds	r2, r2, r3
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2b02      	cmp	r3, #2
 800636c:	d105      	bne.n	800637a <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d002      	beq.n	800637a <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	3b01      	subs	r3, #1
 8006378:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	1c5a      	adds	r2, r3, #1
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006382:	697b      	ldr	r3, [r7, #20]
}
 8006384:	0018      	movs	r0, r3
 8006386:	46bd      	mov	sp, r7
 8006388:	b006      	add	sp, #24
 800638a:	bd80      	pop	{r7, pc}

0800638c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b082      	sub	sp, #8
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639a:	2b00      	cmp	r3, #0
 800639c:	d018      	beq.n	80063d0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	68da      	ldr	r2, [r3, #12]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063a6:	18d2      	adds	r2, r2, r3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	68da      	ldr	r2, [r3, #12]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	689b      	ldr	r3, [r3, #8]
 80063b4:	429a      	cmp	r2, r3
 80063b6:	d303      	bcc.n	80063c0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	68d9      	ldr	r1, [r3, #12]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	0018      	movs	r0, r3
 80063cc:	f001 f92e 	bl	800762c <memcpy>
	}
}
 80063d0:	46c0      	nop			; (mov r8, r8)
 80063d2:	46bd      	mov	sp, r7
 80063d4:	b002      	add	sp, #8
 80063d6:	bd80      	pop	{r7, pc}

080063d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b084      	sub	sp, #16
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80063e0:	f000 feae 	bl	8007140 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80063e4:	230f      	movs	r3, #15
 80063e6:	18fb      	adds	r3, r7, r3
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	2145      	movs	r1, #69	; 0x45
 80063ec:	5c52      	ldrb	r2, [r2, r1]
 80063ee:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80063f0:	e013      	b.n	800641a <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d016      	beq.n	8006428 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	3324      	adds	r3, #36	; 0x24
 80063fe:	0018      	movs	r0, r3
 8006400:	f000 fbb8 	bl	8006b74 <xTaskRemoveFromEventList>
 8006404:	1e03      	subs	r3, r0, #0
 8006406:	d001      	beq.n	800640c <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006408:	f000 fc74 	bl	8006cf4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800640c:	210f      	movs	r1, #15
 800640e:	187b      	adds	r3, r7, r1
 8006410:	781b      	ldrb	r3, [r3, #0]
 8006412:	3b01      	subs	r3, #1
 8006414:	b2da      	uxtb	r2, r3
 8006416:	187b      	adds	r3, r7, r1
 8006418:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800641a:	230f      	movs	r3, #15
 800641c:	18fb      	adds	r3, r7, r3
 800641e:	781b      	ldrb	r3, [r3, #0]
 8006420:	b25b      	sxtb	r3, r3
 8006422:	2b00      	cmp	r3, #0
 8006424:	dce5      	bgt.n	80063f2 <prvUnlockQueue+0x1a>
 8006426:	e000      	b.n	800642a <prvUnlockQueue+0x52>
					break;
 8006428:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2245      	movs	r2, #69	; 0x45
 800642e:	21ff      	movs	r1, #255	; 0xff
 8006430:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8006432:	f000 fe97 	bl	8007164 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006436:	f000 fe83 	bl	8007140 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800643a:	230e      	movs	r3, #14
 800643c:	18fb      	adds	r3, r7, r3
 800643e:	687a      	ldr	r2, [r7, #4]
 8006440:	2144      	movs	r1, #68	; 0x44
 8006442:	5c52      	ldrb	r2, [r2, r1]
 8006444:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006446:	e013      	b.n	8006470 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	691b      	ldr	r3, [r3, #16]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d016      	beq.n	800647e <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	3310      	adds	r3, #16
 8006454:	0018      	movs	r0, r3
 8006456:	f000 fb8d 	bl	8006b74 <xTaskRemoveFromEventList>
 800645a:	1e03      	subs	r3, r0, #0
 800645c:	d001      	beq.n	8006462 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800645e:	f000 fc49 	bl	8006cf4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006462:	210e      	movs	r1, #14
 8006464:	187b      	adds	r3, r7, r1
 8006466:	781b      	ldrb	r3, [r3, #0]
 8006468:	3b01      	subs	r3, #1
 800646a:	b2da      	uxtb	r2, r3
 800646c:	187b      	adds	r3, r7, r1
 800646e:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006470:	230e      	movs	r3, #14
 8006472:	18fb      	adds	r3, r7, r3
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	b25b      	sxtb	r3, r3
 8006478:	2b00      	cmp	r3, #0
 800647a:	dce5      	bgt.n	8006448 <prvUnlockQueue+0x70>
 800647c:	e000      	b.n	8006480 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800647e:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2244      	movs	r2, #68	; 0x44
 8006484:	21ff      	movs	r1, #255	; 0xff
 8006486:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8006488:	f000 fe6c 	bl	8007164 <vPortExitCritical>
}
 800648c:	46c0      	nop			; (mov r8, r8)
 800648e:	46bd      	mov	sp, r7
 8006490:	b004      	add	sp, #16
 8006492:	bd80      	pop	{r7, pc}

08006494 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b084      	sub	sp, #16
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800649c:	f000 fe50 	bl	8007140 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d102      	bne.n	80064ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80064a8:	2301      	movs	r3, #1
 80064aa:	60fb      	str	r3, [r7, #12]
 80064ac:	e001      	b.n	80064b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80064ae:	2300      	movs	r3, #0
 80064b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80064b2:	f000 fe57 	bl	8007164 <vPortExitCritical>

	return xReturn;
 80064b6:	68fb      	ldr	r3, [r7, #12]
}
 80064b8:	0018      	movs	r0, r3
 80064ba:	46bd      	mov	sp, r7
 80064bc:	b004      	add	sp, #16
 80064be:	bd80      	pop	{r7, pc}

080064c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80064c8:	f000 fe3a 	bl	8007140 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064d4:	429a      	cmp	r2, r3
 80064d6:	d102      	bne.n	80064de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80064d8:	2301      	movs	r3, #1
 80064da:	60fb      	str	r3, [r7, #12]
 80064dc:	e001      	b.n	80064e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80064de:	2300      	movs	r3, #0
 80064e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80064e2:	f000 fe3f 	bl	8007164 <vPortExitCritical>

	return xReturn;
 80064e6:	68fb      	ldr	r3, [r7, #12]
}
 80064e8:	0018      	movs	r0, r3
 80064ea:	46bd      	mov	sp, r7
 80064ec:	b004      	add	sp, #16
 80064ee:	bd80      	pop	{r7, pc}

080064f0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80064f0:	b590      	push	{r4, r7, lr}
 80064f2:	b08d      	sub	sp, #52	; 0x34
 80064f4:	af04      	add	r7, sp, #16
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	60b9      	str	r1, [r7, #8]
 80064fa:	603b      	str	r3, [r7, #0]
 80064fc:	1dbb      	adds	r3, r7, #6
 80064fe:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006500:	1dbb      	adds	r3, r7, #6
 8006502:	881b      	ldrh	r3, [r3, #0]
 8006504:	009b      	lsls	r3, r3, #2
 8006506:	0018      	movs	r0, r3
 8006508:	f000 feb2 	bl	8007270 <pvPortMalloc>
 800650c:	0003      	movs	r3, r0
 800650e:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d010      	beq.n	8006538 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006516:	2054      	movs	r0, #84	; 0x54
 8006518:	f000 feaa 	bl	8007270 <pvPortMalloc>
 800651c:	0003      	movs	r3, r0
 800651e:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8006520:	69fb      	ldr	r3, [r7, #28]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d003      	beq.n	800652e <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006526:	69fb      	ldr	r3, [r7, #28]
 8006528:	697a      	ldr	r2, [r7, #20]
 800652a:	631a      	str	r2, [r3, #48]	; 0x30
 800652c:	e006      	b.n	800653c <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	0018      	movs	r0, r3
 8006532:	f000 ff49 	bl	80073c8 <vPortFree>
 8006536:	e001      	b.n	800653c <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006538:	2300      	movs	r3, #0
 800653a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d016      	beq.n	8006570 <xTaskCreate+0x80>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006542:	1dbb      	adds	r3, r7, #6
 8006544:	881a      	ldrh	r2, [r3, #0]
 8006546:	683c      	ldr	r4, [r7, #0]
 8006548:	68b9      	ldr	r1, [r7, #8]
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	2300      	movs	r3, #0
 800654e:	9303      	str	r3, [sp, #12]
 8006550:	69fb      	ldr	r3, [r7, #28]
 8006552:	9302      	str	r3, [sp, #8]
 8006554:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006556:	9301      	str	r3, [sp, #4]
 8006558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800655a:	9300      	str	r3, [sp, #0]
 800655c:	0023      	movs	r3, r4
 800655e:	f000 f80f 	bl	8006580 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006562:	69fb      	ldr	r3, [r7, #28]
 8006564:	0018      	movs	r0, r3
 8006566:	f000 f88d 	bl	8006684 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800656a:	2301      	movs	r3, #1
 800656c:	61bb      	str	r3, [r7, #24]
 800656e:	e002      	b.n	8006576 <xTaskCreate+0x86>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006570:	2301      	movs	r3, #1
 8006572:	425b      	negs	r3, r3
 8006574:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006576:	69bb      	ldr	r3, [r7, #24]
	}
 8006578:	0018      	movs	r0, r3
 800657a:	46bd      	mov	sp, r7
 800657c:	b009      	add	sp, #36	; 0x24
 800657e:	bd90      	pop	{r4, r7, pc}

08006580 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006580:	b580      	push	{r7, lr}
 8006582:	b086      	sub	sp, #24
 8006584:	af00      	add	r7, sp, #0
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	60b9      	str	r1, [r7, #8]
 800658a:	607a      	str	r2, [r7, #4]
 800658c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800658e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006590:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	493a      	ldr	r1, [pc, #232]	; (8006680 <prvInitialiseNewTask+0x100>)
 8006596:	468c      	mov	ip, r1
 8006598:	4463      	add	r3, ip
 800659a:	009b      	lsls	r3, r3, #2
 800659c:	18d3      	adds	r3, r2, r3
 800659e:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	2207      	movs	r2, #7
 80065a4:	4393      	bics	r3, r2
 80065a6:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	2207      	movs	r2, #7
 80065ac:	4013      	ands	r3, r2
 80065ae:	d001      	beq.n	80065b4 <prvInitialiseNewTask+0x34>
 80065b0:	b672      	cpsid	i
 80065b2:	e7fe      	b.n	80065b2 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d020      	beq.n	80065fc <prvInitialiseNewTask+0x7c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80065ba:	2300      	movs	r3, #0
 80065bc:	617b      	str	r3, [r7, #20]
 80065be:	e013      	b.n	80065e8 <prvInitialiseNewTask+0x68>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80065c0:	68ba      	ldr	r2, [r7, #8]
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	18d3      	adds	r3, r2, r3
 80065c6:	7818      	ldrb	r0, [r3, #0]
 80065c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80065ca:	2134      	movs	r1, #52	; 0x34
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	18d3      	adds	r3, r2, r3
 80065d0:	185b      	adds	r3, r3, r1
 80065d2:	1c02      	adds	r2, r0, #0
 80065d4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80065d6:	68ba      	ldr	r2, [r7, #8]
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	18d3      	adds	r3, r2, r3
 80065dc:	781b      	ldrb	r3, [r3, #0]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d006      	beq.n	80065f0 <prvInitialiseNewTask+0x70>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	3301      	adds	r3, #1
 80065e6:	617b      	str	r3, [r7, #20]
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	2b0f      	cmp	r3, #15
 80065ec:	d9e8      	bls.n	80065c0 <prvInitialiseNewTask+0x40>
 80065ee:	e000      	b.n	80065f2 <prvInitialiseNewTask+0x72>
			{
				break;
 80065f0:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80065f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f4:	2243      	movs	r2, #67	; 0x43
 80065f6:	2100      	movs	r1, #0
 80065f8:	5499      	strb	r1, [r3, r2]
 80065fa:	e003      	b.n	8006604 <prvInitialiseNewTask+0x84>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80065fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065fe:	2234      	movs	r2, #52	; 0x34
 8006600:	2100      	movs	r1, #0
 8006602:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006604:	6a3b      	ldr	r3, [r7, #32]
 8006606:	2b06      	cmp	r3, #6
 8006608:	d901      	bls.n	800660e <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800660a:	2306      	movs	r3, #6
 800660c:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800660e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006610:	6a3a      	ldr	r2, [r7, #32]
 8006612:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006616:	6a3a      	ldr	r2, [r7, #32]
 8006618:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800661a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800661c:	2200      	movs	r2, #0
 800661e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006622:	3304      	adds	r3, #4
 8006624:	0018      	movs	r0, r3
 8006626:	f7ff fb2a 	bl	8005c7e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800662a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800662c:	3318      	adds	r3, #24
 800662e:	0018      	movs	r0, r3
 8006630:	f7ff fb25 	bl	8005c7e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006636:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006638:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800663a:	6a3b      	ldr	r3, [r7, #32]
 800663c:	2207      	movs	r2, #7
 800663e:	1ad2      	subs	r2, r2, r3
 8006640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006642:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006646:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006648:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800664a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800664c:	2200      	movs	r2, #0
 800664e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006650:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006652:	2250      	movs	r2, #80	; 0x50
 8006654:	2100      	movs	r1, #0
 8006656:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006658:	683a      	ldr	r2, [r7, #0]
 800665a:	68f9      	ldr	r1, [r7, #12]
 800665c:	693b      	ldr	r3, [r7, #16]
 800665e:	0018      	movs	r0, r3
 8006660:	f000 fcd0 	bl	8007004 <pxPortInitialiseStack>
 8006664:	0002      	movs	r2, r0
 8006666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006668:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800666a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800666c:	2b00      	cmp	r3, #0
 800666e:	d002      	beq.n	8006676 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006672:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006674:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006676:	46c0      	nop			; (mov r8, r8)
 8006678:	46bd      	mov	sp, r7
 800667a:	b006      	add	sp, #24
 800667c:	bd80      	pop	{r7, pc}
 800667e:	46c0      	nop			; (mov r8, r8)
 8006680:	3fffffff 	.word	0x3fffffff

08006684 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800668c:	f000 fd58 	bl	8007140 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006690:	4b28      	ldr	r3, [pc, #160]	; (8006734 <prvAddNewTaskToReadyList+0xb0>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	1c5a      	adds	r2, r3, #1
 8006696:	4b27      	ldr	r3, [pc, #156]	; (8006734 <prvAddNewTaskToReadyList+0xb0>)
 8006698:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800669a:	4b27      	ldr	r3, [pc, #156]	; (8006738 <prvAddNewTaskToReadyList+0xb4>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d109      	bne.n	80066b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80066a2:	4b25      	ldr	r3, [pc, #148]	; (8006738 <prvAddNewTaskToReadyList+0xb4>)
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80066a8:	4b22      	ldr	r3, [pc, #136]	; (8006734 <prvAddNewTaskToReadyList+0xb0>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d110      	bne.n	80066d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80066b0:	f000 fb3a 	bl	8006d28 <prvInitialiseTaskLists>
 80066b4:	e00d      	b.n	80066d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80066b6:	4b21      	ldr	r3, [pc, #132]	; (800673c <prvAddNewTaskToReadyList+0xb8>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d109      	bne.n	80066d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80066be:	4b1e      	ldr	r3, [pc, #120]	; (8006738 <prvAddNewTaskToReadyList+0xb4>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d802      	bhi.n	80066d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80066cc:	4b1a      	ldr	r3, [pc, #104]	; (8006738 <prvAddNewTaskToReadyList+0xb4>)
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80066d2:	4b1b      	ldr	r3, [pc, #108]	; (8006740 <prvAddNewTaskToReadyList+0xbc>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	1c5a      	adds	r2, r3, #1
 80066d8:	4b19      	ldr	r3, [pc, #100]	; (8006740 <prvAddNewTaskToReadyList+0xbc>)
 80066da:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066e0:	4b18      	ldr	r3, [pc, #96]	; (8006744 <prvAddNewTaskToReadyList+0xc0>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d903      	bls.n	80066f0 <prvAddNewTaskToReadyList+0x6c>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066ec:	4b15      	ldr	r3, [pc, #84]	; (8006744 <prvAddNewTaskToReadyList+0xc0>)
 80066ee:	601a      	str	r2, [r3, #0]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066f4:	0013      	movs	r3, r2
 80066f6:	009b      	lsls	r3, r3, #2
 80066f8:	189b      	adds	r3, r3, r2
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	4a12      	ldr	r2, [pc, #72]	; (8006748 <prvAddNewTaskToReadyList+0xc4>)
 80066fe:	189a      	adds	r2, r3, r2
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	3304      	adds	r3, #4
 8006704:	0019      	movs	r1, r3
 8006706:	0010      	movs	r0, r2
 8006708:	f7ff fac4 	bl	8005c94 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800670c:	f000 fd2a 	bl	8007164 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006710:	4b0a      	ldr	r3, [pc, #40]	; (800673c <prvAddNewTaskToReadyList+0xb8>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d008      	beq.n	800672a <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006718:	4b07      	ldr	r3, [pc, #28]	; (8006738 <prvAddNewTaskToReadyList+0xb4>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006722:	429a      	cmp	r2, r3
 8006724:	d201      	bcs.n	800672a <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006726:	f000 fcfb 	bl	8007120 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800672a:	46c0      	nop			; (mov r8, r8)
 800672c:	46bd      	mov	sp, r7
 800672e:	b002      	add	sp, #8
 8006730:	bd80      	pop	{r7, pc}
 8006732:	46c0      	nop			; (mov r8, r8)
 8006734:	200005c0 	.word	0x200005c0
 8006738:	200004c0 	.word	0x200004c0
 800673c:	200005cc 	.word	0x200005cc
 8006740:	200005dc 	.word	0x200005dc
 8006744:	200005c8 	.word	0x200005c8
 8006748:	200004c4 	.word	0x200004c4

0800674c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800674c:	b580      	push	{r7, lr}
 800674e:	b084      	sub	sp, #16
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006754:	2300      	movs	r3, #0
 8006756:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d010      	beq.n	8006780 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800675e:	4b0d      	ldr	r3, [pc, #52]	; (8006794 <vTaskDelay+0x48>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d001      	beq.n	800676a <vTaskDelay+0x1e>
 8006766:	b672      	cpsid	i
 8006768:	e7fe      	b.n	8006768 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800676a:	f000 f84b 	bl	8006804 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2100      	movs	r1, #0
 8006772:	0018      	movs	r0, r3
 8006774:	f000 fbf2 	bl	8006f5c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006778:	f000 f850 	bl	800681c <xTaskResumeAll>
 800677c:	0003      	movs	r3, r0
 800677e:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d101      	bne.n	800678a <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8006786:	f000 fccb 	bl	8007120 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800678a:	46c0      	nop			; (mov r8, r8)
 800678c:	46bd      	mov	sp, r7
 800678e:	b004      	add	sp, #16
 8006790:	bd80      	pop	{r7, pc}
 8006792:	46c0      	nop			; (mov r8, r8)
 8006794:	200005e8 	.word	0x200005e8

08006798 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b084      	sub	sp, #16
 800679c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800679e:	4913      	ldr	r1, [pc, #76]	; (80067ec <vTaskStartScheduler+0x54>)
 80067a0:	4813      	ldr	r0, [pc, #76]	; (80067f0 <vTaskStartScheduler+0x58>)
 80067a2:	4b14      	ldr	r3, [pc, #80]	; (80067f4 <vTaskStartScheduler+0x5c>)
 80067a4:	9301      	str	r3, [sp, #4]
 80067a6:	2300      	movs	r3, #0
 80067a8:	9300      	str	r3, [sp, #0]
 80067aa:	2300      	movs	r3, #0
 80067ac:	2280      	movs	r2, #128	; 0x80
 80067ae:	f7ff fe9f 	bl	80064f0 <xTaskCreate>
 80067b2:	0003      	movs	r3, r0
 80067b4:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d10d      	bne.n	80067d8 <vTaskStartScheduler+0x40>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 80067bc:	b672      	cpsid	i
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80067be:	4b0e      	ldr	r3, [pc, #56]	; (80067f8 <vTaskStartScheduler+0x60>)
 80067c0:	2201      	movs	r2, #1
 80067c2:	4252      	negs	r2, r2
 80067c4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80067c6:	4b0d      	ldr	r3, [pc, #52]	; (80067fc <vTaskStartScheduler+0x64>)
 80067c8:	2201      	movs	r2, #1
 80067ca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80067cc:	4b0c      	ldr	r3, [pc, #48]	; (8006800 <vTaskStartScheduler+0x68>)
 80067ce:	2200      	movs	r2, #0
 80067d0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80067d2:	f000 fc81 	bl	80070d8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80067d6:	e004      	b.n	80067e2 <vTaskStartScheduler+0x4a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	3301      	adds	r3, #1
 80067dc:	d101      	bne.n	80067e2 <vTaskStartScheduler+0x4a>
 80067de:	b672      	cpsid	i
 80067e0:	e7fe      	b.n	80067e0 <vTaskStartScheduler+0x48>
}
 80067e2:	46c0      	nop			; (mov r8, r8)
 80067e4:	46bd      	mov	sp, r7
 80067e6:	b002      	add	sp, #8
 80067e8:	bd80      	pop	{r7, pc}
 80067ea:	46c0      	nop			; (mov r8, r8)
 80067ec:	0800769c 	.word	0x0800769c
 80067f0:	08006d09 	.word	0x08006d09
 80067f4:	200005e4 	.word	0x200005e4
 80067f8:	200005e0 	.word	0x200005e0
 80067fc:	200005cc 	.word	0x200005cc
 8006800:	200005c4 	.word	0x200005c4

08006804 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006804:	b580      	push	{r7, lr}
 8006806:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006808:	4b03      	ldr	r3, [pc, #12]	; (8006818 <vTaskSuspendAll+0x14>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	1c5a      	adds	r2, r3, #1
 800680e:	4b02      	ldr	r3, [pc, #8]	; (8006818 <vTaskSuspendAll+0x14>)
 8006810:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006812:	46c0      	nop			; (mov r8, r8)
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}
 8006818:	200005e8 	.word	0x200005e8

0800681c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b084      	sub	sp, #16
 8006820:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006822:	2300      	movs	r3, #0
 8006824:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006826:	2300      	movs	r3, #0
 8006828:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800682a:	4b3a      	ldr	r3, [pc, #232]	; (8006914 <xTaskResumeAll+0xf8>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d101      	bne.n	8006836 <xTaskResumeAll+0x1a>
 8006832:	b672      	cpsid	i
 8006834:	e7fe      	b.n	8006834 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006836:	f000 fc83 	bl	8007140 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800683a:	4b36      	ldr	r3, [pc, #216]	; (8006914 <xTaskResumeAll+0xf8>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	1e5a      	subs	r2, r3, #1
 8006840:	4b34      	ldr	r3, [pc, #208]	; (8006914 <xTaskResumeAll+0xf8>)
 8006842:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006844:	4b33      	ldr	r3, [pc, #204]	; (8006914 <xTaskResumeAll+0xf8>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d15b      	bne.n	8006904 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800684c:	4b32      	ldr	r3, [pc, #200]	; (8006918 <xTaskResumeAll+0xfc>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d057      	beq.n	8006904 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006854:	e02f      	b.n	80068b6 <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006856:	4b31      	ldr	r3, [pc, #196]	; (800691c <xTaskResumeAll+0x100>)
 8006858:	68db      	ldr	r3, [r3, #12]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	3318      	adds	r3, #24
 8006862:	0018      	movs	r0, r3
 8006864:	f7ff fa6e 	bl	8005d44 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	3304      	adds	r3, #4
 800686c:	0018      	movs	r0, r3
 800686e:	f7ff fa69 	bl	8005d44 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006876:	4b2a      	ldr	r3, [pc, #168]	; (8006920 <xTaskResumeAll+0x104>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	429a      	cmp	r2, r3
 800687c:	d903      	bls.n	8006886 <xTaskResumeAll+0x6a>
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006882:	4b27      	ldr	r3, [pc, #156]	; (8006920 <xTaskResumeAll+0x104>)
 8006884:	601a      	str	r2, [r3, #0]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800688a:	0013      	movs	r3, r2
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	189b      	adds	r3, r3, r2
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	4a24      	ldr	r2, [pc, #144]	; (8006924 <xTaskResumeAll+0x108>)
 8006894:	189a      	adds	r2, r3, r2
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	3304      	adds	r3, #4
 800689a:	0019      	movs	r1, r3
 800689c:	0010      	movs	r0, r2
 800689e:	f7ff f9f9 	bl	8005c94 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068a6:	4b20      	ldr	r3, [pc, #128]	; (8006928 <xTaskResumeAll+0x10c>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d302      	bcc.n	80068b6 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 80068b0:	4b1e      	ldr	r3, [pc, #120]	; (800692c <xTaskResumeAll+0x110>)
 80068b2:	2201      	movs	r2, #1
 80068b4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80068b6:	4b19      	ldr	r3, [pc, #100]	; (800691c <xTaskResumeAll+0x100>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d1cb      	bne.n	8006856 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d001      	beq.n	80068c8 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80068c4:	f000 fab4 	bl	8006e30 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80068c8:	4b19      	ldr	r3, [pc, #100]	; (8006930 <xTaskResumeAll+0x114>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d00f      	beq.n	80068f4 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80068d4:	f000 f82e 	bl	8006934 <xTaskIncrementTick>
 80068d8:	1e03      	subs	r3, r0, #0
 80068da:	d002      	beq.n	80068e2 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 80068dc:	4b13      	ldr	r3, [pc, #76]	; (800692c <xTaskResumeAll+0x110>)
 80068de:	2201      	movs	r2, #1
 80068e0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	3b01      	subs	r3, #1
 80068e6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d1f2      	bne.n	80068d4 <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 80068ee:	4b10      	ldr	r3, [pc, #64]	; (8006930 <xTaskResumeAll+0x114>)
 80068f0:	2200      	movs	r2, #0
 80068f2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80068f4:	4b0d      	ldr	r3, [pc, #52]	; (800692c <xTaskResumeAll+0x110>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d003      	beq.n	8006904 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80068fc:	2301      	movs	r3, #1
 80068fe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006900:	f000 fc0e 	bl	8007120 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006904:	f000 fc2e 	bl	8007164 <vPortExitCritical>

	return xAlreadyYielded;
 8006908:	68bb      	ldr	r3, [r7, #8]
}
 800690a:	0018      	movs	r0, r3
 800690c:	46bd      	mov	sp, r7
 800690e:	b004      	add	sp, #16
 8006910:	bd80      	pop	{r7, pc}
 8006912:	46c0      	nop			; (mov r8, r8)
 8006914:	200005e8 	.word	0x200005e8
 8006918:	200005c0 	.word	0x200005c0
 800691c:	20000580 	.word	0x20000580
 8006920:	200005c8 	.word	0x200005c8
 8006924:	200004c4 	.word	0x200004c4
 8006928:	200004c0 	.word	0x200004c0
 800692c:	200005d4 	.word	0x200005d4
 8006930:	200005d0 	.word	0x200005d0

08006934 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b086      	sub	sp, #24
 8006938:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800693a:	2300      	movs	r3, #0
 800693c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800693e:	4b4a      	ldr	r3, [pc, #296]	; (8006a68 <xTaskIncrementTick+0x134>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d000      	beq.n	8006948 <xTaskIncrementTick+0x14>
 8006946:	e084      	b.n	8006a52 <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006948:	4b48      	ldr	r3, [pc, #288]	; (8006a6c <xTaskIncrementTick+0x138>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	3301      	adds	r3, #1
 800694e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006950:	4b46      	ldr	r3, [pc, #280]	; (8006a6c <xTaskIncrementTick+0x138>)
 8006952:	693a      	ldr	r2, [r7, #16]
 8006954:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d117      	bne.n	800698c <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 800695c:	4b44      	ldr	r3, [pc, #272]	; (8006a70 <xTaskIncrementTick+0x13c>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d001      	beq.n	800696a <xTaskIncrementTick+0x36>
 8006966:	b672      	cpsid	i
 8006968:	e7fe      	b.n	8006968 <xTaskIncrementTick+0x34>
 800696a:	4b41      	ldr	r3, [pc, #260]	; (8006a70 <xTaskIncrementTick+0x13c>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	60fb      	str	r3, [r7, #12]
 8006970:	4b40      	ldr	r3, [pc, #256]	; (8006a74 <xTaskIncrementTick+0x140>)
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	4b3e      	ldr	r3, [pc, #248]	; (8006a70 <xTaskIncrementTick+0x13c>)
 8006976:	601a      	str	r2, [r3, #0]
 8006978:	4b3e      	ldr	r3, [pc, #248]	; (8006a74 <xTaskIncrementTick+0x140>)
 800697a:	68fa      	ldr	r2, [r7, #12]
 800697c:	601a      	str	r2, [r3, #0]
 800697e:	4b3e      	ldr	r3, [pc, #248]	; (8006a78 <xTaskIncrementTick+0x144>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	1c5a      	adds	r2, r3, #1
 8006984:	4b3c      	ldr	r3, [pc, #240]	; (8006a78 <xTaskIncrementTick+0x144>)
 8006986:	601a      	str	r2, [r3, #0]
 8006988:	f000 fa52 	bl	8006e30 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800698c:	4b3b      	ldr	r3, [pc, #236]	; (8006a7c <xTaskIncrementTick+0x148>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	429a      	cmp	r2, r3
 8006994:	d349      	bcc.n	8006a2a <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006996:	4b36      	ldr	r3, [pc, #216]	; (8006a70 <xTaskIncrementTick+0x13c>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d104      	bne.n	80069aa <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069a0:	4b36      	ldr	r3, [pc, #216]	; (8006a7c <xTaskIncrementTick+0x148>)
 80069a2:	2201      	movs	r2, #1
 80069a4:	4252      	negs	r2, r2
 80069a6:	601a      	str	r2, [r3, #0]
					break;
 80069a8:	e03f      	b.n	8006a2a <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069aa:	4b31      	ldr	r3, [pc, #196]	; (8006a70 <xTaskIncrementTick+0x13c>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	68db      	ldr	r3, [r3, #12]
 80069b2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80069ba:	693a      	ldr	r2, [r7, #16]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	429a      	cmp	r2, r3
 80069c0:	d203      	bcs.n	80069ca <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80069c2:	4b2e      	ldr	r3, [pc, #184]	; (8006a7c <xTaskIncrementTick+0x148>)
 80069c4:	687a      	ldr	r2, [r7, #4]
 80069c6:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80069c8:	e02f      	b.n	8006a2a <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	3304      	adds	r3, #4
 80069ce:	0018      	movs	r0, r3
 80069d0:	f7ff f9b8 	bl	8005d44 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d004      	beq.n	80069e6 <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	3318      	adds	r3, #24
 80069e0:	0018      	movs	r0, r3
 80069e2:	f7ff f9af 	bl	8005d44 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069ea:	4b25      	ldr	r3, [pc, #148]	; (8006a80 <xTaskIncrementTick+0x14c>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d903      	bls.n	80069fa <xTaskIncrementTick+0xc6>
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069f6:	4b22      	ldr	r3, [pc, #136]	; (8006a80 <xTaskIncrementTick+0x14c>)
 80069f8:	601a      	str	r2, [r3, #0]
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069fe:	0013      	movs	r3, r2
 8006a00:	009b      	lsls	r3, r3, #2
 8006a02:	189b      	adds	r3, r3, r2
 8006a04:	009b      	lsls	r3, r3, #2
 8006a06:	4a1f      	ldr	r2, [pc, #124]	; (8006a84 <xTaskIncrementTick+0x150>)
 8006a08:	189a      	adds	r2, r3, r2
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	3304      	adds	r3, #4
 8006a0e:	0019      	movs	r1, r3
 8006a10:	0010      	movs	r0, r2
 8006a12:	f7ff f93f 	bl	8005c94 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a1a:	4b1b      	ldr	r3, [pc, #108]	; (8006a88 <xTaskIncrementTick+0x154>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a20:	429a      	cmp	r2, r3
 8006a22:	d3b8      	bcc.n	8006996 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8006a24:	2301      	movs	r3, #1
 8006a26:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a28:	e7b5      	b.n	8006996 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006a2a:	4b17      	ldr	r3, [pc, #92]	; (8006a88 <xTaskIncrementTick+0x154>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a30:	4914      	ldr	r1, [pc, #80]	; (8006a84 <xTaskIncrementTick+0x150>)
 8006a32:	0013      	movs	r3, r2
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	189b      	adds	r3, r3, r2
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	585b      	ldr	r3, [r3, r1]
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d901      	bls.n	8006a44 <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 8006a40:	2301      	movs	r3, #1
 8006a42:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006a44:	4b11      	ldr	r3, [pc, #68]	; (8006a8c <xTaskIncrementTick+0x158>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d007      	beq.n	8006a5c <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	617b      	str	r3, [r7, #20]
 8006a50:	e004      	b.n	8006a5c <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006a52:	4b0f      	ldr	r3, [pc, #60]	; (8006a90 <xTaskIncrementTick+0x15c>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	1c5a      	adds	r2, r3, #1
 8006a58:	4b0d      	ldr	r3, [pc, #52]	; (8006a90 <xTaskIncrementTick+0x15c>)
 8006a5a:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006a5c:	697b      	ldr	r3, [r7, #20]
}
 8006a5e:	0018      	movs	r0, r3
 8006a60:	46bd      	mov	sp, r7
 8006a62:	b006      	add	sp, #24
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	46c0      	nop			; (mov r8, r8)
 8006a68:	200005e8 	.word	0x200005e8
 8006a6c:	200005c4 	.word	0x200005c4
 8006a70:	20000578 	.word	0x20000578
 8006a74:	2000057c 	.word	0x2000057c
 8006a78:	200005d8 	.word	0x200005d8
 8006a7c:	200005e0 	.word	0x200005e0
 8006a80:	200005c8 	.word	0x200005c8
 8006a84:	200004c4 	.word	0x200004c4
 8006a88:	200004c0 	.word	0x200004c0
 8006a8c:	200005d4 	.word	0x200005d4
 8006a90:	200005d0 	.word	0x200005d0

08006a94 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b082      	sub	sp, #8
 8006a98:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006a9a:	4b22      	ldr	r3, [pc, #136]	; (8006b24 <vTaskSwitchContext+0x90>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d003      	beq.n	8006aaa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006aa2:	4b21      	ldr	r3, [pc, #132]	; (8006b28 <vTaskSwitchContext+0x94>)
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006aa8:	e037      	b.n	8006b1a <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 8006aaa:	4b1f      	ldr	r3, [pc, #124]	; (8006b28 <vTaskSwitchContext+0x94>)
 8006aac:	2200      	movs	r2, #0
 8006aae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ab0:	4b1e      	ldr	r3, [pc, #120]	; (8006b2c <vTaskSwitchContext+0x98>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	607b      	str	r3, [r7, #4]
 8006ab6:	e007      	b.n	8006ac8 <vTaskSwitchContext+0x34>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d101      	bne.n	8006ac2 <vTaskSwitchContext+0x2e>
 8006abe:	b672      	cpsid	i
 8006ac0:	e7fe      	b.n	8006ac0 <vTaskSwitchContext+0x2c>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	3b01      	subs	r3, #1
 8006ac6:	607b      	str	r3, [r7, #4]
 8006ac8:	4919      	ldr	r1, [pc, #100]	; (8006b30 <vTaskSwitchContext+0x9c>)
 8006aca:	687a      	ldr	r2, [r7, #4]
 8006acc:	0013      	movs	r3, r2
 8006ace:	009b      	lsls	r3, r3, #2
 8006ad0:	189b      	adds	r3, r3, r2
 8006ad2:	009b      	lsls	r3, r3, #2
 8006ad4:	585b      	ldr	r3, [r3, r1]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d0ee      	beq.n	8006ab8 <vTaskSwitchContext+0x24>
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	0013      	movs	r3, r2
 8006ade:	009b      	lsls	r3, r3, #2
 8006ae0:	189b      	adds	r3, r3, r2
 8006ae2:	009b      	lsls	r3, r3, #2
 8006ae4:	4a12      	ldr	r2, [pc, #72]	; (8006b30 <vTaskSwitchContext+0x9c>)
 8006ae6:	189b      	adds	r3, r3, r2
 8006ae8:	603b      	str	r3, [r7, #0]
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	685a      	ldr	r2, [r3, #4]
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	605a      	str	r2, [r3, #4]
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	685a      	ldr	r2, [r3, #4]
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	3308      	adds	r3, #8
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d104      	bne.n	8006b0a <vTaskSwitchContext+0x76>
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	685a      	ldr	r2, [r3, #4]
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	605a      	str	r2, [r3, #4]
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	68da      	ldr	r2, [r3, #12]
 8006b10:	4b08      	ldr	r3, [pc, #32]	; (8006b34 <vTaskSwitchContext+0xa0>)
 8006b12:	601a      	str	r2, [r3, #0]
 8006b14:	4b05      	ldr	r3, [pc, #20]	; (8006b2c <vTaskSwitchContext+0x98>)
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	601a      	str	r2, [r3, #0]
}
 8006b1a:	46c0      	nop			; (mov r8, r8)
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	b002      	add	sp, #8
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	46c0      	nop			; (mov r8, r8)
 8006b24:	200005e8 	.word	0x200005e8
 8006b28:	200005d4 	.word	0x200005d4
 8006b2c:	200005c8 	.word	0x200005c8
 8006b30:	200004c4 	.word	0x200004c4
 8006b34:	200004c0 	.word	0x200004c0

08006b38 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b082      	sub	sp, #8
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d101      	bne.n	8006b4c <vTaskPlaceOnEventList+0x14>
 8006b48:	b672      	cpsid	i
 8006b4a:	e7fe      	b.n	8006b4a <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006b4c:	4b08      	ldr	r3, [pc, #32]	; (8006b70 <vTaskPlaceOnEventList+0x38>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	3318      	adds	r3, #24
 8006b52:	001a      	movs	r2, r3
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	0011      	movs	r1, r2
 8006b58:	0018      	movs	r0, r3
 8006b5a:	f7ff f8bd 	bl	8005cd8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	2101      	movs	r1, #1
 8006b62:	0018      	movs	r0, r3
 8006b64:	f000 f9fa 	bl	8006f5c <prvAddCurrentTaskToDelayedList>
}
 8006b68:	46c0      	nop			; (mov r8, r8)
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	b002      	add	sp, #8
 8006b6e:	bd80      	pop	{r7, pc}
 8006b70:	200004c0 	.word	0x200004c0

08006b74 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	68db      	ldr	r3, [r3, #12]
 8006b80:	68db      	ldr	r3, [r3, #12]
 8006b82:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d101      	bne.n	8006b8e <xTaskRemoveFromEventList+0x1a>
 8006b8a:	b672      	cpsid	i
 8006b8c:	e7fe      	b.n	8006b8c <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	3318      	adds	r3, #24
 8006b92:	0018      	movs	r0, r3
 8006b94:	f7ff f8d6 	bl	8005d44 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b98:	4b1e      	ldr	r3, [pc, #120]	; (8006c14 <xTaskRemoveFromEventList+0xa0>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d11d      	bne.n	8006bdc <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	3304      	adds	r3, #4
 8006ba4:	0018      	movs	r0, r3
 8006ba6:	f7ff f8cd 	bl	8005d44 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bae:	4b1a      	ldr	r3, [pc, #104]	; (8006c18 <xTaskRemoveFromEventList+0xa4>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d903      	bls.n	8006bbe <xTaskRemoveFromEventList+0x4a>
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bba:	4b17      	ldr	r3, [pc, #92]	; (8006c18 <xTaskRemoveFromEventList+0xa4>)
 8006bbc:	601a      	str	r2, [r3, #0]
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bc2:	0013      	movs	r3, r2
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	189b      	adds	r3, r3, r2
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	4a14      	ldr	r2, [pc, #80]	; (8006c1c <xTaskRemoveFromEventList+0xa8>)
 8006bcc:	189a      	adds	r2, r3, r2
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	3304      	adds	r3, #4
 8006bd2:	0019      	movs	r1, r3
 8006bd4:	0010      	movs	r0, r2
 8006bd6:	f7ff f85d 	bl	8005c94 <vListInsertEnd>
 8006bda:	e007      	b.n	8006bec <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	3318      	adds	r3, #24
 8006be0:	001a      	movs	r2, r3
 8006be2:	4b0f      	ldr	r3, [pc, #60]	; (8006c20 <xTaskRemoveFromEventList+0xac>)
 8006be4:	0011      	movs	r1, r2
 8006be6:	0018      	movs	r0, r3
 8006be8:	f7ff f854 	bl	8005c94 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bf0:	4b0c      	ldr	r3, [pc, #48]	; (8006c24 <xTaskRemoveFromEventList+0xb0>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	d905      	bls.n	8006c06 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006bfe:	4b0a      	ldr	r3, [pc, #40]	; (8006c28 <xTaskRemoveFromEventList+0xb4>)
 8006c00:	2201      	movs	r2, #1
 8006c02:	601a      	str	r2, [r3, #0]
 8006c04:	e001      	b.n	8006c0a <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8006c06:	2300      	movs	r3, #0
 8006c08:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
}
 8006c0c:	0018      	movs	r0, r3
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	b004      	add	sp, #16
 8006c12:	bd80      	pop	{r7, pc}
 8006c14:	200005e8 	.word	0x200005e8
 8006c18:	200005c8 	.word	0x200005c8
 8006c1c:	200004c4 	.word	0x200004c4
 8006c20:	20000580 	.word	0x20000580
 8006c24:	200004c0 	.word	0x200004c0
 8006c28:	200005d4 	.word	0x200005d4

08006c2c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b082      	sub	sp, #8
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006c34:	4b05      	ldr	r3, [pc, #20]	; (8006c4c <vTaskInternalSetTimeOutState+0x20>)
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006c3c:	4b04      	ldr	r3, [pc, #16]	; (8006c50 <vTaskInternalSetTimeOutState+0x24>)
 8006c3e:	681a      	ldr	r2, [r3, #0]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	605a      	str	r2, [r3, #4]
}
 8006c44:	46c0      	nop			; (mov r8, r8)
 8006c46:	46bd      	mov	sp, r7
 8006c48:	b002      	add	sp, #8
 8006c4a:	bd80      	pop	{r7, pc}
 8006c4c:	200005d8 	.word	0x200005d8
 8006c50:	200005c4 	.word	0x200005c4

08006c54 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b086      	sub	sp, #24
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d101      	bne.n	8006c68 <xTaskCheckForTimeOut+0x14>
 8006c64:	b672      	cpsid	i
 8006c66:	e7fe      	b.n	8006c66 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d101      	bne.n	8006c72 <xTaskCheckForTimeOut+0x1e>
 8006c6e:	b672      	cpsid	i
 8006c70:	e7fe      	b.n	8006c70 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 8006c72:	f000 fa65 	bl	8007140 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006c76:	4b1d      	ldr	r3, [pc, #116]	; (8006cec <xTaskCheckForTimeOut+0x98>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	693a      	ldr	r2, [r7, #16]
 8006c82:	1ad3      	subs	r3, r2, r3
 8006c84:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	3301      	adds	r3, #1
 8006c8c:	d102      	bne.n	8006c94 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	617b      	str	r3, [r7, #20]
 8006c92:	e024      	b.n	8006cde <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681a      	ldr	r2, [r3, #0]
 8006c98:	4b15      	ldr	r3, [pc, #84]	; (8006cf0 <xTaskCheckForTimeOut+0x9c>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d007      	beq.n	8006cb0 <xTaskCheckForTimeOut+0x5c>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	693a      	ldr	r2, [r7, #16]
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	d302      	bcc.n	8006cb0 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006caa:	2301      	movs	r3, #1
 8006cac:	617b      	str	r3, [r7, #20]
 8006cae:	e016      	b.n	8006cde <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	68fa      	ldr	r2, [r7, #12]
 8006cb6:	429a      	cmp	r2, r3
 8006cb8:	d20c      	bcs.n	8006cd4 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	1ad2      	subs	r2, r2, r3
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	0018      	movs	r0, r3
 8006cca:	f7ff ffaf 	bl	8006c2c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	617b      	str	r3, [r7, #20]
 8006cd2:	e004      	b.n	8006cde <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8006cde:	f000 fa41 	bl	8007164 <vPortExitCritical>

	return xReturn;
 8006ce2:	697b      	ldr	r3, [r7, #20]
}
 8006ce4:	0018      	movs	r0, r3
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	b006      	add	sp, #24
 8006cea:	bd80      	pop	{r7, pc}
 8006cec:	200005c4 	.word	0x200005c4
 8006cf0:	200005d8 	.word	0x200005d8

08006cf4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006cf8:	4b02      	ldr	r3, [pc, #8]	; (8006d04 <vTaskMissedYield+0x10>)
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	601a      	str	r2, [r3, #0]
}
 8006cfe:	46c0      	nop			; (mov r8, r8)
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}
 8006d04:	200005d4 	.word	0x200005d4

08006d08 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006d10:	f000 f84e 	bl	8006db0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006d14:	4b03      	ldr	r3, [pc, #12]	; (8006d24 <prvIdleTask+0x1c>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d9f9      	bls.n	8006d10 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006d1c:	f000 fa00 	bl	8007120 <vPortYield>
		prvCheckTasksWaitingTermination();
 8006d20:	e7f6      	b.n	8006d10 <prvIdleTask+0x8>
 8006d22:	46c0      	nop			; (mov r8, r8)
 8006d24:	200004c4 	.word	0x200004c4

08006d28 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b082      	sub	sp, #8
 8006d2c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d2e:	2300      	movs	r3, #0
 8006d30:	607b      	str	r3, [r7, #4]
 8006d32:	e00c      	b.n	8006d4e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006d34:	687a      	ldr	r2, [r7, #4]
 8006d36:	0013      	movs	r3, r2
 8006d38:	009b      	lsls	r3, r3, #2
 8006d3a:	189b      	adds	r3, r3, r2
 8006d3c:	009b      	lsls	r3, r3, #2
 8006d3e:	4a14      	ldr	r2, [pc, #80]	; (8006d90 <prvInitialiseTaskLists+0x68>)
 8006d40:	189b      	adds	r3, r3, r2
 8006d42:	0018      	movs	r0, r3
 8006d44:	f7fe ff7d 	bl	8005c42 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	607b      	str	r3, [r7, #4]
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2b06      	cmp	r3, #6
 8006d52:	d9ef      	bls.n	8006d34 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006d54:	4b0f      	ldr	r3, [pc, #60]	; (8006d94 <prvInitialiseTaskLists+0x6c>)
 8006d56:	0018      	movs	r0, r3
 8006d58:	f7fe ff73 	bl	8005c42 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006d5c:	4b0e      	ldr	r3, [pc, #56]	; (8006d98 <prvInitialiseTaskLists+0x70>)
 8006d5e:	0018      	movs	r0, r3
 8006d60:	f7fe ff6f 	bl	8005c42 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006d64:	4b0d      	ldr	r3, [pc, #52]	; (8006d9c <prvInitialiseTaskLists+0x74>)
 8006d66:	0018      	movs	r0, r3
 8006d68:	f7fe ff6b 	bl	8005c42 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006d6c:	4b0c      	ldr	r3, [pc, #48]	; (8006da0 <prvInitialiseTaskLists+0x78>)
 8006d6e:	0018      	movs	r0, r3
 8006d70:	f7fe ff67 	bl	8005c42 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006d74:	4b0b      	ldr	r3, [pc, #44]	; (8006da4 <prvInitialiseTaskLists+0x7c>)
 8006d76:	0018      	movs	r0, r3
 8006d78:	f7fe ff63 	bl	8005c42 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006d7c:	4b0a      	ldr	r3, [pc, #40]	; (8006da8 <prvInitialiseTaskLists+0x80>)
 8006d7e:	4a05      	ldr	r2, [pc, #20]	; (8006d94 <prvInitialiseTaskLists+0x6c>)
 8006d80:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006d82:	4b0a      	ldr	r3, [pc, #40]	; (8006dac <prvInitialiseTaskLists+0x84>)
 8006d84:	4a04      	ldr	r2, [pc, #16]	; (8006d98 <prvInitialiseTaskLists+0x70>)
 8006d86:	601a      	str	r2, [r3, #0]
}
 8006d88:	46c0      	nop			; (mov r8, r8)
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	b002      	add	sp, #8
 8006d8e:	bd80      	pop	{r7, pc}
 8006d90:	200004c4 	.word	0x200004c4
 8006d94:	20000550 	.word	0x20000550
 8006d98:	20000564 	.word	0x20000564
 8006d9c:	20000580 	.word	0x20000580
 8006da0:	20000594 	.word	0x20000594
 8006da4:	200005ac 	.word	0x200005ac
 8006da8:	20000578 	.word	0x20000578
 8006dac:	2000057c 	.word	0x2000057c

08006db0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b082      	sub	sp, #8
 8006db4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006db6:	e01a      	b.n	8006dee <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8006db8:	f000 f9c2 	bl	8007140 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dbc:	4b10      	ldr	r3, [pc, #64]	; (8006e00 <prvCheckTasksWaitingTermination+0x50>)
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	68db      	ldr	r3, [r3, #12]
 8006dc2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	3304      	adds	r3, #4
 8006dc8:	0018      	movs	r0, r3
 8006dca:	f7fe ffbb 	bl	8005d44 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006dce:	4b0d      	ldr	r3, [pc, #52]	; (8006e04 <prvCheckTasksWaitingTermination+0x54>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	1e5a      	subs	r2, r3, #1
 8006dd4:	4b0b      	ldr	r3, [pc, #44]	; (8006e04 <prvCheckTasksWaitingTermination+0x54>)
 8006dd6:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006dd8:	4b0b      	ldr	r3, [pc, #44]	; (8006e08 <prvCheckTasksWaitingTermination+0x58>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	1e5a      	subs	r2, r3, #1
 8006dde:	4b0a      	ldr	r3, [pc, #40]	; (8006e08 <prvCheckTasksWaitingTermination+0x58>)
 8006de0:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 8006de2:	f000 f9bf 	bl	8007164 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	0018      	movs	r0, r3
 8006dea:	f000 f80f 	bl	8006e0c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006dee:	4b06      	ldr	r3, [pc, #24]	; (8006e08 <prvCheckTasksWaitingTermination+0x58>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d1e0      	bne.n	8006db8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006df6:	46c0      	nop			; (mov r8, r8)
 8006df8:	46c0      	nop			; (mov r8, r8)
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	b002      	add	sp, #8
 8006dfe:	bd80      	pop	{r7, pc}
 8006e00:	20000594 	.word	0x20000594
 8006e04:	200005c0 	.word	0x200005c0
 8006e08:	200005a8 	.word	0x200005a8

08006e0c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b082      	sub	sp, #8
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e18:	0018      	movs	r0, r3
 8006e1a:	f000 fad5 	bl	80073c8 <vPortFree>
			vPortFree( pxTCB );
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	0018      	movs	r0, r3
 8006e22:	f000 fad1 	bl	80073c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006e26:	46c0      	nop			; (mov r8, r8)
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	b002      	add	sp, #8
 8006e2c:	bd80      	pop	{r7, pc}
	...

08006e30 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b082      	sub	sp, #8
 8006e34:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e36:	4b0b      	ldr	r3, [pc, #44]	; (8006e64 <prvResetNextTaskUnblockTime+0x34>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d104      	bne.n	8006e4a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006e40:	4b09      	ldr	r3, [pc, #36]	; (8006e68 <prvResetNextTaskUnblockTime+0x38>)
 8006e42:	2201      	movs	r2, #1
 8006e44:	4252      	negs	r2, r2
 8006e46:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006e48:	e008      	b.n	8006e5c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e4a:	4b06      	ldr	r3, [pc, #24]	; (8006e64 <prvResetNextTaskUnblockTime+0x34>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	68db      	ldr	r3, [r3, #12]
 8006e52:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	685a      	ldr	r2, [r3, #4]
 8006e58:	4b03      	ldr	r3, [pc, #12]	; (8006e68 <prvResetNextTaskUnblockTime+0x38>)
 8006e5a:	601a      	str	r2, [r3, #0]
}
 8006e5c:	46c0      	nop			; (mov r8, r8)
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	b002      	add	sp, #8
 8006e62:	bd80      	pop	{r7, pc}
 8006e64:	20000578 	.word	0x20000578
 8006e68:	200005e0 	.word	0x200005e0

08006e6c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b082      	sub	sp, #8
 8006e70:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006e72:	4b0a      	ldr	r3, [pc, #40]	; (8006e9c <xTaskGetSchedulerState+0x30>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d102      	bne.n	8006e80 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	607b      	str	r3, [r7, #4]
 8006e7e:	e008      	b.n	8006e92 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e80:	4b07      	ldr	r3, [pc, #28]	; (8006ea0 <xTaskGetSchedulerState+0x34>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d102      	bne.n	8006e8e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006e88:	2302      	movs	r3, #2
 8006e8a:	607b      	str	r3, [r7, #4]
 8006e8c:	e001      	b.n	8006e92 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006e92:	687b      	ldr	r3, [r7, #4]
	}
 8006e94:	0018      	movs	r0, r3
 8006e96:	46bd      	mov	sp, r7
 8006e98:	b002      	add	sp, #8
 8006e9a:	bd80      	pop	{r7, pc}
 8006e9c:	200005cc 	.word	0x200005cc
 8006ea0:	200005e8 	.word	0x200005e8

08006ea4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b084      	sub	sp, #16
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d044      	beq.n	8006f44 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006eba:	4b25      	ldr	r3, [pc, #148]	; (8006f50 <xTaskPriorityDisinherit+0xac>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	68ba      	ldr	r2, [r7, #8]
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d001      	beq.n	8006ec8 <xTaskPriorityDisinherit+0x24>
 8006ec4:	b672      	cpsid	i
 8006ec6:	e7fe      	b.n	8006ec6 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d101      	bne.n	8006ed4 <xTaskPriorityDisinherit+0x30>
 8006ed0:	b672      	cpsid	i
 8006ed2:	e7fe      	b.n	8006ed2 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ed8:	1e5a      	subs	r2, r3, #1
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	d02c      	beq.n	8006f44 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d128      	bne.n	8006f44 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	3304      	adds	r3, #4
 8006ef6:	0018      	movs	r0, r3
 8006ef8:	f7fe ff24 	bl	8005d44 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f08:	2207      	movs	r2, #7
 8006f0a:	1ad2      	subs	r2, r2, r3
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f14:	4b0f      	ldr	r3, [pc, #60]	; (8006f54 <xTaskPriorityDisinherit+0xb0>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d903      	bls.n	8006f24 <xTaskPriorityDisinherit+0x80>
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f20:	4b0c      	ldr	r3, [pc, #48]	; (8006f54 <xTaskPriorityDisinherit+0xb0>)
 8006f22:	601a      	str	r2, [r3, #0]
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f28:	0013      	movs	r3, r2
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	189b      	adds	r3, r3, r2
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	4a09      	ldr	r2, [pc, #36]	; (8006f58 <xTaskPriorityDisinherit+0xb4>)
 8006f32:	189a      	adds	r2, r3, r2
 8006f34:	68bb      	ldr	r3, [r7, #8]
 8006f36:	3304      	adds	r3, #4
 8006f38:	0019      	movs	r1, r3
 8006f3a:	0010      	movs	r0, r2
 8006f3c:	f7fe feaa 	bl	8005c94 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006f40:	2301      	movs	r3, #1
 8006f42:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006f44:	68fb      	ldr	r3, [r7, #12]
	}
 8006f46:	0018      	movs	r0, r3
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	b004      	add	sp, #16
 8006f4c:	bd80      	pop	{r7, pc}
 8006f4e:	46c0      	nop			; (mov r8, r8)
 8006f50:	200004c0 	.word	0x200004c0
 8006f54:	200005c8 	.word	0x200005c8
 8006f58:	200004c4 	.word	0x200004c4

08006f5c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b084      	sub	sp, #16
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006f66:	4b21      	ldr	r3, [pc, #132]	; (8006fec <prvAddCurrentTaskToDelayedList+0x90>)
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f6c:	4b20      	ldr	r3, [pc, #128]	; (8006ff0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	3304      	adds	r3, #4
 8006f72:	0018      	movs	r0, r3
 8006f74:	f7fe fee6 	bl	8005d44 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	d10b      	bne.n	8006f96 <prvAddCurrentTaskToDelayedList+0x3a>
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d008      	beq.n	8006f96 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006f84:	4b1a      	ldr	r3, [pc, #104]	; (8006ff0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	1d1a      	adds	r2, r3, #4
 8006f8a:	4b1a      	ldr	r3, [pc, #104]	; (8006ff4 <prvAddCurrentTaskToDelayedList+0x98>)
 8006f8c:	0011      	movs	r1, r2
 8006f8e:	0018      	movs	r0, r3
 8006f90:	f7fe fe80 	bl	8005c94 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006f94:	e026      	b.n	8006fe4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006f96:	68fa      	ldr	r2, [r7, #12]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	18d3      	adds	r3, r2, r3
 8006f9c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006f9e:	4b14      	ldr	r3, [pc, #80]	; (8006ff0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	68ba      	ldr	r2, [r7, #8]
 8006fa4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006fa6:	68ba      	ldr	r2, [r7, #8]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	429a      	cmp	r2, r3
 8006fac:	d209      	bcs.n	8006fc2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fae:	4b12      	ldr	r3, [pc, #72]	; (8006ff8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	4b0f      	ldr	r3, [pc, #60]	; (8006ff0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	3304      	adds	r3, #4
 8006fb8:	0019      	movs	r1, r3
 8006fba:	0010      	movs	r0, r2
 8006fbc:	f7fe fe8c 	bl	8005cd8 <vListInsert>
}
 8006fc0:	e010      	b.n	8006fe4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006fc2:	4b0e      	ldr	r3, [pc, #56]	; (8006ffc <prvAddCurrentTaskToDelayedList+0xa0>)
 8006fc4:	681a      	ldr	r2, [r3, #0]
 8006fc6:	4b0a      	ldr	r3, [pc, #40]	; (8006ff0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	3304      	adds	r3, #4
 8006fcc:	0019      	movs	r1, r3
 8006fce:	0010      	movs	r0, r2
 8006fd0:	f7fe fe82 	bl	8005cd8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006fd4:	4b0a      	ldr	r3, [pc, #40]	; (8007000 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	68ba      	ldr	r2, [r7, #8]
 8006fda:	429a      	cmp	r2, r3
 8006fdc:	d202      	bcs.n	8006fe4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006fde:	4b08      	ldr	r3, [pc, #32]	; (8007000 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006fe0:	68ba      	ldr	r2, [r7, #8]
 8006fe2:	601a      	str	r2, [r3, #0]
}
 8006fe4:	46c0      	nop			; (mov r8, r8)
 8006fe6:	46bd      	mov	sp, r7
 8006fe8:	b004      	add	sp, #16
 8006fea:	bd80      	pop	{r7, pc}
 8006fec:	200005c4 	.word	0x200005c4
 8006ff0:	200004c0 	.word	0x200004c0
 8006ff4:	200005ac 	.word	0x200005ac
 8006ff8:	2000057c 	.word	0x2000057c
 8006ffc:	20000578 	.word	0x20000578
 8007000:	200005e0 	.word	0x200005e0

08007004 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b084      	sub	sp, #16
 8007008:	af00      	add	r7, sp, #0
 800700a:	60f8      	str	r0, [r7, #12]
 800700c:	60b9      	str	r1, [r7, #8]
 800700e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	3b04      	subs	r3, #4
 8007014:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2280      	movs	r2, #128	; 0x80
 800701a:	0452      	lsls	r2, r2, #17
 800701c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	3b04      	subs	r3, #4
 8007022:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8007024:	68ba      	ldr	r2, [r7, #8]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	3b04      	subs	r3, #4
 800702e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007030:	4a08      	ldr	r2, [pc, #32]	; (8007054 <pxPortInitialiseStack+0x50>)
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	3b14      	subs	r3, #20
 800703a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	3b20      	subs	r3, #32
 8007046:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007048:	68fb      	ldr	r3, [r7, #12]
}
 800704a:	0018      	movs	r0, r3
 800704c:	46bd      	mov	sp, r7
 800704e:	b004      	add	sp, #16
 8007050:	bd80      	pop	{r7, pc}
 8007052:	46c0      	nop			; (mov r8, r8)
 8007054:	08007059 	.word	0x08007059

08007058 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b082      	sub	sp, #8
 800705c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800705e:	2300      	movs	r3, #0
 8007060:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007062:	4b08      	ldr	r3, [pc, #32]	; (8007084 <prvTaskExitError+0x2c>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	3301      	adds	r3, #1
 8007068:	d001      	beq.n	800706e <prvTaskExitError+0x16>
 800706a:	b672      	cpsid	i
 800706c:	e7fe      	b.n	800706c <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800706e:	b672      	cpsid	i
	while( ulDummy == 0 )
 8007070:	46c0      	nop			; (mov r8, r8)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d0fc      	beq.n	8007072 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007078:	46c0      	nop			; (mov r8, r8)
 800707a:	46c0      	nop			; (mov r8, r8)
 800707c:	46bd      	mov	sp, r7
 800707e:	b002      	add	sp, #8
 8007080:	bd80      	pop	{r7, pc}
 8007082:	46c0      	nop			; (mov r8, r8)
 8007084:	2000001c 	.word	0x2000001c

08007088 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8007088:	b580      	push	{r7, lr}
 800708a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800708c:	46c0      	nop			; (mov r8, r8)
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
	...

080070a0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 80070a0:	4a0b      	ldr	r2, [pc, #44]	; (80070d0 <pxCurrentTCBConst2>)
 80070a2:	6813      	ldr	r3, [r2, #0]
 80070a4:	6818      	ldr	r0, [r3, #0]
 80070a6:	3020      	adds	r0, #32
 80070a8:	f380 8809 	msr	PSP, r0
 80070ac:	2002      	movs	r0, #2
 80070ae:	f380 8814 	msr	CONTROL, r0
 80070b2:	f3bf 8f6f 	isb	sy
 80070b6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 80070b8:	46ae      	mov	lr, r5
 80070ba:	bc08      	pop	{r3}
 80070bc:	bc04      	pop	{r2}
 80070be:	b662      	cpsie	i
 80070c0:	4718      	bx	r3
 80070c2:	46c0      	nop			; (mov r8, r8)
 80070c4:	46c0      	nop			; (mov r8, r8)
 80070c6:	46c0      	nop			; (mov r8, r8)
 80070c8:	46c0      	nop			; (mov r8, r8)
 80070ca:	46c0      	nop			; (mov r8, r8)
 80070cc:	46c0      	nop			; (mov r8, r8)
 80070ce:	46c0      	nop			; (mov r8, r8)

080070d0 <pxCurrentTCBConst2>:
 80070d0:	200004c0 	.word	0x200004c0
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 80070d4:	46c0      	nop			; (mov r8, r8)
 80070d6:	46c0      	nop			; (mov r8, r8)

080070d8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80070dc:	4b0e      	ldr	r3, [pc, #56]	; (8007118 <xPortStartScheduler+0x40>)
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	4b0d      	ldr	r3, [pc, #52]	; (8007118 <xPortStartScheduler+0x40>)
 80070e2:	21ff      	movs	r1, #255	; 0xff
 80070e4:	0409      	lsls	r1, r1, #16
 80070e6:	430a      	orrs	r2, r1
 80070e8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80070ea:	4b0b      	ldr	r3, [pc, #44]	; (8007118 <xPortStartScheduler+0x40>)
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	4b0a      	ldr	r3, [pc, #40]	; (8007118 <xPortStartScheduler+0x40>)
 80070f0:	21ff      	movs	r1, #255	; 0xff
 80070f2:	0609      	lsls	r1, r1, #24
 80070f4:	430a      	orrs	r2, r1
 80070f6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80070f8:	f000 f898 	bl	800722c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80070fc:	4b07      	ldr	r3, [pc, #28]	; (800711c <xPortStartScheduler+0x44>)
 80070fe:	2200      	movs	r2, #0
 8007100:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8007102:	f7ff ffcd 	bl	80070a0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007106:	f7ff fcc5 	bl	8006a94 <vTaskSwitchContext>
	prvTaskExitError();
 800710a:	f7ff ffa5 	bl	8007058 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800710e:	2300      	movs	r3, #0
}
 8007110:	0018      	movs	r0, r3
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}
 8007116:	46c0      	nop			; (mov r8, r8)
 8007118:	e000ed20 	.word	0xe000ed20
 800711c:	2000001c 	.word	0x2000001c

08007120 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8007120:	b580      	push	{r7, lr}
 8007122:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007124:	4b05      	ldr	r3, [pc, #20]	; (800713c <vPortYield+0x1c>)
 8007126:	2280      	movs	r2, #128	; 0x80
 8007128:	0552      	lsls	r2, r2, #21
 800712a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800712c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007130:	f3bf 8f6f 	isb	sy
}
 8007134:	46c0      	nop			; (mov r8, r8)
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}
 800713a:	46c0      	nop			; (mov r8, r8)
 800713c:	e000ed04 	.word	0xe000ed04

08007140 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007140:	b580      	push	{r7, lr}
 8007142:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8007144:	b672      	cpsid	i
	uxCriticalNesting++;
 8007146:	4b06      	ldr	r3, [pc, #24]	; (8007160 <vPortEnterCritical+0x20>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	1c5a      	adds	r2, r3, #1
 800714c:	4b04      	ldr	r3, [pc, #16]	; (8007160 <vPortEnterCritical+0x20>)
 800714e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8007150:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007154:	f3bf 8f6f 	isb	sy
}
 8007158:	46c0      	nop			; (mov r8, r8)
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}
 800715e:	46c0      	nop			; (mov r8, r8)
 8007160:	2000001c 	.word	0x2000001c

08007164 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007164:	b580      	push	{r7, lr}
 8007166:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007168:	4b09      	ldr	r3, [pc, #36]	; (8007190 <vPortExitCritical+0x2c>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d101      	bne.n	8007174 <vPortExitCritical+0x10>
 8007170:	b672      	cpsid	i
 8007172:	e7fe      	b.n	8007172 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 8007174:	4b06      	ldr	r3, [pc, #24]	; (8007190 <vPortExitCritical+0x2c>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	1e5a      	subs	r2, r3, #1
 800717a:	4b05      	ldr	r3, [pc, #20]	; (8007190 <vPortExitCritical+0x2c>)
 800717c:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 800717e:	4b04      	ldr	r3, [pc, #16]	; (8007190 <vPortExitCritical+0x2c>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d100      	bne.n	8007188 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 8007186:	b662      	cpsie	i
	}
}
 8007188:	46c0      	nop			; (mov r8, r8)
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
 800718e:	46c0      	nop			; (mov r8, r8)
 8007190:	2000001c 	.word	0x2000001c

08007194 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8007194:	f3ef 8010 	mrs	r0, PRIMASK
 8007198:	b672      	cpsid	i
 800719a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800719c:	46c0      	nop			; (mov r8, r8)
 800719e:	0018      	movs	r0, r3

080071a0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 80071a0:	f380 8810 	msr	PRIMASK, r0
 80071a4:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 80071a6:	46c0      	nop			; (mov r8, r8)
	...

080071b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80071b0:	f3ef 8009 	mrs	r0, PSP
 80071b4:	4b0e      	ldr	r3, [pc, #56]	; (80071f0 <pxCurrentTCBConst>)
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	3820      	subs	r0, #32
 80071ba:	6010      	str	r0, [r2, #0]
 80071bc:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80071be:	4644      	mov	r4, r8
 80071c0:	464d      	mov	r5, r9
 80071c2:	4656      	mov	r6, sl
 80071c4:	465f      	mov	r7, fp
 80071c6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 80071c8:	b508      	push	{r3, lr}
 80071ca:	b672      	cpsid	i
 80071cc:	f7ff fc62 	bl	8006a94 <vTaskSwitchContext>
 80071d0:	b662      	cpsie	i
 80071d2:	bc0c      	pop	{r2, r3}
 80071d4:	6811      	ldr	r1, [r2, #0]
 80071d6:	6808      	ldr	r0, [r1, #0]
 80071d8:	3010      	adds	r0, #16
 80071da:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80071dc:	46a0      	mov	r8, r4
 80071de:	46a9      	mov	r9, r5
 80071e0:	46b2      	mov	sl, r6
 80071e2:	46bb      	mov	fp, r7
 80071e4:	f380 8809 	msr	PSP, r0
 80071e8:	3820      	subs	r0, #32
 80071ea:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 80071ec:	4718      	bx	r3
 80071ee:	46c0      	nop			; (mov r8, r8)

080071f0 <pxCurrentTCBConst>:
 80071f0:	200004c0 	.word	0x200004c0
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 80071f4:	46c0      	nop			; (mov r8, r8)
 80071f6:	46c0      	nop			; (mov r8, r8)

080071f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b082      	sub	sp, #8
 80071fc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80071fe:	f7ff ffc9 	bl	8007194 <ulSetInterruptMaskFromISR>
 8007202:	0003      	movs	r3, r0
 8007204:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007206:	f7ff fb95 	bl	8006934 <xTaskIncrementTick>
 800720a:	1e03      	subs	r3, r0, #0
 800720c:	d003      	beq.n	8007216 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800720e:	4b06      	ldr	r3, [pc, #24]	; (8007228 <xPortSysTickHandler+0x30>)
 8007210:	2280      	movs	r2, #128	; 0x80
 8007212:	0552      	lsls	r2, r2, #21
 8007214:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	0018      	movs	r0, r3
 800721a:	f7ff ffc1 	bl	80071a0 <vClearInterruptMaskFromISR>
}
 800721e:	46c0      	nop			; (mov r8, r8)
 8007220:	46bd      	mov	sp, r7
 8007222:	b002      	add	sp, #8
 8007224:	bd80      	pop	{r7, pc}
 8007226:	46c0      	nop			; (mov r8, r8)
 8007228:	e000ed04 	.word	0xe000ed04

0800722c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800722c:	b580      	push	{r7, lr}
 800722e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007230:	4b0b      	ldr	r3, [pc, #44]	; (8007260 <vPortSetupTimerInterrupt+0x34>)
 8007232:	2200      	movs	r2, #0
 8007234:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007236:	4b0b      	ldr	r3, [pc, #44]	; (8007264 <vPortSetupTimerInterrupt+0x38>)
 8007238:	2200      	movs	r2, #0
 800723a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800723c:	4b0a      	ldr	r3, [pc, #40]	; (8007268 <vPortSetupTimerInterrupt+0x3c>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	22fa      	movs	r2, #250	; 0xfa
 8007242:	0091      	lsls	r1, r2, #2
 8007244:	0018      	movs	r0, r3
 8007246:	f7f8 ff67 	bl	8000118 <__udivsi3>
 800724a:	0003      	movs	r3, r0
 800724c:	001a      	movs	r2, r3
 800724e:	4b07      	ldr	r3, [pc, #28]	; (800726c <vPortSetupTimerInterrupt+0x40>)
 8007250:	3a01      	subs	r2, #1
 8007252:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8007254:	4b02      	ldr	r3, [pc, #8]	; (8007260 <vPortSetupTimerInterrupt+0x34>)
 8007256:	2207      	movs	r2, #7
 8007258:	601a      	str	r2, [r3, #0]
}
 800725a:	46c0      	nop			; (mov r8, r8)
 800725c:	46bd      	mov	sp, r7
 800725e:	bd80      	pop	{r7, pc}
 8007260:	e000e010 	.word	0xe000e010
 8007264:	e000e018 	.word	0xe000e018
 8007268:	20000000 	.word	0x20000000
 800726c:	e000e014 	.word	0xe000e014

08007270 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b086      	sub	sp, #24
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007278:	2300      	movs	r3, #0
 800727a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800727c:	f7ff fac2 	bl	8006804 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007280:	4b4b      	ldr	r3, [pc, #300]	; (80073b0 <pvPortMalloc+0x140>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d101      	bne.n	800728c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007288:	f000 f8ec 	bl	8007464 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800728c:	4b49      	ldr	r3, [pc, #292]	; (80073b4 <pvPortMalloc+0x144>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	4013      	ands	r3, r2
 8007294:	d000      	beq.n	8007298 <pvPortMalloc+0x28>
 8007296:	e07e      	b.n	8007396 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d012      	beq.n	80072c4 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800729e:	2208      	movs	r2, #8
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	189b      	adds	r3, r3, r2
 80072a4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2207      	movs	r2, #7
 80072aa:	4013      	ands	r3, r2
 80072ac:	d00a      	beq.n	80072c4 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2207      	movs	r2, #7
 80072b2:	4393      	bics	r3, r2
 80072b4:	3308      	adds	r3, #8
 80072b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2207      	movs	r2, #7
 80072bc:	4013      	ands	r3, r2
 80072be:	d001      	beq.n	80072c4 <pvPortMalloc+0x54>
 80072c0:	b672      	cpsid	i
 80072c2:	e7fe      	b.n	80072c2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d065      	beq.n	8007396 <pvPortMalloc+0x126>
 80072ca:	4b3b      	ldr	r3, [pc, #236]	; (80073b8 <pvPortMalloc+0x148>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d860      	bhi.n	8007396 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80072d4:	4b39      	ldr	r3, [pc, #228]	; (80073bc <pvPortMalloc+0x14c>)
 80072d6:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 80072d8:	4b38      	ldr	r3, [pc, #224]	; (80073bc <pvPortMalloc+0x14c>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80072de:	e004      	b.n	80072ea <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	687a      	ldr	r2, [r7, #4]
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d903      	bls.n	80072fc <pvPortMalloc+0x8c>
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d1f1      	bne.n	80072e0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80072fc:	4b2c      	ldr	r3, [pc, #176]	; (80073b0 <pvPortMalloc+0x140>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	697a      	ldr	r2, [r7, #20]
 8007302:	429a      	cmp	r2, r3
 8007304:	d047      	beq.n	8007396 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007306:	693b      	ldr	r3, [r7, #16]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	2208      	movs	r2, #8
 800730c:	189b      	adds	r3, r3, r2
 800730e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	681a      	ldr	r2, [r3, #0]
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	685a      	ldr	r2, [r3, #4]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	1ad2      	subs	r2, r2, r3
 8007320:	2308      	movs	r3, #8
 8007322:	005b      	lsls	r3, r3, #1
 8007324:	429a      	cmp	r2, r3
 8007326:	d916      	bls.n	8007356 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007328:	697a      	ldr	r2, [r7, #20]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	18d3      	adds	r3, r2, r3
 800732e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	2207      	movs	r2, #7
 8007334:	4013      	ands	r3, r2
 8007336:	d001      	beq.n	800733c <pvPortMalloc+0xcc>
 8007338:	b672      	cpsid	i
 800733a:	e7fe      	b.n	800733a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	685a      	ldr	r2, [r3, #4]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	1ad2      	subs	r2, r2, r3
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007348:	697b      	ldr	r3, [r7, #20]
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	0018      	movs	r0, r3
 8007352:	f000 f8e7 	bl	8007524 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007356:	4b18      	ldr	r3, [pc, #96]	; (80073b8 <pvPortMalloc+0x148>)
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	1ad2      	subs	r2, r2, r3
 8007360:	4b15      	ldr	r3, [pc, #84]	; (80073b8 <pvPortMalloc+0x148>)
 8007362:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007364:	4b14      	ldr	r3, [pc, #80]	; (80073b8 <pvPortMalloc+0x148>)
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	4b15      	ldr	r3, [pc, #84]	; (80073c0 <pvPortMalloc+0x150>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	429a      	cmp	r2, r3
 800736e:	d203      	bcs.n	8007378 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007370:	4b11      	ldr	r3, [pc, #68]	; (80073b8 <pvPortMalloc+0x148>)
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	4b12      	ldr	r3, [pc, #72]	; (80073c0 <pvPortMalloc+0x150>)
 8007376:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	685a      	ldr	r2, [r3, #4]
 800737c:	4b0d      	ldr	r3, [pc, #52]	; (80073b4 <pvPortMalloc+0x144>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	431a      	orrs	r2, r3
 8007382:	697b      	ldr	r3, [r7, #20]
 8007384:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	2200      	movs	r2, #0
 800738a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800738c:	4b0d      	ldr	r3, [pc, #52]	; (80073c4 <pvPortMalloc+0x154>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	1c5a      	adds	r2, r3, #1
 8007392:	4b0c      	ldr	r3, [pc, #48]	; (80073c4 <pvPortMalloc+0x154>)
 8007394:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007396:	f7ff fa41 	bl	800681c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2207      	movs	r2, #7
 800739e:	4013      	ands	r3, r2
 80073a0:	d001      	beq.n	80073a6 <pvPortMalloc+0x136>
 80073a2:	b672      	cpsid	i
 80073a4:	e7fe      	b.n	80073a4 <pvPortMalloc+0x134>
	return pvReturn;
 80073a6:	68fb      	ldr	r3, [r7, #12]
}
 80073a8:	0018      	movs	r0, r3
 80073aa:	46bd      	mov	sp, r7
 80073ac:	b006      	add	sp, #24
 80073ae:	bd80      	pop	{r7, pc}
 80073b0:	20007df4 	.word	0x20007df4
 80073b4:	20007e08 	.word	0x20007e08
 80073b8:	20007df8 	.word	0x20007df8
 80073bc:	20007dec 	.word	0x20007dec
 80073c0:	20007dfc 	.word	0x20007dfc
 80073c4:	20007e00 	.word	0x20007e00

080073c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d03a      	beq.n	8007450 <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80073da:	2308      	movs	r3, #8
 80073dc:	425b      	negs	r3, r3
 80073de:	68fa      	ldr	r2, [r7, #12]
 80073e0:	18d3      	adds	r3, r2, r3
 80073e2:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	685a      	ldr	r2, [r3, #4]
 80073ec:	4b1a      	ldr	r3, [pc, #104]	; (8007458 <vPortFree+0x90>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4013      	ands	r3, r2
 80073f2:	d101      	bne.n	80073f8 <vPortFree+0x30>
 80073f4:	b672      	cpsid	i
 80073f6:	e7fe      	b.n	80073f6 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d001      	beq.n	8007404 <vPortFree+0x3c>
 8007400:	b672      	cpsid	i
 8007402:	e7fe      	b.n	8007402 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	685a      	ldr	r2, [r3, #4]
 8007408:	4b13      	ldr	r3, [pc, #76]	; (8007458 <vPortFree+0x90>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4013      	ands	r3, r2
 800740e:	d01f      	beq.n	8007450 <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d11b      	bne.n	8007450 <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	685a      	ldr	r2, [r3, #4]
 800741c:	4b0e      	ldr	r3, [pc, #56]	; (8007458 <vPortFree+0x90>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	43db      	mvns	r3, r3
 8007422:	401a      	ands	r2, r3
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007428:	f7ff f9ec 	bl	8006804 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	685a      	ldr	r2, [r3, #4]
 8007430:	4b0a      	ldr	r3, [pc, #40]	; (800745c <vPortFree+0x94>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	18d2      	adds	r2, r2, r3
 8007436:	4b09      	ldr	r3, [pc, #36]	; (800745c <vPortFree+0x94>)
 8007438:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	0018      	movs	r0, r3
 800743e:	f000 f871 	bl	8007524 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007442:	4b07      	ldr	r3, [pc, #28]	; (8007460 <vPortFree+0x98>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	1c5a      	adds	r2, r3, #1
 8007448:	4b05      	ldr	r3, [pc, #20]	; (8007460 <vPortFree+0x98>)
 800744a:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 800744c:	f7ff f9e6 	bl	800681c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007450:	46c0      	nop			; (mov r8, r8)
 8007452:	46bd      	mov	sp, r7
 8007454:	b004      	add	sp, #16
 8007456:	bd80      	pop	{r7, pc}
 8007458:	20007e08 	.word	0x20007e08
 800745c:	20007df8 	.word	0x20007df8
 8007460:	20007e04 	.word	0x20007e04

08007464 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b084      	sub	sp, #16
 8007468:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800746a:	23f0      	movs	r3, #240	; 0xf0
 800746c:	01db      	lsls	r3, r3, #7
 800746e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007470:	4b26      	ldr	r3, [pc, #152]	; (800750c <prvHeapInit+0xa8>)
 8007472:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2207      	movs	r2, #7
 8007478:	4013      	ands	r3, r2
 800747a:	d00c      	beq.n	8007496 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	3307      	adds	r3, #7
 8007480:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2207      	movs	r2, #7
 8007486:	4393      	bics	r3, r2
 8007488:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800748a:	68ba      	ldr	r2, [r7, #8]
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	1ad2      	subs	r2, r2, r3
 8007490:	4b1e      	ldr	r3, [pc, #120]	; (800750c <prvHeapInit+0xa8>)
 8007492:	18d3      	adds	r3, r2, r3
 8007494:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800749a:	4b1d      	ldr	r3, [pc, #116]	; (8007510 <prvHeapInit+0xac>)
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80074a0:	4b1b      	ldr	r3, [pc, #108]	; (8007510 <prvHeapInit+0xac>)
 80074a2:	2200      	movs	r2, #0
 80074a4:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	68ba      	ldr	r2, [r7, #8]
 80074aa:	18d3      	adds	r3, r2, r3
 80074ac:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80074ae:	2208      	movs	r2, #8
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	1a9b      	subs	r3, r3, r2
 80074b4:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2207      	movs	r2, #7
 80074ba:	4393      	bics	r3, r2
 80074bc:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80074be:	68fa      	ldr	r2, [r7, #12]
 80074c0:	4b14      	ldr	r3, [pc, #80]	; (8007514 <prvHeapInit+0xb0>)
 80074c2:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 80074c4:	4b13      	ldr	r3, [pc, #76]	; (8007514 <prvHeapInit+0xb0>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	2200      	movs	r2, #0
 80074ca:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80074cc:	4b11      	ldr	r3, [pc, #68]	; (8007514 <prvHeapInit+0xb0>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	2200      	movs	r2, #0
 80074d2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	68fa      	ldr	r2, [r7, #12]
 80074dc:	1ad2      	subs	r2, r2, r3
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80074e2:	4b0c      	ldr	r3, [pc, #48]	; (8007514 <prvHeapInit+0xb0>)
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	685a      	ldr	r2, [r3, #4]
 80074ee:	4b0a      	ldr	r3, [pc, #40]	; (8007518 <prvHeapInit+0xb4>)
 80074f0:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	685a      	ldr	r2, [r3, #4]
 80074f6:	4b09      	ldr	r3, [pc, #36]	; (800751c <prvHeapInit+0xb8>)
 80074f8:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80074fa:	4b09      	ldr	r3, [pc, #36]	; (8007520 <prvHeapInit+0xbc>)
 80074fc:	2280      	movs	r2, #128	; 0x80
 80074fe:	0612      	lsls	r2, r2, #24
 8007500:	601a      	str	r2, [r3, #0]
}
 8007502:	46c0      	nop			; (mov r8, r8)
 8007504:	46bd      	mov	sp, r7
 8007506:	b004      	add	sp, #16
 8007508:	bd80      	pop	{r7, pc}
 800750a:	46c0      	nop			; (mov r8, r8)
 800750c:	200005ec 	.word	0x200005ec
 8007510:	20007dec 	.word	0x20007dec
 8007514:	20007df4 	.word	0x20007df4
 8007518:	20007dfc 	.word	0x20007dfc
 800751c:	20007df8 	.word	0x20007df8
 8007520:	20007e08 	.word	0x20007e08

08007524 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b084      	sub	sp, #16
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800752c:	4b27      	ldr	r3, [pc, #156]	; (80075cc <prvInsertBlockIntoFreeList+0xa8>)
 800752e:	60fb      	str	r3, [r7, #12]
 8007530:	e002      	b.n	8007538 <prvInsertBlockIntoFreeList+0x14>
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	60fb      	str	r3, [r7, #12]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	687a      	ldr	r2, [r7, #4]
 800753e:	429a      	cmp	r2, r3
 8007540:	d8f7      	bhi.n	8007532 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	685b      	ldr	r3, [r3, #4]
 800754a:	68ba      	ldr	r2, [r7, #8]
 800754c:	18d3      	adds	r3, r2, r3
 800754e:	687a      	ldr	r2, [r7, #4]
 8007550:	429a      	cmp	r2, r3
 8007552:	d108      	bne.n	8007566 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	685a      	ldr	r2, [r3, #4]
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	18d2      	adds	r2, r2, r3
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	68ba      	ldr	r2, [r7, #8]
 8007570:	18d2      	adds	r2, r2, r3
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	429a      	cmp	r2, r3
 8007578:	d118      	bne.n	80075ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	4b14      	ldr	r3, [pc, #80]	; (80075d0 <prvInsertBlockIntoFreeList+0xac>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	429a      	cmp	r2, r3
 8007584:	d00d      	beq.n	80075a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	685a      	ldr	r2, [r3, #4]
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	685b      	ldr	r3, [r3, #4]
 8007590:	18d2      	adds	r2, r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	601a      	str	r2, [r3, #0]
 80075a0:	e008      	b.n	80075b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80075a2:	4b0b      	ldr	r3, [pc, #44]	; (80075d0 <prvInsertBlockIntoFreeList+0xac>)
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	601a      	str	r2, [r3, #0]
 80075aa:	e003      	b.n	80075b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80075b4:	68fa      	ldr	r2, [r7, #12]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	429a      	cmp	r2, r3
 80075ba:	d002      	beq.n	80075c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	687a      	ldr	r2, [r7, #4]
 80075c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075c2:	46c0      	nop			; (mov r8, r8)
 80075c4:	46bd      	mov	sp, r7
 80075c6:	b004      	add	sp, #16
 80075c8:	bd80      	pop	{r7, pc}
 80075ca:	46c0      	nop			; (mov r8, r8)
 80075cc:	20007dec 	.word	0x20007dec
 80075d0:	20007df4 	.word	0x20007df4

080075d4 <memset>:
 80075d4:	0003      	movs	r3, r0
 80075d6:	1882      	adds	r2, r0, r2
 80075d8:	4293      	cmp	r3, r2
 80075da:	d100      	bne.n	80075de <memset+0xa>
 80075dc:	4770      	bx	lr
 80075de:	7019      	strb	r1, [r3, #0]
 80075e0:	3301      	adds	r3, #1
 80075e2:	e7f9      	b.n	80075d8 <memset+0x4>

080075e4 <__libc_init_array>:
 80075e4:	b570      	push	{r4, r5, r6, lr}
 80075e6:	2600      	movs	r6, #0
 80075e8:	4c0c      	ldr	r4, [pc, #48]	; (800761c <__libc_init_array+0x38>)
 80075ea:	4d0d      	ldr	r5, [pc, #52]	; (8007620 <__libc_init_array+0x3c>)
 80075ec:	1b64      	subs	r4, r4, r5
 80075ee:	10a4      	asrs	r4, r4, #2
 80075f0:	42a6      	cmp	r6, r4
 80075f2:	d109      	bne.n	8007608 <__libc_init_array+0x24>
 80075f4:	2600      	movs	r6, #0
 80075f6:	f000 f823 	bl	8007640 <_init>
 80075fa:	4c0a      	ldr	r4, [pc, #40]	; (8007624 <__libc_init_array+0x40>)
 80075fc:	4d0a      	ldr	r5, [pc, #40]	; (8007628 <__libc_init_array+0x44>)
 80075fe:	1b64      	subs	r4, r4, r5
 8007600:	10a4      	asrs	r4, r4, #2
 8007602:	42a6      	cmp	r6, r4
 8007604:	d105      	bne.n	8007612 <__libc_init_array+0x2e>
 8007606:	bd70      	pop	{r4, r5, r6, pc}
 8007608:	00b3      	lsls	r3, r6, #2
 800760a:	58eb      	ldr	r3, [r5, r3]
 800760c:	4798      	blx	r3
 800760e:	3601      	adds	r6, #1
 8007610:	e7ee      	b.n	80075f0 <__libc_init_array+0xc>
 8007612:	00b3      	lsls	r3, r6, #2
 8007614:	58eb      	ldr	r3, [r5, r3]
 8007616:	4798      	blx	r3
 8007618:	3601      	adds	r6, #1
 800761a:	e7f2      	b.n	8007602 <__libc_init_array+0x1e>
 800761c:	08007780 	.word	0x08007780
 8007620:	08007780 	.word	0x08007780
 8007624:	08007784 	.word	0x08007784
 8007628:	08007780 	.word	0x08007780

0800762c <memcpy>:
 800762c:	2300      	movs	r3, #0
 800762e:	b510      	push	{r4, lr}
 8007630:	429a      	cmp	r2, r3
 8007632:	d100      	bne.n	8007636 <memcpy+0xa>
 8007634:	bd10      	pop	{r4, pc}
 8007636:	5ccc      	ldrb	r4, [r1, r3]
 8007638:	54c4      	strb	r4, [r0, r3]
 800763a:	3301      	adds	r3, #1
 800763c:	e7f8      	b.n	8007630 <memcpy+0x4>
	...

08007640 <_init>:
 8007640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007642:	46c0      	nop			; (mov r8, r8)
 8007644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007646:	bc08      	pop	{r3}
 8007648:	469e      	mov	lr, r3
 800764a:	4770      	bx	lr

0800764c <_fini>:
 800764c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800764e:	46c0      	nop			; (mov r8, r8)
 8007650:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007652:	bc08      	pop	{r3}
 8007654:	469e      	mov	lr, r3
 8007656:	4770      	bx	lr
