$date
	Wed Mar 20 13:37:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux41_4_tb $end
$var wire 4 ! Y [3:0] $end
$var reg 2 " S [1:0] $end
$var reg 4 # w0 [3:0] $end
$var reg 4 $ w1 [3:0] $end
$var reg 4 % w2 [3:0] $end
$var reg 4 & w3 [3:0] $end
$scope module mux $end
$var wire 2 ' s [1:0] $end
$var wire 4 ( w0 [3:0] $end
$var wire 4 ) w1 [3:0] $end
$var wire 4 * w2 [3:0] $end
$var wire 4 + w3 [3:0] $end
$var wire 4 , y [3:0] $end
$var wire 4 - wy [3:0] $end
$var wire 4 . wx [3:0] $end
$scope module muxA $end
$var wire 1 / s $end
$var wire 4 0 w0 [3:0] $end
$var wire 4 1 w1 [3:0] $end
$var wire 4 2 y [3:0] $end
$upscope $end
$scope module muxB $end
$var wire 1 3 s $end
$var wire 4 4 w0 [3:0] $end
$var wire 4 5 w1 [3:0] $end
$var wire 4 6 y [3:0] $end
$upscope $end
$scope module muxC $end
$var wire 1 7 s $end
$var wire 4 8 w0 [3:0] $end
$var wire 4 9 w1 [3:0] $end
$var wire 4 : y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 :
b0 9
b1 8
07
b0 6
b0 5
b0 4
03
b1 2
b10 1
b1 0
0/
b1 .
b0 -
b1 ,
b0 +
b0 *
b10 )
b1 (
b0 '
b0 &
b0 %
b10 $
b1 #
b0 "
b1 !
$end
#20
b10 !
b10 ,
b10 :
b10 .
b10 2
b10 8
b10 #
b10 (
b10 0
#40
b11 !
b11 ,
b11 :
b11 .
b11 2
b11 8
b11 #
b11 (
b11 0
#60
b100 !
b100 ,
b100 :
b100 .
b100 2
b100 8
b100 #
b100 (
b100 0
#80
b101 !
b101 ,
b101 :
b101 .
b101 2
b101 8
b101 #
b101 (
b101 0
#100
b111 !
b111 ,
b111 :
b111 .
b111 2
b111 8
b111 #
b111 (
b111 0
#120
b1000 !
b1000 ,
b1000 :
b1000 .
b1000 2
b1000 8
b1000 #
b1000 (
b1000 0
#140
b1001 !
b1001 ,
b1001 :
b1001 .
b1001 2
b1001 8
b1001 #
b1001 (
b1001 0
#160
b1010 !
b1010 ,
b1010 :
b1010 .
b1010 2
b1010 8
b1010 #
b1010 (
b1010 0
#180
b1011 !
b1011 ,
b1011 :
b1011 .
b1011 2
b1011 8
b1011 #
b1011 (
b1011 0
#200
b1100 !
b1100 ,
b1100 :
b1100 .
b1100 2
b1100 8
b1100 #
b1100 (
b1100 0
#220
b1101 !
b1101 ,
b1101 :
b1101 .
b1101 2
b1101 8
b1101 #
b1101 (
b1101 0
#240
b1110 !
b1110 ,
b1110 :
b1110 .
b1110 2
b1110 8
b1110 #
b1110 (
b1110 0
#260
