// Seed: 3392675590
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wand id_1;
  always force id_3 = -1'b0;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd93
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  inout wire id_5;
  input wire _id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7[id_4+-1] = id_4 - id_4 || 1 == -1'b0 || id_7 && 1;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5
  );
endmodule
