#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: local_laplacian_filters_compute.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "local_laplacian_filters_compute.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_232_cache {
	// RAM Box: {[0, 1029], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_230_cache {
	// RAM Box: {[3, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_228_cache {
	// RAM Box: {[3, 1026], [3, 1026]}
	// Capacity: 1031
	// # of read delays: 1029
  // 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030
	fifo<hw_uint<32> , 1031> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1030 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_cache {
  // Reader addrs...
    // { load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 1029 }
    // { load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[3 + gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 1023 }
    // { load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[3 + gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 1023 }
  // # of banks: 3
  gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_232_cache gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_232;
  gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_230_cache gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_230;
  gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_228_cache gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_228;
};



inline void gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_232.push(gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_230.push(gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_228.push(gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337);
}

inline hw_uint<32>  gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_232_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_232 read pattern: { load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 1029 }
  // Read schedule : { load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { gp_in0_110_merged300_sm655_0780[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 6] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_232.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_230_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_230 read pattern: { load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[3 + gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 1023 }
  // Read schedule : { load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908[d0 = 0, d1, d2] -> [0, 8 + 2d1, 4 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { gp_in0_110_merged300_sm655_0780[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 6] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_230.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_228_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_228 read pattern: { load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[3 + gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 1023 }
  // Read schedule : { load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910[d0 = 0, d1, d2] -> [0, 10 + 2d1, 4 + d2, 9] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { gp_in0_110_merged300_sm655_0780[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 6] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_to_gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_228.peek(/* one reader or all rams */ (1022 - gp_in0_1_buf8_ld323 >= 0) ? (1030) : (-1023 + gp_in0_1_buf8_ld323 == 0) ? ((1026 - gp_in0_1_buf8_ld322)) : 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337;
  return 0;
}

// # of bundles = 4
// gp_in0_110_merged300_sm655_0780_write
//	gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337
inline void gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_write_bundle_write(hw_uint<32>& gp_in0_110_merged300_sm655_0780_write, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_res = gp_in0_110_merged300_sm655_0780_write.extract<0, 31>();
	gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_write(gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_337_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
}

// load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_read
//	gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_232
inline hw_uint<32> gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_232

	hw_uint<32> result;
	hw_uint<32>  gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_232_res = gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_232_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<0, 32>(result, gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_232_res);
	return result;
}

// load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_read
//	gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_230
inline hw_uint<32> gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_230

	hw_uint<32> result;
	hw_uint<32>  gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_230_res = gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_230_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<0, 32>(result, gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_230_res);
	return result;
}

// load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_read
//	gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_228
inline hw_uint<32> gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_228

	hw_uint<32> result;
	hw_uint<32>  gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_228_res = gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_228_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<0, 32>(result, gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_228_res);
	return result;
}

struct gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_merged_banks_9_cache {
	// RAM Box: {[0, 1028], [0, 1026]}
	// Capacity: 2063
	// # of read delays: 9
  // 0, 1, 2, 1030, 1031, 1032, 2060, 2061, 2062
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 1027> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 1027> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_1029() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1030() {
		return f6;
	}

	inline hw_uint<32>  peek_1031() {
		return f8;
	}

	inline hw_uint<32>  peek_1032() {
		return f10;
	}

	inline hw_uint<32>  peek_2059() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_2060() {
		return f12;
	}

	inline hw_uint<32>  peek_2061() {
		return f14;
	}

	inline hw_uint<32>  peek_2062() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1027
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1027 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1027
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1027 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_cache {
  // Reader addrs...
    // { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
    // { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 2gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
    // { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 2gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
    // { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
    // { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 2gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
    // { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 2gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
    // { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
    // { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 2gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
    // { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 2gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
  // # of banks: 1
  gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_merged_banks_9_cache gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_merged_banks_9;
};



inline void gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_merged_banks_9.push(gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237);
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_320_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_320 read pattern: { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
  // Read schedule : { gp_in0_218_merged297_sm651_0768[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 16] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_merged_banks_9.peek_2();
  return value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_321_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_321 read pattern: { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 2gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
  // Read schedule : { gp_in0_218_merged297_sm651_0768[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 16] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_merged_banks_9.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_322_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_322 read pattern: { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 2gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
  // Read schedule : { gp_in0_218_merged297_sm651_0768[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 16] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_merged_banks_9.peek_0();
  return value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_323_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_323 read pattern: { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
  // Read schedule : { gp_in0_218_merged297_sm651_0768[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 16] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_merged_banks_9.peek_1032();
  return value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_324_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_324 read pattern: { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 2gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
  // Read schedule : { gp_in0_218_merged297_sm651_0768[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 16] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_merged_banks_9.peek_1031();
  return value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_325_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_325 read pattern: { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 2gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
  // Read schedule : { gp_in0_218_merged297_sm651_0768[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 16] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_merged_banks_9.peek_1030();
  return value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_326_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_326 read pattern: { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
  // Read schedule : { gp_in0_218_merged297_sm651_0768[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 16] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_merged_banks_9.peek_2062();
  return value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_327_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_327 read pattern: { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 2gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
  // Read schedule : { gp_in0_218_merged297_sm651_0768[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 16] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_merged_banks_9.peek_2061();
  return value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_328_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_328 read pattern: { gp_in0_218_merged297_sm651_0768[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 2gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 513 }
  // Read schedule : { gp_in0_218_merged297_sm651_0768[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 16] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_merged_banks_9.peek_2060();
  return value_gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237;
  return 0;
}

// # of bundles = 2
// gp_in0_218_merged297_sm651_0768_read
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_320
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_321
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_322
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_323
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_324
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_325
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_326
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_327
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_328
inline hw_uint<288> gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_read_bundle_read(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  // # of ports in bundle: 9
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_320
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_321
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_322
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_323
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_324
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_325
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_326
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_327
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_328

	hw_uint<288> result;
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_320_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_320_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<0, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_320_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_321_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_321_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<32, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_321_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_322_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_322_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<64, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_322_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_323_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_323_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<96, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_323_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_324_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_324_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<128, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_324_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_325_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_325_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<160, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_325_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_326_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_326_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<192, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_326_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_327_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_327_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<224, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_327_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_328_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_328_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<256, 288>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_328_res);
	return result;
}

// load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_write
//	gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237
inline void gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_write_bundle_write(hw_uint<32>& load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_write, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_res = load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_write.extract<0, 31>();
	gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_write(gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_237_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
}

struct gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_10_cache {
	// RAM Box: {[3, 1026], [3, 1026]}
	// Capacity: 1024
	// # of read delays: 1024
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023
	fifo<hw_uint<32> , 1024> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1023 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_11_cache {
	// RAM Box: {[3, 1026], [3, 1026]}
	// Capacity: 1024
	// # of read delays: 1024
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023
	fifo<hw_uint<32> , 1024> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1023 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_cache {
  // Reader addrs...
    // { us_gp_in0_1_buf850_merged1065[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 1023 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged1065[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 1023 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // # of banks: 2
  gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_10_cache gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_10;
  gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_11_cache gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_11;
};



inline void gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_10.push(gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_11.push(gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235);
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_10_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_10 read pattern: { us_gp_in0_1_buf850_merged1065[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 1023 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged1065[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978[d0 = 0, d1, d2] -> [0, 8 + 2d1, 4 + d2, 15] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_10.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 1022 - us_gp_in0_1_buf850 >= 0) ? ((1023 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_11_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_11 read pattern: { us_gp_in0_1_buf850_merged1065[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 1023 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged1065[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978[d0 = 0, d1, d2] -> [0, 8 + 2d1, 4 + d2, 15] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_11.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 1022 - us_gp_in0_1_buf850 >= 0) ? ((1023 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235;
  return 0;
}

// # of bundles = 2
// load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_write
//	gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235
inline void gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_write_bundle_write(hw_uint<32>& load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_write, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235_res = load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_write.extract<0, 31>();
	gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235_write(gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_235_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
}

// us_gp_in0_1_buf850_merged1065_read
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_10
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_11
inline hw_uint<64> gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_read_bundle_read(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_10
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_11

	hw_uint<64> result;
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_10_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_10_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<0, 64>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_10_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_11_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_11_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<32, 64>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_11_res);
	return result;
}

struct gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_233_to_gp_in0_1_buf8_FIFO_buf489_diff47_sm649_0764_354_cache {
	// RAM Box: {[3, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_cache {
  // Reader addrs...
    // { diff47_sm649_0764[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[3 + lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 1023 }
  // # of banks: 1
  gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_233_to_gp_in0_1_buf8_FIFO_buf489_diff47_sm649_0764_354_cache gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_233_to_gp_in0_1_buf8_FIFO_buf489_diff47_sm649_0764_354;
};



inline void gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_233_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_233, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_233_to_gp_in0_1_buf8_FIFO_buf489_diff47_sm649_0764_354.push(gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_233);
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_diff47_sm649_0764_354_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_diff47_sm649_0764_354 read pattern: { diff47_sm649_0764[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[3 + lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 1023 }
  // Read schedule : { diff47_sm649_0764[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 13] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_233 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_233_to_gp_in0_1_buf8_FIFO_buf489_diff47_sm649_0764_354.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_233;
  return 0;
}

// # of bundles = 2
// diff47_sm649_0764_read
//	gp_in0_1_buf8_FIFO_buf489_diff47_sm649_0764_354
inline hw_uint<32> gp_in0_1_buf8_FIFO_buf489_diff47_sm649_0764_read_bundle_read(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_1_buf8_FIFO_buf489_diff47_sm649_0764_354

	hw_uint<32> result;
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_diff47_sm649_0764_354_res = gp_in0_1_buf8_FIFO_buf489_diff47_sm649_0764_354_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<0, 32>(result, gp_in0_1_buf8_FIFO_buf489_diff47_sm649_0764_354_res);
	return result;
}

// load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_write
//	gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_233
inline void gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_write_bundle_write(hw_uint<32>& load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_write, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_233_res = load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_write.extract<0, 31>();
	gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_233_write(gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_233_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
}

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_8_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_335_cache {
	// RAM Box: {[1, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_9_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_336_cache {
	// RAM Box: {[0, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_cache {
  // Reader addrs...
    // { gp_in0_1_buf8_us48_ld326_merged1098[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[1 + 2gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 1023 }
    // { gp_in0_1_buf8_us48_ld326_merged1098[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[2gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 1023 }
  // # of banks: 2
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_8_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_335_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_8_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_335;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_9_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_336_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_9_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_336;
};



inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_8_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_8, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_8_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_335.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_8);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_9_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_9, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_9_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_336.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_9);
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_335_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_335 read pattern: { gp_in0_1_buf8_us48_ld326_merged1098[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[1 + 2gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 1023 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged1098[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { us_gp_in0_1_buf850_merged1065[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_8 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_8_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_335.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_8;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_336_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_336 read pattern: { gp_in0_1_buf8_us48_ld326_merged1098[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[2gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 1023 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged1098[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { us_gp_in0_1_buf850_merged1065[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_9 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_9_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_336.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_9;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_us48_ld326_merged1098_read
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_335
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_336
inline hw_uint<64> gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_read_bundle_read(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_335
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_336

	hw_uint<64> result;
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_335_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_335_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<0, 64>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_335_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_336_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_336_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<32, 64>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_336_res);
	return result;
}

// us_gp_in0_1_buf850_merged1065_write
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_8
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_9
inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_write_bundle_write(hw_uint<64>& us_gp_in0_1_buf850_merged1065_write, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_8_res = us_gp_in0_1_buf850_merged1065_write.extract<0, 31>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_8_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_8_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_9_res = us_gp_in0_1_buf850_merged1065_write.extract<32, 63>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_9_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_9_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
}

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_329_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_111_cache {
	// RAM Box: {[1, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_330_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_113_cache {
	// RAM Box: {[0, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_cache {
  // Reader addrs...
    // { lp_in0_054_merged1068[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[1 + 2lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 1023 }
    // { lp_in0_054_merged1068[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[2lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 1023 }
  // # of banks: 2
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_329_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_111_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_329_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_111;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_330_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_113_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_330_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_113;
};



inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_329_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_329, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_329_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_111.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_329);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_330_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_330, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_330_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_113.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_330);
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_111_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_111 read pattern: { lp_in0_054_merged1068[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[1 + 2lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 1023 }
  // Read schedule : { lp_in0_054_merged1068[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 26] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_329 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_329_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_111.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_329;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_113_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_113 read pattern: { lp_in0_054_merged1068[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[2lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 1023 }
  // Read schedule : { lp_in0_054_merged1068[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 26] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_330 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_330_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_113.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_330;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_write
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_329
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_330
inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_write_bundle_write(hw_uint<64>& gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_write, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_329_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_write.extract<0, 31>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_329_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_329_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_330_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_write.extract<32, 63>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_330_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_330_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
}

// lp_in0_054_merged1068_read
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_111
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_113
inline hw_uint<64> gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_read_bundle_read(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_111
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_113

	hw_uint<64> result;
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_111_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_111_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<0, 64>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_111_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_113_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_113_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<32, 64>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_113_res);
	return result;
}

struct gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_220_cache {
	// RAM Box: {[0, 513], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_218_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_216_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_cache {
  // Reader addrs...
    // { load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 513 }
    // { load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[1 + gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 511 }
    // { load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[1 + gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 511 }
  // # of banks: 3
  gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_220_cache gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_220;
  gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_218_cache gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_218;
  gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_216_cache gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_216;
};



inline void gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_write(hw_uint<32> & gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_220.push(gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_218.push(gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_216.push(gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319);
}

inline hw_uint<32>  gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_220_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld331, int gp_in0_2_buf16_ld330, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_220 read pattern: { load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 513 }
  // Read schedule : { load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { gp_in0_218_merged297_sm651_0768[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 16] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_220.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_218_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld335, int gp_in0_2_buf16_ld334, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_218 read pattern: { load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[1 + gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 511 }
  // Read schedule : { load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 24] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_218_merged297_sm651_0768[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 16] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_218.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_216_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld339, int gp_in0_2_buf16_ld338, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_216 read pattern: { load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[1 + gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 511 }
  // Read schedule : { load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 22] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in0_218_merged297_sm651_0768[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 16] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_to_gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_216.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319;
  return 0;
}

// # of bundles = 4
// gp_in0_218_merged297_sm651_0768_write
//	gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319
inline void gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_write_bundle_write(hw_uint<32>& gp_in0_218_merged297_sm651_0768_write, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_res = gp_in0_218_merged297_sm651_0768_write.extract<0, 31>();
	gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_write(gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_319_res, gp_in0_2_buf16, root, gp_in0_217, gp_in0_218, dynamic_address);
}

// load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_read
//	gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_220
inline hw_uint<32> gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld331, int gp_in0_2_buf16_ld330, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_220

	hw_uint<32> result;
	hw_uint<32>  gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_220_res = gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_220_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330, dynamic_address);
	set_at<0, 32>(result, gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_220_res);
	return result;
}

// load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_read
//	gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_218
inline hw_uint<32> gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld335, int gp_in0_2_buf16_ld334, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_218

	hw_uint<32> result;
	hw_uint<32>  gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_218_res = gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_218_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334, dynamic_address);
	set_at<0, 32>(result, gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_218_res);
	return result;
}

// load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_read
//	gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_216
inline hw_uint<32> gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld339, int gp_in0_2_buf16_ld338, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_216

	hw_uint<32> result;
	hw_uint<32>  gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_216_res = gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_216_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338, dynamic_address);
	set_at<0, 32>(result, gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_216_res);
	return result;
}

struct gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_merged_banks_9_cache {
	// RAM Box: {[0, 512], [0, 512]}
	// Capacity: 1031
	// # of read delays: 9
  // 0, 1, 2, 514, 515, 516, 1028, 1029, 1030
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 511> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 511> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_513() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_514() {
		return f6;
	}

	inline hw_uint<32>  peek_515() {
		return f8;
	}

	inline hw_uint<32>  peek_516() {
		return f10;
	}

	inline hw_uint<32>  peek_1027() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_1028() {
		return f12;
	}

	inline hw_uint<32>  peek_1029() {
		return f14;
	}

	inline hw_uint<32>  peek_1030() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 511
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 511 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 511
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 511 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_2_buf16_FIFO_buf497_cache {
  // Reader addrs...
    // { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // # of banks: 1
  gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_merged_banks_9_cache gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_merged_banks_9;
};



inline void gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_2_buf16_to_gp_2329_ld499, int gp_in0_2_buf16_to_gp_2329_ld498, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_merged_banks_9.push(gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225);
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_310_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_310 read pattern: { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm665_0830[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 37] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 27] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_merged_banks_9.peek_2();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_311_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_311 read pattern: { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm665_0830[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 37] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 27] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_merged_banks_9.peek_1();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_312_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_312 read pattern: { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm665_0830[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 37] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 27] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_merged_banks_9.peek_0();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_313_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_313 read pattern: { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm665_0830[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 37] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 27] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_merged_banks_9.peek_516();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_314_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_314 read pattern: { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm665_0830[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 37] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 27] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_merged_banks_9.peek_515();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_315_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_315 read pattern: { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm665_0830[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 37] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 27] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_merged_banks_9.peek_514();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_316_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_316 read pattern: { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm665_0830[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 37] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 27] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_merged_banks_9.peek_1030();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_317_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_317 read pattern: { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm665_0830[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 37] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 27] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_merged_banks_9.peek_1029();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_318_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_318 read pattern: { gp_in0_326_merged312_sm665_0830[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm665_0830[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 37] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 27] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_merged_banks_9.peek_1028();
  return value_gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225;
  return 0;
}

// # of bundles = 2
// gp_in0_326_merged312_sm665_0830_read
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_310
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_311
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_312
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_313
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_314
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_315
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_316
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_317
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_318
inline hw_uint<288> gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_read_bundle_read(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
  // # of ports in bundle: 9
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_310
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_311
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_312
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_313
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_314
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_315
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_316
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_317
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_318

	hw_uint<288> result;
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_310_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_310_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<0, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_310_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_311_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_311_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<32, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_311_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_312_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_312_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<64, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_312_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_313_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_313_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<96, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_313_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_314_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_314_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<128, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_314_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_315_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_315_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<160, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_315_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_316_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_316_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<192, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_316_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_317_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_317_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<224, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_317_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_318_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_318_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<256, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_318_res);
	return result;
}

// load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_write
//	gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225
inline void gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_write_bundle_write(hw_uint<32>& load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_write, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_2_buf16_to_gp_2329_ld499, int gp_in0_2_buf16_to_gp_2329_ld498, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_res = load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_write.extract<0, 31>();
	gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_write(gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_225_res, gp_in0_2_buf16_FIFO_buf497, root, gp_in0_2_buf16_to_gp_2329_ld499, gp_in0_2_buf16_to_gp_2329_ld498, dynamic_address);
}

struct gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_223_to_gp_in0_2_buf16_FIFO_buf501_us43_sm661_0822_17_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 512
	// # of read delays: 513
  // 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_cache {
  // Reader addrs...
    // { us43_sm661_0822[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[o0, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 1023 and us_gp_in0_2_buf1642 < 2o0 <= 2 + us_gp_in0_2_buf1642 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // # of banks: 1
  gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_223_to_gp_in0_2_buf16_FIFO_buf501_us43_sm661_0822_17_cache gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_223_to_gp_in0_2_buf16_FIFO_buf501_us43_sm661_0822_17;
};



inline void gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_223_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_223, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int gp_in0_2_buf16_to_gp_23333_ld503, int gp_in0_2_buf16_to_gp_23333_ld502, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_223_to_gp_in0_2_buf16_FIFO_buf501_us43_sm661_0822_17.push(gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_223);
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us43_sm661_0822_17_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us43_sm661_0822_17 read pattern: { us43_sm661_0822[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[o0, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 1023 and us_gp_in0_2_buf1642 < 2o0 <= 2 + us_gp_in0_2_buf1642 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us43_sm661_0822[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 36] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_223 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_223_to_gp_in0_2_buf16_FIFO_buf501_us43_sm661_0822_17.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 1021 - us_gp_in0_2_buf1642 >= 0) ? ((511 - floord(2*us_gp_in0_2_buf1642, 4))) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_223;
  return 0;
}

// # of bundles = 2
// load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_write
//	gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_223
inline void gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_write_bundle_write(hw_uint<32>& load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_write, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int gp_in0_2_buf16_to_gp_23333_ld503, int gp_in0_2_buf16_to_gp_23333_ld502, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_223_res = load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_write.extract<0, 31>();
	gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_223_write(gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_223_res, gp_in0_2_buf16_FIFO_buf501, root, gp_in0_2_buf16_to_gp_23333_ld503, gp_in0_2_buf16_to_gp_23333_ld502, dynamic_address);
}

// us43_sm661_0822_read
//	gp_in0_2_buf16_FIFO_buf501_us43_sm661_0822_17
inline hw_uint<32> gp_in0_2_buf16_FIFO_buf501_us43_sm661_0822_read_bundle_read(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_2_buf16_FIFO_buf501_us43_sm661_0822_17

	hw_uint<32> result;
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us43_sm661_0822_17_res = gp_in0_2_buf16_FIFO_buf501_us43_sm661_0822_17_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<0, 32>(result, gp_in0_2_buf16_FIFO_buf501_us43_sm661_0822_17_res);
	return result;
}

struct gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_221_to_gp_in0_2_buf16_FIFO_buf505_diff39_sm652_0770_357_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf505_cache {
  // Reader addrs...
    // { diff39_sm652_0770[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[1 + lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 511 }
  // # of banks: 1
  gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_221_to_gp_in0_2_buf16_FIFO_buf505_diff39_sm652_0770_357_cache gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_221_to_gp_in0_2_buf16_FIFO_buf505_diff39_sm652_0770_357;
};



inline void gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_221_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_221, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int gp_in0_2_buf16_to_gp_8337_ld507, int gp_in0_2_buf16_to_gp_8337_ld506, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_221_to_gp_in0_2_buf16_FIFO_buf505_diff39_sm652_0770_357.push(gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_221);
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_diff39_sm652_0770_357_select(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf505_diff39_sm652_0770_357 read pattern: { diff39_sm652_0770[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[1 + lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 511 }
  // Read schedule : { diff39_sm652_0770[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012[d0 = 0, d1, d2] -> [0, 14 + 4d1, 5 + 2d2, 30] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_221 = gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_221_to_gp_in0_2_buf16_FIFO_buf505_diff39_sm652_0770_357.peek(/* one reader or all rams */ (510 - lp_in0_238 >= 0) ? (1) : 0);
  return value_gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_221;
  return 0;
}

// # of bundles = 2
// diff39_sm652_0770_read
//	gp_in0_2_buf16_FIFO_buf505_diff39_sm652_0770_357
inline hw_uint<32> gp_in0_2_buf16_FIFO_buf505_diff39_sm652_0770_read_bundle_read(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_2_buf16_FIFO_buf505_diff39_sm652_0770_357

	hw_uint<32> result;
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_diff39_sm652_0770_357_res = gp_in0_2_buf16_FIFO_buf505_diff39_sm652_0770_357_select(gp_in0_2_buf16_FIFO_buf505, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<0, 32>(result, gp_in0_2_buf16_FIFO_buf505_diff39_sm652_0770_357_res);
	return result;
}

// load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_write
//	gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_221
inline void gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_write_bundle_write(hw_uint<32>& load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_write, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int gp_in0_2_buf16_to_gp_8337_ld507, int gp_in0_2_buf16_to_gp_8337_ld506, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_221_res = load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_write.extract<0, 31>();
	gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_221_write(gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_221_res, gp_in0_2_buf16_FIFO_buf505, root, gp_in0_2_buf16_to_gp_8337_ld507, gp_in0_2_buf16_to_gp_8337_ld506, dynamic_address);
}

struct gp_in0_2_buf16_us40_us43_sm661_0822_16_to_gp_in0_2_buf16_us40_load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_212_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_cache {
  // Reader addrs...
    // { load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 1023 }
  // # of banks: 1
  gp_in0_2_buf16_us40_us43_sm661_0822_16_to_gp_in0_2_buf16_us40_load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_212_cache gp_in0_2_buf16_us40_us43_sm661_0822_16_to_gp_in0_2_buf16_us40_load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_212;
};



inline void gp_in0_2_buf16_us40_us43_sm661_0822_16_write(hw_uint<32> & gp_in0_2_buf16_us40_us43_sm661_0822_16, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us43_sm661_0822_16_to_gp_in0_2_buf16_us40_load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_212.push(gp_in0_2_buf16_us40_us43_sm661_0822_16);
}

inline hw_uint<32>  gp_in0_2_buf16_us40_load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_212_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_212 read pattern: { load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 1023 }
  // Read schedule : { load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { us43_sm661_0822[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 36] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_gp_in0_2_buf16_us40_us43_sm661_0822_16 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us43_sm661_0822_16_to_gp_in0_2_buf16_us40_load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_212.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us43_sm661_0822_16;
  return 0;
}

// # of bundles = 2
// load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_read
//	gp_in0_2_buf16_us40_load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_212
inline hw_uint<32> gp_in0_2_buf16_us40_load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_read_bundle_read(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_2_buf16_us40_load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_212

	hw_uint<32> result;
	hw_uint<32>  gp_in0_2_buf16_us40_load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_212_res = gp_in0_2_buf16_us40_load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_212_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<0, 32>(result, gp_in0_2_buf16_us40_load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_212_res);
	return result;
}

// us43_sm661_0822_write
//	gp_in0_2_buf16_us40_us43_sm661_0822_16
inline void gp_in0_2_buf16_us40_us43_sm661_0822_write_bundle_write(hw_uint<32>& us43_sm661_0822_write, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_us40_us43_sm661_0822_16_res = us43_sm661_0822_write.extract<0, 31>();
	gp_in0_2_buf16_us40_us43_sm661_0822_16_write(gp_in0_2_buf16_us40_us43_sm661_0822_16_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
}

struct gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_213_to_gp_in0_2_buf16_us40_FIFO_buf509_diff47_sm649_0764_355_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_cache {
  // Reader addrs...
    // { diff47_sm649_0764[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 1023 }
  // # of banks: 1
  gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_213_to_gp_in0_2_buf16_us40_FIFO_buf509_diff47_sm649_0764_355_cache gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_213_to_gp_in0_2_buf16_us40_FIFO_buf509_diff47_sm649_0764_355;
};



inline void gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_213_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_213, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_213_to_gp_in0_2_buf16_us40_FIFO_buf509_diff47_sm649_0764_355.push(gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_213);
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_diff47_sm649_0764_355_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_diff47_sm649_0764_355 read pattern: { diff47_sm649_0764[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 1023 }
  // Read schedule : { diff47_sm649_0764[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 49] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_213 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_213_to_gp_in0_2_buf16_us40_FIFO_buf509_diff47_sm649_0764_355.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_213;
  return 0;
}

// # of bundles = 2
// diff47_sm649_0764_read
//	gp_in0_2_buf16_us40_FIFO_buf509_diff47_sm649_0764_355
inline hw_uint<32> gp_in0_2_buf16_us40_FIFO_buf509_diff47_sm649_0764_read_bundle_read(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_2_buf16_us40_FIFO_buf509_diff47_sm649_0764_355

	hw_uint<32> result;
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_diff47_sm649_0764_355_res = gp_in0_2_buf16_us40_FIFO_buf509_diff47_sm649_0764_355_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<0, 32>(result, gp_in0_2_buf16_us40_FIFO_buf509_diff47_sm649_0764_355_res);
	return result;
}

// load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_write
//	gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_213
inline void gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_write_bundle_write(hw_uint<32>& load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_write, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_213_res = load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_write.extract<0, 31>();
	gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_213_write(gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_213_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
}

struct gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_206_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_204_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_cache {
  // Reader addrs...
    // { load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932[root = 0, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346] -> gp_in0_3_buf24[gp_in0_3_buf24_ld346, gp_in0_3_buf24_ld347] : 0 <= gp_in0_3_buf24_ld347 <= 255 and 0 <= gp_in0_3_buf24_ld346 <= 255 }
    // { load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942[root = 0, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350] -> gp_in0_3_buf24[gp_in0_3_buf24_ld350, gp_in0_3_buf24_ld351] : 0 <= gp_in0_3_buf24_ld351 <= 255 and 0 <= gp_in0_3_buf24_ld350 <= 255 }
  // # of banks: 2
  gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_206_cache gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_206;
  gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_204_cache gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_204;
};



inline void gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309_write(hw_uint<32> & gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309, gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
  gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_206.push(gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309);
  gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_204.push(gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309);
}

inline hw_uint<32>  gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_206_select(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld347, int gp_in0_3_buf24_ld346, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_206 read pattern: { load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932[root = 0, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346] -> gp_in0_3_buf24[gp_in0_3_buf24_ld346, gp_in0_3_buf24_ld347] : 0 <= gp_in0_3_buf24_ld347 <= 255 and 0 <= gp_in0_3_buf24_ld346 <= 255 }
  // Read schedule : { load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_326_merged312_sm665_0830[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 37] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309 = gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_206.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_204_select(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld351, int gp_in0_3_buf24_ld350, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_204 read pattern: { load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942[root = 0, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350] -> gp_in0_3_buf24[gp_in0_3_buf24_ld350, gp_in0_3_buf24_ld351] : 0 <= gp_in0_3_buf24_ld351 <= 255 and 0 <= gp_in0_3_buf24_ld350 <= 255 }
  // Read schedule : { load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_326_merged312_sm665_0830[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 37] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309 = gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_204.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309;
  return 0;
}

// # of bundles = 3
// gp_in0_326_merged312_sm665_0830_write
//	gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309
inline void gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_write_bundle_write(hw_uint<32>& gp_in0_326_merged312_sm665_0830_write, gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309_res = gp_in0_326_merged312_sm665_0830_write.extract<0, 31>();
	gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309_write(gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_309_res, gp_in0_3_buf24, root, gp_in0_325, gp_in0_326, dynamic_address);
}

// load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_read
//	gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_206
inline hw_uint<32> gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_read_bundle_read(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld347, int gp_in0_3_buf24_ld346, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_206

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_206_res = gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_206_select(gp_in0_3_buf24, root, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_206_res);
	return result;
}

// load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_read
//	gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_204
inline hw_uint<32> gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_read_bundle_read(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld351, int gp_in0_3_buf24_ld350, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_204

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_204_res = gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_204_select(gp_in0_3_buf24, root, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_204_res);
	return result;
}

struct gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_209_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_55_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_FIFO_buf513_cache {
  // Reader addrs...
    // { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in0_3_buf24_FIFO_buf513[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
  // # of banks: 1
  gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_209_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_55_cache gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_209_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_55;
};



inline void gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_209_write(hw_uint<32> & gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_209, gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int gp_in0_3_buf24_to_gp_15345_ld515, int gp_in0_3_buf24_to_gp_15345_ld514, int dynamic_address) {
  gp_in0_3_buf24_FIFO_buf513.gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_209_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_55.push(gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_209);
}

inline hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_55_select(gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_55 read pattern: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in0_3_buf24_FIFO_buf513[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
  // Read schedule : { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 73] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 48] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_209 = gp_in0_3_buf24_FIFO_buf513.gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_209_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_55.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_209;
  return 0;
}

// # of bundles = 2
// load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_write
//	gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_209
inline void gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_write_bundle_write(hw_uint<32>& load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_write, gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int gp_in0_3_buf24_to_gp_15345_ld515, int gp_in0_3_buf24_to_gp_15345_ld514, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_209_res = load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_write.extract<0, 31>();
	gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_209_write(gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_209_res, gp_in0_3_buf24_FIFO_buf513, root, gp_in0_3_buf24_to_gp_15345_ld515, gp_in0_3_buf24_to_gp_15345_ld514, dynamic_address);
}

// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_read
//	gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_55
inline hw_uint<32> gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_read_bundle_read(gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_55

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_55_res = gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_55_select(gp_in0_3_buf24_FIFO_buf513, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_55_res);
	return result;
}

struct gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_207_to_gp_in0_3_buf24_FIFO_buf517_us35_sm663_0826_19_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 257
  // 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_FIFO_buf517_cache {
  // Reader addrs...
    // { us35_sm663_0826[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[o0, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 511 and -1 + us_gp_in0_3_buf2434 <= 2o0 <= us_gp_in0_3_buf2434 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // # of banks: 1
  gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_207_to_gp_in0_3_buf24_FIFO_buf517_us35_sm663_0826_19_cache gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_207_to_gp_in0_3_buf24_FIFO_buf517_us35_sm663_0826_19;
};



inline void gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_207_write(hw_uint<32> & gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_207, gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int gp_in0_3_buf24_to_gp_24349_ld519, int gp_in0_3_buf24_to_gp_24349_ld518, int dynamic_address) {
  gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_207_to_gp_in0_3_buf24_FIFO_buf517_us35_sm663_0826_19.push(gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_207);
}

inline hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us35_sm663_0826_19_select(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_FIFO_buf517_us35_sm663_0826_19 read pattern: { us35_sm663_0826[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[o0, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 511 and -1 + us_gp_in0_3_buf2434 <= 2o0 <= us_gp_in0_3_buf2434 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // Read schedule : { us35_sm663_0826[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 55] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 52] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_207 = gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_207_to_gp_in0_3_buf24_FIFO_buf517_us35_sm663_0826_19.peek(/* one reader or all rams */ ((-1 - us_gp_in0_3_buf2433) % 2 == 0 && 509 - us_gp_in0_3_buf2434 >= 0) ? ((255 - floord(2*us_gp_in0_3_buf2434, 4))) : 0);
  return value_gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_207;
  return 0;
}

// # of bundles = 2
// load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_write
//	gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_207
inline void gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_write_bundle_write(hw_uint<32>& load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_write, gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int gp_in0_3_buf24_to_gp_24349_ld519, int gp_in0_3_buf24_to_gp_24349_ld518, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_207_res = load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_write.extract<0, 31>();
	gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_207_write(gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_207_res, gp_in0_3_buf24_FIFO_buf517, root, gp_in0_3_buf24_to_gp_24349_ld519, gp_in0_3_buf24_to_gp_24349_ld518, dynamic_address);
}

// us35_sm663_0826_read
//	gp_in0_3_buf24_FIFO_buf517_us35_sm663_0826_19
inline hw_uint<32> gp_in0_3_buf24_FIFO_buf517_us35_sm663_0826_read_bundle_read(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_FIFO_buf517_us35_sm663_0826_19

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us35_sm663_0826_19_res = gp_in0_3_buf24_FIFO_buf517_us35_sm663_0826_19_select(gp_in0_3_buf24_FIFO_buf517, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_FIFO_buf517_us35_sm663_0826_19_res);
	return result;
}

struct gp_in0_3_buf24_us32_us35_sm663_0826_18_to_gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_200_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_cache {
  // Reader addrs...
    // { load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 511 }
  // # of banks: 1
  gp_in0_3_buf24_us32_us35_sm663_0826_18_to_gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_200_cache gp_in0_3_buf24_us32_us35_sm663_0826_18_to_gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_200;
};



inline void gp_in0_3_buf24_us32_us35_sm663_0826_18_write(hw_uint<32> & gp_in0_3_buf24_us32_us35_sm663_0826_18, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us35_sm663_0826_18_to_gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_200.push(gp_in0_3_buf24_us32_us35_sm663_0826_18);
}

inline hw_uint<32>  gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_200_select(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int gp_in0_3_buf24_us32_ld355, int gp_in0_3_buf24_us32_ld354, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_200 read pattern: { load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 511 }
  // Read schedule : { load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 58] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { us35_sm663_0826[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 55] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in0_3_buf24_us32_us35_sm663_0826_18 = gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us35_sm663_0826_18_to_gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_200.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_us35_sm663_0826_18;
  return 0;
}

// # of bundles = 2
// load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_read
//	gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_200
inline hw_uint<32> gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_read_bundle_read(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int gp_in0_3_buf24_us32_ld355, int gp_in0_3_buf24_us32_ld354, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_200

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_200_res = gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_200_select(gp_in0_3_buf24_us32, root, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_200_res);
	return result;
}

// us35_sm663_0826_write
//	gp_in0_3_buf24_us32_us35_sm663_0826_18
inline void gp_in0_3_buf24_us32_us35_sm663_0826_write_bundle_write(hw_uint<32>& us35_sm663_0826_write, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_us32_us35_sm663_0826_18_res = us35_sm663_0826_write.extract<0, 31>();
	gp_in0_3_buf24_us32_us35_sm663_0826_18_write(gp_in0_3_buf24_us32_us35_sm663_0826_18_res, gp_in0_3_buf24_us32, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
}

struct gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_201_to_gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm652_0770_358_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_FIFO_buf521_cache {
  // Reader addrs...
    // { diff39_sm652_0770[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 511 }
  // # of banks: 1
  gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_201_to_gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm652_0770_358_cache gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_201_to_gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm652_0770_358;
};



inline void gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_201_write(hw_uint<32> & gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_201, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int gp_in0_3_buf24_us32_to_gp_8353_ld523, int gp_in0_3_buf24_us32_to_gp_8353_ld522, int dynamic_address) {
  gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_201_to_gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm652_0770_358.push(gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_201);
}

inline hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm652_0770_358_select(gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm652_0770_358 read pattern: { diff39_sm652_0770[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 511 }
  // Read schedule : { diff39_sm652_0770[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_201 = gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_201_to_gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm652_0770_358.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_201;
  return 0;
}

// # of bundles = 2
// diff39_sm652_0770_read
//	gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm652_0770_358
inline hw_uint<32> gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm652_0770_read_bundle_read(gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm652_0770_358

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm652_0770_358_res = gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm652_0770_358_select(gp_in0_3_buf24_us32_FIFO_buf521, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm652_0770_358_res);
	return result;
}

// load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_write
//	gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_201
inline void gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_write_bundle_write(hw_uint<32>& load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_write, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int gp_in0_3_buf24_us32_to_gp_8353_ld523, int gp_in0_3_buf24_us32_to_gp_8353_ld522, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_201_res = load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_write.extract<0, 31>();
	gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_201_write(gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_201_res, gp_in0_3_buf24_us32_FIFO_buf521, root, gp_in0_3_buf24_us32_to_gp_8353_ld523, gp_in0_3_buf24_us32_to_gp_8353_ld522, dynamic_address);
}

struct gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_192_cache {
	// RAM Box: {[3, 1026], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_190_cache {
	// RAM Box: {[3, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_188_cache {
	// RAM Box: {[0, 1029], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_cache {
  // Reader addrs...
    // { load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[3 + gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 1023 }
    // { load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[3 + gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 1023 }
    // { load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 1029 }
  // # of banks: 3
  gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_192_cache gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_192;
  gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_190_cache gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_190;
  gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_188_cache gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_188;
};



inline void gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_192.push(gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_190.push(gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_188.push(gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299);
}

inline hw_uint<32>  gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_192_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_192 read pattern: { load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[3 + gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 1023 }
  // Read schedule : { load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866[d0 = 0, d1, d2] -> [0, 8 + 2d1, 5 + d2, 32] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { gp_in1_158_merged303_sm658_0790[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 23] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_192.peek(/* one reader or all rams */ 1);
  return value_gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_190_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_190 read pattern: { load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[3 + gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 1023 }
  // Read schedule : { load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944[d0 = 0, d1, d2] -> [0, 8 + 2d1, 4 + d2, 31] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { gp_in1_158_merged303_sm658_0790[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 23] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_190.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_188_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_188 read pattern: { load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 1029 }
  // Read schedule : { load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 29] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { gp_in1_158_merged303_sm658_0790[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 23] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_to_gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_188.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299;
  return 0;
}

// # of bundles = 4
// gp_in1_158_merged303_sm658_0790_write
//	gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299
inline void gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_write_bundle_write(hw_uint<32>& gp_in1_158_merged303_sm658_0790_write, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_res = gp_in1_158_merged303_sm658_0790_write.extract<0, 31>();
	gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_write(gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_299_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
}

// load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_read
//	gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_192
inline hw_uint<32> gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_192

	hw_uint<32> result;
	hw_uint<32>  gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_192_res = gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_192_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<0, 32>(result, gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_192_res);
	return result;
}

// load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_read
//	gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_190
inline hw_uint<32> gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_190

	hw_uint<32> result;
	hw_uint<32>  gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_190_res = gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_190_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<0, 32>(result, gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_190_res);
	return result;
}

// load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_read
//	gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_188
inline hw_uint<32> gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_188

	hw_uint<32> result;
	hw_uint<32>  gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_188_res = gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_188_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<0, 32>(result, gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_188_res);
	return result;
}

struct gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_197_to_gp_in1_1_buf56_FIFO_buf525_diff95_sm667_0806_348_cache {
	// RAM Box: {[3, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_cache {
  // Reader addrs...
    // { diff95_sm667_0806[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[3 + lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 1023 }
  // # of banks: 1
  gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_197_to_gp_in1_1_buf56_FIFO_buf525_diff95_sm667_0806_348_cache gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_197_to_gp_in1_1_buf56_FIFO_buf525_diff95_sm667_0806_348;
};



inline void gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_197_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_197, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_197_to_gp_in1_1_buf56_FIFO_buf525_diff95_sm667_0806_348.push(gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_197);
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_diff95_sm667_0806_348_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_diff95_sm667_0806_348 read pattern: { diff95_sm667_0806[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[3 + lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 1023 }
  // Read schedule : { diff95_sm667_0806[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 33] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_197 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_197_to_gp_in1_1_buf56_FIFO_buf525_diff95_sm667_0806_348.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_197;
  return 0;
}

// # of bundles = 2
// diff95_sm667_0806_read
//	gp_in1_1_buf56_FIFO_buf525_diff95_sm667_0806_348
inline hw_uint<32> gp_in1_1_buf56_FIFO_buf525_diff95_sm667_0806_read_bundle_read(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_1_buf56_FIFO_buf525_diff95_sm667_0806_348

	hw_uint<32> result;
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_diff95_sm667_0806_348_res = gp_in1_1_buf56_FIFO_buf525_diff95_sm667_0806_348_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<0, 32>(result, gp_in1_1_buf56_FIFO_buf525_diff95_sm667_0806_348_res);
	return result;
}

// load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_write
//	gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_197
inline void gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_write_bundle_write(hw_uint<32>& load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_write, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_197_res = load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_write.extract<0, 31>();
	gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_197_write(gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_197_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
}

struct gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_6_cache {
	// RAM Box: {[3, 1026], [3, 1026]}
	// Capacity: 1024
	// # of read delays: 1024
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023
	fifo<hw_uint<32> , 1024> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1023 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_7_cache {
	// RAM Box: {[3, 1026], [3, 1026]}
	// Capacity: 1024
	// # of read delays: 1024
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023
	fifo<hw_uint<32> , 1024> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1023 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_cache {
  // Reader addrs...
    // { us_gp_in1_1_buf5698_merged1070[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 1023 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged1070[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 1023 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // # of banks: 2
  gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_6_cache gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_6;
  gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_7_cache gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_7;
};



inline void gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_6.push(gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_7.push(gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195);
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_6_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_6 read pattern: { us_gp_in1_1_buf5698_merged1070[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 1023 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged1070[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 44] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884[d0 = 0, d1, d2] -> [0, 8 + 2d1, 4 + d2, 40] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_6.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 1022 - us_gp_in1_1_buf5698 >= 0) ? ((1023 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_7_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_7 read pattern: { us_gp_in1_1_buf5698_merged1070[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 1023 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged1070[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 44] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884[d0 = 0, d1, d2] -> [0, 8 + 2d1, 4 + d2, 40] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_7.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 1022 - us_gp_in1_1_buf5698 >= 0) ? ((1023 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195;
  return 0;
}

// # of bundles = 2
// load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_write
//	gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195
inline void gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_write_bundle_write(hw_uint<32>& load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_write, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195_res = load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_write.extract<0, 31>();
	gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195_write(gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_195_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
}

// us_gp_in1_1_buf5698_merged1070_read
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_6
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_7
inline hw_uint<64> gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_read_bundle_read(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_6
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_7

	hw_uint<64> result;
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_6_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_6_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<0, 64>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_6_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_7_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_7_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<32, 64>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_7_res);
	return result;
}

struct gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_merged_banks_9_cache {
	// RAM Box: {[0, 1028], [0, 1026]}
	// Capacity: 2063
	// # of read delays: 9
  // 0, 1, 2, 1030, 1031, 1032, 2060, 2061, 2062
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 1027> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 1027> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_1029() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1030() {
		return f6;
	}

	inline hw_uint<32>  peek_1031() {
		return f8;
	}

	inline hw_uint<32>  peek_1032() {
		return f10;
	}

	inline hw_uint<32>  peek_2059() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_2060() {
		return f12;
	}

	inline hw_uint<32>  peek_2061() {
		return f14;
	}

	inline hw_uint<32>  peek_2062() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1027
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1027 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1027
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1027 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_cache {
  // Reader addrs...
    // { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
    // { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 2gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
    // { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 2gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
    // { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
    // { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 2gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
    // { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 2gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
    // { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
    // { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 2gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
    // { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 2gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
  // # of banks: 1
  gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_merged_banks_9_cache gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_merged_banks_9;
};



inline void gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_merged_banks_9.push(gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193);
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_282_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_282 read pattern: { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
  // Read schedule : { gp_in1_266_merged309_sm664_0828[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 35] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_merged_banks_9.peek_2();
  return value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_283_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_283 read pattern: { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 2gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
  // Read schedule : { gp_in1_266_merged309_sm664_0828[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 35] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_merged_banks_9.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_284_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_284 read pattern: { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 2gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
  // Read schedule : { gp_in1_266_merged309_sm664_0828[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 35] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_merged_banks_9.peek_0();
  return value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_285_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_285 read pattern: { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
  // Read schedule : { gp_in1_266_merged309_sm664_0828[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 35] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_merged_banks_9.peek_1032();
  return value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_286_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_286 read pattern: { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 2gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
  // Read schedule : { gp_in1_266_merged309_sm664_0828[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 35] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_merged_banks_9.peek_1031();
  return value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_287_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_287 read pattern: { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 2gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
  // Read schedule : { gp_in1_266_merged309_sm664_0828[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 35] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_merged_banks_9.peek_1030();
  return value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_288_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_288 read pattern: { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
  // Read schedule : { gp_in1_266_merged309_sm664_0828[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 35] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_merged_banks_9.peek_2062();
  return value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_289_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_289 read pattern: { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 2gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
  // Read schedule : { gp_in1_266_merged309_sm664_0828[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 35] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_merged_banks_9.peek_2061();
  return value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_290_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_290 read pattern: { gp_in1_266_merged309_sm664_0828[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 2gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 513 }
  // Read schedule : { gp_in1_266_merged309_sm664_0828[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 35] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  auto value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_merged_banks_9.peek_2060();
  return value_gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193;
  return 0;
}

// # of bundles = 2
// gp_in1_266_merged309_sm664_0828_read
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_282
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_283
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_284
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_285
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_286
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_287
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_288
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_289
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_290
inline hw_uint<288> gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_read_bundle_read(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  // # of ports in bundle: 9
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_282
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_283
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_284
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_285
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_286
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_287
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_288
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_289
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_290

	hw_uint<288> result;
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_282_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_282_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<0, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_282_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_283_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_283_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<32, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_283_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_284_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_284_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<64, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_284_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_285_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_285_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<96, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_285_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_286_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_286_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<128, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_286_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_287_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_287_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<160, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_287_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_288_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_288_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<192, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_288_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_289_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_289_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<224, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_289_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_290_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_290_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<256, 288>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_290_res);
	return result;
}

// load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_write
//	gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193
inline void gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_write_bundle_write(hw_uint<32>& load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_write, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_res = load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_write.extract<0, 31>();
	gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_write(gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_193_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
}

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_4_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_297_cache {
	// RAM Box: {[1, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_5_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_298_cache {
	// RAM Box: {[0, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_cache {
  // Reader addrs...
    // { gp_in1_1_buf56_us96_ld370_merged1104[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[1 + 2gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 1023 }
    // { gp_in1_1_buf56_us96_ld370_merged1104[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[2gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 1023 }
  // # of banks: 2
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_4_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_297_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_4_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_297;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_5_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_298_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_5_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_298;
};



inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_4_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_4, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_4_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_297.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_4);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_5_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_5, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_5_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_298.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_5);
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_297_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_297 read pattern: { gp_in1_1_buf56_us96_ld370_merged1104[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[1 + 2gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 1023 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged1104[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { us_gp_in1_1_buf5698_merged1070[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 44] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_4 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_4_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_297.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_4;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_298_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_298 read pattern: { gp_in1_1_buf56_us96_ld370_merged1104[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[2gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 1023 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged1104[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { us_gp_in1_1_buf5698_merged1070[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 44] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_5 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_5_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_298.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_5;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_us96_ld370_merged1104_read
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_297
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_298
inline hw_uint<64> gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_read_bundle_read(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_297
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_298

	hw_uint<64> result;
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_297_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_297_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<0, 64>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_297_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_298_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_298_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<32, 64>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_298_res);
	return result;
}

// us_gp_in1_1_buf5698_merged1070_write
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_4
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_5
inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_write_bundle_write(hw_uint<64>& us_gp_in1_1_buf5698_merged1070_write, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_4_res = us_gp_in1_1_buf5698_merged1070_write.extract<0, 31>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_4_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_4_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_5_res = us_gp_in1_1_buf5698_merged1070_write.extract<32, 63>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_5_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_5_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
}

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_291_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_97_cache {
	// RAM Box: {[1, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_292_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_99_cache {
	// RAM Box: {[0, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_cache {
  // Reader addrs...
    // { lp_in1_0102_merged1073[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[1 + 2lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 1023 }
    // { lp_in1_0102_merged1073[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[2lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 1023 }
  // # of banks: 2
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_291_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_97_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_291_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_97;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_292_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_99_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_292_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_99;
};



inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_291_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_291, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_291_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_97.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_291);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_292_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_292, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_292_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_99.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_292);
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_97_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_97 read pattern: { lp_in1_0102_merged1073[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[1 + 2lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 1023 }
  // Read schedule : { lp_in1_0102_merged1073[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_291 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_291_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_97.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_291;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_99_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_99 read pattern: { lp_in1_0102_merged1073[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[2lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 1023 }
  // Read schedule : { lp_in1_0102_merged1073[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_292 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_292_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_99.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_292;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_write
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_291
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_292
inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_write_bundle_write(hw_uint<64>& gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_write, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_291_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_write.extract<0, 31>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_291_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_291_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_292_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_write.extract<32, 63>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_292_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_292_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
}

// lp_in1_0102_merged1073_read
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_97
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_99
inline hw_uint<64> gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_read_bundle_read(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_97
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_99

	hw_uint<64> result;
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_97_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_97_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<0, 64>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_97_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_99_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_99_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<32, 64>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_99_res);
	return result;
}

struct gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_180_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_178_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_176_cache {
	// RAM Box: {[0, 513], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_cache {
  // Reader addrs...
    // { load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[1 + gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 511 }
    // { load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[1 + gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 511 }
    // { load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 513 }
  // # of banks: 3
  gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_180_cache gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_180;
  gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_178_cache gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_178;
  gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_176_cache gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_176;
};



inline void gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_write(hw_uint<32> & gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_180.push(gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_178.push(gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_176.push(gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281);
}

inline hw_uint<32>  gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_180_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld375, int gp_in1_2_buf64_ld374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_180 read pattern: { load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[1 + gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 511 }
  // Read schedule : { load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 43] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_266_merged309_sm664_0828[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_180.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_178_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld379, int gp_in1_2_buf64_ld378, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_178 read pattern: { load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[1 + gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 511 }
  // Read schedule : { load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 45] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { gp_in1_266_merged309_sm664_0828[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_178.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_176_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld383, int gp_in1_2_buf64_ld382, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_176 read pattern: { load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 513 }
  // Read schedule : { load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 41] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  // Write schedule: { gp_in1_266_merged309_sm664_0828[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_to_gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_176.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281;
  return 0;
}

// # of bundles = 4
// gp_in1_266_merged309_sm664_0828_write
//	gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281
inline void gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_write_bundle_write(hw_uint<32>& gp_in1_266_merged309_sm664_0828_write, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_res = gp_in1_266_merged309_sm664_0828_write.extract<0, 31>();
	gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_write(gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_281_res, gp_in1_2_buf64, root, gp_in1_265, gp_in1_266, dynamic_address);
}

// load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_read
//	gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_180
inline hw_uint<32> gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld375, int gp_in1_2_buf64_ld374, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_180

	hw_uint<32> result;
	hw_uint<32>  gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_180_res = gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_180_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374, dynamic_address);
	set_at<0, 32>(result, gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_180_res);
	return result;
}

// load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_read
//	gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_178
inline hw_uint<32> gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld379, int gp_in1_2_buf64_ld378, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_178

	hw_uint<32> result;
	hw_uint<32>  gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_178_res = gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_178_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378, dynamic_address);
	set_at<0, 32>(result, gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_178_res);
	return result;
}

// load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_read
//	gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_176
inline hw_uint<32> gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld383, int gp_in1_2_buf64_ld382, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_176

	hw_uint<32> result;
	hw_uint<32>  gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_176_res = gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_176_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382, dynamic_address);
	set_at<0, 32>(result, gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_176_res);
	return result;
}

struct gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_185_to_gp_in1_2_buf64_FIFO_buf541_diff87_sm660_0820_351_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 514
	// # of read delays: 514
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513
	fifo<hw_uint<32> , 514> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(513 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf541_cache {
  // Reader addrs...
    // { diff87_sm660_0820[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[1 + lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 511 }
  // # of banks: 1
  gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_185_to_gp_in1_2_buf64_FIFO_buf541_diff87_sm660_0820_351_cache gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_185_to_gp_in1_2_buf64_FIFO_buf541_diff87_sm660_0820_351;
};



inline void gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_185_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_185, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int gp_in1_2_buf64_to_gp_11373_ld543, int gp_in1_2_buf64_to_gp_11373_ld542, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_185_to_gp_in1_2_buf64_FIFO_buf541_diff87_sm660_0820_351.push(gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_185);
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_diff87_sm660_0820_351_select(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf541_diff87_sm660_0820_351 read pattern: { diff87_sm660_0820[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[1 + lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 511 }
  // Read schedule : { diff87_sm660_0820[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 92] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 50] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_185 = gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_185_to_gp_in1_2_buf64_FIFO_buf541_diff87_sm660_0820_351.peek(/* one reader or all rams */ (510 - lp_in1_286 >= 0 && 510 - lp_in1_285 >= 0) ? (513) : (-511 + lp_in1_286 == 0 && 510 - lp_in1_285 >= 0) ? (512) : (-511 + lp_in1_285 == 0 && 510 - lp_in1_286 >= 0) ? ((511 - lp_in1_286)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_185;
  return 0;
}

// # of bundles = 2
// diff87_sm660_0820_read
//	gp_in1_2_buf64_FIFO_buf541_diff87_sm660_0820_351
inline hw_uint<32> gp_in1_2_buf64_FIFO_buf541_diff87_sm660_0820_read_bundle_read(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_2_buf64_FIFO_buf541_diff87_sm660_0820_351

	hw_uint<32> result;
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_diff87_sm660_0820_351_res = gp_in1_2_buf64_FIFO_buf541_diff87_sm660_0820_351_select(gp_in1_2_buf64_FIFO_buf541, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<0, 32>(result, gp_in1_2_buf64_FIFO_buf541_diff87_sm660_0820_351_res);
	return result;
}

// load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_write
//	gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_185
inline void gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_write_bundle_write(hw_uint<32>& load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_write, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int gp_in1_2_buf64_to_gp_11373_ld543, int gp_in1_2_buf64_to_gp_11373_ld542, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_185_res = load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_write.extract<0, 31>();
	gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_185_write(gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_185_res, gp_in1_2_buf64_FIFO_buf541, root, gp_in1_2_buf64_to_gp_11373_ld543, gp_in1_2_buf64_to_gp_11373_ld542, dynamic_address);
}

struct gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_183_to_gp_in1_2_buf64_FIFO_buf545_us91_sm666_0804_13_cache {
	// RAM Box: {[1, 512], [1, 512]}
	// Capacity: 512
	// # of read delays: 513
  // 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_cache {
  // Reader addrs...
    // { us91_sm666_0804[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[o0, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 1023 and us_gp_in1_2_buf6490 < 2o0 <= 2 + us_gp_in1_2_buf6490 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // # of banks: 1
  gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_183_to_gp_in1_2_buf64_FIFO_buf545_us91_sm666_0804_13_cache gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_183_to_gp_in1_2_buf64_FIFO_buf545_us91_sm666_0804_13;
};



inline void gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_183_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_183, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int gp_in1_2_buf64_to_gp_26377_ld547, int gp_in1_2_buf64_to_gp_26377_ld546, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_183_to_gp_in1_2_buf64_FIFO_buf545_us91_sm666_0804_13.push(gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_183);
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us91_sm666_0804_13_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us91_sm666_0804_13 read pattern: { us91_sm666_0804[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[o0, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 1023 and us_gp_in1_2_buf6490 < 2o0 <= 2 + us_gp_in1_2_buf6490 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us91_sm666_0804[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 63] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 54] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_183 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_183_to_gp_in1_2_buf64_FIFO_buf545_us91_sm666_0804_13.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 1021 - us_gp_in1_2_buf6490 >= 0) ? ((511 - floord(2*us_gp_in1_2_buf6490, 4))) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_183;
  return 0;
}

// # of bundles = 2
// load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_write
//	gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_183
inline void gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_write_bundle_write(hw_uint<32>& load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_write, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int gp_in1_2_buf64_to_gp_26377_ld547, int gp_in1_2_buf64_to_gp_26377_ld546, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_183_res = load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_write.extract<0, 31>();
	gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_183_write(gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_183_res, gp_in1_2_buf64_FIFO_buf545, root, gp_in1_2_buf64_to_gp_26377_ld547, gp_in1_2_buf64_to_gp_26377_ld546, dynamic_address);
}

// us91_sm666_0804_read
//	gp_in1_2_buf64_FIFO_buf545_us91_sm666_0804_13
inline hw_uint<32> gp_in1_2_buf64_FIFO_buf545_us91_sm666_0804_read_bundle_read(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_2_buf64_FIFO_buf545_us91_sm666_0804_13

	hw_uint<32> result;
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us91_sm666_0804_13_res = gp_in1_2_buf64_FIFO_buf545_us91_sm666_0804_13_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<0, 32>(result, gp_in1_2_buf64_FIFO_buf545_us91_sm666_0804_13_res);
	return result;
}

struct gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_merged_banks_9_cache {
	// RAM Box: {[0, 512], [0, 512]}
	// Capacity: 1031
	// # of read delays: 9
  // 0, 1, 2, 514, 515, 516, 1028, 1029, 1030
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 511> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 511> f11;
	hw_uint<32>  f12;
	hw_uint<32>  f14;
	hw_uint<32>  f16;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_2() {
		return f4;
	}

	inline hw_uint<32>  peek_513() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_514() {
		return f6;
	}

	inline hw_uint<32>  peek_515() {
		return f8;
	}

	inline hw_uint<32>  peek_516() {
		return f10;
	}

	inline hw_uint<32>  peek_1027() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_1028() {
		return f12;
	}

	inline hw_uint<32>  peek_1029() {
		return f14;
	}

	inline hw_uint<32>  peek_1030() {
		return f16;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 511
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 511 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 511
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 511 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_2_buf64_FIFO_buf549_cache {
  // Reader addrs...
    // { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // # of banks: 1
  gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_merged_banks_9_cache gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_merged_banks_9;
};



inline void gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_2_buf64_to_gp_5381_ld551, int gp_in1_2_buf64_to_gp_5381_ld550, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_merged_banks_9.push(gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181);
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_272_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_272 read pattern: { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged306_sm662_0824[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_merged_banks_9.peek_2();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_273_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_273 read pattern: { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged306_sm662_0824[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_merged_banks_9.peek_1();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_274_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_274 read pattern: { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged306_sm662_0824[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_merged_banks_9.peek_0();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_275_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_275 read pattern: { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged306_sm662_0824[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_merged_banks_9.peek_516();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_276_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_276 read pattern: { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged306_sm662_0824[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_merged_banks_9.peek_515();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_277_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_277 read pattern: { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged306_sm662_0824[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_merged_banks_9.peek_514();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_278_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_278 read pattern: { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged306_sm662_0824[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_merged_banks_9.peek_1030();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_279_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_279 read pattern: { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged306_sm662_0824[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_merged_banks_9.peek_1029();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_280_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_280 read pattern: { gp_in1_374_merged306_sm662_0824[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged306_sm662_0824[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
  auto value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_merged_banks_9.peek_1028();
  return value_gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181;
  return 0;
}

// # of bundles = 2
// gp_in1_374_merged306_sm662_0824_read
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_272
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_273
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_274
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_275
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_276
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_277
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_278
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_279
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_280
inline hw_uint<288> gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_read_bundle_read(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
  // # of ports in bundle: 9
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_272
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_273
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_274
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_275
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_276
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_277
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_278
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_279
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_280

	hw_uint<288> result;
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_272_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_272_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<0, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_272_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_273_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_273_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<32, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_273_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_274_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_274_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<64, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_274_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_275_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_275_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<96, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_275_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_276_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_276_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<128, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_276_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_277_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_277_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<160, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_277_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_278_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_278_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<192, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_278_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_279_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_279_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<224, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_279_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_280_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_280_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<256, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_280_res);
	return result;
}

// load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_write
//	gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181
inline void gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_write_bundle_write(hw_uint<32>& load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_write, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_2_buf64_to_gp_5381_ld551, int gp_in1_2_buf64_to_gp_5381_ld550, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_res = load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_write.extract<0, 31>();
	gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_write(gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_181_res, gp_in1_2_buf64_FIFO_buf549, root, gp_in1_2_buf64_to_gp_5381_ld551, gp_in1_2_buf64_to_gp_5381_ld550, dynamic_address);
}

struct gp_in1_2_buf64_us88_us91_sm666_0804_12_to_gp_in1_2_buf64_us88_load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_172_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_cache {
  // Reader addrs...
    // { load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 1023 }
  // # of banks: 1
  gp_in1_2_buf64_us88_us91_sm666_0804_12_to_gp_in1_2_buf64_us88_load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_172_cache gp_in1_2_buf64_us88_us91_sm666_0804_12_to_gp_in1_2_buf64_us88_load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_172;
};



inline void gp_in1_2_buf64_us88_us91_sm666_0804_12_write(hw_uint<32> & gp_in1_2_buf64_us88_us91_sm666_0804_12, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us91_sm666_0804_12_to_gp_in1_2_buf64_us88_load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_172.push(gp_in1_2_buf64_us88_us91_sm666_0804_12);
}

inline hw_uint<32>  gp_in1_2_buf64_us88_load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_172_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_172 read pattern: { load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 1023 }
  // Read schedule : { load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 64] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { us91_sm666_0804[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 63] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_gp_in1_2_buf64_us88_us91_sm666_0804_12 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us91_sm666_0804_12_to_gp_in1_2_buf64_us88_load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_172.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us91_sm666_0804_12;
  return 0;
}

// # of bundles = 2
// load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_read
//	gp_in1_2_buf64_us88_load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_172
inline hw_uint<32> gp_in1_2_buf64_us88_load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_read_bundle_read(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_2_buf64_us88_load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_172

	hw_uint<32> result;
	hw_uint<32>  gp_in1_2_buf64_us88_load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_172_res = gp_in1_2_buf64_us88_load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_172_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<0, 32>(result, gp_in1_2_buf64_us88_load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_172_res);
	return result;
}

// us91_sm666_0804_write
//	gp_in1_2_buf64_us88_us91_sm666_0804_12
inline void gp_in1_2_buf64_us88_us91_sm666_0804_write_bundle_write(hw_uint<32>& us91_sm666_0804_write, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_us88_us91_sm666_0804_12_res = us91_sm666_0804_write.extract<0, 31>();
	gp_in1_2_buf64_us88_us91_sm666_0804_12_write(gp_in1_2_buf64_us88_us91_sm666_0804_12_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
}

struct gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_173_to_gp_in1_2_buf64_us88_FIFO_buf553_diff95_sm667_0806_349_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_cache {
  // Reader addrs...
    // { diff95_sm667_0806[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 1023 }
  // # of banks: 1
  gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_173_to_gp_in1_2_buf64_us88_FIFO_buf553_diff95_sm667_0806_349_cache gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_173_to_gp_in1_2_buf64_us88_FIFO_buf553_diff95_sm667_0806_349;
};



inline void gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_173_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_173, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_173_to_gp_in1_2_buf64_us88_FIFO_buf553_diff95_sm667_0806_349.push(gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_173);
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_diff95_sm667_0806_349_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_diff95_sm667_0806_349 read pattern: { diff95_sm667_0806[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 1023 }
  // Read schedule : { diff95_sm667_0806[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 67] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_173 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_173_to_gp_in1_2_buf64_us88_FIFO_buf553_diff95_sm667_0806_349.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_173;
  return 0;
}

// # of bundles = 2
// diff95_sm667_0806_read
//	gp_in1_2_buf64_us88_FIFO_buf553_diff95_sm667_0806_349
inline hw_uint<32> gp_in1_2_buf64_us88_FIFO_buf553_diff95_sm667_0806_read_bundle_read(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_2_buf64_us88_FIFO_buf553_diff95_sm667_0806_349

	hw_uint<32> result;
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_diff95_sm667_0806_349_res = gp_in1_2_buf64_us88_FIFO_buf553_diff95_sm667_0806_349_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<0, 32>(result, gp_in1_2_buf64_us88_FIFO_buf553_diff95_sm667_0806_349_res);
	return result;
}

// load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_write
//	gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_173
inline void gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_write_bundle_write(hw_uint<32>& load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_write, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_173_res = load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_write.extract<0, 31>();
	gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_173_write(gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_173_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
}

struct gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_166_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_164_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_cache {
  // Reader addrs...
    // { load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956[root = 0, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390] -> gp_in1_3_buf72[gp_in1_3_buf72_ld390, gp_in1_3_buf72_ld391] : 0 <= gp_in1_3_buf72_ld391 <= 255 and 0 <= gp_in1_3_buf72_ld390 <= 255 }
    // { load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870[root = 0, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394] -> gp_in1_3_buf72[gp_in1_3_buf72_ld394, gp_in1_3_buf72_ld395] : 0 <= gp_in1_3_buf72_ld395 <= 255 and 0 <= gp_in1_3_buf72_ld394 <= 255 }
  // # of banks: 2
  gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_166_cache gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_166;
  gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_164_cache gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_164;
};



inline void gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271_write(hw_uint<32> & gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271, gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
  gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_166.push(gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271);
  gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_164.push(gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271);
}

inline hw_uint<32>  gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_166_select(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld391, int gp_in1_3_buf72_ld390, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_166 read pattern: { load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956[root = 0, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390] -> gp_in1_3_buf72[gp_in1_3_buf72_ld390, gp_in1_3_buf72_ld391] : 0 <= gp_in1_3_buf72_ld391 <= 255 and 0 <= gp_in1_3_buf72_ld390 <= 255 }
  // Read schedule : { load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 65] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_374_merged306_sm662_0824[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271 = gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_166.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_164_select(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld395, int gp_in1_3_buf72_ld394, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_164 read pattern: { load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870[root = 0, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394] -> gp_in1_3_buf72[gp_in1_3_buf72_ld394, gp_in1_3_buf72_ld395] : 0 <= gp_in1_3_buf72_ld395 <= 255 and 0 <= gp_in1_3_buf72_ld394 <= 255 }
  // Read schedule : { load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 61] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_374_merged306_sm662_0824[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271 = gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_164.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271;
  return 0;
}

// # of bundles = 3
// gp_in1_374_merged306_sm662_0824_write
//	gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271
inline void gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_write_bundle_write(hw_uint<32>& gp_in1_374_merged306_sm662_0824_write, gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271_res = gp_in1_374_merged306_sm662_0824_write.extract<0, 31>();
	gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271_write(gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_271_res, gp_in1_3_buf72, root, gp_in1_373, gp_in1_374, dynamic_address);
}

// load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_read
//	gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_166
inline hw_uint<32> gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_read_bundle_read(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld391, int gp_in1_3_buf72_ld390, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_166

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_166_res = gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_166_select(gp_in1_3_buf72, root, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_166_res);
	return result;
}

// load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_read
//	gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_164
inline hw_uint<32> gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_read_bundle_read(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld395, int gp_in1_3_buf72_ld394, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_164

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_164_res = gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_164_select(gp_in1_3_buf72, root, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_164_res);
	return result;
}

struct gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_169_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_56_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_FIFO_buf557_cache {
  // Reader addrs...
    // { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in1_3_buf72_FIFO_buf557[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
  // # of banks: 1
  gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_169_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_56_cache gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_169_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_56;
};



inline void gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_169_write(hw_uint<32> & gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_169, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int gp_in1_3_buf72_to_gp_15389_ld559, int gp_in1_3_buf72_to_gp_15389_ld558, int dynamic_address) {
  gp_in1_3_buf72_FIFO_buf557.gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_169_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_56.push(gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_169);
}

inline hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_56_select(gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_56 read pattern: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in1_3_buf72_FIFO_buf557[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
  // Read schedule : { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 73] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_169 = gp_in1_3_buf72_FIFO_buf557.gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_169_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_56.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_169;
  return 0;
}

// # of bundles = 2
// load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_write
//	gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_169
inline void gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_write_bundle_write(hw_uint<32>& load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_write, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int gp_in1_3_buf72_to_gp_15389_ld559, int gp_in1_3_buf72_to_gp_15389_ld558, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_169_res = load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_write.extract<0, 31>();
	gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_169_write(gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_169_res, gp_in1_3_buf72_FIFO_buf557, root, gp_in1_3_buf72_to_gp_15389_ld559, gp_in1_3_buf72_to_gp_15389_ld558, dynamic_address);
}

// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_read
//	gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_56
inline hw_uint<32> gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_read_bundle_read(gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_56

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_56_res = gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_56_select(gp_in1_3_buf72_FIFO_buf557, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_56_res);
	return result;
}

struct gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_167_to_gp_in1_3_buf72_FIFO_buf561_us83_sm659_0792_15_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 257
  // 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_FIFO_buf561_cache {
  // Reader addrs...
    // { us83_sm659_0792[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[o0, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 511 and -1 + us_gp_in1_3_buf7282 <= 2o0 <= us_gp_in1_3_buf7282 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // # of banks: 1
  gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_167_to_gp_in1_3_buf72_FIFO_buf561_us83_sm659_0792_15_cache gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_167_to_gp_in1_3_buf72_FIFO_buf561_us83_sm659_0792_15;
};



inline void gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_167_write(hw_uint<32> & gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_167, gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int gp_in1_3_buf72_to_gp_27393_ld563, int gp_in1_3_buf72_to_gp_27393_ld562, int dynamic_address) {
  gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_167_to_gp_in1_3_buf72_FIFO_buf561_us83_sm659_0792_15.push(gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_167);
}

inline hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us83_sm659_0792_15_select(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_FIFO_buf561_us83_sm659_0792_15 read pattern: { us83_sm659_0792[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[o0, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 511 and -1 + us_gp_in1_3_buf7282 <= 2o0 <= us_gp_in1_3_buf7282 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // Read schedule : { us83_sm659_0792[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 70] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_167 = gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_167_to_gp_in1_3_buf72_FIFO_buf561_us83_sm659_0792_15.peek(/* one reader or all rams */ ((-1 - us_gp_in1_3_buf7281) % 2 == 0 && 509 - us_gp_in1_3_buf7282 >= 0) ? ((255 - floord(2*us_gp_in1_3_buf7282, 4))) : 0);
  return value_gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_167;
  return 0;
}

// # of bundles = 2
// load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_write
//	gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_167
inline void gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_write_bundle_write(hw_uint<32>& load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_write, gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int gp_in1_3_buf72_to_gp_27393_ld563, int gp_in1_3_buf72_to_gp_27393_ld562, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_167_res = load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_write.extract<0, 31>();
	gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_167_write(gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_167_res, gp_in1_3_buf72_FIFO_buf561, root, gp_in1_3_buf72_to_gp_27393_ld563, gp_in1_3_buf72_to_gp_27393_ld562, dynamic_address);
}

// us83_sm659_0792_read
//	gp_in1_3_buf72_FIFO_buf561_us83_sm659_0792_15
inline hw_uint<32> gp_in1_3_buf72_FIFO_buf561_us83_sm659_0792_read_bundle_read(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_FIFO_buf561_us83_sm659_0792_15

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us83_sm659_0792_15_res = gp_in1_3_buf72_FIFO_buf561_us83_sm659_0792_15_select(gp_in1_3_buf72_FIFO_buf561, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_FIFO_buf561_us83_sm659_0792_15_res);
	return result;
}

struct gp_in1_3_buf72_us80_us83_sm659_0792_14_to_gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_160_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_cache {
  // Reader addrs...
    // { load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 511 }
  // # of banks: 1
  gp_in1_3_buf72_us80_us83_sm659_0792_14_to_gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_160_cache gp_in1_3_buf72_us80_us83_sm659_0792_14_to_gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_160;
};



inline void gp_in1_3_buf72_us80_us83_sm659_0792_14_write(hw_uint<32> & gp_in1_3_buf72_us80_us83_sm659_0792_14, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us83_sm659_0792_14_to_gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_160.push(gp_in1_3_buf72_us80_us83_sm659_0792_14);
}

inline hw_uint<32>  gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_160_select(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int gp_in1_3_buf72_us80_ld399, int gp_in1_3_buf72_us80_ld398, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_160 read pattern: { load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 511 }
  // Read schedule : { load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 85] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { us83_sm659_0792[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in1_3_buf72_us80_us83_sm659_0792_14 = gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us83_sm659_0792_14_to_gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_160.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_us83_sm659_0792_14;
  return 0;
}

// # of bundles = 2
// load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_read
//	gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_160
inline hw_uint<32> gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_read_bundle_read(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int gp_in1_3_buf72_us80_ld399, int gp_in1_3_buf72_us80_ld398, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_160

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_160_res = gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_160_select(gp_in1_3_buf72_us80, root, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_160_res);
	return result;
}

// us83_sm659_0792_write
//	gp_in1_3_buf72_us80_us83_sm659_0792_14
inline void gp_in1_3_buf72_us80_us83_sm659_0792_write_bundle_write(hw_uint<32>& us83_sm659_0792_write, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_us80_us83_sm659_0792_14_res = us83_sm659_0792_write.extract<0, 31>();
	gp_in1_3_buf72_us80_us83_sm659_0792_14_write(gp_in1_3_buf72_us80_us83_sm659_0792_14_res, gp_in1_3_buf72_us80, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
}

struct gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_161_to_gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm660_0820_352_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_FIFO_buf565_cache {
  // Reader addrs...
    // { diff87_sm660_0820[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 511 }
  // # of banks: 1
  gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_161_to_gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm660_0820_352_cache gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_161_to_gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm660_0820_352;
};



inline void gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_161_write(hw_uint<32> & gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_161, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int gp_in1_3_buf72_us80_to_gp_11397_ld567, int gp_in1_3_buf72_us80_to_gp_11397_ld566, int dynamic_address) {
  gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_161_to_gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm660_0820_352.push(gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_161);
}

inline hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm660_0820_352_select(gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm660_0820_352 read pattern: { diff87_sm660_0820[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 511 }
  // Read schedule : { diff87_sm660_0820[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 92] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 89] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_161 = gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_161_to_gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm660_0820_352.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_161;
  return 0;
}

// # of bundles = 2
// diff87_sm660_0820_read
//	gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm660_0820_352
inline hw_uint<32> gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm660_0820_read_bundle_read(gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm660_0820_352

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm660_0820_352_res = gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm660_0820_352_select(gp_in1_3_buf72_us80_FIFO_buf565, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm660_0820_352_res);
	return result;
}

// load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_write
//	gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_161
inline void gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_write_bundle_write(hw_uint<32>& load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_write, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int gp_in1_3_buf72_us80_to_gp_11397_ld567, int gp_in1_3_buf72_us80_to_gp_11397_ld566, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_161_res = load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_write.extract<0, 31>();
	gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_161_write(gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_161_res, gp_in1_3_buf72_us80_FIFO_buf565, root, gp_in1_3_buf72_us80_to_gp_11397_ld567, gp_in1_3_buf72_us80_to_gp_11397_ld566, dynamic_address);
}

struct in0_pw_math_in0_oc02_merged1060_50_to_in0_in0_ld402_merged1108_269_cache {
	// RAM Box: {[1, 2061], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1060_51_to_in0_in0_ld402_merged1108_270_cache {
	// RAM Box: {[0, 2060], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1060_51_to_in0_in0_ld406_merged1106_265_cache {
	// RAM Box: {[8, 2054], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1060_50_to_in0_in0_ld406_merged1106_266_cache {
	// RAM Box: {[7, 2053], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_cache {
  // Reader addrs...
    // { in0_ld402_merged1108[root = 0, in0_ld403, in0_ld402] -> in0[1 + 2in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 1030 }
    // { in0_ld402_merged1108[root = 0, in0_ld403, in0_ld402] -> in0[2in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 1030 }
    // { in0_ld406_merged1106[root = 0, in0_ld407, in0_ld406] -> in0[8 + 2in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 1023 }
    // { in0_ld406_merged1106[root = 0, in0_ld407, in0_ld406] -> in0[7 + 2in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 1023 }
  // # of banks: 4
  in0_pw_math_in0_oc02_merged1060_50_to_in0_in0_ld402_merged1108_269_cache in0_pw_math_in0_oc02_merged1060_50_to_in0_in0_ld402_merged1108_269;
  in0_pw_math_in0_oc02_merged1060_51_to_in0_in0_ld402_merged1108_270_cache in0_pw_math_in0_oc02_merged1060_51_to_in0_in0_ld402_merged1108_270;
  in0_pw_math_in0_oc02_merged1060_51_to_in0_in0_ld406_merged1106_265_cache in0_pw_math_in0_oc02_merged1060_51_to_in0_in0_ld406_merged1106_265;
  in0_pw_math_in0_oc02_merged1060_50_to_in0_in0_ld406_merged1106_266_cache in0_pw_math_in0_oc02_merged1060_50_to_in0_in0_ld406_merged1106_266;
};



inline void in0_pw_math_in0_oc02_merged1060_50_write(hw_uint<32> & in0_pw_math_in0_oc02_merged1060_50, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged1060_50_to_in0_in0_ld402_merged1108_269.push(in0_pw_math_in0_oc02_merged1060_50);
  in0.in0_pw_math_in0_oc02_merged1060_50_to_in0_in0_ld406_merged1106_266.push(in0_pw_math_in0_oc02_merged1060_50);
}

inline void in0_pw_math_in0_oc02_merged1060_51_write(hw_uint<32> & in0_pw_math_in0_oc02_merged1060_51, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged1060_51_to_in0_in0_ld402_merged1108_270.push(in0_pw_math_in0_oc02_merged1060_51);
  in0.in0_pw_math_in0_oc02_merged1060_51_to_in0_in0_ld406_merged1106_265.push(in0_pw_math_in0_oc02_merged1060_51);
}

inline hw_uint<32>  in0_in0_ld402_merged1108_269_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged1108_269 read pattern: { in0_ld402_merged1108[root = 0, in0_ld403, in0_ld402] -> in0[1 + 2in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 1030 }
  // Read schedule : { in0_ld402_merged1108[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  // Write schedule: { pw_math_in0_oc02_merged1060[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in0_pw_math_in0_oc02_merged1060_50 = in0.in0_pw_math_in0_oc02_merged1060_50_to_in0_in0_ld402_merged1108_269.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1060_50;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged1108_270_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged1108_270 read pattern: { in0_ld402_merged1108[root = 0, in0_ld403, in0_ld402] -> in0[2in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 1030 }
  // Read schedule : { in0_ld402_merged1108[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  // Write schedule: { pw_math_in0_oc02_merged1060[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in0_pw_math_in0_oc02_merged1060_51 = in0.in0_pw_math_in0_oc02_merged1060_51_to_in0_in0_ld402_merged1108_270.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1060_51;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged1106_265_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged1106_265 read pattern: { in0_ld406_merged1106[root = 0, in0_ld407, in0_ld406] -> in0[8 + 2in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 1023 }
  // Read schedule : { in0_ld406_merged1106[d0 = 0, d1, d2] -> [0, 7 + d1, 4 + d2, 3] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { pw_math_in0_oc02_merged1060[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in0_pw_math_in0_oc02_merged1060_51 = in0.in0_pw_math_in0_oc02_merged1060_51_to_in0_in0_ld406_merged1106_265.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1060_51;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged1106_266_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged1106_266 read pattern: { in0_ld406_merged1106[root = 0, in0_ld407, in0_ld406] -> in0[7 + 2in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 1023 }
  // Read schedule : { in0_ld406_merged1106[d0 = 0, d1, d2] -> [0, 7 + d1, 4 + d2, 3] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { pw_math_in0_oc02_merged1060[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in0_pw_math_in0_oc02_merged1060_50 = in0.in0_pw_math_in0_oc02_merged1060_50_to_in0_in0_ld406_merged1106_266.peek(/* one reader or all rams */ 1);
  return value_in0_pw_math_in0_oc02_merged1060_50;
  return 0;
}

// # of bundles = 3
// in0_ld402_merged1108_read
//	in0_in0_ld402_merged1108_269
//	in0_in0_ld402_merged1108_270
inline hw_uint<64> in0_in0_ld402_merged1108_read_bundle_read(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
  // # of ports in bundle: 2
    // in0_in0_ld402_merged1108_269
    // in0_in0_ld402_merged1108_270

	hw_uint<64> result;
	hw_uint<32>  in0_in0_ld402_merged1108_269_res = in0_in0_ld402_merged1108_269_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<0, 64>(result, in0_in0_ld402_merged1108_269_res);
	hw_uint<32>  in0_in0_ld402_merged1108_270_res = in0_in0_ld402_merged1108_270_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<32, 64>(result, in0_in0_ld402_merged1108_270_res);
	return result;
}

// in0_ld406_merged1106_read
//	in0_in0_ld406_merged1106_265
//	in0_in0_ld406_merged1106_266
inline hw_uint<64> in0_in0_ld406_merged1106_read_bundle_read(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
  // # of ports in bundle: 2
    // in0_in0_ld406_merged1106_265
    // in0_in0_ld406_merged1106_266

	hw_uint<64> result;
	hw_uint<32>  in0_in0_ld406_merged1106_265_res = in0_in0_ld406_merged1106_265_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<0, 64>(result, in0_in0_ld406_merged1106_265_res);
	hw_uint<32>  in0_in0_ld406_merged1106_266_res = in0_in0_ld406_merged1106_266_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<32, 64>(result, in0_in0_ld406_merged1106_266_res);
	return result;
}

// pw_math_in0_oc02_merged1060_write
//	in0_pw_math_in0_oc02_merged1060_50
//	in0_pw_math_in0_oc02_merged1060_51
inline void in0_pw_math_in0_oc02_merged1060_write_bundle_write(hw_uint<64>& pw_math_in0_oc02_merged1060_write, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
	hw_uint<32>  in0_pw_math_in0_oc02_merged1060_50_res = pw_math_in0_oc02_merged1060_write.extract<0, 31>();
	in0_pw_math_in0_oc02_merged1060_50_write(in0_pw_math_in0_oc02_merged1060_50_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged1060_51_res = pw_math_in0_oc02_merged1060_write.extract<32, 63>();
	in0_pw_math_in0_oc02_merged1060_51_write(in0_pw_math_in0_oc02_merged1060_51_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
}

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259_merged_banks_3_cache {
	// RAM Box: {[1, 2059], [0, 2054]}
	// Capacity: 2064
	// # of read delays: 4
  // 0, 1, 1032, 2063
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1030> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 1030> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_1031() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1032() {
		return f4;
	}

	inline hw_uint<32>  peek_2062() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2063() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1030
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1030 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1030
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1030 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260_merged_banks_6_cache {
	// RAM Box: {[0, 2060], [0, 2054]}
	// Capacity: 2064
	// # of read delays: 6
  // 0, 1, 1031, 1032, 2062, 2063
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1029> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 1029> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_1030() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1031() {
		return f4;
	}

	inline hw_uint<32>  peek_1032() {
		return f6;
	}

	inline hw_uint<32>  peek_2061() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2062() {
		return f8;
	}

	inline hw_uint<32>  peek_2063() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1029
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1029 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1029
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1029 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_cache {
  // Reader addrs...
    // { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
    // { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 2gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
    // { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 2gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
    // { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
    // { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 2gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
    // { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 2gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
    // { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
    // { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 2gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
    // { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 2gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
  // # of banks: 2
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260_merged_banks_6;
};



inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260);
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_338_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_338 read pattern: { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
  // Read schedule : { gp_in0_110_merged300_sm655_0780[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 6] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1122[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_339_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_339 read pattern: { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 2gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
  // Read schedule : { gp_in0_110_merged300_sm655_0780[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 6] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1122[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_340_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_340 read pattern: { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 2gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
  // Read schedule : { gp_in0_110_merged300_sm655_0780[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 6] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1122[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260_merged_banks_6.peek_0();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_341_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_341 read pattern: { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
  // Read schedule : { gp_in0_110_merged300_sm655_0780[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 6] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1122[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260_merged_banks_6.peek_1032();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_342_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_342 read pattern: { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 2gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
  // Read schedule : { gp_in0_110_merged300_sm655_0780[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 6] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1122[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259_merged_banks_3.peek_1032();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_343_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_343 read pattern: { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 2gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
  // Read schedule : { gp_in0_110_merged300_sm655_0780[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 6] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1122[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260_merged_banks_6.peek_1031();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_344_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_344 read pattern: { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
  // Read schedule : { gp_in0_110_merged300_sm655_0780[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 6] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1122[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260_merged_banks_6.peek_2063();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_345_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_345 read pattern: { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 2gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
  // Read schedule : { gp_in0_110_merged300_sm655_0780[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 6] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1122[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259_merged_banks_3.peek_2063();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_346_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_346 read pattern: { gp_in0_110_merged300_sm655_0780[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 2gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 1029 }
  // Read schedule : { gp_in0_110_merged300_sm655_0780[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 6] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1122[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260_merged_banks_6.peek_2062();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260;
  return 0;
}

// # of bundles = 2
// gp_in0_110_merged300_sm655_0780_read
//	in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_338
//	in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_339
//	in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_340
//	in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_341
//	in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_342
//	in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_343
//	in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_344
//	in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_345
//	in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_346
inline hw_uint<288> in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_read_bundle_read(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  // # of ports in bundle: 9
    // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_338
    // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_339
    // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_340
    // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_341
    // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_342
    // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_343
    // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_344
    // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_345
    // in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_346

	hw_uint<288> result;
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_338_res = in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_338_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<0, 288>(result, in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_338_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_339_res = in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_339_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<32, 288>(result, in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_339_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_340_res = in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_340_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<64, 288>(result, in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_340_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_341_res = in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_341_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<96, 288>(result, in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_341_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_342_res = in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_342_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<128, 288>(result, in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_342_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_343_res = in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_343_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<160, 288>(result, in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_343_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_344_res = in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_344_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<192, 288>(result, in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_344_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_345_res = in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_345_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<224, 288>(result, in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_345_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_346_res = in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_346_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<256, 288>(result, in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_346_res);
	return result;
}

// in0_to_gp_0401_ld570_merged1122_write
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260
inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_write_bundle_write(hw_uint<64>& in0_to_gp_0401_ld570_merged1122_write, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259_res = in0_to_gp_0401_ld570_merged1122_write.extract<0, 31>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_259_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260_res = in0_to_gp_0401_ld570_merged1122_write.extract<32, 63>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_260_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
}

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_255_to_in0_FIFO_buf573_lp_in0_054_merged1068_112_cache {
	// RAM Box: {[8, 2054], [7, 2054]}
	// Capacity: 1025
	// # of read delays: 1025
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024
	fifo<hw_uint<32> , 1025> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1024 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_256_to_in0_FIFO_buf573_lp_in0_054_merged1068_114_cache {
	// RAM Box: {[7, 2053], [7, 2054]}
	// Capacity: 1025
	// # of read delays: 1025
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024
	fifo<hw_uint<32> , 1025> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1024 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_cache {
  // Reader addrs...
    // { lp_in0_054_merged1068[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[8 + 2lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 1023 }
    // { lp_in0_054_merged1068[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[7 + 2lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 1023 }
  // # of banks: 2
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_255_to_in0_FIFO_buf573_lp_in0_054_merged1068_112_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_255_to_in0_FIFO_buf573_lp_in0_054_merged1068_112;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_256_to_in0_FIFO_buf573_lp_in0_054_merged1068_114_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_256_to_in0_FIFO_buf573_lp_in0_054_merged1068_114;
};



inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_255_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_255, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_255_to_in0_FIFO_buf573_lp_in0_054_merged1068_112.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_255);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_256_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_256, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_256_to_in0_FIFO_buf573_lp_in0_054_merged1068_114.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_256);
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1068_112_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged1068_112 read pattern: { lp_in0_054_merged1068[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[8 + 2lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 1023 }
  // Read schedule : { lp_in0_054_merged1068[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 26] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { in0_to_gp_6405_ld574_merged1124[d0 = 0, d1, d2] -> [0, 7 + d1, 4 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_255 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_255_to_in0_FIFO_buf573_lp_in0_054_merged1068_112.peek(/* one reader or all rams */ (1022 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (1024) : (-1023 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (1024) : (-2047 + lp_in0_053 == 0 && 1022 - lp_in0_054 >= 0) ? ((1023 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_255;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1068_114_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged1068_114 read pattern: { lp_in0_054_merged1068[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[7 + 2lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 1023 }
  // Read schedule : { lp_in0_054_merged1068[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 26] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { in0_to_gp_6405_ld574_merged1124[d0 = 0, d1, d2] -> [0, 7 + d1, 4 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_256 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_256_to_in0_FIFO_buf573_lp_in0_054_merged1068_114.peek(/* one reader or all rams */ (1022 - lp_in0_054 >= 0 && 2046 - lp_in0_053 >= 0) ? (1024) : (-1023 + lp_in0_054 == 0 && 2046 - lp_in0_053 >= 0) ? (1024) : (-2047 + lp_in0_053 == 0 && 1022 - lp_in0_054 >= 0) ? ((1023 - lp_in0_054)) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_256;
  return 0;
}

// # of bundles = 2
// in0_to_gp_6405_ld574_merged1124_write
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_255
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_256
inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_write_bundle_write(hw_uint<64>& in0_to_gp_6405_ld574_merged1124_write, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_255_res = in0_to_gp_6405_ld574_merged1124_write.extract<0, 31>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_255_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_255_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_256_res = in0_to_gp_6405_ld574_merged1124_write.extract<32, 63>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_256_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_256_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
}

// lp_in0_054_merged1068_read
//	in0_FIFO_buf573_lp_in0_054_merged1068_112
//	in0_FIFO_buf573_lp_in0_054_merged1068_114
inline hw_uint<64> in0_FIFO_buf573_lp_in0_054_merged1068_read_bundle_read(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  // # of ports in bundle: 2
    // in0_FIFO_buf573_lp_in0_054_merged1068_112
    // in0_FIFO_buf573_lp_in0_054_merged1068_114

	hw_uint<64> result;
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1068_112_res = in0_FIFO_buf573_lp_in0_054_merged1068_112_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<0, 64>(result, in0_FIFO_buf573_lp_in0_054_merged1068_112_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1068_114_res = in0_FIFO_buf573_lp_in0_054_merged1068_114_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<32, 64>(result, in0_FIFO_buf573_lp_in0_054_merged1068_114_res);
	return result;
}

struct in1_pw_math_in1_oc46_merged1063_46_to_in1_in1_ld410_merged1110_253_cache {
	// RAM Box: {[1, 2061], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1063_47_to_in1_in1_ld410_merged1110_254_cache {
	// RAM Box: {[0, 2060], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1063_47_to_in1_in1_ld414_merged1100_249_cache {
	// RAM Box: {[8, 2054], [7, 2054]}
	// Capacity: 1032
	// # of read delays: 1030
  // 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031
	fifo<hw_uint<32> , 1032> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1031 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1063_46_to_in1_in1_ld414_merged1100_250_cache {
	// RAM Box: {[7, 2053], [7, 2054]}
	// Capacity: 1033
	// # of read delays: 1030
  // 0, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032
	fifo<hw_uint<32> , 1033> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1032 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_cache {
  // Reader addrs...
    // { in1_ld410_merged1110[root = 0, in1_ld411, in1_ld410] -> in1[1 + 2in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 1030 }
    // { in1_ld410_merged1110[root = 0, in1_ld411, in1_ld410] -> in1[2in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 1030 }
    // { in1_ld414_merged1100[root = 0, in1_ld415, in1_ld414] -> in1[8 + 2in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 1023 }
    // { in1_ld414_merged1100[root = 0, in1_ld415, in1_ld414] -> in1[7 + 2in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 1023 }
  // # of banks: 4
  in1_pw_math_in1_oc46_merged1063_46_to_in1_in1_ld410_merged1110_253_cache in1_pw_math_in1_oc46_merged1063_46_to_in1_in1_ld410_merged1110_253;
  in1_pw_math_in1_oc46_merged1063_47_to_in1_in1_ld410_merged1110_254_cache in1_pw_math_in1_oc46_merged1063_47_to_in1_in1_ld410_merged1110_254;
  in1_pw_math_in1_oc46_merged1063_47_to_in1_in1_ld414_merged1100_249_cache in1_pw_math_in1_oc46_merged1063_47_to_in1_in1_ld414_merged1100_249;
  in1_pw_math_in1_oc46_merged1063_46_to_in1_in1_ld414_merged1100_250_cache in1_pw_math_in1_oc46_merged1063_46_to_in1_in1_ld414_merged1100_250;
};



inline void in1_pw_math_in1_oc46_merged1063_46_write(hw_uint<32> & in1_pw_math_in1_oc46_merged1063_46, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged1063_46_to_in1_in1_ld410_merged1110_253.push(in1_pw_math_in1_oc46_merged1063_46);
  in1.in1_pw_math_in1_oc46_merged1063_46_to_in1_in1_ld414_merged1100_250.push(in1_pw_math_in1_oc46_merged1063_46);
}

inline void in1_pw_math_in1_oc46_merged1063_47_write(hw_uint<32> & in1_pw_math_in1_oc46_merged1063_47, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged1063_47_to_in1_in1_ld410_merged1110_254.push(in1_pw_math_in1_oc46_merged1063_47);
  in1.in1_pw_math_in1_oc46_merged1063_47_to_in1_in1_ld414_merged1100_249.push(in1_pw_math_in1_oc46_merged1063_47);
}

inline hw_uint<32>  in1_in1_ld410_merged1110_253_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged1110_253 read pattern: { in1_ld410_merged1110[root = 0, in1_ld411, in1_ld410] -> in1[1 + 2in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 1030 }
  // Read schedule : { in1_ld410_merged1110[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  // Write schedule: { pw_math_in1_oc46_merged1063[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in1_pw_math_in1_oc46_merged1063_46 = in1.in1_pw_math_in1_oc46_merged1063_46_to_in1_in1_ld410_merged1110_253.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1063_46;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged1110_254_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged1110_254 read pattern: { in1_ld410_merged1110[root = 0, in1_ld411, in1_ld410] -> in1[2in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 1030 }
  // Read schedule : { in1_ld410_merged1110[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  // Write schedule: { pw_math_in1_oc46_merged1063[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in1_pw_math_in1_oc46_merged1063_47 = in1.in1_pw_math_in1_oc46_merged1063_47_to_in1_in1_ld410_merged1110_254.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1063_47;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged1100_249_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged1100_249 read pattern: { in1_ld414_merged1100[root = 0, in1_ld415, in1_ld414] -> in1[8 + 2in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 1023 }
  // Read schedule : { in1_ld414_merged1100[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 8] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { pw_math_in1_oc46_merged1063[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in1_pw_math_in1_oc46_merged1063_47 = in1.in1_pw_math_in1_oc46_merged1063_47_to_in1_in1_ld414_merged1100_249.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (1031) : (-2047 + in1_ld415 == 0) ? ((1026 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged1063_47;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged1100_250_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged1100_250 read pattern: { in1_ld414_merged1100[root = 0, in1_ld415, in1_ld414] -> in1[7 + 2in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 1023 }
  // Read schedule : { in1_ld414_merged1100[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 8] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { pw_math_in1_oc46_merged1063[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in1_pw_math_in1_oc46_merged1063_46 = in1.in1_pw_math_in1_oc46_merged1063_46_to_in1_in1_ld414_merged1100_250.peek(/* one reader or all rams */ (2046 - in1_ld415 >= 0) ? (1032) : (-2047 + in1_ld415 == 0) ? ((1027 - in1_ld414)) : 0);
  return value_in1_pw_math_in1_oc46_merged1063_46;
  return 0;
}

// # of bundles = 3
// in1_ld410_merged1110_read
//	in1_in1_ld410_merged1110_253
//	in1_in1_ld410_merged1110_254
inline hw_uint<64> in1_in1_ld410_merged1110_read_bundle_read(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
  // # of ports in bundle: 2
    // in1_in1_ld410_merged1110_253
    // in1_in1_ld410_merged1110_254

	hw_uint<64> result;
	hw_uint<32>  in1_in1_ld410_merged1110_253_res = in1_in1_ld410_merged1110_253_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<0, 64>(result, in1_in1_ld410_merged1110_253_res);
	hw_uint<32>  in1_in1_ld410_merged1110_254_res = in1_in1_ld410_merged1110_254_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<32, 64>(result, in1_in1_ld410_merged1110_254_res);
	return result;
}

// in1_ld414_merged1100_read
//	in1_in1_ld414_merged1100_249
//	in1_in1_ld414_merged1100_250
inline hw_uint<64> in1_in1_ld414_merged1100_read_bundle_read(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
  // # of ports in bundle: 2
    // in1_in1_ld414_merged1100_249
    // in1_in1_ld414_merged1100_250

	hw_uint<64> result;
	hw_uint<32>  in1_in1_ld414_merged1100_249_res = in1_in1_ld414_merged1100_249_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<0, 64>(result, in1_in1_ld414_merged1100_249_res);
	hw_uint<32>  in1_in1_ld414_merged1100_250_res = in1_in1_ld414_merged1100_250_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<32, 64>(result, in1_in1_ld414_merged1100_250_res);
	return result;
}

// pw_math_in1_oc46_merged1063_write
//	in1_pw_math_in1_oc46_merged1063_46
//	in1_pw_math_in1_oc46_merged1063_47
inline void in1_pw_math_in1_oc46_merged1063_write_bundle_write(hw_uint<64>& pw_math_in1_oc46_merged1063_write, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
	hw_uint<32>  in1_pw_math_in1_oc46_merged1063_46_res = pw_math_in1_oc46_merged1063_write.extract<0, 31>();
	in1_pw_math_in1_oc46_merged1063_46_write(in1_pw_math_in1_oc46_merged1063_46_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged1063_47_res = pw_math_in1_oc46_merged1063_write.extract<32, 63>();
	in1_pw_math_in1_oc46_merged1063_47_write(in1_pw_math_in1_oc46_merged1063_47_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
}

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243_merged_banks_3_cache {
	// RAM Box: {[1, 2059], [0, 2054]}
	// Capacity: 2064
	// # of read delays: 4
  // 0, 1, 1032, 2063
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1030> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 1030> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_1031() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1032() {
		return f4;
	}

	inline hw_uint<32>  peek_2062() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2063() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1030
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1030 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1030
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1030 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244_merged_banks_6_cache {
	// RAM Box: {[0, 2060], [0, 2054]}
	// Capacity: 2064
	// # of read delays: 6
  // 0, 1, 1031, 1032, 2062, 2063
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1029> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 1029> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_1030() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1031() {
		return f4;
	}

	inline hw_uint<32>  peek_1032() {
		return f6;
	}

	inline hw_uint<32>  peek_2061() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2062() {
		return f8;
	}

	inline hw_uint<32>  peek_2063() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1029
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1029 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1029
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1029 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_cache {
  // Reader addrs...
    // { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
    // { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 2gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
    // { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 2gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
    // { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
    // { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 2gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
    // { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 2gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
    // { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
    // { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 2gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
    // { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 2gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
  // # of banks: 2
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244_merged_banks_6;
};



inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244);
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_300_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_300 read pattern: { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
  // Read schedule : { gp_in1_158_merged303_sm658_0790[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 23] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1126[d0 = 0, d1, d2] -> [0, d1, d2, 18] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_301_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_301 read pattern: { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 2gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
  // Read schedule : { gp_in1_158_merged303_sm658_0790[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 23] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1126[d0 = 0, d1, d2] -> [0, d1, d2, 18] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_302_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_302 read pattern: { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 2gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
  // Read schedule : { gp_in1_158_merged303_sm658_0790[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 23] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1126[d0 = 0, d1, d2] -> [0, d1, d2, 18] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244_merged_banks_6.peek_0();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_303_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_303 read pattern: { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
  // Read schedule : { gp_in1_158_merged303_sm658_0790[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 23] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1126[d0 = 0, d1, d2] -> [0, d1, d2, 18] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244_merged_banks_6.peek_1032();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_304_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_304 read pattern: { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 2gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
  // Read schedule : { gp_in1_158_merged303_sm658_0790[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 23] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1126[d0 = 0, d1, d2] -> [0, d1, d2, 18] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243_merged_banks_3.peek_1032();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_305_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_305 read pattern: { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 2gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
  // Read schedule : { gp_in1_158_merged303_sm658_0790[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 23] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1126[d0 = 0, d1, d2] -> [0, d1, d2, 18] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244_merged_banks_6.peek_1031();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_306_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_306 read pattern: { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
  // Read schedule : { gp_in1_158_merged303_sm658_0790[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 23] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1126[d0 = 0, d1, d2] -> [0, d1, d2, 18] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244_merged_banks_6.peek_2063();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_307_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_307 read pattern: { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 2gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
  // Read schedule : { gp_in1_158_merged303_sm658_0790[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 23] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1126[d0 = 0, d1, d2] -> [0, d1, d2, 18] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243_merged_banks_3.peek_2063();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_308_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_308 read pattern: { gp_in1_158_merged303_sm658_0790[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 2gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 1029 }
  // Read schedule : { gp_in1_158_merged303_sm658_0790[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 23] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1126[d0 = 0, d1, d2] -> [0, d1, d2, 18] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244_merged_banks_6.peek_2062();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244;
  return 0;
}

// # of bundles = 2
// gp_in1_158_merged303_sm658_0790_read
//	in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_300
//	in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_301
//	in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_302
//	in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_303
//	in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_304
//	in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_305
//	in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_306
//	in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_307
//	in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_308
inline hw_uint<288> in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_read_bundle_read(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  // # of ports in bundle: 9
    // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_300
    // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_301
    // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_302
    // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_303
    // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_304
    // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_305
    // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_306
    // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_307
    // in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_308

	hw_uint<288> result;
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_300_res = in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_300_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<0, 288>(result, in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_300_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_301_res = in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_301_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<32, 288>(result, in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_301_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_302_res = in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_302_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<64, 288>(result, in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_302_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_303_res = in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_303_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<96, 288>(result, in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_303_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_304_res = in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_304_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<128, 288>(result, in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_304_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_305_res = in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_305_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<160, 288>(result, in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_305_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_306_res = in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_306_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<192, 288>(result, in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_306_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_307_res = in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_307_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<224, 288>(result, in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_307_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_308_res = in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_308_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<256, 288>(result, in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_308_res);
	return result;
}

// in1_to_gp_3409_ld578_merged1126_write
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244
inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_write_bundle_write(hw_uint<64>& in1_to_gp_3409_ld578_merged1126_write, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243_res = in1_to_gp_3409_ld578_merged1126_write.extract<0, 31>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_243_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244_res = in1_to_gp_3409_ld578_merged1126_write.extract<32, 63>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_244_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
}

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_240_to_in1_FIFO_buf581_lp_in1_0102_merged1073_100_cache {
	// RAM Box: {[7, 2053], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_239_to_in1_FIFO_buf581_lp_in1_0102_merged1073_98_cache {
	// RAM Box: {[8, 2054], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_cache {
  // Reader addrs...
    // { lp_in1_0102_merged1073[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[7 + 2lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 1023 }
    // { lp_in1_0102_merged1073[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[8 + 2lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 1023 }
  // # of banks: 2
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_240_to_in1_FIFO_buf581_lp_in1_0102_merged1073_100_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_240_to_in1_FIFO_buf581_lp_in1_0102_merged1073_100;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_239_to_in1_FIFO_buf581_lp_in1_0102_merged1073_98_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_239_to_in1_FIFO_buf581_lp_in1_0102_merged1073_98;
};



inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_239_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_239, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_239_to_in1_FIFO_buf581_lp_in1_0102_merged1073_98.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_239);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_240_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_240, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_240_to_in1_FIFO_buf581_lp_in1_0102_merged1073_100.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_240);
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1073_100_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged1073_100 read pattern: { lp_in1_0102_merged1073[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[7 + 2lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 1023 }
  // Read schedule : { lp_in1_0102_merged1073[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { in1_to_gp_9413_ld582_merged1114[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_240 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_240_to_in1_FIFO_buf581_lp_in1_0102_merged1073_100.peek(/* one reader or all rams */ 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_240;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1073_98_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged1073_98 read pattern: { lp_in1_0102_merged1073[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[8 + 2lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 1023 }
  // Read schedule : { lp_in1_0102_merged1073[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { in1_to_gp_9413_ld582_merged1114[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_239 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_239_to_in1_FIFO_buf581_lp_in1_0102_merged1073_98.peek(/* one reader or all rams */ 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_239;
  return 0;
}

// # of bundles = 2
// in1_to_gp_9413_ld582_merged1114_write
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_239
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_240
inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_write_bundle_write(hw_uint<64>& in1_to_gp_9413_ld582_merged1114_write, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_239_res = in1_to_gp_9413_ld582_merged1114_write.extract<0, 31>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_239_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_239_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_240_res = in1_to_gp_9413_ld582_merged1114_write.extract<32, 63>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_240_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_240_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
}

// lp_in1_0102_merged1073_read
//	in1_FIFO_buf581_lp_in1_0102_merged1073_98
//	in1_FIFO_buf581_lp_in1_0102_merged1073_100
inline hw_uint<64> in1_FIFO_buf581_lp_in1_0102_merged1073_read_bundle_read(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  // # of ports in bundle: 2
    // in1_FIFO_buf581_lp_in1_0102_merged1073_98
    // in1_FIFO_buf581_lp_in1_0102_merged1073_100

	hw_uint<64> result;
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1073_98_res = in1_FIFO_buf581_lp_in1_0102_merged1073_98_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<0, 64>(result, in1_FIFO_buf581_lp_in1_0102_merged1073_98_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1073_100_res = in1_FIFO_buf581_lp_in1_0102_merged1073_100_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<32, 64>(result, in1_FIFO_buf581_lp_in1_0102_merged1073_100_res);
	return result;
}

struct lp_in0_0_buf52_lp_in0_054_merged1068_109_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_107_cache {
	// RAM Box: {[1, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged1068_110_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_108_cache {
	// RAM Box: {[0, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_cache {
  // Reader addrs...
    // { lp_in0_0_buf52_ld418_merged1086[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[1 + 2lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 1023 }
    // { lp_in0_0_buf52_ld418_merged1086[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[2lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 1023 }
  // # of banks: 2
  lp_in0_0_buf52_lp_in0_054_merged1068_109_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_107_cache lp_in0_0_buf52_lp_in0_054_merged1068_109_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_107;
  lp_in0_0_buf52_lp_in0_054_merged1068_110_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_108_cache lp_in0_0_buf52_lp_in0_054_merged1068_110_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_108;
};



inline void lp_in0_0_buf52_lp_in0_054_merged1068_109_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged1068_109, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1068_109_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_107.push(lp_in0_0_buf52_lp_in0_054_merged1068_109);
}

inline void lp_in0_0_buf52_lp_in0_054_merged1068_110_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged1068_110, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1068_110_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_108.push(lp_in0_0_buf52_lp_in0_054_merged1068_110);
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_107_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_107 read pattern: { lp_in0_0_buf52_ld418_merged1086[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[1 + 2lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 1023 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged1086[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { lp_in0_054_merged1068[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 26] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged1068_109 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1068_109_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_107.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged1068_109;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_108_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_108 read pattern: { lp_in0_0_buf52_ld418_merged1086[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[2lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 1023 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged1086[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { lp_in0_054_merged1068[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 26] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged1068_110 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1068_110_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_108.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged1068_110;
  return 0;
}

// # of bundles = 2
// lp_in0_054_merged1068_write
//	lp_in0_0_buf52_lp_in0_054_merged1068_109
//	lp_in0_0_buf52_lp_in0_054_merged1068_110
inline void lp_in0_0_buf52_lp_in0_054_merged1068_write_bundle_write(hw_uint<64>& lp_in0_054_merged1068_write, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged1068_109_res = lp_in0_054_merged1068_write.extract<0, 31>();
	lp_in0_0_buf52_lp_in0_054_merged1068_109_write(lp_in0_0_buf52_lp_in0_054_merged1068_109_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged1068_110_res = lp_in0_054_merged1068_write.extract<32, 63>();
	lp_in0_0_buf52_lp_in0_054_merged1068_110_write(lp_in0_0_buf52_lp_in0_054_merged1068_110_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
}

// lp_in0_0_buf52_ld418_merged1086_read
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_107
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_108
inline hw_uint<64> lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_read_bundle_read(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
  // # of ports in bundle: 2
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_107
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_108

	hw_uint<64> result;
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_107_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_107_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<0, 64>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_107_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_108_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_108_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<32, 64>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_108_res);
	return result;
}

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_101_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_42_cache {
	// RAM Box: {[1, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_102_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_44_cache {
	// RAM Box: {[0, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_cache {
  // Reader addrs...
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[1 + 2pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 1023 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[2pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 1023 }
  // # of banks: 2
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_101_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_42_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_101_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_42;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_102_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_44_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_102_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_44;
};



inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_101_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_101, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_101_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_42.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_101);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_102_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_102, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_102_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_44.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_102);
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_42_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_42 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[1 + 2pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 1023 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 76] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1116[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_101 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_101_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_42.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_101;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_44_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_44 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[2pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 1023 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 76] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1116[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_102 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_102_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_44.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_102;
  return 0;
}

// # of bundles = 2
// lp_in0_0_buf52_to_gp_18417_ld586_merged1116_write
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_101
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_102
inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_write_bundle_write(hw_uint<64>& lp_in0_0_buf52_to_gp_18417_ld586_merged1116_write, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_101_res = lp_in0_0_buf52_to_gp_18417_ld586_merged1116_write.extract<0, 31>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_101_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_101_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_102_res = lp_in0_0_buf52_to_gp_18417_ld586_merged1116_write.extract<32, 63>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_102_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_102_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_read
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_42
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_44
inline hw_uint<64> lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_read_bundle_read(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  // # of ports in bundle: 2
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_42
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_44

	hw_uint<64> result;
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_42_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_42_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<0, 64>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_42_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_44_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_44_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<32, 64>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_44_res);
	return result;
}

struct lp_in0_1_buf44_diff47_sm649_0764_353_to_lp_in0_1_buf44_load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_156_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_cache {
  // Reader addrs...
    // { load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 1023 }
  // # of banks: 1
  lp_in0_1_buf44_diff47_sm649_0764_353_to_lp_in0_1_buf44_load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_156_cache lp_in0_1_buf44_diff47_sm649_0764_353_to_lp_in0_1_buf44_load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_156;
};



inline void lp_in0_1_buf44_diff47_sm649_0764_353_write(hw_uint<32> & lp_in0_1_buf44_diff47_sm649_0764_353, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_diff47_sm649_0764_353_to_lp_in0_1_buf44_load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_156.push(lp_in0_1_buf44_diff47_sm649_0764_353);
}

inline hw_uint<32>  lp_in0_1_buf44_load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_156_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_156 read pattern: { load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 1023 }
  // Read schedule : { load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 62] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { diff47_sm649_0764[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_lp_in0_1_buf44_diff47_sm649_0764_353 = lp_in0_1_buf44.lp_in0_1_buf44_diff47_sm649_0764_353_to_lp_in0_1_buf44_load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_156.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_diff47_sm649_0764_353;
  return 0;
}

// # of bundles = 2
// diff47_sm649_0764_write
//	lp_in0_1_buf44_diff47_sm649_0764_353
inline void lp_in0_1_buf44_diff47_sm649_0764_write_bundle_write(hw_uint<32>& diff47_sm649_0764_write, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
	hw_uint<32>  lp_in0_1_buf44_diff47_sm649_0764_353_res = diff47_sm649_0764_write.extract<0, 31>();
	lp_in0_1_buf44_diff47_sm649_0764_353_write(lp_in0_1_buf44_diff47_sm649_0764_353_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
}

// load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_read
//	lp_in0_1_buf44_load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_156
inline hw_uint<32> lp_in0_1_buf44_load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_read_bundle_read(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
  // # of ports in bundle: 1
    // lp_in0_1_buf44_load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_156

	hw_uint<32> result;
	hw_uint<32>  lp_in0_1_buf44_load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_156_res = lp_in0_1_buf44_load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_156_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<0, 32>(result, lp_in0_1_buf44_load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_156_res);
	return result;
}

struct lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_157_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_38_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_cache {
  // Reader addrs...
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 1023 }
  // # of banks: 1
  lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_157_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_38_cache lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_157_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_38;
};



inline void lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_157_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_157, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_157_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_38.push(lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_157);
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_38_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_38 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 1023 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 88] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_157 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_157_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_38.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_157;
  return 0;
}

// # of bundles = 2
// load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_write
//	lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_157
inline void lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_write_bundle_write(hw_uint<32>& load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_write, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_157_res = load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_write.extract<0, 31>();
	lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_157_write(lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_157_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_read
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_38
inline hw_uint<32> lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_read_bundle_read(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  // # of ports in bundle: 1
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_38

	hw_uint<32> result;
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_38_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_38_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<0, 32>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_38_res);
	return result;
}

struct lp_in0_2_buf36_diff39_sm652_0770_356_to_lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_152_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_cache {
  // Reader addrs...
    // { load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 511 }
  // # of banks: 1
  lp_in0_2_buf36_diff39_sm652_0770_356_to_lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_152_cache lp_in0_2_buf36_diff39_sm652_0770_356_to_lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_152;
};



inline void lp_in0_2_buf36_diff39_sm652_0770_356_write(hw_uint<32> & lp_in0_2_buf36_diff39_sm652_0770_356, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  lp_in0_2_buf36.lp_in0_2_buf36_diff39_sm652_0770_356_to_lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_152.push(lp_in0_2_buf36_diff39_sm652_0770_356);
}

inline hw_uint<32>  lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_152_select(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_2_buf36_ld427, int lp_in0_2_buf36_ld426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_152 read pattern: { load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 511 }
  // Read schedule : { load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 75] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { diff39_sm652_0770[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_lp_in0_2_buf36_diff39_sm652_0770_356 = lp_in0_2_buf36.lp_in0_2_buf36_diff39_sm652_0770_356_to_lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_152.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_diff39_sm652_0770_356;
  return 0;
}

// # of bundles = 2
// diff39_sm652_0770_write
//	lp_in0_2_buf36_diff39_sm652_0770_356
inline void lp_in0_2_buf36_diff39_sm652_0770_write_bundle_write(hw_uint<32>& diff39_sm652_0770_write, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
	hw_uint<32>  lp_in0_2_buf36_diff39_sm652_0770_356_res = diff39_sm652_0770_write.extract<0, 31>();
	lp_in0_2_buf36_diff39_sm652_0770_356_write(lp_in0_2_buf36_diff39_sm652_0770_356_res, lp_in0_2_buf36, root, lp_in0_237, lp_in0_238, dynamic_address);
}

// load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_read
//	lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_152
inline hw_uint<32> lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_read_bundle_read(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_2_buf36_ld427, int lp_in0_2_buf36_ld426, int dynamic_address) {
  // # of ports in bundle: 1
    // lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_152

	hw_uint<32> result;
	hw_uint<32>  lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_152_res = lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_152_select(lp_in0_2_buf36, root, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426, dynamic_address);
	set_at<0, 32>(result, lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_152_res);
	return result;
}

struct lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_153_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_35_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_FIFO_buf593_cache {
  // Reader addrs...
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 511 }
  // # of banks: 1
  lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_153_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_35_cache lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_153_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_35;
};



inline void lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_153_write(hw_uint<32> & lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_153, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int lp_in0_2_buf36_to_gp_20425_ld595, int lp_in0_2_buf36_to_gp_20425_ld594, int dynamic_address) {
  lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_153_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_35.push(lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_153);
}

inline hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_35_select(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_35 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 511 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 77] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_153 = lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_153_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_35.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_153;
  return 0;
}

// # of bundles = 2
// load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_write
//	lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_153
inline void lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_write_bundle_write(hw_uint<32>& load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_write, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int lp_in0_2_buf36_to_gp_20425_ld595, int lp_in0_2_buf36_to_gp_20425_ld594, int dynamic_address) {
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_153_res = load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_write.extract<0, 31>();
	lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_153_write(lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_153_res, lp_in0_2_buf36_FIFO_buf593, root, lp_in0_2_buf36_to_gp_20425_ld595, lp_in0_2_buf36_to_gp_20425_ld594, dynamic_address);
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_read
//	lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_35
inline hw_uint<32> lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_read_bundle_read(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  // # of ports in bundle: 1
    // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_35

	hw_uint<32> result;
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_35_res = lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_35_select(lp_in0_2_buf36_FIFO_buf593, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<0, 32>(result, lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_35_res);
	return result;
}

struct lp_in1_0_buf100_lp_in1_0102_merged1073_95_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_93_cache {
	// RAM Box: {[1, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged1073_96_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_94_cache {
	// RAM Box: {[0, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_cache {
  // Reader addrs...
    // { lp_in1_0_buf100_ld430_merged1112[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[1 + 2lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 1023 }
    // { lp_in1_0_buf100_ld430_merged1112[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[2lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 1023 }
  // # of banks: 2
  lp_in1_0_buf100_lp_in1_0102_merged1073_95_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_93_cache lp_in1_0_buf100_lp_in1_0102_merged1073_95_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_93;
  lp_in1_0_buf100_lp_in1_0102_merged1073_96_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_94_cache lp_in1_0_buf100_lp_in1_0102_merged1073_96_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_94;
};



inline void lp_in1_0_buf100_lp_in1_0102_merged1073_95_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged1073_95, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1073_95_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_93.push(lp_in1_0_buf100_lp_in1_0102_merged1073_95);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged1073_96_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged1073_96, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1073_96_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_94.push(lp_in1_0_buf100_lp_in1_0102_merged1073_96);
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_93_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_93 read pattern: { lp_in1_0_buf100_ld430_merged1112[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[1 + 2lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 1023 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged1112[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 60] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { lp_in1_0102_merged1073[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged1073_95 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1073_95_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_93.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged1073_95;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_94_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_94 read pattern: { lp_in1_0_buf100_ld430_merged1112[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[2lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 1023 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged1112[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 60] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { lp_in1_0102_merged1073[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged1073_96 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1073_96_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_94.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged1073_96;
  return 0;
}

// # of bundles = 2
// lp_in1_0102_merged1073_write
//	lp_in1_0_buf100_lp_in1_0102_merged1073_95
//	lp_in1_0_buf100_lp_in1_0102_merged1073_96
inline void lp_in1_0_buf100_lp_in1_0102_merged1073_write_bundle_write(hw_uint<64>& lp_in1_0102_merged1073_write, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged1073_95_res = lp_in1_0102_merged1073_write.extract<0, 31>();
	lp_in1_0_buf100_lp_in1_0102_merged1073_95_write(lp_in1_0_buf100_lp_in1_0102_merged1073_95_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged1073_96_res = lp_in1_0102_merged1073_write.extract<32, 63>();
	lp_in1_0_buf100_lp_in1_0102_merged1073_96_write(lp_in1_0_buf100_lp_in1_0102_merged1073_96_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
}

// lp_in1_0_buf100_ld430_merged1112_read
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_93
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_94
inline hw_uint<64> lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_read_bundle_read(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
  // # of ports in bundle: 2
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_93
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_94

	hw_uint<64> result;
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_93_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_93_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<0, 64>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_93_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_94_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_94_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<32, 64>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_94_res);
	return result;
}

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_87_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_43_cache {
	// RAM Box: {[1, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_88_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_45_cache {
	// RAM Box: {[0, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_cache {
  // Reader addrs...
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[1 + 2pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 1023 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[2pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 1023 }
  // # of banks: 2
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_87_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_43_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_87_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_43;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_88_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_45_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_88_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_45;
};



inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_87_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_87, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_87_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_43.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_87);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_88_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_88, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_88_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_45.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_88);
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_43_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_43 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[1 + 2pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 1023 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 76] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged1094[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 68] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_87 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_87_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_43.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_87;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_45_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_45 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[2pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 1023 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 76] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged1094[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 68] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_88 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_88_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_45.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_88;
  return 0;
}

// # of bundles = 2
// lp_in1_0_buf100_to_gp_18429_ld598_merged1094_write
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_87
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_88
inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_write_bundle_write(hw_uint<64>& lp_in1_0_buf100_to_gp_18429_ld598_merged1094_write, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_87_res = lp_in1_0_buf100_to_gp_18429_ld598_merged1094_write.extract<0, 31>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_87_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_87_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_88_res = lp_in1_0_buf100_to_gp_18429_ld598_merged1094_write.extract<32, 63>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_88_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_88_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_read
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_43
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_45
inline hw_uint<64> lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_read_bundle_read(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  // # of ports in bundle: 2
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_43
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_45

	hw_uint<64> result;
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_43_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_43_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<0, 64>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_43_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_45_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_45_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<32, 64>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_45_res);
	return result;
}

struct lp_in1_1_buf92_diff95_sm667_0806_347_to_lp_in1_1_buf92_load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_148_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_cache {
  // Reader addrs...
    // { load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 1023 }
  // # of banks: 1
  lp_in1_1_buf92_diff95_sm667_0806_347_to_lp_in1_1_buf92_load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_148_cache lp_in1_1_buf92_diff95_sm667_0806_347_to_lp_in1_1_buf92_load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_148;
};



inline void lp_in1_1_buf92_diff95_sm667_0806_347_write(hw_uint<32> & lp_in1_1_buf92_diff95_sm667_0806_347, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_diff95_sm667_0806_347_to_lp_in1_1_buf92_load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_148.push(lp_in1_1_buf92_diff95_sm667_0806_347);
}

inline hw_uint<32>  lp_in1_1_buf92_load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_148_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_148 read pattern: { load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 1023 }
  // Read schedule : { load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 81] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { diff95_sm667_0806[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_lp_in1_1_buf92_diff95_sm667_0806_347 = lp_in1_1_buf92.lp_in1_1_buf92_diff95_sm667_0806_347_to_lp_in1_1_buf92_load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_148.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_diff95_sm667_0806_347;
  return 0;
}

// # of bundles = 2
// diff95_sm667_0806_write
//	lp_in1_1_buf92_diff95_sm667_0806_347
inline void lp_in1_1_buf92_diff95_sm667_0806_write_bundle_write(hw_uint<32>& diff95_sm667_0806_write, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
	hw_uint<32>  lp_in1_1_buf92_diff95_sm667_0806_347_res = diff95_sm667_0806_write.extract<0, 31>();
	lp_in1_1_buf92_diff95_sm667_0806_347_write(lp_in1_1_buf92_diff95_sm667_0806_347_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
}

// load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_read
//	lp_in1_1_buf92_load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_148
inline hw_uint<32> lp_in1_1_buf92_load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_read_bundle_read(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
  // # of ports in bundle: 1
    // lp_in1_1_buf92_load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_148

	hw_uint<32> result;
	hw_uint<32>  lp_in1_1_buf92_load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_148_res = lp_in1_1_buf92_load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_148_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<0, 32>(result, lp_in1_1_buf92_load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_148_res);
	return result;
}

struct lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_149_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_39_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_cache {
  // Reader addrs...
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 1023 }
  // # of banks: 1
  lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_149_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_39_cache lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_149_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_39;
};



inline void lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_149_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_149, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_149_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_39.push(lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_149);
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_39_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_39 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 1023 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 88] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_149 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_149_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_39.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_149;
  return 0;
}

// # of bundles = 2
// load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_write
//	lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_149
inline void lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_write_bundle_write(hw_uint<32>& load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_write, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_149_res = load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_write.extract<0, 31>();
	lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_149_write(lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_149_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_read
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_39
inline hw_uint<32> lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_read_bundle_read(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  // # of ports in bundle: 1
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_39

	hw_uint<32> result;
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_39_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_39_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<0, 32>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_39_res);
	return result;
}

struct lp_in1_2_buf84_diff87_sm660_0820_350_to_lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_144_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_cache {
  // Reader addrs...
    // { load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 511 }
  // # of banks: 1
  lp_in1_2_buf84_diff87_sm660_0820_350_to_lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_144_cache lp_in1_2_buf84_diff87_sm660_0820_350_to_lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_144;
};



inline void lp_in1_2_buf84_diff87_sm660_0820_350_write(hw_uint<32> & lp_in1_2_buf84_diff87_sm660_0820_350, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  lp_in1_2_buf84.lp_in1_2_buf84_diff87_sm660_0820_350_to_lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_144.push(lp_in1_2_buf84_diff87_sm660_0820_350);
}

inline hw_uint<32>  lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_144_select(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_2_buf84_ld439, int lp_in1_2_buf84_ld438, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_144 read pattern: { load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 511 }
  // Read schedule : { load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { diff87_sm660_0820[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 92] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_lp_in1_2_buf84_diff87_sm660_0820_350 = lp_in1_2_buf84.lp_in1_2_buf84_diff87_sm660_0820_350_to_lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_144.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_diff87_sm660_0820_350;
  return 0;
}

// # of bundles = 2
// diff87_sm660_0820_write
//	lp_in1_2_buf84_diff87_sm660_0820_350
inline void lp_in1_2_buf84_diff87_sm660_0820_write_bundle_write(hw_uint<32>& diff87_sm660_0820_write, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
	hw_uint<32>  lp_in1_2_buf84_diff87_sm660_0820_350_res = diff87_sm660_0820_write.extract<0, 31>();
	lp_in1_2_buf84_diff87_sm660_0820_350_write(lp_in1_2_buf84_diff87_sm660_0820_350_res, lp_in1_2_buf84, root, lp_in1_285, lp_in1_286, dynamic_address);
}

// load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_read
//	lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_144
inline hw_uint<32> lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_read_bundle_read(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_2_buf84_ld439, int lp_in1_2_buf84_ld438, int dynamic_address) {
  // # of ports in bundle: 1
    // lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_144

	hw_uint<32> result;
	hw_uint<32>  lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_144_res = lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_144_select(lp_in1_2_buf84, root, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438, dynamic_address);
	set_at<0, 32>(result, lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_144_res);
	return result;
}

struct lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_145_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_36_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_FIFO_buf605_cache {
  // Reader addrs...
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 511 }
  // # of banks: 1
  lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_145_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_36_cache lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_145_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_36;
};



inline void lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_145_write(hw_uint<32> & lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_145, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int lp_in1_2_buf84_to_gp_20437_ld607, int lp_in1_2_buf84_to_gp_20437_ld606, int dynamic_address) {
  lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_145_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_36.push(lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_145);
}

inline hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_36_select(lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_36 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 511 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_145 = lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_145_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_36.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_145;
  return 0;
}

// # of bundles = 2
// load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_write
//	lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_145
inline void lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_write_bundle_write(hw_uint<32>& load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_write, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int lp_in1_2_buf84_to_gp_20437_ld607, int lp_in1_2_buf84_to_gp_20437_ld606, int dynamic_address) {
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_145_res = load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_write.extract<0, 31>();
	lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_145_write(lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_145_res, lp_in1_2_buf84_FIFO_buf605, root, lp_in1_2_buf84_to_gp_20437_ld607, lp_in1_2_buf84_to_gp_20437_ld606, dynamic_address);
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_read
//	lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_36
inline hw_uint<32> lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_read_bundle_read(lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  // # of ports in bundle: 1
    // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_36

	hw_uint<32> result;
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_36_res = lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_36_select(lp_in1_2_buf84_FIFO_buf605, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<0, 32>(result, lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_36_res);
	return result;
}

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_40_to_merged_0_merged_0_ld442_merged1088_85_cache {
	// RAM Box: {[1, 2047], [0, 2047]}
	// Capacity: 4
	// # of read delays: 4
  // 0, 1, 2, 3
	fifo<hw_uint<32> , 4> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(3 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_41_to_merged_0_merged_0_ld442_merged1088_86_cache {
	// RAM Box: {[0, 2046], [0, 2047]}
	// Capacity: 4
	// # of read delays: 4
  // 0, 1, 2, 3
	fifo<hw_uint<32> , 4> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(3 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_cache {
  // Reader addrs...
    // { merged_0_ld442_merged1088[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[1 + 2merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 1023 }
    // { merged_0_ld442_merged1088[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[2merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 1023 }
  // # of banks: 2
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_40_to_merged_0_merged_0_ld442_merged1088_85_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_40_to_merged_0_merged_0_ld442_merged1088_85;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_41_to_merged_0_merged_0_ld442_merged1088_86_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_41_to_merged_0_merged_0_ld442_merged1088_86;
};



inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_40_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_40, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_40_to_merged_0_merged_0_ld442_merged1088_85.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_40);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_41_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_41, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_41_to_merged_0_merged_0_ld442_merged1088_86.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_41);
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged1088_85_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged1088_85 read pattern: { merged_0_ld442_merged1088[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[1 + 2merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 1023 }
  // Read schedule : { merged_0_ld442_merged1088[d0 = 0, d1, d2] -> [0, 8 + d1, 7 + d2, 79] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 76] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_40 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_40_to_merged_0_merged_0_ld442_merged1088_85.peek(/* one reader or all rams */ (-1022 + merged_0_ld442 == 0) ? (1) : (-1021 + merged_0_ld442 == 0) ? (2) : (1020 - merged_0_ld442 >= 0) ? (3) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_40;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged1088_86_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged1088_86 read pattern: { merged_0_ld442_merged1088[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[2merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 1023 }
  // Read schedule : { merged_0_ld442_merged1088[d0 = 0, d1, d2] -> [0, 8 + d1, 7 + d2, 79] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 76] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_41 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_41_to_merged_0_merged_0_ld442_merged1088_86.peek(/* one reader or all rams */ (-1022 + merged_0_ld442 == 0) ? (1) : (-1021 + merged_0_ld442 == 0) ? (2) : (1020 - merged_0_ld442 >= 0) ? (3) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_41;
  return 0;
}

// # of bundles = 2
// merged_0_ld442_merged1088_read
//	merged_0_merged_0_ld442_merged1088_85
//	merged_0_merged_0_ld442_merged1088_86
inline hw_uint<64> merged_0_merged_0_ld442_merged1088_read_bundle_read(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_0_merged_0_ld442_merged1088_85
    // merged_0_merged_0_ld442_merged1088_86

	hw_uint<64> result;
	hw_uint<32>  merged_0_merged_0_ld442_merged1088_85_res = merged_0_merged_0_ld442_merged1088_85_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<0, 64>(result, merged_0_merged_0_ld442_merged1088_85_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged1088_86_res = merged_0_merged_0_ld442_merged1088_86_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<32, 64>(result, merged_0_merged_0_ld442_merged1088_86_res);
	return result;
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_write
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_40
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_41
inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_write_bundle_write(hw_uint<64>& pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_write, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_40_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_write.extract<0, 31>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_40_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_40_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_41_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_write.extract<32, 63>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_41_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_41_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
}

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_65_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_79_cache {
	// RAM Box: {[1, 2047], [0, 2047]}
	// Capacity: 6145
	// # of read delays: 6145
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902, 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046, 3047, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089, 3090, 3091, 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122, 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139, 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151, 3152, 3153, 3154, 3155, 3156, 3157, 3158, 3159, 3160, 3161, 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3196, 3197, 3198, 3199, 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208, 3209, 3210, 3211, 3212, 3213, 3214, 3215, 3216, 3217, 3218, 3219, 3220, 3221, 3222, 3223, 3224, 3225, 3226, 3227, 3228, 3229, 3230, 3231, 3232, 3233, 3234, 3235, 3236, 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248, 3249, 3250, 3251, 3252, 3253, 3254, 3255, 3256, 3257, 3258, 3259, 3260, 3261, 3262, 3263, 3264, 3265, 3266, 3267, 3268, 3269, 3270, 3271, 3272, 3273, 3274, 3275, 3276, 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284, 3285, 3286, 3287, 3288, 3289, 3290, 3291, 3292, 3293, 3294, 3295, 3296, 3297, 3298, 3299, 3300, 3301, 3302, 3303, 3304, 3305, 3306, 3307, 3308, 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322, 3323, 3324, 3325, 3326, 3327, 3328, 3329, 3330, 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482, 3483, 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579, 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643, 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663, 3664, 3665, 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675, 3676, 3677, 3678, 3679, 3680, 3681, 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707, 3708, 3709, 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745, 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753, 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767, 3768, 3769, 3770, 3771, 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789, 3790, 3791, 3792, 3793, 3794, 3795, 3796, 3797, 3798, 3799, 3800, 3801, 3802, 3803, 3804, 3805, 3806, 3807, 3808, 3809, 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819, 3820, 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836, 3837, 3838, 3839, 3840, 3841, 3842, 3843, 3844, 3845, 3846, 3847, 3848, 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856, 3857, 3858, 3859, 3860, 3861, 3862, 3863, 3864, 3865, 3866, 3867, 3868, 3869, 3870, 3871, 3872, 3873, 3874, 3875, 3876, 3877, 3878, 3879, 3880, 3881, 3882, 3883, 3884, 3885, 3886, 3887, 3888, 3889, 3890, 3891, 3892, 3893, 3894, 3895, 3896, 3897, 3898, 3899, 3900, 3901, 3902, 3903, 3904, 3905, 3906, 3907, 3908, 3909, 3910, 3911, 3912, 3913, 3914, 3915, 3916, 3917, 3918, 3919, 3920, 3921, 3922, 3923, 3924, 3925, 3926, 3927, 3928, 3929, 3930, 3931, 3932, 3933, 3934, 3935, 3936, 3937, 3938, 3939, 3940, 3941, 3942, 3943, 3944, 3945, 3946, 3947, 3948, 3949, 3950, 3951, 3952, 3953, 3954, 3955, 3956, 3957, 3958, 3959, 3960, 3961, 3962, 3963, 3964, 3965, 3966, 3967, 3968, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993, 3994, 3995, 3996, 3997, 3998, 3999, 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013, 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023, 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032, 4033, 4034, 4035, 4036, 4037, 4038, 4039, 4040, 4041, 4042, 4043, 4044, 4045, 4046, 4047, 4048, 4049, 4050, 4051, 4052, 4053, 4054, 4055, 4056, 4057, 4058, 4059, 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 4086, 4087, 4088, 4089, 4090, 4091, 4092, 4093, 4094, 4095, 4096, 4097, 4098, 4099, 4100, 4101, 4102, 4103, 4104, 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112, 4113, 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122, 4123, 4124, 4125, 4126, 4127, 4128, 4129, 4130, 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146, 4147, 4148, 4149, 4150, 4151, 4152, 4153, 4154, 4155, 4156, 4157, 4158, 4159, 4160, 4161, 4162, 4163, 4164, 4165, 4166, 4167, 4168, 4169, 4170, 4171, 4172, 4173, 4174, 4175, 4176, 4177, 4178, 4179, 4180, 4181, 4182, 4183, 4184, 4185, 4186, 4187, 4188, 4189, 4190, 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206, 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218, 4219, 4220, 4221, 4222, 4223, 4224, 4225, 4226, 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252, 4253, 4254, 4255, 4256, 4257, 4258, 4259, 4260, 4261, 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274, 4275, 4276, 4277, 4278, 4279, 4280, 4281, 4282, 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291, 4292, 4293, 4294, 4295, 4296, 4297, 4298, 4299, 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313, 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023, 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067, 5068, 5069, 5070, 5071, 5072, 5073, 5074, 5075, 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107, 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120, 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128, 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136, 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164, 5165, 5166, 5167, 5168, 5169, 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177, 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185, 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200, 5201, 5202, 5203, 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260, 5261, 5262, 5263, 5264, 5265, 5266, 5267, 5268, 5269, 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277, 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296, 5297, 5298, 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317, 5318, 5319, 5320, 5321, 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329, 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5337, 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353, 5354, 5355, 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374, 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390, 5391, 5392, 5393, 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451, 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516, 5517, 5518, 5519, 5520, 5521, 5522, 5523, 5524, 5525, 5526, 5527, 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545, 5546, 5547, 5548, 5549, 5550, 5551, 5552, 5553, 5554, 5555, 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565, 5566, 5567, 5568, 5569, 5570, 5571, 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579, 5580, 5581, 5582, 5583, 5584, 5585, 5586, 5587, 5588, 5589, 5590, 5591, 5592, 5593, 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603, 5604, 5605, 5606, 5607, 5608, 5609, 5610, 5611, 5612, 5613, 5614, 5615, 5616, 5617, 5618, 5619, 5620, 5621, 5622, 5623, 5624, 5625, 5626, 5627, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5636, 5637, 5638, 5639, 5640, 5641, 5642, 5643, 5644, 5645, 5646, 5647, 5648, 5649, 5650, 5651, 5652, 5653, 5654, 5655, 5656, 5657, 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 5666, 5667, 5668, 5669, 5670, 5671, 5672, 5673, 5674, 5675, 5676, 5677, 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690, 5691, 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702, 5703, 5704, 5705, 5706, 5707, 5708, 5709, 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721, 5722, 5723, 5724, 5725, 5726, 5727, 5728, 5729, 5730, 5731, 5732, 5733, 5734, 5735, 5736, 5737, 5738, 5739, 5740, 5741, 5742, 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753, 5754, 5755, 5756, 5757, 5758, 5759, 5760, 5761, 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769, 5770, 5771, 5772, 5773, 5774, 5775, 5776, 5777, 5778, 5779, 5780, 5781, 5782, 5783, 5784, 5785, 5786, 5787, 5788, 5789, 5790, 5791, 5792, 5793, 5794, 5795, 5796, 5797, 5798, 5799, 5800, 5801, 5802, 5803, 5804, 5805, 5806, 5807, 5808, 5809, 5810, 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819, 5820, 5821, 5822, 5823, 5824, 5825, 5826, 5827, 5828, 5829, 5830, 5831, 5832, 5833, 5834, 5835, 5836, 5837, 5838, 5839, 5840, 5841, 5842, 5843, 5844, 5845, 5846, 5847, 5848, 5849, 5850, 5851, 5852, 5853, 5854, 5855, 5856, 5857, 5858, 5859, 5860, 5861, 5862, 5863, 5864, 5865, 5866, 5867, 5868, 5869, 5870, 5871, 5872, 5873, 5874, 5875, 5876, 5877, 5878, 5879, 5880, 5881, 5882, 5883, 5884, 5885, 5886, 5887, 5888, 5889, 5890, 5891, 5892, 5893, 5894, 5895, 5896, 5897, 5898, 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908, 5909, 5910, 5911, 5912, 5913, 5914, 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924, 5925, 5926, 5927, 5928, 5929, 5930, 5931, 5932, 5933, 5934, 5935, 5936, 5937, 5938, 5939, 5940, 5941, 5942, 5943, 5944, 5945, 5946, 5947, 5948, 5949, 5950, 5951, 5952, 5953, 5954, 5955, 5956, 5957, 5958, 5959, 5960, 5961, 5962, 5963, 5964, 5965, 5966, 5967, 5968, 5969, 5970, 5971, 5972, 5973, 5974, 5975, 5976, 5977, 5978, 5979, 5980, 5981, 5982, 5983, 5984, 5985, 5986, 5987, 5988, 5989, 5990, 5991, 5992, 5993, 5994, 5995, 5996, 5997, 5998, 5999, 6000, 6001, 6002, 6003, 6004, 6005, 6006, 6007, 6008, 6009, 6010, 6011, 6012, 6013, 6014, 6015, 6016, 6017, 6018, 6019, 6020, 6021, 6022, 6023, 6024, 6025, 6026, 6027, 6028, 6029, 6030, 6031, 6032, 6033, 6034, 6035, 6036, 6037, 6038, 6039, 6040, 6041, 6042, 6043, 6044, 6045, 6046, 6047, 6048, 6049, 6050, 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059, 6060, 6061, 6062, 6063, 6064, 6065, 6066, 6067, 6068, 6069, 6070, 6071, 6072, 6073, 6074, 6075, 6076, 6077, 6078, 6079, 6080, 6081, 6082, 6083, 6084, 6085, 6086, 6087, 6088, 6089, 6090, 6091, 6092, 6093, 6094, 6095, 6096, 6097, 6098, 6099, 6100, 6101, 6102, 6103, 6104, 6105, 6106, 6107, 6108, 6109, 6110, 6111, 6112, 6113, 6114, 6115, 6116, 6117, 6118, 6119, 6120, 6121, 6122, 6123, 6124, 6125, 6126, 6127, 6128, 6129, 6130, 6131, 6132, 6133, 6134, 6135, 6136, 6137, 6138, 6139, 6140, 6141, 6142, 6143, 6144
	fifo<hw_uint<32> , 6145> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(6144 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_66_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_81_cache {
	// RAM Box: {[0, 2046], [0, 2047]}
	// Capacity: 6145
	// # of read delays: 6145
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902, 2903, 2904, 2905, 2906, 2907, 2908, 2909, 2910, 2911, 2912, 2913, 2914, 2915, 2916, 2917, 2918, 2919, 2920, 2921, 2922, 2923, 2924, 2925, 2926, 2927, 2928, 2929, 2930, 2931, 2932, 2933, 2934, 2935, 2936, 2937, 2938, 2939, 2940, 2941, 2942, 2943, 2944, 2945, 2946, 2947, 2948, 2949, 2950, 2951, 2952, 2953, 2954, 2955, 2956, 2957, 2958, 2959, 2960, 2961, 2962, 2963, 2964, 2965, 2966, 2967, 2968, 2969, 2970, 2971, 2972, 2973, 2974, 2975, 2976, 2977, 2978, 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997, 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016, 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035, 3036, 3037, 3038, 3039, 3040, 3041, 3042, 3043, 3044, 3045, 3046, 3047, 3048, 3049, 3050, 3051, 3052, 3053, 3054, 3055, 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073, 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089, 3090, 3091, 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109, 3110, 3111, 3112, 3113, 3114, 3115, 3116, 3117, 3118, 3119, 3120, 3121, 3122, 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130, 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139, 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148, 3149, 3150, 3151, 3152, 3153, 3154, 3155, 3156, 3157, 3158, 3159, 3160, 3161, 3162, 3163, 3164, 3165, 3166, 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175, 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184, 3185, 3186, 3187, 3188, 3189, 3190, 3191, 3192, 3193, 3194, 3195, 3196, 3197, 3198, 3199, 3200, 3201, 3202, 3203, 3204, 3205, 3206, 3207, 3208, 3209, 3210, 3211, 3212, 3213, 3214, 3215, 3216, 3217, 3218, 3219, 3220, 3221, 3222, 3223, 3224, 3225, 3226, 3227, 3228, 3229, 3230, 3231, 3232, 3233, 3234, 3235, 3236, 3237, 3238, 3239, 3240, 3241, 3242, 3243, 3244, 3245, 3246, 3247, 3248, 3249, 3250, 3251, 3252, 3253, 3254, 3255, 3256, 3257, 3258, 3259, 3260, 3261, 3262, 3263, 3264, 3265, 3266, 3267, 3268, 3269, 3270, 3271, 3272, 3273, 3274, 3275, 3276, 3277, 3278, 3279, 3280, 3281, 3282, 3283, 3284, 3285, 3286, 3287, 3288, 3289, 3290, 3291, 3292, 3293, 3294, 3295, 3296, 3297, 3298, 3299, 3300, 3301, 3302, 3303, 3304, 3305, 3306, 3307, 3308, 3309, 3310, 3311, 3312, 3313, 3314, 3315, 3316, 3317, 3318, 3319, 3320, 3321, 3322, 3323, 3324, 3325, 3326, 3327, 3328, 3329, 3330, 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482, 3483, 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, 3541, 3542, 3543, 3544, 3545, 3546, 3547, 3548, 3549, 3550, 3551, 3552, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579, 3580, 3581, 3582, 3583, 3584, 3585, 3586, 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643, 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654, 3655, 3656, 3657, 3658, 3659, 3660, 3661, 3662, 3663, 3664, 3665, 3666, 3667, 3668, 3669, 3670, 3671, 3672, 3673, 3674, 3675, 3676, 3677, 3678, 3679, 3680, 3681, 3682, 3683, 3684, 3685, 3686, 3687, 3688, 3689, 3690, 3691, 3692, 3693, 3694, 3695, 3696, 3697, 3698, 3699, 3700, 3701, 3702, 3703, 3704, 3705, 3706, 3707, 3708, 3709, 3710, 3711, 3712, 3713, 3714, 3715, 3716, 3717, 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732, 3733, 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745, 3746, 3747, 3748, 3749, 3750, 3751, 3752, 3753, 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761, 3762, 3763, 3764, 3765, 3766, 3767, 3768, 3769, 3770, 3771, 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780, 3781, 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789, 3790, 3791, 3792, 3793, 3794, 3795, 3796, 3797, 3798, 3799, 3800, 3801, 3802, 3803, 3804, 3805, 3806, 3807, 3808, 3809, 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818, 3819, 3820, 3821, 3822, 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830, 3831, 3832, 3833, 3834, 3835, 3836, 3837, 3838, 3839, 3840, 3841, 3842, 3843, 3844, 3845, 3846, 3847, 3848, 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856, 3857, 3858, 3859, 3860, 3861, 3862, 3863, 3864, 3865, 3866, 3867, 3868, 3869, 3870, 3871, 3872, 3873, 3874, 3875, 3876, 3877, 3878, 3879, 3880, 3881, 3882, 3883, 3884, 3885, 3886, 3887, 3888, 3889, 3890, 3891, 3892, 3893, 3894, 3895, 3896, 3897, 3898, 3899, 3900, 3901, 3902, 3903, 3904, 3905, 3906, 3907, 3908, 3909, 3910, 3911, 3912, 3913, 3914, 3915, 3916, 3917, 3918, 3919, 3920, 3921, 3922, 3923, 3924, 3925, 3926, 3927, 3928, 3929, 3930, 3931, 3932, 3933, 3934, 3935, 3936, 3937, 3938, 3939, 3940, 3941, 3942, 3943, 3944, 3945, 3946, 3947, 3948, 3949, 3950, 3951, 3952, 3953, 3954, 3955, 3956, 3957, 3958, 3959, 3960, 3961, 3962, 3963, 3964, 3965, 3966, 3967, 3968, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993, 3994, 3995, 3996, 3997, 3998, 3999, 4000, 4001, 4002, 4003, 4004, 4005, 4006, 4007, 4008, 4009, 4010, 4011, 4012, 4013, 4014, 4015, 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023, 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032, 4033, 4034, 4035, 4036, 4037, 4038, 4039, 4040, 4041, 4042, 4043, 4044, 4045, 4046, 4047, 4048, 4049, 4050, 4051, 4052, 4053, 4054, 4055, 4056, 4057, 4058, 4059, 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 4086, 4087, 4088, 4089, 4090, 4091, 4092, 4093, 4094, 4095, 4096, 4097, 4098, 4099, 4100, 4101, 4102, 4103, 4104, 4105, 4106, 4107, 4108, 4109, 4110, 4111, 4112, 4113, 4114, 4115, 4116, 4117, 4118, 4119, 4120, 4121, 4122, 4123, 4124, 4125, 4126, 4127, 4128, 4129, 4130, 4131, 4132, 4133, 4134, 4135, 4136, 4137, 4138, 4139, 4140, 4141, 4142, 4143, 4144, 4145, 4146, 4147, 4148, 4149, 4150, 4151, 4152, 4153, 4154, 4155, 4156, 4157, 4158, 4159, 4160, 4161, 4162, 4163, 4164, 4165, 4166, 4167, 4168, 4169, 4170, 4171, 4172, 4173, 4174, 4175, 4176, 4177, 4178, 4179, 4180, 4181, 4182, 4183, 4184, 4185, 4186, 4187, 4188, 4189, 4190, 4191, 4192, 4193, 4194, 4195, 4196, 4197, 4198, 4199, 4200, 4201, 4202, 4203, 4204, 4205, 4206, 4207, 4208, 4209, 4210, 4211, 4212, 4213, 4214, 4215, 4216, 4217, 4218, 4219, 4220, 4221, 4222, 4223, 4224, 4225, 4226, 4227, 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247, 4248, 4249, 4250, 4251, 4252, 4253, 4254, 4255, 4256, 4257, 4258, 4259, 4260, 4261, 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, 4270, 4271, 4272, 4273, 4274, 4275, 4276, 4277, 4278, 4279, 4280, 4281, 4282, 4283, 4284, 4285, 4286, 4287, 4288, 4289, 4290, 4291, 4292, 4293, 4294, 4295, 4296, 4297, 4298, 4299, 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308, 4309, 4310, 4311, 4312, 4313, 4314, 4315, 4316, 4317, 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326, 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334, 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342, 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350, 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358, 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377, 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396, 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415, 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434, 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453, 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461, 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469, 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477, 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485, 4486, 4487, 4488, 4489, 4490, 4491, 4492, 4493, 4494, 4495, 4496, 4497, 4498, 4499, 4500, 4501, 4502, 4503, 4504, 4505, 4506, 4507, 4508, 4509, 4510, 4511, 4512, 4513, 4514, 4515, 4516, 4517, 4518, 4519, 4520, 4521, 4522, 4523, 4524, 4525, 4526, 4527, 4528, 4529, 4530, 4531, 4532, 4533, 4534, 4535, 4536, 4537, 4538, 4539, 4540, 4541, 4542, 4543, 4544, 4545, 4546, 4547, 4548, 4549, 4550, 4551, 4552, 4553, 4554, 4555, 4556, 4557, 4558, 4559, 4560, 4561, 4562, 4563, 4564, 4565, 4566, 4567, 4568, 4569, 4570, 4571, 4572, 4573, 4574, 4575, 4576, 4577, 4578, 4579, 4580, 4581, 4582, 4583, 4584, 4585, 4586, 4587, 4588, 4589, 4590, 4591, 4592, 4593, 4594, 4595, 4596, 4597, 4598, 4599, 4600, 4601, 4602, 4603, 4604, 4605, 4606, 4607, 4608, 4609, 4610, 4611, 4612, 4613, 4614, 4615, 4616, 4617, 4618, 4619, 4620, 4621, 4622, 4623, 4624, 4625, 4626, 4627, 4628, 4629, 4630, 4631, 4632, 4633, 4634, 4635, 4636, 4637, 4638, 4639, 4640, 4641, 4642, 4643, 4644, 4645, 4646, 4647, 4648, 4649, 4650, 4651, 4652, 4653, 4654, 4655, 4656, 4657, 4658, 4659, 4660, 4661, 4662, 4663, 4664, 4665, 4666, 4667, 4668, 4669, 4670, 4671, 4672, 4673, 4674, 4675, 4676, 4677, 4678, 4679, 4680, 4681, 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689, 4690, 4691, 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699, 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707, 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715, 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723, 4724, 4725, 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733, 4734, 4735, 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743, 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751, 4752, 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760, 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768, 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776, 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784, 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793, 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802, 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811, 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820, 4821, 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836, 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866, 4867, 4868, 4869, 4870, 4871, 4872, 4873, 4874, 4875, 4876, 4877, 4878, 4879, 4880, 4881, 4882, 4883, 4884, 4885, 4886, 4887, 4888, 4889, 4890, 4891, 4892, 4893, 4894, 4895, 4896, 4897, 4898, 4899, 4900, 4901, 4902, 4903, 4904, 4905, 4906, 4907, 4908, 4909, 4910, 4911, 4912, 4913, 4914, 4915, 4916, 4917, 4918, 4919, 4920, 4921, 4922, 4923, 4924, 4925, 4926, 4927, 4928, 4929, 4930, 4931, 4932, 4933, 4934, 4935, 4936, 4937, 4938, 4939, 4940, 4941, 4942, 4943, 4944, 4945, 4946, 4947, 4948, 4949, 4950, 4951, 4952, 4953, 4954, 4955, 4956, 4957, 4958, 4959, 4960, 4961, 4962, 4963, 4964, 4965, 4966, 4967, 4968, 4969, 4970, 4971, 4972, 4973, 4974, 4975, 4976, 4977, 4978, 4979, 4980, 4981, 4982, 4983, 4984, 4985, 4986, 4987, 4988, 4989, 4990, 4991, 4992, 4993, 4994, 4995, 4996, 4997, 4998, 4999, 5000, 5001, 5002, 5003, 5004, 5005, 5006, 5007, 5008, 5009, 5010, 5011, 5012, 5013, 5014, 5015, 5016, 5017, 5018, 5019, 5020, 5021, 5022, 5023, 5024, 5025, 5026, 5027, 5028, 5029, 5030, 5031, 5032, 5033, 5034, 5035, 5036, 5037, 5038, 5039, 5040, 5041, 5042, 5043, 5044, 5045, 5046, 5047, 5048, 5049, 5050, 5051, 5052, 5053, 5054, 5055, 5056, 5057, 5058, 5059, 5060, 5061, 5062, 5063, 5064, 5065, 5066, 5067, 5068, 5069, 5070, 5071, 5072, 5073, 5074, 5075, 5076, 5077, 5078, 5079, 5080, 5081, 5082, 5083, 5084, 5085, 5086, 5087, 5088, 5089, 5090, 5091, 5092, 5093, 5094, 5095, 5096, 5097, 5098, 5099, 5100, 5101, 5102, 5103, 5104, 5105, 5106, 5107, 5108, 5109, 5110, 5111, 5112, 5113, 5114, 5115, 5116, 5117, 5118, 5119, 5120, 5121, 5122, 5123, 5124, 5125, 5126, 5127, 5128, 5129, 5130, 5131, 5132, 5133, 5134, 5135, 5136, 5137, 5138, 5139, 5140, 5141, 5142, 5143, 5144, 5145, 5146, 5147, 5148, 5149, 5150, 5151, 5152, 5153, 5154, 5155, 5156, 5157, 5158, 5159, 5160, 5161, 5162, 5163, 5164, 5165, 5166, 5167, 5168, 5169, 5170, 5171, 5172, 5173, 5174, 5175, 5176, 5177, 5178, 5179, 5180, 5181, 5182, 5183, 5184, 5185, 5186, 5187, 5188, 5189, 5190, 5191, 5192, 5193, 5194, 5195, 5196, 5197, 5198, 5199, 5200, 5201, 5202, 5203, 5204, 5205, 5206, 5207, 5208, 5209, 5210, 5211, 5212, 5213, 5214, 5215, 5216, 5217, 5218, 5219, 5220, 5221, 5222, 5223, 5224, 5225, 5226, 5227, 5228, 5229, 5230, 5231, 5232, 5233, 5234, 5235, 5236, 5237, 5238, 5239, 5240, 5241, 5242, 5243, 5244, 5245, 5246, 5247, 5248, 5249, 5250, 5251, 5252, 5253, 5254, 5255, 5256, 5257, 5258, 5259, 5260, 5261, 5262, 5263, 5264, 5265, 5266, 5267, 5268, 5269, 5270, 5271, 5272, 5273, 5274, 5275, 5276, 5277, 5278, 5279, 5280, 5281, 5282, 5283, 5284, 5285, 5286, 5287, 5288, 5289, 5290, 5291, 5292, 5293, 5294, 5295, 5296, 5297, 5298, 5299, 5300, 5301, 5302, 5303, 5304, 5305, 5306, 5307, 5308, 5309, 5310, 5311, 5312, 5313, 5314, 5315, 5316, 5317, 5318, 5319, 5320, 5321, 5322, 5323, 5324, 5325, 5326, 5327, 5328, 5329, 5330, 5331, 5332, 5333, 5334, 5335, 5336, 5337, 5338, 5339, 5340, 5341, 5342, 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351, 5352, 5353, 5354, 5355, 5356, 5357, 5358, 5359, 5360, 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369, 5370, 5371, 5372, 5373, 5374, 5375, 5376, 5377, 5378, 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387, 5388, 5389, 5390, 5391, 5392, 5393, 5394, 5395, 5396, 5397, 5398, 5399, 5400, 5401, 5402, 5403, 5404, 5405, 5406, 5407, 5408, 5409, 5410, 5411, 5412, 5413, 5414, 5415, 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424, 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433, 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442, 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451, 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460, 5461, 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470, 5471, 5472, 5473, 5474, 5475, 5476, 5477, 5478, 5479, 5480, 5481, 5482, 5483, 5484, 5485, 5486, 5487, 5488, 5489, 5490, 5491, 5492, 5493, 5494, 5495, 5496, 5497, 5498, 5499, 5500, 5501, 5502, 5503, 5504, 5505, 5506, 5507, 5508, 5509, 5510, 5511, 5512, 5513, 5514, 5515, 5516, 5517, 5518, 5519, 5520, 5521, 5522, 5523, 5524, 5525, 5526, 5527, 5528, 5529, 5530, 5531, 5532, 5533, 5534, 5535, 5536, 5537, 5538, 5539, 5540, 5541, 5542, 5543, 5544, 5545, 5546, 5547, 5548, 5549, 5550, 5551, 5552, 5553, 5554, 5555, 5556, 5557, 5558, 5559, 5560, 5561, 5562, 5563, 5564, 5565, 5566, 5567, 5568, 5569, 5570, 5571, 5572, 5573, 5574, 5575, 5576, 5577, 5578, 5579, 5580, 5581, 5582, 5583, 5584, 5585, 5586, 5587, 5588, 5589, 5590, 5591, 5592, 5593, 5594, 5595, 5596, 5597, 5598, 5599, 5600, 5601, 5602, 5603, 5604, 5605, 5606, 5607, 5608, 5609, 5610, 5611, 5612, 5613, 5614, 5615, 5616, 5617, 5618, 5619, 5620, 5621, 5622, 5623, 5624, 5625, 5626, 5627, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5636, 5637, 5638, 5639, 5640, 5641, 5642, 5643, 5644, 5645, 5646, 5647, 5648, 5649, 5650, 5651, 5652, 5653, 5654, 5655, 5656, 5657, 5658, 5659, 5660, 5661, 5662, 5663, 5664, 5665, 5666, 5667, 5668, 5669, 5670, 5671, 5672, 5673, 5674, 5675, 5676, 5677, 5678, 5679, 5680, 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690, 5691, 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699, 5700, 5701, 5702, 5703, 5704, 5705, 5706, 5707, 5708, 5709, 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721, 5722, 5723, 5724, 5725, 5726, 5727, 5728, 5729, 5730, 5731, 5732, 5733, 5734, 5735, 5736, 5737, 5738, 5739, 5740, 5741, 5742, 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753, 5754, 5755, 5756, 5757, 5758, 5759, 5760, 5761, 5762, 5763, 5764, 5765, 5766, 5767, 5768, 5769, 5770, 5771, 5772, 5773, 5774, 5775, 5776, 5777, 5778, 5779, 5780, 5781, 5782, 5783, 5784, 5785, 5786, 5787, 5788, 5789, 5790, 5791, 5792, 5793, 5794, 5795, 5796, 5797, 5798, 5799, 5800, 5801, 5802, 5803, 5804, 5805, 5806, 5807, 5808, 5809, 5810, 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819, 5820, 5821, 5822, 5823, 5824, 5825, 5826, 5827, 5828, 5829, 5830, 5831, 5832, 5833, 5834, 5835, 5836, 5837, 5838, 5839, 5840, 5841, 5842, 5843, 5844, 5845, 5846, 5847, 5848, 5849, 5850, 5851, 5852, 5853, 5854, 5855, 5856, 5857, 5858, 5859, 5860, 5861, 5862, 5863, 5864, 5865, 5866, 5867, 5868, 5869, 5870, 5871, 5872, 5873, 5874, 5875, 5876, 5877, 5878, 5879, 5880, 5881, 5882, 5883, 5884, 5885, 5886, 5887, 5888, 5889, 5890, 5891, 5892, 5893, 5894, 5895, 5896, 5897, 5898, 5899, 5900, 5901, 5902, 5903, 5904, 5905, 5906, 5907, 5908, 5909, 5910, 5911, 5912, 5913, 5914, 5915, 5916, 5917, 5918, 5919, 5920, 5921, 5922, 5923, 5924, 5925, 5926, 5927, 5928, 5929, 5930, 5931, 5932, 5933, 5934, 5935, 5936, 5937, 5938, 5939, 5940, 5941, 5942, 5943, 5944, 5945, 5946, 5947, 5948, 5949, 5950, 5951, 5952, 5953, 5954, 5955, 5956, 5957, 5958, 5959, 5960, 5961, 5962, 5963, 5964, 5965, 5966, 5967, 5968, 5969, 5970, 5971, 5972, 5973, 5974, 5975, 5976, 5977, 5978, 5979, 5980, 5981, 5982, 5983, 5984, 5985, 5986, 5987, 5988, 5989, 5990, 5991, 5992, 5993, 5994, 5995, 5996, 5997, 5998, 5999, 6000, 6001, 6002, 6003, 6004, 6005, 6006, 6007, 6008, 6009, 6010, 6011, 6012, 6013, 6014, 6015, 6016, 6017, 6018, 6019, 6020, 6021, 6022, 6023, 6024, 6025, 6026, 6027, 6028, 6029, 6030, 6031, 6032, 6033, 6034, 6035, 6036, 6037, 6038, 6039, 6040, 6041, 6042, 6043, 6044, 6045, 6046, 6047, 6048, 6049, 6050, 6051, 6052, 6053, 6054, 6055, 6056, 6057, 6058, 6059, 6060, 6061, 6062, 6063, 6064, 6065, 6066, 6067, 6068, 6069, 6070, 6071, 6072, 6073, 6074, 6075, 6076, 6077, 6078, 6079, 6080, 6081, 6082, 6083, 6084, 6085, 6086, 6087, 6088, 6089, 6090, 6091, 6092, 6093, 6094, 6095, 6096, 6097, 6098, 6099, 6100, 6101, 6102, 6103, 6104, 6105, 6106, 6107, 6108, 6109, 6110, 6111, 6112, 6113, 6114, 6115, 6116, 6117, 6118, 6119, 6120, 6121, 6122, 6123, 6124, 6125, 6126, 6127, 6128, 6129, 6130, 6131, 6132, 6133, 6134, 6135, 6136, 6137, 6138, 6139, 6140, 6141, 6142, 6143, 6144
	fifo<hw_uint<32> , 6145> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(6144 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_cache {
  // Reader addrs...
    // { merged_0_reconstruct_lp138140_merged1081[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[1 + 2merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 1023 }
    // { merged_0_reconstruct_lp138140_merged1081[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[2merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 1023 }
  // # of banks: 2
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_65_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_79_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_65_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_79;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_66_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_81_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_66_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_81;
};



inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_65_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_65, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_65_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_79.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_65);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_66_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_66, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_66_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_81.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_66);
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_79_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_79 read pattern: { merged_0_reconstruct_lp138140_merged1081[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[1 + 2merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 1023 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1081[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged1118[d0 = 0, d1, d2] -> [0, 8 + d1, 7 + d2, 83] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_65 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_65_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_79.peek(/* one reader or all rams */ (-1023 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (5120) : (1022 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (6144) : (-1023 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((2096128 - 1024 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 1022 - merged_0_reconstruct_lp138140 >= 0) ? ((1023 - merged_0_reconstruct_lp138140)) : (-1023 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (6144) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 1022 - merged_0_reconstruct_lp138140 >= 0) ? ((6143 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 1022 - merged_0_reconstruct_lp138140 >= 0) ? (((2097151 - 1024 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_65;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_81_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_81 read pattern: { merged_0_reconstruct_lp138140_merged1081[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[2merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 1023 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1081[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged1118[d0 = 0, d1, d2] -> [0, 8 + d1, 7 + d2, 83] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_66 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_66_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_81.peek(/* one reader or all rams */ (-1023 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (5120) : (1022 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (6144) : (-1023 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((2096128 - 1024 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 1022 - merged_0_reconstruct_lp138140 >= 0) ? ((1023 - merged_0_reconstruct_lp138140)) : (-1023 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (6144) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 1022 - merged_0_reconstruct_lp138140 >= 0) ? ((6143 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 1022 - merged_0_reconstruct_lp138140 >= 0) ? (((2097151 - 1024 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_66;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged1081_read
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_79
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_81
inline hw_uint<64> merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_read_bundle_read(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_79
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_81

	hw_uint<64> result;
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_79_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_79_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<0, 64>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_79_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_81_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_81_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<32, 64>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_81_res);
	return result;
}

// merged_0_to_gp_12441_ld610_merged1118_write
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_65
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_66
inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_write_bundle_write(hw_uint<64>& merged_0_to_gp_12441_ld610_merged1118_write, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_65_res = merged_0_to_gp_12441_ld610_merged1118_write.extract<0, 31>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_65_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_65_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_66_res = merged_0_to_gp_12441_ld610_merged1118_write.extract<32, 63>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_66_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_66_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
}

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_77_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_75_cache {
	// RAM Box: {[1, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_78_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_76_cache {
	// RAM Box: {[0, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_cache {
  // Reader addrs...
    // { merged_0_reconstruct_lp138_buf141_ld446_merged1090[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[1 + 2merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 1023 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged1090[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[2merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 1023 }
  // # of banks: 2
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_77_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_75_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_77_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_75;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_78_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_76_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_78_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_76;
};



inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_77_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_77, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_77_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_75.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_77);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_78_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_78, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_78_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_76.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_78);
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_75_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_75 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged1090[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[1 + 2merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 1023 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged1090[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged1081[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_77 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_77_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_75.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_77;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_76_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_76 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged1090[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[2merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 1023 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged1090[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged1081[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_78 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_78_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_76.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_78;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged1081_write
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_77
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_78
inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_write_bundle_write(hw_uint<64>& merged_0_reconstruct_lp138140_merged1081_write, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_77_res = merged_0_reconstruct_lp138140_merged1081_write.extract<0, 31>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_77_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_77_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_78_res = merged_0_reconstruct_lp138140_merged1081_write.extract<32, 63>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_78_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_78_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
}

// merged_0_reconstruct_lp138_buf141_ld446_merged1090_read
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_75
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_76
inline hw_uint<64> merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_read_bundle_read(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_75
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_76

	hw_uint<64> result;
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_75_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_75_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<0, 64>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_75_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_76_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_76_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<32, 64>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_76_res);
	return result;
}

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_69_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_32_cache {
	// RAM Box: {[1, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_70_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_33_cache {
	// RAM Box: {[0, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache {
  // Reader addrs...
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[1 + 2pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 1023 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[2pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 1023 }
  // # of banks: 2
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_69_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_32_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_69_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_32;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_70_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_33_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_70_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_33;
};



inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_69_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_69, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_69_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_32.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_69);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_70_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_70, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_70_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_33.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_70);
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_32_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_32 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[1 + 2pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 1023 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_69 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_69_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_32.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_69;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_33_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_33 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[2pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 1023 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_70 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_70_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_33.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_70;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_write
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_69
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_70
inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_write_bundle_write(hw_uint<64>& merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_write, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_69_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_write.extract<0, 31>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_69_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_69_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_70_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_write.extract<32, 63>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_70_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_70_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
}

// pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_read
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_32
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_33
inline hw_uint<64> merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_read_bundle_read(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_32
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_33

	hw_uint<64> result;
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_32_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_32_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<0, 64>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_32_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_33_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_33_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<32, 64>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_33_res);
	return result;
}

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_37_to_merged_1_load_to_merged_1_to_gp_13449452_sm693_0880_136_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 3
	// # of read delays: 3
  // 0, 1, 2
	fifo<hw_uint<32> , 3> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(2 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_cache {
  // Reader addrs...
    // { load_to_merged_1_to_gp_13449452_sm693_0880[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 1023 }
  // # of banks: 1
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_37_to_merged_1_load_to_merged_1_to_gp_13449452_sm693_0880_136_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_37_to_merged_1_load_to_merged_1_to_gp_13449452_sm693_0880_136;
};



inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_37_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_37, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_37_to_merged_1_load_to_merged_1_to_gp_13449452_sm693_0880_136.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_37);
}

inline hw_uint<32>  merged_1_load_to_merged_1_to_gp_13449452_sm693_0880_136_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_load_to_merged_1_to_gp_13449452_sm693_0880_136 read pattern: { load_to_merged_1_to_gp_13449452_sm693_0880[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 1023 }
  // Read schedule : { load_to_merged_1_to_gp_13449452_sm693_0880[d0 = 0, d1, d2] -> [0, 10 + 2d1, 7 + d2, 91] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 88] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_37 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_37_to_merged_1_load_to_merged_1_to_gp_13449452_sm693_0880_136.peek(/* one reader or all rams */ (-1022 + merged_1_ld450 == 0) ? (1) : (1021 - merged_1_ld450 >= 0) ? (2) : 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_37;
  return 0;
}

// # of bundles = 2
// load_to_merged_1_to_gp_13449452_sm693_0880_read
//	merged_1_load_to_merged_1_to_gp_13449452_sm693_0880_136
inline hw_uint<32> merged_1_load_to_merged_1_to_gp_13449452_sm693_0880_read_bundle_read(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_1_load_to_merged_1_to_gp_13449452_sm693_0880_136

	hw_uint<32> result;
	hw_uint<32>  merged_1_load_to_merged_1_to_gp_13449452_sm693_0880_136_res = merged_1_load_to_merged_1_to_gp_13449452_sm693_0880_136_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<0, 32>(result, merged_1_load_to_merged_1_to_gp_13449452_sm693_0880_136_res);
	return result;
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_write
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_37
inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_write_bundle_write(hw_uint<32>& pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_write, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_37_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_write.extract<0, 31>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_37_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_37_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
}

struct merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_141_to_merged_1_FIFO_buf617_rc137_sm677_0834_25_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 2049
	// # of read delays: 2049
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536, 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632, 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664, 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794, 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048
	fifo<hw_uint<32> , 2049> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(2048 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_cache {
  // Reader addrs...
    // { rc137_sm677_0834[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 1023 }
  // # of banks: 1
  merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_141_to_merged_1_FIFO_buf617_rc137_sm677_0834_25_cache merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_141_to_merged_1_FIFO_buf617_rc137_sm677_0834_25;
};



inline void merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_141_write(hw_uint<32> & merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_141, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_141_to_merged_1_FIFO_buf617_rc137_sm677_0834_25.push(merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_141);
}

inline hw_uint<32>  merged_1_FIFO_buf617_rc137_sm677_0834_25_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_rc137_sm677_0834_25 read pattern: { rc137_sm677_0834[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 1023 }
  // Read schedule : { rc137_sm677_0834[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_merged_1_FIFO_buf617620_sm761_0940[d0 = 0, d1, d2] -> [0, 10 + 2d1, 7 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_141 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_141_to_merged_1_FIFO_buf617_rc137_sm677_0834_25.peek(/* one reader or all rams */ (-1023 + merged_1_reconstruct_lp129131 == 0 && -1022 + merged_1_reconstruct_lp129130 == 0) ? (1024) : (1022 - merged_1_reconstruct_lp129131 >= 0 && 1021 - merged_1_reconstruct_lp129130 >= 0) ? (2048) : (-1023 + merged_1_reconstruct_lp129130 == 0 && 1022 - merged_1_reconstruct_lp129131 >= 0) ? ((1023 - merged_1_reconstruct_lp129131)) : (-1023 + merged_1_reconstruct_lp129131 == 0 && 1021 - merged_1_reconstruct_lp129130 >= 0) ? (2048) : (-1022 + merged_1_reconstruct_lp129130 == 0 && 1022 - merged_1_reconstruct_lp129131 >= 0) ? ((2047 - merged_1_reconstruct_lp129131)) : 0);
  return value_merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_141;
  return 0;
}

// # of bundles = 2
// load_to_merged_1_FIFO_buf617620_sm761_0940_write
//	merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_141
inline void merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_write_bundle_write(hw_uint<32>& load_to_merged_1_FIFO_buf617620_sm761_0940_write, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
	hw_uint<32>  merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_141_res = load_to_merged_1_FIFO_buf617620_sm761_0940_write.extract<0, 31>();
	merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_141_write(merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_141_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
}

// rc137_sm677_0834_read
//	merged_1_FIFO_buf617_rc137_sm677_0834_25
inline hw_uint<32> merged_1_FIFO_buf617_rc137_sm677_0834_read_bundle_read(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_1_FIFO_buf617_rc137_sm677_0834_25

	hw_uint<32> result;
	hw_uint<32>  merged_1_FIFO_buf617_rc137_sm677_0834_25_res = merged_1_FIFO_buf617_rc137_sm677_0834_25_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<0, 32>(result, merged_1_FIFO_buf617_rc137_sm677_0834_25_res);
	return result;
}

struct merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_24_to_merged_1_reconstruct_lp129_buf132_load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_138_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_cache {
  // Reader addrs...
    // { load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 1023 }
  // # of banks: 1
  merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_24_to_merged_1_reconstruct_lp129_buf132_load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_138_cache merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_24_to_merged_1_reconstruct_lp129_buf132_load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_138;
};



inline void merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_24_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_24, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_24_to_merged_1_reconstruct_lp129_buf132_load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_138.push(merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_24);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_138_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_138 read pattern: { load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 1023 }
  // Read schedule : { load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { rc137_sm677_0834[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_24 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_24_to_merged_1_reconstruct_lp129_buf132_load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_138.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_24;
  return 0;
}

// # of bundles = 2
// load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_read
//	merged_1_reconstruct_lp129_buf132_load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_138
inline hw_uint<32> merged_1_reconstruct_lp129_buf132_load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_read_bundle_read(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_1_reconstruct_lp129_buf132_load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_138

	hw_uint<32> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_138_res = merged_1_reconstruct_lp129_buf132_load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_138_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<0, 32>(result, merged_1_reconstruct_lp129_buf132_load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_138_res);
	return result;
}

// rc137_sm677_0834_write
//	merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_24
inline void merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_write_bundle_write(hw_uint<32>& rc137_sm677_0834_write, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_24_res = rc137_sm677_0834_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_24_write(merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_24_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
}

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_2_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 1024
	// # of read delays: 1024
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023
	fifo<hw_uint<32> , 1024> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1023 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_3_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 1024
	// # of read delays: 1024
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023
	fifo<hw_uint<32> , 1024> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1023 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache {
  // Reader addrs...
    // { us_merged_1_reconstruct_lp129_buf132144_merged1078[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 1023 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged1078[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 1023 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // # of banks: 2
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_2_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_2;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_3_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_3;
};



inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_2.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_3.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_2_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_2 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged1078[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 1023 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged1078[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_2.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 1022 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((1023 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_3_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_3 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged1078[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 1023 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged1078[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_3.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 1022 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((1023 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139;
  return 0;
}

// # of bundles = 2
// load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_write
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139
inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_write_bundle_write(hw_uint<32>& load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_write, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139_res = load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_139_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
}

// us_merged_1_reconstruct_lp129_buf132144_merged1078_read
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_2
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_3
inline hw_uint<64> merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_read_bundle_read(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_2
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_3

	hw_uint<64> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_2_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_2_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<0, 64>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_2_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_3_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_3_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<32, 64>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_3_res);
	return result;
}

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_0_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_63_cache {
	// RAM Box: {[1, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_1_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_64_cache {
	// RAM Box: {[0, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[1 + 2merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 1023 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[2merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 1023 }
  // # of banks: 2
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_0_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_63_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_0_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_63;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_1_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_64_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_1_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_64;
};



inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_0_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_0, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_0_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_63.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_0);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_1_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_1, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_1_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_64.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_1);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_63_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_63 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[1 + 2merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 1023 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1078[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_0 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_0_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_63.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_0;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_64_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_64 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[2merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 1023 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1078[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_1 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_1_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_64.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_1;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_read
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_63
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_64
inline hw_uint<64> merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_63
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_64

	hw_uint<64> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_63_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_63_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<0, 64>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_63_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_64_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_64_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<32, 64>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_64_res);
	return result;
}

// us_merged_1_reconstruct_lp129_buf132144_merged1078_write
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_0
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_1
inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_write_bundle_write(hw_uint<64>& us_merged_1_reconstruct_lp129_buf132144_merged1078_write, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_0_res = us_merged_1_reconstruct_lp129_buf132144_merged1078_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_0_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_0_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_1_res = us_merged_1_reconstruct_lp129_buf132144_merged1078_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_1_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_1_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
}

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_57_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_80_cache {
	// RAM Box: {[1, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_58_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_82_cache {
	// RAM Box: {[0, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache {
  // Reader addrs...
    // { merged_0_reconstruct_lp138140_merged1081[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[1 + 2merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 1023 }
    // { merged_0_reconstruct_lp138140_merged1081[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[2merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 1023 }
  // # of banks: 2
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_57_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_80_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_57_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_80;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_58_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_82_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_58_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_82;
};



inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_57_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_57, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_57_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_80.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_57);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_58_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_58, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_58_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_82.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_58);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_80_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_80 read pattern: { merged_0_reconstruct_lp138140_merged1081[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[1 + 2merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 1023 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1081[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_57 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_57_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_80.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_57;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_82_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_82 read pattern: { merged_0_reconstruct_lp138140_merged1081[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[2merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 1023 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1081[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_58 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_58_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_82.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_58;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged1081_read
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_80
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_82
inline hw_uint<64> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_80
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_82

	hw_uint<64> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_80_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_80_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<0, 64>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_80_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_82_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_82_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<32, 64>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_82_res);
	return result;
}

// merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_write
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_57
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_58
inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_write_bundle_write(hw_uint<64>& merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_write, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_57_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_57_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_57_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_58_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_58_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_58_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
}

struct merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_34_to_merged_2_load_to_merged_2_to_gp_14461464_sm728_0976_124_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_cache {
  // Reader addrs...
    // { load_to_merged_2_to_gp_14461464_sm728_0976[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 511 }
  // # of banks: 1
  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_34_to_merged_2_load_to_merged_2_to_gp_14461464_sm728_0976_124_cache merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_34_to_merged_2_load_to_merged_2_to_gp_14461464_sm728_0976_124;
};



inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_34_write(hw_uint<32> & merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_34, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_34_to_merged_2_load_to_merged_2_to_gp_14461464_sm728_0976_124.push(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_34);
}

inline hw_uint<32>  merged_2_load_to_merged_2_to_gp_14461464_sm728_0976_124_select(merged_2_cache& merged_2, int root, int merged_2_ld463, int merged_2_ld462, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_load_to_merged_2_to_gp_14461464_sm728_0976_124 read pattern: { load_to_merged_2_to_gp_14461464_sm728_0976[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 511 }
  // Read schedule : { load_to_merged_2_to_gp_14461464_sm728_0976[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_34 = merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_34_to_merged_2_load_to_merged_2_to_gp_14461464_sm728_0976_124.peek(/* one reader or all rams */ 0);
  return value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_34;
  return 0;
}

// # of bundles = 2
// load_to_merged_2_to_gp_14461464_sm728_0976_read
//	merged_2_load_to_merged_2_to_gp_14461464_sm728_0976_124
inline hw_uint<32> merged_2_load_to_merged_2_to_gp_14461464_sm728_0976_read_bundle_read(merged_2_cache& merged_2, int root, int merged_2_ld463, int merged_2_ld462, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_2_load_to_merged_2_to_gp_14461464_sm728_0976_124

	hw_uint<32> result;
	hw_uint<32>  merged_2_load_to_merged_2_to_gp_14461464_sm728_0976_124_res = merged_2_load_to_merged_2_to_gp_14461464_sm728_0976_124_select(merged_2, root, merged_2_ld463, merged_2_ld462, dynamic_address);
	set_at<0, 32>(result, merged_2_load_to_merged_2_to_gp_14461464_sm728_0976_124_res);
	return result;
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_write
//	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_34
inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_write_bundle_write(hw_uint<32>& pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_write, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
	hw_uint<32>  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_34_res = pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_write.extract<0, 31>();
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_34_write(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_34_res, merged_2, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
}

struct merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_133_to_merged_2_FIFO_buf629_rc128_sm675_0802_28_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_FIFO_buf629_cache {
  // Reader addrs...
    // { rc128_sm675_0802[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 511 }
  // # of banks: 1
  merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_133_to_merged_2_FIFO_buf629_rc128_sm675_0802_28_cache merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_133_to_merged_2_FIFO_buf629_rc128_sm675_0802_28;
};



inline void merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_133_write(hw_uint<32> & merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_133, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_to_gp_14461_ld631, int merged_2_to_gp_14461_ld630, int dynamic_address) {
  merged_2_FIFO_buf629.merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_133_to_merged_2_FIFO_buf629_rc128_sm675_0802_28.push(merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_133);
}

inline hw_uint<32>  merged_2_FIFO_buf629_rc128_sm675_0802_28_select(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_FIFO_buf629_rc128_sm675_0802_28 read pattern: { rc128_sm675_0802[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 511 }
  // Read schedule : { rc128_sm675_0802[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_merged_2_FIFO_buf629632_sm756_01044[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 98] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_133 = merged_2_FIFO_buf629.merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_133_to_merged_2_FIFO_buf629_rc128_sm675_0802_28.peek(/* one reader or all rams */ 0);
  return value_merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_133;
  return 0;
}

// # of bundles = 2
// load_to_merged_2_FIFO_buf629632_sm756_01044_write
//	merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_133
inline void merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_write_bundle_write(hw_uint<32>& load_to_merged_2_FIFO_buf629632_sm756_01044_write, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_to_gp_14461_ld631, int merged_2_to_gp_14461_ld630, int dynamic_address) {
	hw_uint<32>  merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_133_res = load_to_merged_2_FIFO_buf629632_sm756_01044_write.extract<0, 31>();
	merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_133_write(merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_133_res, merged_2_FIFO_buf629, root, merged_2_to_gp_14461_ld631, merged_2_to_gp_14461_ld630, dynamic_address);
}

// rc128_sm675_0802_read
//	merged_2_FIFO_buf629_rc128_sm675_0802_28
inline hw_uint<32> merged_2_FIFO_buf629_rc128_sm675_0802_read_bundle_read(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_2_FIFO_buf629_rc128_sm675_0802_28

	hw_uint<32> result;
	hw_uint<32>  merged_2_FIFO_buf629_rc128_sm675_0802_28_res = merged_2_FIFO_buf629_rc128_sm675_0802_28_select(merged_2_FIFO_buf629, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<0, 32>(result, merged_2_FIFO_buf629_rc128_sm675_0802_28_res);
	return result;
}

struct merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_27_to_merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_130_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_cache {
  // Reader addrs...
    // { load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 511 }
  // # of banks: 1
  merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_27_to_merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_130_cache merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_27_to_merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_130;
};



inline void merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_27_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_27, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_27_to_merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_130.push(merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_27);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_130_select(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120_buf123_ld467, int merged_2_reconstruct_lp120_buf123_ld466, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_130 read pattern: { load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 511 }
  // Read schedule : { load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { rc128_sm675_0802[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_27 = merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_27_to_merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_130.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_27;
  return 0;
}

// # of bundles = 2
// load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_read
//	merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_130
inline hw_uint<32> merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_read_bundle_read(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120_buf123_ld467, int merged_2_reconstruct_lp120_buf123_ld466, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_130

	hw_uint<32> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_130_res = merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_130_select(merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466, dynamic_address);
	set_at<0, 32>(result, merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_130_res);
	return result;
}

// rc128_sm675_0802_write
//	merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_27
inline void merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_write_bundle_write(hw_uint<32>& rc128_sm675_0802_write, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_27_res = rc128_sm675_0802_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_27_write(merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_27_res, merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
}

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_131_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us136_sm676_0832_21_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 512
	// # of read delays: 513
  // 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511
	fifo<hw_uint<32> , 512> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(511 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache {
  // Reader addrs...
    // { us136_sm676_0832[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[o0, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 1023 and -1 + us_merged_2_reconstruct_lp120_buf123135 <= 2o0 <= us_merged_2_reconstruct_lp120_buf123135 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // # of banks: 1
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_131_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us136_sm676_0832_21_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_131_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us136_sm676_0832_21;
};



inline void merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_131_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_131, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_131_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us136_sm676_0832_21.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_131);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us136_sm676_0832_21_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us136_sm676_0832_21 read pattern: { us136_sm676_0832[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[o0, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 1023 and -1 + us_merged_2_reconstruct_lp120_buf123135 <= 2o0 <= us_merged_2_reconstruct_lp120_buf123135 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us136_sm676_0832[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_131 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_131_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us136_sm676_0832_21.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 1021 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((511 - floord(2*us_merged_2_reconstruct_lp120_buf123135, 4))) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_131;
  return 0;
}

// # of bundles = 2
// load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_write
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_131
inline void merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_write_bundle_write(hw_uint<32>& load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_write, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_131_res = load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_131_write(merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_131_res, merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, dynamic_address);
}

// us136_sm676_0832_read
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us136_sm676_0832_21
inline hw_uint<32> merged_2_reconstruct_lp120_buf123_FIFO_buf633_us136_sm676_0832_read_bundle_read(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us136_sm676_0832_21

	hw_uint<32> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us136_sm676_0832_21_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us136_sm676_0832_21_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<0, 32>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us136_sm676_0832_21_res);
	return result;
}

struct merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_20_to_merged_2_reconstruct_lp120_buf123_us133_load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_126_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_cache {
  // Reader addrs...
    // { load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 1023 }
  // # of banks: 1
  merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_20_to_merged_2_reconstruct_lp120_buf123_us133_load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_126_cache merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_20_to_merged_2_reconstruct_lp120_buf123_us133_load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_126;
};



inline void merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_20_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_20, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_20_to_merged_2_reconstruct_lp120_buf123_us133_load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_126.push(merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_20);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_126_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_126 read pattern: { load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 1023 }
  // Read schedule : { load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { us136_sm676_0832[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_20 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_20_to_merged_2_reconstruct_lp120_buf123_us133_load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_126.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_20;
  return 0;
}

// # of bundles = 2
// load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_read
//	merged_2_reconstruct_lp120_buf123_us133_load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_126
inline hw_uint<32> merged_2_reconstruct_lp120_buf123_us133_load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_2_reconstruct_lp120_buf123_us133_load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_126

	hw_uint<32> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_126_res = merged_2_reconstruct_lp120_buf123_us133_load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_126_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<0, 32>(result, merged_2_reconstruct_lp120_buf123_us133_load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_126_res);
	return result;
}

// us136_sm676_0832_write
//	merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_20
inline void merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_write_bundle_write(hw_uint<32>& us136_sm676_0832_write, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_20_res = us136_sm676_0832_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_20_write(merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_20_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
}

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_127_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_rc137_sm677_0834_26_cache {
	// RAM Box: {[0, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache {
  // Reader addrs...
    // { rc137_sm677_0834[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 1023 }
  // # of banks: 1
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_127_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_rc137_sm677_0834_26_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_127_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_rc137_sm677_0834_26;
};



inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_127_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_127, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_127_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_rc137_sm677_0834_26.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_127);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_rc137_sm677_0834_26_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_rc137_sm677_0834_26 read pattern: { rc137_sm677_0834[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 1023 }
  // Read schedule : { rc137_sm677_0834[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  // Write schedule: { load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_127 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_127_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_rc137_sm677_0834_26.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_127;
  return 0;
}

// # of bundles = 2
// load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_write
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_127
inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_write_bundle_write(hw_uint<32>& load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_write, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_127_res = load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_127_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_127_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
}

// rc137_sm677_0834_read
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_rc137_sm677_0834_26
inline hw_uint<32> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_rc137_sm677_0834_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_rc137_sm677_0834_26

	hw_uint<32> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_rc137_sm677_0834_26_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_rc137_sm677_0834_26_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<0, 32>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_rc137_sm677_0834_26_res);
	return result;
}

struct merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_54_to_merged_3_load_to_merged_3_to_gp_30473476_sm712_0928_120_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_cache {
  // Reader addrs...
    // { load_to_merged_3_to_gp_30473476_sm712_0928[root = 0, merged_3_ld475, merged_3_ld474] -> merged_3[merged_3_ld474, merged_3_ld475] : 0 <= merged_3_ld475 <= 255 and 0 <= merged_3_ld474 <= 255 }
  // # of banks: 1
  merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_54_to_merged_3_load_to_merged_3_to_gp_30473476_sm712_0928_120_cache merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_54_to_merged_3_load_to_merged_3_to_gp_30473476_sm712_0928_120;
};



inline void merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_54_write(hw_uint<32> & merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_54, merged_3_cache& merged_3, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  merged_3.merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_54_to_merged_3_load_to_merged_3_to_gp_30473476_sm712_0928_120.push(merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_54);
}

inline hw_uint<32>  merged_3_load_to_merged_3_to_gp_30473476_sm712_0928_120_select(merged_3_cache& merged_3, int root, int merged_3_ld475, int merged_3_ld474, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_load_to_merged_3_to_gp_30473476_sm712_0928_120 read pattern: { load_to_merged_3_to_gp_30473476_sm712_0928[root = 0, merged_3_ld475, merged_3_ld474] -> merged_3[merged_3_ld474, merged_3_ld475] : 0 <= merged_3_ld475 <= 255 and 0 <= merged_3_ld474 <= 255 }
  // Read schedule : { load_to_merged_3_to_gp_30473476_sm712_0928[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 78] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 73] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_54 = merged_3.merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_54_to_merged_3_load_to_merged_3_to_gp_30473476_sm712_0928_120.peek(/* one reader or all rams */ 0);
  return value_merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_54;
  return 0;
}

// # of bundles = 2
// load_to_merged_3_to_gp_30473476_sm712_0928_read
//	merged_3_load_to_merged_3_to_gp_30473476_sm712_0928_120
inline hw_uint<32> merged_3_load_to_merged_3_to_gp_30473476_sm712_0928_read_bundle_read(merged_3_cache& merged_3, int root, int merged_3_ld475, int merged_3_ld474, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_3_load_to_merged_3_to_gp_30473476_sm712_0928_120

	hw_uint<32> result;
	hw_uint<32>  merged_3_load_to_merged_3_to_gp_30473476_sm712_0928_120_res = merged_3_load_to_merged_3_to_gp_30473476_sm712_0928_120_select(merged_3, root, merged_3_ld475, merged_3_ld474, dynamic_address);
	set_at<0, 32>(result, merged_3_load_to_merged_3_to_gp_30473476_sm712_0928_120_res);
	return result;
}

// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_write
//	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_54
inline void merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_write_bundle_write(hw_uint<32>& pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_write, merged_3_cache& merged_3, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
	hw_uint<32>  merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_54_res = pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_write.extract<0, 31>();
	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_54_write(merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_54_res, merged_3, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
}

struct merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_121_to_merged_3_FIFO_buf641_us127_sm674_0800_23_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 257
  // 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_FIFO_buf641_cache {
  // Reader addrs...
    // { us127_sm674_0800[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[o0, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 511 and -1 + us_merged_3126 <= 2o0 <= us_merged_3126 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // # of banks: 1
  merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_121_to_merged_3_FIFO_buf641_us127_sm674_0800_23_cache merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_121_to_merged_3_FIFO_buf641_us127_sm674_0800_23;
};



inline void merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_121_write(hw_uint<32> & merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_121, merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int merged_3_to_gp_30473_ld643, int merged_3_to_gp_30473_ld642, int dynamic_address) {
  merged_3_FIFO_buf641.merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_121_to_merged_3_FIFO_buf641_us127_sm674_0800_23.push(merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_121);
}

inline hw_uint<32>  merged_3_FIFO_buf641_us127_sm674_0800_23_select(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_FIFO_buf641_us127_sm674_0800_23 read pattern: { us127_sm674_0800[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[o0, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 511 and -1 + us_merged_3126 <= 2o0 <= us_merged_3126 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // Read schedule : { us127_sm674_0800[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 84] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_merged_3_FIFO_buf641644_sm762_01054[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 82] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_121 = merged_3_FIFO_buf641.merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_121_to_merged_3_FIFO_buf641_us127_sm674_0800_23.peek(/* one reader or all rams */ ((-1 - us_merged_3125) % 2 == 0 && 509 - us_merged_3126 >= 0) ? ((255 - floord(2*us_merged_3126, 4))) : 0);
  return value_merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_121;
  return 0;
}

// # of bundles = 2
// load_to_merged_3_FIFO_buf641644_sm762_01054_write
//	merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_121
inline void merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_write_bundle_write(hw_uint<32>& load_to_merged_3_FIFO_buf641644_sm762_01054_write, merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int merged_3_to_gp_30473_ld643, int merged_3_to_gp_30473_ld642, int dynamic_address) {
	hw_uint<32>  merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_121_res = load_to_merged_3_FIFO_buf641644_sm762_01054_write.extract<0, 31>();
	merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_121_write(merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_121_res, merged_3_FIFO_buf641, root, merged_3_to_gp_30473_ld643, merged_3_to_gp_30473_ld642, dynamic_address);
}

// us127_sm674_0800_read
//	merged_3_FIFO_buf641_us127_sm674_0800_23
inline hw_uint<32> merged_3_FIFO_buf641_us127_sm674_0800_read_bundle_read(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_3_FIFO_buf641_us127_sm674_0800_23

	hw_uint<32> result;
	hw_uint<32>  merged_3_FIFO_buf641_us127_sm674_0800_23_res = merged_3_FIFO_buf641_us127_sm674_0800_23_select(merged_3_FIFO_buf641, root, us_merged_3125, us_merged_3126, dynamic_address);
	set_at<0, 32>(result, merged_3_FIFO_buf641_us127_sm674_0800_23_res);
	return result;
}

struct merged_3_us124_us127_sm674_0800_22_to_merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm684_0856_116_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_cache {
  // Reader addrs...
    // { load_to_merged_3_us124_to_gp_14477480_sm684_0856[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 511 }
  // # of banks: 1
  merged_3_us124_us127_sm674_0800_22_to_merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm684_0856_116_cache merged_3_us124_us127_sm674_0800_22_to_merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm684_0856_116;
};



inline void merged_3_us124_us127_sm674_0800_22_write(hw_uint<32> & merged_3_us124_us127_sm674_0800_22, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  merged_3_us124.merged_3_us124_us127_sm674_0800_22_to_merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm684_0856_116.push(merged_3_us124_us127_sm674_0800_22);
}

inline hw_uint<32>  merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm684_0856_116_select(merged_3_us124_cache& merged_3_us124, int root, int merged_3_us124_ld479, int merged_3_us124_ld478, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm684_0856_116 read pattern: { load_to_merged_3_us124_to_gp_14477480_sm684_0856[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 511 }
  // Read schedule : { load_to_merged_3_us124_to_gp_14477480_sm684_0856[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 87] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { us127_sm674_0800[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 84] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_merged_3_us124_us127_sm674_0800_22 = merged_3_us124.merged_3_us124_us127_sm674_0800_22_to_merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm684_0856_116.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_us127_sm674_0800_22;
  return 0;
}

// # of bundles = 2
// load_to_merged_3_us124_to_gp_14477480_sm684_0856_read
//	merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm684_0856_116
inline hw_uint<32> merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm684_0856_read_bundle_read(merged_3_us124_cache& merged_3_us124, int root, int merged_3_us124_ld479, int merged_3_us124_ld478, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm684_0856_116

	hw_uint<32> result;
	hw_uint<32>  merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm684_0856_116_res = merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm684_0856_116_select(merged_3_us124, root, merged_3_us124_ld479, merged_3_us124_ld478, dynamic_address);
	set_at<0, 32>(result, merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm684_0856_116_res);
	return result;
}

// us127_sm674_0800_write
//	merged_3_us124_us127_sm674_0800_22
inline void merged_3_us124_us127_sm674_0800_write_bundle_write(hw_uint<32>& us127_sm674_0800_write, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
	hw_uint<32>  merged_3_us124_us127_sm674_0800_22_res = us127_sm674_0800_write.extract<0, 31>();
	merged_3_us124_us127_sm674_0800_22_write(merged_3_us124_us127_sm674_0800_22_res, merged_3_us124, root, us_merged_3125, us_merged_3126, dynamic_address);
}

struct merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_117_to_merged_3_us124_FIFO_buf645_rc128_sm675_0802_29_cache {
	// RAM Box: {[0, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_FIFO_buf645_cache {
  // Reader addrs...
    // { rc128_sm675_0802[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 511 }
  // # of banks: 1
  merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_117_to_merged_3_us124_FIFO_buf645_rc128_sm675_0802_29_cache merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_117_to_merged_3_us124_FIFO_buf645_rc128_sm675_0802_29;
};



inline void merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_117_write(hw_uint<32> & merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_117, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_3_us124_to_gp_14477_ld647, int merged_3_us124_to_gp_14477_ld646, int dynamic_address) {
  merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_117_to_merged_3_us124_FIFO_buf645_rc128_sm675_0802_29.push(merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_117);
}

inline hw_uint<32>  merged_3_us124_FIFO_buf645_rc128_sm675_0802_29_select(merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_FIFO_buf645_rc128_sm675_0802_29 read pattern: { rc128_sm675_0802[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 511 }
  // Read schedule : { rc128_sm675_0802[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  // Write schedule: { load_to_merged_3_us124_FIFO_buf645648_sm763_01056[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 90] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
  auto value_merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_117 = merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_117_to_merged_3_us124_FIFO_buf645_rc128_sm675_0802_29.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_117;
  return 0;
}

// # of bundles = 2
// load_to_merged_3_us124_FIFO_buf645648_sm763_01056_write
//	merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_117
inline void merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_write_bundle_write(hw_uint<32>& load_to_merged_3_us124_FIFO_buf645648_sm763_01056_write, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_3_us124_to_gp_14477_ld647, int merged_3_us124_to_gp_14477_ld646, int dynamic_address) {
	hw_uint<32>  merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_117_res = load_to_merged_3_us124_FIFO_buf645648_sm763_01056_write.extract<0, 31>();
	merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_117_write(merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_117_res, merged_3_us124_FIFO_buf645, root, merged_3_us124_to_gp_14477_ld647, merged_3_us124_to_gp_14477_ld646, dynamic_address);
}

// rc128_sm675_0802_read
//	merged_3_us124_FIFO_buf645_rc128_sm675_0802_29
inline hw_uint<32> merged_3_us124_FIFO_buf645_rc128_sm675_0802_read_bundle_read(merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_3_us124_FIFO_buf645_rc128_sm675_0802_29

	hw_uint<32> result;
	hw_uint<32>  merged_3_us124_FIFO_buf645_rc128_sm675_0802_29_res = merged_3_us124_FIFO_buf645_rc128_sm675_0802_29_select(merged_3_us124_FIFO_buf645, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<0, 32>(result, merged_3_us124_FIFO_buf645_rc128_sm675_0802_29_res);
	return result;
}

// Operation logic
inline void in0_to_gp_0401_ld570_merged1122(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */in0_to_gp_0401, in0_FIFO_buf569_cache& in0_FIFO_buf569, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_to_gp_0401
	auto in0_to_gp_0401__lp_2_m_in0_to_gp_0401_ld570__p__1_rp__c____in0_to_gp_0401_ld571_value = in0_to_gp_0401.read();
	auto compute_result = in0_to_gp_0401_ld570_cu1121(in0_to_gp_0401__lp_2_m_in0_to_gp_0401_ld570__p__1_rp__c____in0_to_gp_0401_ld571_value);
	// Produce: in0_FIFO_buf569
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1122_write_bundle_write(/* arg names */compute_result, in0_FIFO_buf569, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_110_merged300_sm655_0780(in0_FIFO_buf569_cache& in0_FIFO_buf569, gp_in0_1_buf8_cache& gp_in0_1_buf8, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_FIFO_buf569
	auto in0_FIFO_buf569_2_m__lp__lp_1_m_gp_in0_110__p__0_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in0_19__p___m_3_rp___p__1_p_7_value = in0_FIFO_buf569_gp_in0_110_merged300_sm655_0780_read_bundle_read(in0_FIFO_buf569/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_110_cu298(in0_FIFO_buf569_2_m__lp__lp_1_m_gp_in0_110__p__0_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in0_19__p___m_3_rp___p__1_p_7_value);
	// Produce: gp_in0_1_buf8
	gp_in0_1_buf8_gp_in0_110_merged300_sm655_0780_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910(gp_in0_1_buf8_cache& gp_in0_1_buf8, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_1_buf8_to_gp_7321, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8__lp__lp_1_m_gp_in0_1_buf8_ld322__p__0_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld323__p__3_rp__value = gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910_read_bundle_read(gp_in0_1_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_1_buf8_to_gp_7321
	gp_in0_1_buf8_to_gp_7321.write(gp_in0_1_buf8__lp__lp_1_m_gp_in0_1_buf8_ld322__p__0_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld323__p__3_rp__value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902(gp_in0_1_buf8_cache& gp_in0_1_buf8, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_1_buf8_to_gp_1313, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8__lp_1_m_gp_in0_1_buf8_ld314__p__0_rp__c____gp_in0_1_buf8_ld315_value = gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902_read_bundle_read(gp_in0_1_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_1_buf8_to_gp_1313
	gp_in0_1_buf8_to_gp_1313.write(gp_in0_1_buf8__lp_1_m_gp_in0_1_buf8_ld314__p__0_rp__c____gp_in0_1_buf8_ld315_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908(gp_in0_1_buf8_cache& gp_in0_1_buf8, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_1_buf8_to_gp_22317, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8__lp__lp_1_m_gp_in0_1_buf8_ld318__p__0_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld319__p__3_rp__value = gp_in0_1_buf8_load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908_read_bundle_read(gp_in0_1_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_1_buf8_to_gp_22317
	gp_in0_1_buf8_to_gp_22317.write(gp_in0_1_buf8__lp__lp_1_m_gp_in0_1_buf8_ld318__p__0_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld319__p__3_rp__value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_19_gp_in0_1_buf8_ld315_gp_in0_1_buf8_ld319_gp_in0_1_buf8_ld323_in0_to_gp_0401_ld571_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */in0_to_gp_0401, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_1_buf8_to_gp_1313, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_1_buf8_to_gp_22317, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_1_buf8_to_gp_7321) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_19_gp_in0_1_buf8_ld315_gp_in0_1_buf8_ld319_gp_in0_1_buf8_ld323_in0_to_gp_0401_ld571__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_cache gp_in0_1_buf8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in0_FIFO_buf569_cache in0_FIFO_buf569;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in0_to_gp_0401_ld570_merged1122[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030; load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029; load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908[d0 = 0, d1, d2] -> [0, 8 + 2d1, 4 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; gp_in0_110_merged300_sm655_0780[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 6] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029; load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910[d0 = 0, d1, d2] -> [0, 10 + 2d1, 4 + d2, 9] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
//   { in0_to_gp_0401_ld570_merged1122[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
// Condition for in0_to_gp_0401_ld570_merged1122(((((-5 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 7] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
// Condition for load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-7 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908[d0 = 0, d1, d2] -> [0, 8 + 2d1, 4 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-11 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { gp_in0_110_merged300_sm655_0780[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 6] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
// Condition for gp_in0_110_merged300_sm655_0780(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-6 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910[d0 = 0, d1, d2] -> [0, 10 + 2d1, 4 + d2, 9] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-9 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 1030 and 6 <= i3 <= 7; [0, i1, i2, 5] : 0 <= i1 <= 2054 and 0 <= i2 <= 1030; [0, i1, i2, 11] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 4 <= i2 <= 1027; [0, i1, i2, 9] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 4 <= i2 <= 1027 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2056; i1++) {
	    for (int i2 = 0; i2 <= 1030; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i1 <= 2054 }
	        // { [i0, i1, i2] : i1 <= 2054 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	        if ((((((2054 + -1*i1)) >= 0)))) {
	          in0_to_gp_0401_ld570_merged1122(in0_to_gp_0401 /* buf name */, in0_FIFO_buf569, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in0_110_merged300_sm655_0780(in0_FIFO_buf569 /* buf name */, gp_in0_1_buf8, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          load_to_gp_in0_1_buf8_to_gp_1313316_sm702_0902(gp_in0_1_buf8 /* buf name */, gp_in0_1_buf8_to_gp_1313, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 10 and 4 <= i2 <= 1027 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 10 and 4 <= i2 <= 1027 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	          // { [i0, i1, i2] : 1027 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))) {
	          load_to_gp_in0_1_buf8_to_gp_7321324_sm705_0910(gp_in0_1_buf8 /* buf name */, gp_in0_1_buf8_to_gp_7321, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 4 <= i2 <= 1027 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 4 <= i2 <= 1027 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	          // { [i0, i1, i2] : 1027 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))) {
	          load_to_gp_in0_1_buf8_to_gp_22317320_sm704_0908(gp_in0_1_buf8 /* buf name */, gp_in0_1_buf8_to_gp_22317, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862(gp_in0_2_buf16_cache& gp_in0_2_buf16, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_2_buf16_to_gp_2329, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16__lp_1_m_gp_in0_2_buf16_ld330__p__0_rp__c____gp_in0_2_buf16_ld331_value = gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862_read_bundle_read(gp_in0_2_buf16/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_2_buf16_to_gp_2329
	gp_in0_2_buf16_to_gp_2329.write(gp_in0_2_buf16__lp_1_m_gp_in0_2_buf16_ld330__p__0_rp__c____gp_in0_2_buf16_ld331_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930(gp_in0_2_buf16_cache& gp_in0_2_buf16, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_2_buf16_to_gp_8337, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16__lp__lp_1_m_gp_in0_2_buf16_ld338__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld339__p__1_rp__value = gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930_read_bundle_read(gp_in0_2_buf16/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_2_buf16_to_gp_8337
	gp_in0_2_buf16_to_gp_8337.write(gp_in0_2_buf16__lp__lp_1_m_gp_in0_2_buf16_ld338__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld339__p__1_rp__value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_218_merged297_sm651_0768(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, gp_in0_2_buf16_cache& gp_in0_2_buf16, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_FIFO_buf481
	auto gp_in0_1_buf8_FIFO_buf481_2_m__lp__lp_1_m_gp_in0_218__p__0_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in0_217__p___m_1_rp___p__1_p_3_value = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged297_sm651_0768_read_bundle_read(gp_in0_1_buf8_FIFO_buf481/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_218_cu295(gp_in0_1_buf8_FIFO_buf481_2_m__lp__lp_1_m_gp_in0_218__p__0_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in0_217__p___m_1_rp___p__1_p_3_value);
	// Produce: gp_in0_2_buf16
	gp_in0_2_buf16_gp_in0_218_merged297_sm651_0768_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_1_buf8_to_gp_1313, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_to_gp_1313
	auto gp_in0_1_buf8_to_gp_1313__lp_1_m_gp_in0_1_buf8_to_gp_1313_ld482__p__0_rp__c____gp_in0_1_buf8_to_gp_1313_ld483_value = gp_in0_1_buf8_to_gp_1313.read();
	// Produce: gp_in0_1_buf8_FIFO_buf481
	gp_in0_1_buf8_FIFO_buf481_load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988_write_bundle_write(/* arg names */gp_in0_1_buf8_to_gp_1313__lp_1_m_gp_in0_1_buf8_to_gp_1313_ld482__p__0_rp__c____gp_in0_1_buf8_to_gp_1313_ld483_value, gp_in0_1_buf8_FIFO_buf481, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914(gp_in0_2_buf16_cache& gp_in0_2_buf16, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_2_buf16_to_gp_23333, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16__lp__lp_1_m_gp_in0_2_buf16_ld334__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld335__p__1_rp__value = gp_in0_2_buf16_load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914_read_bundle_read(gp_in0_2_buf16/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_2_buf16_to_gp_23333
	gp_in0_2_buf16_to_gp_23333.write(gp_in0_2_buf16__lp__lp_1_m_gp_in0_2_buf16_ld334__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld335__p__1_rp__value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_to_gp_1313_ld483_gp_in0_217_gp_in0_2_buf16_ld331_gp_in0_2_buf16_ld335_gp_in0_2_buf16_ld339_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_1_buf8_to_gp_1313, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_2_buf16_to_gp_2329, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_2_buf16_to_gp_23333, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_2_buf16_to_gp_8337) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_to_gp_1313_ld483_gp_in0_217_gp_in0_2_buf16_ld331_gp_in0_2_buf16_ld335_gp_in0_2_buf16_ld339__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_FIFO_buf481_cache gp_in0_1_buf8_FIFO_buf481;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_cache gp_in0_2_buf16;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_218_merged297_sm651_0768[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 16] : 0 <= d1 <= 512 and 0 <= d2 <= 513; load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029; load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 24] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 513; load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 22] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { gp_in0_218_merged297_sm651_0768[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 16] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
// Condition for gp_in0_218_merged297_sm651_0768(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-16 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 14] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
// Condition for load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-14 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 24] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-24 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 19] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
// Condition for load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-19 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 22] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-22 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 24] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 10 <= i1 <= 2054 and 5 <= i2 <= 1027; [0, i1, i2, 22] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 10 <= i1 <= 2054 and 5 <= i2 <= 1027; [0, i1, i2, 19] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 6 <= i1 <= 2054 and 3 <= i2 <= 1029; [0, i1, i2, 16] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 6 <= i1 <= 2054 and 3 <= i2 <= 1029; [0, i1, i2, 14] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 1030 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 2; i1 <= 2054; i1++) {
	    for (int i2 = 1; i2 <= 1030; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          load_to_gp_in0_1_buf8_FIFO_buf481484_sm734_0988(gp_in0_1_buf8_to_gp_1313 /* buf name */, gp_in0_1_buf8_FIFO_buf481, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 6 and i2 >= 3 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 6 and i2 >= 3 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          gp_in0_218_merged297_sm651_0768(gp_in0_1_buf8_FIFO_buf481 /* buf name */, gp_in0_2_buf16, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 6 and i2 >= 3 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 6 and i2 >= 3 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          load_to_gp_in0_2_buf16_to_gp_2329332_sm686_0862(gp_in0_2_buf16 /* buf name */, gp_in0_2_buf16_to_gp_2329, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 10 and 5 <= i2 <= 1027 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 10 and 5 <= i2 <= 1027 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -5 + i2 >= 0 }
	          // { [i0, i1, i2] : 1027 - i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))) {
	          load_to_gp_in0_2_buf16_to_gp_8337340_sm713_0930(gp_in0_2_buf16 /* buf name */, gp_in0_2_buf16_to_gp_8337, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 10 and 5 <= i2 <= 1027 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 10 and 5 <= i2 <= 1027 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -5 + i2 >= 0 }
	          // { [i0, i1, i2] : 1027 - i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))) {
	          load_to_gp_in0_2_buf16_to_gp_23333336_sm707_0914(gp_in0_2_buf16 /* buf name */, gp_in0_2_buf16_to_gp_23333, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void diff95_sm667_0806(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, lp_in1_1_buf92_cache& lp_in1_1_buf92, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_FIFO_buf525
	auto gp_in1_1_buf56_FIFO_buf525__lp_1_m_lp_in1_194__p__0_rp__p_3_c_____lp_in1_193_p_3_value = gp_in1_1_buf56_FIFO_buf525_diff95_sm667_0806_read_bundle_read(gp_in1_1_buf56_FIFO_buf525/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_2_buf64_us88_FIFO_buf553
	auto gp_in1_2_buf64_us88_FIFO_buf553__lp_1_m_lp_in1_194__p__0_rp__p_0_c_____lp_in1_193_p_0_value = gp_in1_2_buf64_us88_FIFO_buf553_diff95_sm667_0806_read_bundle_read(gp_in1_2_buf64_us88_FIFO_buf553/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_diff_float_32(gp_in1_1_buf56_FIFO_buf525__lp_1_m_lp_in1_194__p__0_rp__p_3_c_____lp_in1_193_p_3_value, gp_in1_2_buf64_us88_FIFO_buf553__lp_1_m_lp_in1_194__p__0_rp__p_0_c_____lp_in1_193_p_0_value);
	// Produce: lp_in1_1_buf92
	lp_in1_1_buf92_diff95_sm667_0806_write_bundle_write(/* arg names */compute_result, lp_in1_1_buf92, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_1_buf56_to_gp_10357, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_to_gp_10357
	auto gp_in1_1_buf56_to_gp_10357__lp__lp_1_m_gp_in1_1_buf56_to_gp_10357_ld526__p__0_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_10357_ld527__p__3_rp__value = gp_in1_1_buf56_to_gp_10357.read();
	// Produce: gp_in1_1_buf56_FIFO_buf525
	gp_in1_1_buf56_FIFO_buf525_load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886_write_bundle_write(/* arg names */gp_in1_1_buf56_to_gp_10357__lp__lp_1_m_gp_in1_1_buf56_to_gp_10357_ld526__p__0_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_10357_ld527__p__3_rp__value, gp_in1_1_buf56_FIFO_buf525, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_2_buf64_us88_to_gp_10385, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_us88_to_gp_10385
	auto gp_in1_2_buf64_us88_to_gp_10385__lp_1_m_gp_in1_2_buf64_us88_to_gp_10385_ld554__p__0_rp__c____gp_in1_2_buf64_us88_to_gp_10385_ld555_value = gp_in1_2_buf64_us88_to_gp_10385.read();
	// Produce: gp_in1_2_buf64_us88_FIFO_buf553
	gp_in1_2_buf64_us88_FIFO_buf553_load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892_write_bundle_write(/* arg names */gp_in1_2_buf64_us88_to_gp_10385__lp_1_m_gp_in1_2_buf64_us88_to_gp_10385_ld554__p__0_rp__c____gp_in1_2_buf64_us88_to_gp_10385_ld555_value, gp_in1_2_buf64_us88_FIFO_buf553, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850(lp_in1_1_buf92_cache& lp_in1_1_buf92, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */lp_in1_1_buf92_to_gp_19433, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_1_buf92
	auto lp_in1_1_buf92__lp_1_m_lp_in1_1_buf92_ld434__p__0_rp__c____lp_in1_1_buf92_ld435_value = lp_in1_1_buf92_load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850_read_bundle_read(lp_in1_1_buf92/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: lp_in1_1_buf92_to_gp_19433
	lp_in1_1_buf92_to_gp_19433.write(lp_in1_1_buf92__lp_1_m_lp_in1_1_buf92_ld434__p__0_rp__c____lp_in1_1_buf92_ld435_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_to_gp_10357_ld527_gp_in1_2_buf64_us88_to_gp_10385_ld555_lp_in1_193_lp_in1_1_buf92_ld435_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_1_buf56_to_gp_10357, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_2_buf64_us88_to_gp_10385, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */lp_in1_1_buf92_to_gp_19433) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_to_gp_10357_ld527_gp_in1_2_buf64_us88_to_gp_10385_ld555_lp_in1_193_lp_in1_1_buf92_ld435__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_FIFO_buf525_cache gp_in1_1_buf56_FIFO_buf525;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_us88_FIFO_buf553_cache gp_in1_2_buf64_us88_FIFO_buf553;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_1_buf92_cache lp_in1_1_buf92;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { diff95_sm667_0806[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 67] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 33] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 81] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
//   { diff95_sm667_0806[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 74] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for diff95_sm667_0806(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-74 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))
//   { load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 67] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-67 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))
//   { load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 33] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-33 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))
//   { load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 81] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-81 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 81] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 5 <= i2 <= 1028; [0, i1, i2, 74] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 5 <= i2 <= 1028; [0, i1, i2, 67] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 5 <= i2 <= 1028; [0, i1, i2, 33] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 5 <= i2 <= 1028 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 5; i2 <= 1028; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          load_to_gp_in1_1_buf56_FIFO_buf525528_sm696_0886(gp_in1_1_buf56_to_gp_10357 /* buf name */, gp_in1_1_buf56_FIFO_buf525, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          load_to_gp_in1_2_buf64_us88_FIFO_buf553556_sm698_0892(gp_in1_2_buf64_us88_to_gp_10385 /* buf name */, gp_in1_2_buf64_us88_FIFO_buf553, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          diff95_sm667_0806(gp_in1_1_buf56_FIFO_buf525 /* buf name */, gp_in1_2_buf64_us88_FIFO_buf553 /* buf name */, lp_in1_1_buf92, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          load_to_lp_in1_1_buf92_to_gp_19433436_sm682_0850(lp_in1_1_buf92 /* buf name */, lp_in1_1_buf92_to_gp_19433, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_2_buf64_to_gp_11373, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_to_gp_11373
	auto gp_in1_2_buf64_to_gp_11373__lp__lp_1_m_gp_in1_2_buf64_to_gp_11373_ld542__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_11373_ld543__p__1_rp__value = gp_in1_2_buf64_to_gp_11373.read();
	// Produce: gp_in1_2_buf64_FIFO_buf541
	gp_in1_2_buf64_FIFO_buf541_load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994_write_bundle_write(/* arg names */gp_in1_2_buf64_to_gp_11373__lp__lp_1_m_gp_in1_2_buf64_to_gp_11373_ld542__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_11373_ld543__p__1_rp__value, gp_in1_2_buf64_FIFO_buf541, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void diff87_sm660_0820(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, lp_in1_2_buf84_cache& lp_in1_2_buf84, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_FIFO_buf541
	auto gp_in1_2_buf64_FIFO_buf541__lp_1_m_lp_in1_286__p__0_rp__p_1_c_____lp_in1_285_p_1_value = gp_in1_2_buf64_FIFO_buf541_diff87_sm660_0820_read_bundle_read(gp_in1_2_buf64_FIFO_buf541/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_3_buf72_us80_FIFO_buf565
	auto gp_in1_3_buf72_us80_FIFO_buf565__lp_1_m_lp_in1_286__p__0_rp__p_0_c_____lp_in1_285_p_0_value = gp_in1_3_buf72_us80_FIFO_buf565_diff87_sm660_0820_read_bundle_read(gp_in1_3_buf72_us80_FIFO_buf565/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_diff_float_32(gp_in1_2_buf64_FIFO_buf541__lp_1_m_lp_in1_286__p__0_rp__p_1_c_____lp_in1_285_p_1_value, gp_in1_3_buf72_us80_FIFO_buf565__lp_1_m_lp_in1_286__p__0_rp__p_0_c_____lp_in1_285_p_0_value);
	// Produce: lp_in1_2_buf84
	lp_in1_2_buf84_diff87_sm660_0820_write_bundle_write(/* arg names */compute_result, lp_in1_2_buf84, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766(lp_in1_2_buf84_cache& lp_in1_2_buf84, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */lp_in1_2_buf84_to_gp_20437, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_2_buf84
	auto lp_in1_2_buf84__lp_1_m_lp_in1_2_buf84_ld438__p__0_rp__c____lp_in1_2_buf84_ld439_value = lp_in1_2_buf84_load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766_read_bundle_read(lp_in1_2_buf84/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: lp_in1_2_buf84_to_gp_20437
	lp_in1_2_buf84_to_gp_20437.write(lp_in1_2_buf84__lp_1_m_lp_in1_2_buf84_ld438__p__0_rp__c____lp_in1_2_buf84_ld439_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_us80_to_gp_11397, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_us80_to_gp_11397
	auto gp_in1_3_buf72_us80_to_gp_11397__lp_1_m_gp_in1_3_buf72_us80_to_gp_11397_ld566__p__0_rp__c____gp_in1_3_buf72_us80_to_gp_11397_ld567_value = gp_in1_3_buf72_us80_to_gp_11397.read();
	// Produce: gp_in1_3_buf72_us80_FIFO_buf565
	gp_in1_3_buf72_us80_FIFO_buf565_load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986_write_bundle_write(/* arg names */gp_in1_3_buf72_us80_to_gp_11397__lp_1_m_gp_in1_3_buf72_us80_to_gp_11397_ld566__p__0_rp__c____gp_in1_3_buf72_us80_to_gp_11397_ld567_value, gp_in1_3_buf72_us80_FIFO_buf565, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_2_buf64_to_gp_11373_ld543_gp_in1_3_buf72_us80_to_gp_11397_ld567_lp_in1_285_lp_in1_2_buf84_ld439_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_2_buf64_to_gp_11373, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_us80_to_gp_11397, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */lp_in1_2_buf84_to_gp_20437) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_2_buf64_to_gp_11373_ld543_gp_in1_3_buf72_us80_to_gp_11397_ld567_lp_in1_285_lp_in1_2_buf84_ld439__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_FIFO_buf541_cache gp_in1_2_buf64_FIFO_buf541;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_us80_FIFO_buf565_cache gp_in1_3_buf72_us80_FIFO_buf565;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_2_buf84_cache lp_in1_2_buf84;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 511; diff87_sm660_0820[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 92] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 50] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 89] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-93 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { diff87_sm660_0820[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 92] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for diff87_sm660_0820(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-92 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 50] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-50 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 89] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-89 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029 and 92 <= i3 <= 93; [0, i1, i2, 89] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029; [0, i1, i2, 50] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 10 <= i1 <= 2054 and 5 <= i2 <= 1027 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2058; i1++) {
	    for (int i2 = 5; i2 <= 1029; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 <= 2054 and i2 <= 1027 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 <= 2054 and i2 <= 1027 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : 1027 - i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((2054 + -1*i1)) >= 0) && (((1027 + -1*i2)) >= 0)))) {
	          load_to_gp_in1_2_buf64_FIFO_buf541544_sm738_0994(gp_in1_2_buf64_to_gp_11373 /* buf name */, gp_in1_2_buf64_FIFO_buf541, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 14 and i2 >= 7 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 14 and i2 >= 7 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          load_to_gp_in1_3_buf72_us80_FIFO_buf565568_sm733_0986(gp_in1_3_buf72_us80_to_gp_11397 /* buf name */, gp_in1_3_buf72_us80_FIFO_buf565, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 14 and i2 >= 7 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 14 and i2 >= 7 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          diff87_sm660_0820(gp_in1_2_buf64_FIFO_buf541 /* buf name */, gp_in1_3_buf72_us80_FIFO_buf565 /* buf name */, lp_in1_2_buf84, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 14 and i2 >= 7 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 14 and i2 >= 7 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          load_to_lp_in1_2_buf84_to_gp_20437440_sm650_0766(lp_in1_2_buf84 /* buf name */, lp_in1_2_buf84_to_gp_20437, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_0_reconstruct_lp138140_merged1081(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_FIFO_buf609
	auto merged_0_FIFO_buf609__lp_2_m_merged_0_reconstruct_lp138140__p__1_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1081_read_bundle_read(merged_0_FIFO_buf609/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625
	auto merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625__lp_2_m_merged_0_reconstruct_lp138140__p__1_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1081_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_0_reconstruct_lp138140_cu1079(merged_0_FIFO_buf609__lp_2_m_merged_0_reconstruct_lp138140__p__1_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625__lp_2_m_merged_0_reconstruct_lp138140__p__1_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value);
	// Produce: merged_0_reconstruct_lp138_buf141
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1081_write_bundle_write(/* arg names */compute_result, merged_0_reconstruct_lp138_buf141, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_us142_to_gp_12457
	auto merged_1_reconstruct_lp129_buf132_us142_to_gp_12457__lp_2_m_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626__p__1_rp__c____merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_value = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457.read();
	auto compute_result = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_cu1127(merged_1_reconstruct_lp129_buf132_us142_to_gp_12457__lp_2_m_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626__p__1_rp__c____merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_value);
	// Produce: merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_to_gp_12441_ld610_merged1118(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_0_to_gp_12441, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_to_gp_12441
	auto merged_0_to_gp_12441__lp_2_m_merged_0_to_gp_12441_ld610__p__1_rp__c____merged_0_to_gp_12441_ld611_value = merged_0_to_gp_12441.read();
	auto compute_result = merged_0_to_gp_12441_ld610_cu1117(merged_0_to_gp_12441__lp_2_m_merged_0_to_gp_12441_ld610__p__1_rp__c____merged_0_to_gp_12441_ld611_value);
	// Produce: merged_0_FIFO_buf609
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1118_write_bundle_write(/* arg names */compute_result, merged_0_FIFO_buf609, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_reconstruct_lp138_buf141_ld446_merged1090(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_0_reconstruct_lp138_buf141_to_gp_21445, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_reconstruct_lp138_buf141
	auto merged_0_reconstruct_lp138_buf141__lp_2_m_merged_0_reconstruct_lp138_buf141_ld446__p__1_rp__c____merged_0_reconstruct_lp138_buf141_ld447_value = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1090_read_bundle_read(merged_0_reconstruct_lp138_buf141/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_0_reconstruct_lp138_buf141_ld446_cu1089(merged_0_reconstruct_lp138_buf141__lp_2_m_merged_0_reconstruct_lp138_buf141_ld446__p__1_rp__c____merged_0_reconstruct_lp138_buf141_ld447_value);
	// Produce: merged_0_reconstruct_lp138_buf141_to_gp_21445
	merged_0_reconstruct_lp138_buf141_to_gp_21445.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_0_reconstruct_lp138139_merged_0_reconstruct_lp138_buf141_ld447_merged_0_to_gp_12441_ld611_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_0_to_gp_12441, HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_0_reconstruct_lp138_buf141_to_gp_21445) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_0_reconstruct_lp138139_merged_0_reconstruct_lp138_buf141_ld447_merged_0_to_gp_12441_ld611_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_0_FIFO_buf609_cache merged_0_FIFO_buf609;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_0_reconstruct_lp138_buf141_cache merged_0_reconstruct_lp138_buf141;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { merged_0_reconstruct_lp138140_merged1081[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; merged_0_to_gp_12441_ld610_merged1118[d0 = 0, d1, d2] -> [0, 8 + d1, 7 + d2, 83] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; merged_0_reconstruct_lp138_buf141_ld446_merged1090[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
//   { merged_0_reconstruct_lp138140_merged1081[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for merged_0_reconstruct_lp138140_merged1081(((((-111 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { merged_0_to_gp_12441_ld610_merged1118[d0 = 0, d1, d2] -> [0, 8 + d1, 7 + d2, 83] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for merged_0_to_gp_12441_ld610_merged1118(((((-83 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { merged_0_reconstruct_lp138_buf141_ld446_merged1090[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for merged_0_reconstruct_lp138_buf141_ld446_merged1090(((((-112 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128(((((-110 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 14 <= i1 <= 2061 and 7 <= i2 <= 1030 and 110 <= i3 <= 112; [0, i1, i2, 83] : 8 <= i1 <= 2055 and 7 <= i2 <= 1030 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2061; i1++) {
	    for (int i2 = 7; i2 <= 1030; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i1 <= 2055 }
	        // { [i0, i1, i2] : i1 <= 2055 }
	          // { [i0, i1, i2] : 2055 - i1 >= 0 }
	        if ((((((2055 + -1*i1)) >= 0)))) {
	          merged_0_to_gp_12441_ld610_merged1118(merged_0_to_gp_12441 /* buf name */, merged_0_FIFO_buf609, 0, ((-8 + 1*i1)), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0)))) {
	          merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1128(merged_1_reconstruct_lp129_buf132_us142_to_gp_12457 /* buf name */, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, 0, ((-14 + 1*i1)), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0)))) {
	          merged_0_reconstruct_lp138140_merged1081(merged_0_FIFO_buf609 /* buf name */, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625 /* buf name */, merged_0_reconstruct_lp138_buf141, 0, ((-14 + 1*i1)), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0)))) {
	          merged_0_reconstruct_lp138_buf141_ld446_merged1090(merged_0_reconstruct_lp138_buf141 /* buf name */, merged_0_reconstruct_lp138_buf141_to_gp_21445, 0, ((-14 + 1*i1)), ((-7 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_merged_1_FIFO_buf617620_sm761_0940(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_1_to_gp_13449, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_to_gp_13449
	auto merged_1_to_gp_13449__lp_1_m_merged_1_to_gp_13449_ld618__p__0_rp__c____merged_1_to_gp_13449_ld619_value = merged_1_to_gp_13449.read();
	// Produce: merged_1_FIFO_buf617
	merged_1_FIFO_buf617_load_to_merged_1_FIFO_buf617620_sm761_0940_write_bundle_write(/* arg names */merged_1_to_gp_13449__lp_1_m_merged_1_to_gp_13449_ld618__p__0_rp__c____merged_1_to_gp_13449_ld619_value, merged_1_FIFO_buf617, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_us133_to_gp_13469
	auto merged_2_reconstruct_lp120_buf123_us133_to_gp_13469__lp_1_m_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638__p__0_rp__c____merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_value = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469.read();
	// Produce: merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006_write_bundle_write(/* arg names */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469__lp_1_m_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638__p__0_rp__c____merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_value, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void rc137_sm677_0834(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_FIFO_buf617
	auto merged_1_FIFO_buf617__lp_1_m_merged_1_reconstruct_lp129131__p__0_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value = merged_1_FIFO_buf617_rc137_sm677_0834_read_bundle_read(merged_1_FIFO_buf617/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637
	auto merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637__lp_1_m_merged_1_reconstruct_lp129131__p__0_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_rc137_sm677_0834_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_add_float_32(merged_1_FIFO_buf617__lp_1_m_merged_1_reconstruct_lp129131__p__0_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637__lp_1_m_merged_1_reconstruct_lp129131__p__0_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value);
	// Produce: merged_1_reconstruct_lp129_buf132
	merged_1_reconstruct_lp129_buf132_rc137_sm677_0834_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_1_reconstruct_lp129_buf132_to_gp_28453, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132
	auto merged_1_reconstruct_lp129_buf132__lp_1_m_merged_1_reconstruct_lp129_buf132_ld454__p__0_rp__c____merged_1_reconstruct_lp129_buf132_ld455_value = merged_1_reconstruct_lp129_buf132_load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980_read_bundle_read(merged_1_reconstruct_lp129_buf132/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_1_reconstruct_lp129_buf132_to_gp_28453
	merged_1_reconstruct_lp129_buf132_to_gp_28453.write(merged_1_reconstruct_lp129_buf132__lp_1_m_merged_1_reconstruct_lp129_buf132_ld454__p__0_rp__c____merged_1_reconstruct_lp129_buf132_ld455_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_1_reconstruct_lp129130_merged_1_reconstruct_lp129_buf132_ld455_merged_1_to_gp_13449_ld619_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_1_to_gp_13449, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_1_reconstruct_lp129_buf132_to_gp_28453) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_1_reconstruct_lp129130_merged_1_reconstruct_lp129_buf132_ld455_merged_1_to_gp_13449_ld619_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_1_FIFO_buf617_cache merged_1_FIFO_buf617;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_cache merged_1_reconstruct_lp129_buf132;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; rc137_sm677_0834[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; load_to_merged_1_FIFO_buf617620_sm761_0940[d0 = 0, d1, d2] -> [0, 10 + 2d1, 7 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
//   { load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-106 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-104 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { rc137_sm677_0834[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for rc137_sm677_0834(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-105 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { load_to_merged_1_FIFO_buf617620_sm761_0940[d0 = 0, d1, d2] -> [0, 10 + 2d1, 7 + d2, 96] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_merged_1_FIFO_buf617620_sm761_0940(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-96 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (i1) mod 2 = 0 and 14 <= i1 <= 2060 and 7 <= i2 <= 1030 and 104 <= i3 <= 106; [0, i1, i2, 96] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 7 <= i2 <= 1030 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2060; i1++) {
	    for (int i2 = 7; i2 <= 1030; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2056 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2056 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : 2056 - i1 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((2056 + -1*i1)) >= 0)))) {
	          load_to_merged_1_FIFO_buf617620_sm761_0940(merged_1_to_gp_13449 /* buf name */, merged_1_FIFO_buf617, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 14 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 14 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-14 + 1*i1)) >= 0)))) {
	          load_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637640_sm743_01006(merged_2_reconstruct_lp120_buf123_us133_to_gp_13469 /* buf name */, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 14 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 14 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-14 + 1*i1)) >= 0)))) {
	          rc137_sm677_0834(merged_1_FIFO_buf617 /* buf name */, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637 /* buf name */, merged_1_reconstruct_lp129_buf132, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 14 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 14 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-14 + 1*i1)) >= 0)))) {
	          load_to_merged_1_reconstruct_lp129_buf132_to_gp_28453456_sm730_0980(merged_1_reconstruct_lp129_buf132 /* buf name */, merged_1_reconstruct_lp129_buf132_to_gp_28453, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-7 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_merged_2_FIFO_buf629632_sm756_01044(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_2_to_gp_14461, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_to_gp_14461
	auto merged_2_to_gp_14461__lp_1_m_merged_2_to_gp_14461_ld630__p__0_rp__c____merged_2_to_gp_14461_ld631_value = merged_2_to_gp_14461.read();
	// Produce: merged_2_FIFO_buf629
	merged_2_FIFO_buf629_load_to_merged_2_FIFO_buf629632_sm756_01044_write_bundle_write(/* arg names */merged_2_to_gp_14461__lp_1_m_merged_2_to_gp_14461_ld630__p__0_rp__c____merged_2_to_gp_14461_ld631_value, merged_2_FIFO_buf629, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_merged_3_us124_FIFO_buf645648_sm763_01056(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_3_us124_to_gp_14477, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_us124_to_gp_14477
	auto merged_3_us124_to_gp_14477__lp_1_m_merged_3_us124_to_gp_14477_ld646__p__0_rp__c____merged_3_us124_to_gp_14477_ld647_value = merged_3_us124_to_gp_14477.read();
	// Produce: merged_3_us124_FIFO_buf645
	merged_3_us124_FIFO_buf645_load_to_merged_3_us124_FIFO_buf645648_sm763_01056_write_bundle_write(/* arg names */merged_3_us124_to_gp_14477__lp_1_m_merged_3_us124_to_gp_14477_ld646__p__0_rp__c____merged_3_us124_to_gp_14477_ld647_value, merged_3_us124_FIFO_buf645, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void rc128_sm675_0802(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_FIFO_buf629
	auto merged_2_FIFO_buf629__lp_1_m_merged_2_reconstruct_lp120122__p__0_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value = merged_2_FIFO_buf629_rc128_sm675_0802_read_bundle_read(merged_2_FIFO_buf629/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_3_us124_FIFO_buf645
	auto merged_3_us124_FIFO_buf645__lp_1_m_merged_2_reconstruct_lp120122__p__0_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value = merged_3_us124_FIFO_buf645_rc128_sm675_0802_read_bundle_read(merged_3_us124_FIFO_buf645/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_add_float_32(merged_2_FIFO_buf629__lp_1_m_merged_2_reconstruct_lp120122__p__0_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value, merged_3_us124_FIFO_buf645__lp_1_m_merged_2_reconstruct_lp120122__p__0_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value);
	// Produce: merged_2_reconstruct_lp120_buf123
	merged_2_reconstruct_lp120_buf123_rc128_sm675_0802_write_bundle_write(/* arg names */compute_result, merged_2_reconstruct_lp120_buf123, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_2_reconstruct_lp120_buf123_to_gp_29465, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123
	auto merged_2_reconstruct_lp120_buf123__lp_1_m_merged_2_reconstruct_lp120_buf123_ld466__p__0_rp__c____merged_2_reconstruct_lp120_buf123_ld467_value = merged_2_reconstruct_lp120_buf123_load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882_read_bundle_read(merged_2_reconstruct_lp120_buf123/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_2_reconstruct_lp120_buf123_to_gp_29465
	merged_2_reconstruct_lp120_buf123_to_gp_29465.write(merged_2_reconstruct_lp120_buf123__lp_1_m_merged_2_reconstruct_lp120_buf123_ld466__p__0_rp__c____merged_2_reconstruct_lp120_buf123_ld467_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_2_reconstruct_lp120121_merged_2_reconstruct_lp120_buf123_ld467_merged_2_to_gp_14461_ld631_merged_3_us124_to_gp_14477_ld647_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_2_to_gp_14461, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_3_us124_to_gp_14477, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_2_reconstruct_lp120_buf123_to_gp_29465) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_2_reconstruct_lp120121_merged_2_reconstruct_lp120_buf123_ld467_merged_2_to_gp_14461_ld631_merged_3_us124_to_gp_14477_ld647__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_2_FIFO_buf629_cache merged_2_FIFO_buf629;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_cache merged_2_reconstruct_lp120_buf123;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_3_us124_FIFO_buf645_cache merged_3_us124_FIFO_buf645;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_merged_2_FIFO_buf629632_sm756_01044[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 98] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 511; rc128_sm675_0802[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_merged_3_us124_FIFO_buf645648_sm763_01056[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 90] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { load_to_merged_2_FIFO_buf629632_sm756_01044[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 98] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_merged_2_FIFO_buf629632_sm756_01044(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-98 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-100 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { rc128_sm675_0802[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for rc128_sm675_0802(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-99 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_merged_3_us124_FIFO_buf645648_sm763_01056[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 90] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_merged_3_us124_FIFO_buf645648_sm763_01056(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-90 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029 and 98 <= i3 <= 100; [0, i1, i2, 90] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 7; i2 <= 1029; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_merged_3_us124_FIFO_buf645648_sm763_01056(merged_3_us124_to_gp_14477 /* buf name */, merged_3_us124_FIFO_buf645, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_merged_2_FIFO_buf629632_sm756_01044(merged_2_to_gp_14461 /* buf name */, merged_2_FIFO_buf629, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          rc128_sm675_0802(merged_2_FIFO_buf629 /* buf name */, merged_3_us124_FIFO_buf645 /* buf name */, merged_2_reconstruct_lp120_buf123, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_merged_2_reconstruct_lp120_buf123_to_gp_29465468_sm694_0882(merged_2_reconstruct_lp120_buf123 /* buf name */, merged_2_reconstruct_lp120_buf123_to_gp_29465, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_merged_3_to_gp_30473476_sm712_0928(merged_3_cache& merged_3, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_3_to_gp_30473, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3
	auto merged_3__lp_1_m_merged_3_ld474__p__0_rp__c____merged_3_ld475_value = merged_3_load_to_merged_3_to_gp_30473476_sm712_0928_read_bundle_read(merged_3/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_3_to_gp_30473
	merged_3_to_gp_30473.write(merged_3__lp_1_m_merged_3_ld474__p__0_rp__c____merged_3_ld475_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_to_gp_15345, gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_to_gp_15345
	auto gp_in0_3_buf24_to_gp_15345__lp_1_m_gp_in0_3_buf24_to_gp_15345_ld514__p__0_rp__c____gp_in0_3_buf24_to_gp_15345_ld515_value = gp_in0_3_buf24_to_gp_15345.read();
	// Produce: gp_in0_3_buf24_FIFO_buf513
	gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014_write_bundle_write(/* arg names */gp_in0_3_buf24_to_gp_15345__lp_1_m_gp_in0_3_buf24_to_gp_15345_ld514__p__0_rp__c____gp_in0_3_buf24_to_gp_15345_ld515_value, gp_in0_3_buf24_FIFO_buf513, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_to_gp_15389, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_to_gp_15389
	auto gp_in1_3_buf72_to_gp_15389__lp_1_m_gp_in1_3_buf72_to_gp_15389_ld558__p__0_rp__c____gp_in1_3_buf72_to_gp_15389_ld559_value = gp_in1_3_buf72_to_gp_15389.read();
	// Produce: gp_in1_3_buf72_FIFO_buf557
	gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024_write_bundle_write(/* arg names */gp_in1_3_buf72_to_gp_15389__lp_1_m_gp_in1_3_buf72_to_gp_15389_ld558__p__0_rp__c____gp_in1_3_buf72_to_gp_15389_ld559_value, gp_in1_3_buf72_FIFO_buf557, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798(gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, merged_3_cache& merged_3, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_FIFO_buf513
	auto gp_in0_3_buf24_FIFO_buf513__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value = gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_read_bundle_read(gp_in0_3_buf24_FIFO_buf513/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_3_buf72_FIFO_buf557
	auto gp_in1_3_buf72_FIFO_buf557__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value = gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_read_bundle_read(gp_in1_3_buf72_FIFO_buf557/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_float_average(gp_in0_3_buf24_FIFO_buf513__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value, gp_in1_3_buf72_FIFO_buf557__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value);
	// Produce: merged_3
	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798_write_bundle_write(/* arg names */compute_result, merged_3, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_3_buf24_to_gp_15345_ld515_gp_in1_3_buf72_to_gp_15389_ld559_merged_3_ld475_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_to_gp_15345, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_to_gp_15389, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_3_to_gp_30473) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_3_buf24_to_gp_15345_ld515_gp_in1_3_buf72_to_gp_15389_ld559_merged_3_ld475_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_FIFO_buf513_cache gp_in0_3_buf24_FIFO_buf513;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_FIFO_buf557_cache gp_in1_3_buf72_FIFO_buf557;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_3_cache merged_3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 255; pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 73] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 48] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_merged_3_to_gp_30473476_sm712_0928[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 78] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
//   { load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 72] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-72 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 73] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-73 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 48] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-48 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { load_to_merged_3_to_gp_30473476_sm712_0928[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 78] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_merged_3_to_gp_30473476_sm712_0928(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-78 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and 14 <= i1 <= 2054 and 7 <= i2 <= 1027 and 72 <= i3 <= 73; [0, i1, i2, 78] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and 14 <= i1 <= 2054 and 7 <= i2 <= 1027; [0, i1, i2, 48] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and 14 <= i1 <= 2054 and 7 <= i2 <= 1027 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2054; i1++) {
	    for (int i2 = 7; i2 <= 1027; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 4*floor((1 + i2)/4) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_gp_in0_3_buf24_FIFO_buf513516_sm747_01014(gp_in0_3_buf24_to_gp_15345 /* buf name */, gp_in0_3_buf24_FIFO_buf513, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1 + 1*i2)) >> 2)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 4*floor((1 + i2)/4) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_gp_in1_3_buf72_FIFO_buf557560_sm750_01024(gp_in1_3_buf72_to_gp_15389 /* buf name */, gp_in1_3_buf72_FIFO_buf557, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1 + 1*i2)) >> 2)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 4*floor((1 + i2)/4) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_0798(gp_in0_3_buf24_FIFO_buf513 /* buf name */, gp_in1_3_buf72_FIFO_buf557 /* buf name */, merged_3, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1 + 1*i2)) >> 2)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 4*floor((1 + i2)/4) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_merged_3_to_gp_30473476_sm712_0928(merged_3 /* buf name */, merged_3_to_gp_30473, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1 + 1*i2)) >> 2)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void in0_ld406_merged1106(in0_cache& in0, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */in0_to_gp_6405, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0
	auto in0__lp__lp_2_m_in0_ld406__p__1_rp___p__7_rp__c_______lp_in0_ld407__p__7_rp__value = in0_in0_ld406_merged1106_read_bundle_read(in0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in0_ld406_cu1105(in0__lp__lp_2_m_in0_ld406__p__1_rp___p__7_rp__c_______lp_in0_ld407__p__7_rp__value);
	// Produce: in0_to_gp_6405
	in0_to_gp_6405.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in0_ld402_merged1108(in0_cache& in0, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */in0_to_gp_0401, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0
	auto in0__lp_2_m_in0_ld402__p__1_rp__c____in0_ld403_value = in0_in0_ld402_merged1108_read_bundle_read(in0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in0_ld402_cu1107(in0__lp_2_m_in0_ld402__p__1_rp__c____in0_ld403_value);
	// Produce: in0_to_gp_0401
	in0_to_gp_0401.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_in0_oc02_merged1060(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */in0_oc, in0_cache& in0, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_oc
	auto in0_oc__lp__lp_2_m_pw_math_in0_oc02__p__1_rp___p___m_7_rp__p_7_c________lp_pw_math_in0_oc01__p___m_7_rp__p_7_value = in0_oc.read();
	auto compute_result = pw_math_in0_oc02_cu1058(in0_oc__lp__lp_2_m_pw_math_in0_oc02__p__1_rp___p___m_7_rp__p_7_c________lp_pw_math_in0_oc01__p___m_7_rp__p_7_value);
	// Produce: in0
	in0_pw_math_in0_oc02_merged1060_write_bundle_write(/* arg names */compute_result, in0, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in0_ld403_in0_ld407_pw_math_in0_oc01_(HWStream<hw_uint<64> >& /* no bundle get_args num ports = 2 */in0_oc, HWStream<hw_uint<64> >& /* get_args num ports = 2 */in0_to_gp_0401, HWStream<hw_uint<64> >& /* get_args num ports = 2 */in0_to_gp_6405) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in0_ld403_in0_ld407_pw_math_in0_oc01__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in0_cache in0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in0_ld406_merged1106[d0 = 0, d1, d2] -> [0, 7 + d1, 4 + d2, 3] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; pw_math_in0_oc02_merged1060[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030; in0_ld402_merged1108[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
//   { in0_ld406_merged1106[d0 = 0, d1, d2] -> [0, 7 + d1, 4 + d2, 3] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for in0_ld406_merged1106(((((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-7 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { pw_math_in0_oc02_merged1060[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
// Condition for pw_math_in0_oc02_merged1060(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { in0_ld402_merged1108[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
// Condition for in0_ld402_merged1108(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 0 <= i1 <= 2054 and 0 <= i2 <= 1030 and 0 <= i3 <= 1; [0, i1, i2, 3] : 7 <= i1 <= 2054 and 4 <= i2 <= 1027 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2054; i1++) {
	    for (int i2 = 0; i2 <= 1030; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          pw_math_in0_oc02_merged1060(in0_oc /* buf name */, in0, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in0_ld402_merged1108(in0 /* buf name */, in0_to_gp_0401, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 7 and 4 <= i2 <= 1027 }
	        // { [i0, i1, i2] : i1 >= 7 and 4 <= i2 <= 1027 }
	          // { [i0, i1, i2] : -7 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	          // { [i0, i1, i2] : 1027 - i2 >= 0 }
	        if ((((((-7 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))) {
	          in0_ld406_merged1106(in0 /* buf name */, in0_to_gp_6405, 0, ((-7 + 1*i1)), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void in1_ld410_merged1110(in1_cache& in1, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */in1_to_gp_3409, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1
	auto in1__lp_2_m_in1_ld410__p__1_rp__c____in1_ld411_value = in1_in1_ld410_merged1110_read_bundle_read(in1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in1_ld410_cu1109(in1__lp_2_m_in1_ld410__p__1_rp__c____in1_ld411_value);
	// Produce: in1_to_gp_3409
	in1_to_gp_3409.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_in1_oc46_merged1063(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */in1_oc, in1_cache& in1, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_oc
	auto in1_oc__lp__lp_2_m_pw_math_in1_oc46__p__1_rp___p___m_7_rp__p_7_c________lp_pw_math_in1_oc45__p___m_7_rp__p_7_value = in1_oc.read();
	auto compute_result = pw_math_in1_oc46_cu1061(in1_oc__lp__lp_2_m_pw_math_in1_oc46__p__1_rp___p___m_7_rp__p_7_c________lp_pw_math_in1_oc45__p___m_7_rp__p_7_value);
	// Produce: in1
	in1_pw_math_in1_oc46_merged1063_write_bundle_write(/* arg names */compute_result, in1, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in1_ld414_merged1100(in1_cache& in1, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */in1_to_gp_9413, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1
	auto in1__lp__lp_2_m_in1_ld414__p__1_rp___p__7_rp__c_______lp_in1_ld415__p__7_rp__value = in1_in1_ld414_merged1100_read_bundle_read(in1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in1_ld414_cu1099(in1__lp__lp_2_m_in1_ld414__p__1_rp___p__7_rp__c_______lp_in1_ld415__p__7_rp__value);
	// Produce: in1_to_gp_9413
	in1_to_gp_9413.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in1_ld411_in1_ld415_pw_math_in1_oc45_(HWStream<hw_uint<64> >& /* no bundle get_args num ports = 2 */in1_oc, HWStream<hw_uint<64> >& /* get_args num ports = 2 */in1_to_gp_3409, HWStream<hw_uint<64> >& /* get_args num ports = 2 */in1_to_gp_9413) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in1_ld411_in1_ld415_pw_math_in1_oc45__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in1_cache in1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in1_ld410_merged1110[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030; pw_math_in1_oc46_merged1063[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030; in1_ld414_merged1100[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 8] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
//   { in1_ld410_merged1110[d0 = 0, d1, d2] -> [0, d1, d2, 10] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
// Condition for in1_ld410_merged1110(((((-10 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { pw_math_in1_oc46_merged1063[d0 = 0, d1, d2] -> [0, d1, d2, 2] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
// Condition for pw_math_in1_oc46_merged1063(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { in1_ld414_merged1100[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 8] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for in1_ld414_merged1100(((((-8 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 10] : 0 <= i1 <= 2054 and 0 <= i2 <= 1030; [0, i1, i2, 8] : 8 <= i1 <= 2055 and 4 <= i2 <= 1027; [0, i1, i2, 2] : 0 <= i1 <= 2054 and 0 <= i2 <= 1030 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2055; i1++) {
	    for (int i2 = 0; i2 <= 1030; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i1 <= 2054 }
	        // { [i0, i1, i2] : i1 <= 2054 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	        if ((((((2054 + -1*i1)) >= 0)))) {
	          pw_math_in1_oc46_merged1063(in1_oc /* buf name */, in1, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 and 4 <= i2 <= 1027 }
	        // { [i0, i1, i2] : i1 >= 8 and 4 <= i2 <= 1027 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	          // { [i0, i1, i2] : 1027 - i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))) {
	          in1_ld414_merged1100(in1 /* buf name */, in1_to_gp_9413, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 <= 2054 }
	        // { [i0, i1, i2] : i1 <= 2054 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	        if ((((((2054 + -1*i1)) >= 0)))) {
	          in1_ld410_merged1110(in1 /* buf name */, in1_to_gp_3409, 0, ((1*i1)), ((1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_0_ld442_merged1088(merged_0_cache& merged_0, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_0_to_gp_12441, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0
	auto merged_0__lp_2_m_merged_0_ld442__p__1_rp__c____merged_0_ld443_value = merged_0_merged_0_ld442_merged1088_read_bundle_read(merged_0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_0_ld442_cu1087(merged_0__lp_2_m_merged_0_ld442__p__1_rp__c____merged_0_ld443_value);
	// Produce: merged_0_to_gp_12441
	merged_0_to_gp_12441.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, merged_0_cache& merged_0, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_0_buf52_FIFO_buf585
	auto lp_in0_0_buf52_FIFO_buf585__lp_2_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__1_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_read_bundle_read(lp_in0_0_buf52_FIFO_buf585/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_0_buf100_FIFO_buf597
	auto lp_in1_0_buf100_FIFO_buf597__lp_2_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__1_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_read_bundle_read(lp_in1_0_buf100_FIFO_buf597/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_cu1074(lp_in0_0_buf52_FIFO_buf585__lp_2_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__1_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value, lp_in1_0_buf100_FIFO_buf597__lp_2_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__1_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value);
	// Produce: merged_0
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076_write_bundle_write(/* arg names */compute_result, merged_0, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_0_buf100_to_gp_18429_ld598_merged1094(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */lp_in1_0_buf100_to_gp_18429, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_0_buf100_to_gp_18429
	auto lp_in1_0_buf100_to_gp_18429__lp_2_m_lp_in1_0_buf100_to_gp_18429_ld598__p__1_rp__c____lp_in1_0_buf100_to_gp_18429_ld599_value = lp_in1_0_buf100_to_gp_18429.read();
	auto compute_result = lp_in1_0_buf100_to_gp_18429_ld598_cu1093(lp_in1_0_buf100_to_gp_18429__lp_2_m_lp_in1_0_buf100_to_gp_18429_ld598__p__1_rp__c____lp_in1_0_buf100_to_gp_18429_ld599_value);
	// Produce: lp_in1_0_buf100_FIFO_buf597
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1094_write_bundle_write(/* arg names */compute_result, lp_in1_0_buf100_FIFO_buf597, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_0_buf52_to_gp_18417_ld586_merged1116(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */lp_in0_0_buf52_to_gp_18417, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_0_buf52_to_gp_18417
	auto lp_in0_0_buf52_to_gp_18417__lp_2_m_lp_in0_0_buf52_to_gp_18417_ld586__p__1_rp__c____lp_in0_0_buf52_to_gp_18417_ld587_value = lp_in0_0_buf52_to_gp_18417.read();
	auto compute_result = lp_in0_0_buf52_to_gp_18417_ld586_cu1115(lp_in0_0_buf52_to_gp_18417__lp_2_m_lp_in0_0_buf52_to_gp_18417_ld586__p__1_rp__c____lp_in0_0_buf52_to_gp_18417_ld587_value);
	// Produce: lp_in0_0_buf52_FIFO_buf585
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1116_write_bundle_write(/* arg names */compute_result, lp_in0_0_buf52_FIFO_buf585, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_lp_in0_0_buf52_to_gp_18417_ld587_lp_in1_0_buf100_to_gp_18429_ld599_merged_0_ld443_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */lp_in0_0_buf52_to_gp_18417, HWStream<hw_uint<64> >& /* get_args num ports = 2 */lp_in1_0_buf100_to_gp_18429, HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_0_to_gp_12441) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_lp_in0_0_buf52_to_gp_18417_ld587_lp_in1_0_buf100_to_gp_18429_ld599_merged_0_ld443_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  lp_in0_0_buf52_FIFO_buf585_cache lp_in0_0_buf52_FIFO_buf585;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_0_buf100_FIFO_buf597_cache lp_in1_0_buf100_FIFO_buf597;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_0_cache merged_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 76] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; lp_in1_0_buf100_to_gp_18429_ld598_merged1094[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 68] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; merged_0_ld442_merged1088[d0 = 0, d1, d2] -> [0, 8 + d1, 7 + d2, 79] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; lp_in0_0_buf52_to_gp_18417_ld586_merged1116[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
//   { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 76] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076(((((-76 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { lp_in1_0_buf100_to_gp_18429_ld598_merged1094[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 68] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for lp_in1_0_buf100_to_gp_18429_ld598_merged1094(((((-68 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { merged_0_ld442_merged1088[d0 = 0, d1, d2] -> [0, 8 + d1, 7 + d2, 79] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for merged_0_ld442_merged1088(((((-79 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { lp_in0_0_buf52_to_gp_18417_ld586_merged1116[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 34] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for lp_in0_0_buf52_to_gp_18417_ld586_merged1116(((((-34 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 79] : 8 <= i1 <= 2055 and 7 <= i2 <= 1030; [0, i1, i2, 76] : 8 <= i1 <= 2055 and 4 <= i2 <= 1027; [0, i1, i2, 68] : 8 <= i1 <= 2055 and 4 <= i2 <= 1027; [0, i1, i2, 34] : 8 <= i1 <= 2055 and 4 <= i2 <= 1027 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 4; i2 <= 1030; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i2 <= 1027 }
	        // { [i0, i1, i2] : i2 <= 1027 }
	          // { [i0, i1, i2] : 1027 - i2 >= 0 }
	        if ((((((1027 + -1*i2)) >= 0)))) {
	          lp_in0_0_buf52_to_gp_18417_ld586_merged1116(lp_in0_0_buf52_to_gp_18417 /* buf name */, lp_in0_0_buf52_FIFO_buf585, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 <= 1027 }
	        // { [i0, i1, i2] : i2 <= 1027 }
	          // { [i0, i1, i2] : 1027 - i2 >= 0 }
	        if ((((((1027 + -1*i2)) >= 0)))) {
	          lp_in1_0_buf100_to_gp_18429_ld598_merged1094(lp_in1_0_buf100_to_gp_18429 /* buf name */, lp_in1_0_buf100_FIFO_buf597, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 <= 1027 }
	        // { [i0, i1, i2] : i2 <= 1027 }
	          // { [i0, i1, i2] : 1027 - i2 >= 0 }
	        if ((((((1027 + -1*i2)) >= 0)))) {
	          pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1076(lp_in0_0_buf52_FIFO_buf585 /* buf name */, lp_in1_0_buf100_FIFO_buf597 /* buf name */, merged_0, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 >= 7 }
	        // { [i0, i1, i2] : i2 >= 7 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-7 + 1*i2)) >= 0)))) {
	          merged_0_ld442_merged1088(merged_0 /* buf name */, merged_0_to_gp_12441, 0, ((-8 + 1*i1)), ((-7 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */lp_in1_1_buf92_to_gp_19433, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_1_buf92_to_gp_19433
	auto lp_in1_1_buf92_to_gp_19433__lp_1_m_lp_in1_1_buf92_to_gp_19433_ld602__p__0_rp__c____lp_in1_1_buf92_to_gp_19433_ld603_value = lp_in1_1_buf92_to_gp_19433.read();
	// Produce: lp_in1_1_buf92_FIFO_buf601
	lp_in1_1_buf92_FIFO_buf601_load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900_write_bundle_write(/* arg names */lp_in1_1_buf92_to_gp_19433__lp_1_m_lp_in1_1_buf92_to_gp_19433_ld602__p__0_rp__c____lp_in1_1_buf92_to_gp_19433_ld603_value, lp_in1_1_buf92_FIFO_buf601, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */lp_in0_1_buf44_to_gp_19421, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_1_buf44_to_gp_19421
	auto lp_in0_1_buf44_to_gp_19421__lp_1_m_lp_in0_1_buf44_to_gp_19421_ld590__p__0_rp__c____lp_in0_1_buf44_to_gp_19421_ld591_value = lp_in0_1_buf44_to_gp_19421.read();
	// Produce: lp_in0_1_buf44_FIFO_buf589
	lp_in0_1_buf44_FIFO_buf589_load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998_write_bundle_write(/* arg names */lp_in0_1_buf44_to_gp_19421__lp_1_m_lp_in0_1_buf44_to_gp_19421_ld590__p__0_rp__c____lp_in0_1_buf44_to_gp_19421_ld591_value, lp_in0_1_buf44_FIFO_buf589, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, merged_1_cache& merged_1, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_1_buf44_FIFO_buf589
	auto lp_in0_1_buf44_FIFO_buf589__lp_1_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__0_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_read_bundle_read(lp_in0_1_buf44_FIFO_buf589/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_1_buf92_FIFO_buf601
	auto lp_in1_1_buf92_FIFO_buf601__lp_1_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__0_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_read_bundle_read(lp_in1_1_buf92_FIFO_buf601/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_float_average(lp_in0_1_buf44_FIFO_buf589__lp_1_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__0_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value, lp_in1_1_buf92_FIFO_buf601__lp_1_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__0_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value);
	// Produce: merged_1
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794_write_bundle_write(/* arg names */compute_result, merged_1, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_merged_1_to_gp_13449452_sm693_0880(merged_1_cache& merged_1, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_1_to_gp_13449, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1
	auto merged_1__lp_1_m_merged_1_ld450__p__0_rp__c____merged_1_ld451_value = merged_1_load_to_merged_1_to_gp_13449452_sm693_0880_read_bundle_read(merged_1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_1_to_gp_13449
	merged_1_to_gp_13449.write(merged_1__lp_1_m_merged_1_ld450__p__0_rp__c____merged_1_ld451_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_lp_in0_1_buf44_to_gp_19421_ld591_lp_in1_1_buf92_to_gp_19433_ld603_merged_1_ld451_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */lp_in0_1_buf44_to_gp_19421, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */lp_in1_1_buf92_to_gp_19433, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_1_to_gp_13449) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_lp_in0_1_buf44_to_gp_19421_ld591_lp_in1_1_buf92_to_gp_19433_ld603_merged_1_ld451_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  lp_in0_1_buf44_FIFO_buf589_cache lp_in0_1_buf44_FIFO_buf589;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_1_buf92_FIFO_buf601_cache lp_in1_1_buf92_FIFO_buf601;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_cache merged_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 88] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; load_to_merged_1_to_gp_13449452_sm693_0880[d0 = 0, d1, d2] -> [0, 10 + 2d1, 7 + d2, 91] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
//   { load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-86 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))
//   { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 88] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-88 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))
//   { load_to_merged_1_to_gp_13449452_sm693_0880[d0 = 0, d1, d2] -> [0, 10 + 2d1, 7 + d2, 91] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_merged_1_to_gp_13449452_sm693_0880(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-91 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 69] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-69 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 91] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 7 <= i2 <= 1030; [0, i1, i2, 88] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 5 <= i2 <= 1028; [0, i1, i2, 86] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 5 <= i2 <= 1028; [0, i1, i2, 69] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 5 <= i2 <= 1028 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 5; i2 <= 1030; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i2 <= 1028 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i2 <= 1028 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : 1028 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((1028 + -1*i2)) >= 0)))) {
	          load_to_lp_in0_1_buf44_FIFO_buf589592_sm740_0998(lp_in0_1_buf44_to_gp_19421 /* buf name */, lp_in0_1_buf44_FIFO_buf589, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i2 <= 1028 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i2 <= 1028 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : 1028 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((1028 + -1*i2)) >= 0)))) {
	          load_to_lp_in1_1_buf92_FIFO_buf601604_sm701_0900(lp_in1_1_buf92_to_gp_19433 /* buf name */, lp_in1_1_buf92_FIFO_buf601, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i2 <= 1028 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i2 <= 1028 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : 1028 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((1028 + -1*i2)) >= 0)))) {
	          pw_math_lp_in0_1_buf44_lp_in1_1_buf92108111_sm671_0794(lp_in0_1_buf44_FIFO_buf589 /* buf name */, lp_in1_1_buf92_FIFO_buf601 /* buf name */, merged_1, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i2 >= 7 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i2 >= 7 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-7 + 1*i2)) >= 0)))) {
	          load_to_merged_1_to_gp_13449452_sm693_0880(merged_1 /* buf name */, merged_1_to_gp_13449, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-7 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_2_buf16_to_gp_2329, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_to_gp_2329
	auto gp_in0_2_buf16_to_gp_2329__lp_1_m_gp_in0_2_buf16_to_gp_2329_ld498__p__0_rp__c____gp_in0_2_buf16_to_gp_2329_ld499_value = gp_in0_2_buf16_to_gp_2329.read();
	// Produce: gp_in0_2_buf16_FIFO_buf497
	gp_in0_2_buf16_FIFO_buf497_load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008_write_bundle_write(/* arg names */gp_in0_2_buf16_to_gp_2329__lp_1_m_gp_in0_2_buf16_to_gp_2329_ld498__p__0_rp__c____gp_in0_2_buf16_to_gp_2329_ld499_value, gp_in0_2_buf16_FIFO_buf497, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932(gp_in0_3_buf24_cache& gp_in0_3_buf24, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_to_gp_15345, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24
	auto gp_in0_3_buf24__lp_1_m_gp_in0_3_buf24_ld346__p__0_rp__c____gp_in0_3_buf24_ld347_value = gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932_read_bundle_read(gp_in0_3_buf24/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_3_buf24_to_gp_15345
	gp_in0_3_buf24_to_gp_15345.write(gp_in0_3_buf24__lp_1_m_gp_in0_3_buf24_ld346__p__0_rp__c____gp_in0_3_buf24_ld347_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_326_merged312_sm665_0830(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, gp_in0_3_buf24_cache& gp_in0_3_buf24, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_FIFO_buf497
	auto gp_in0_2_buf16_FIFO_buf497_2_m__lp_1_m_gp_in0_326__p__0_rp___p___m_1_p_1_c_______2_m_gp_in0_325__p__1_p_1_value = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm665_0830_read_bundle_read(gp_in0_2_buf16_FIFO_buf497/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_326_cu310(gp_in0_2_buf16_FIFO_buf497_2_m__lp_1_m_gp_in0_326__p__0_rp___p___m_1_p_1_c_______2_m_gp_in0_325__p__1_p_1_value);
	// Produce: gp_in0_3_buf24
	gp_in0_3_buf24_gp_in0_326_merged312_sm665_0830_write_bundle_write(/* arg names */compute_result, gp_in0_3_buf24, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942(gp_in0_3_buf24_cache& gp_in0_3_buf24, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_to_gp_24349, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24
	auto gp_in0_3_buf24__lp_1_m_gp_in0_3_buf24_ld350__p__0_rp__c____gp_in0_3_buf24_ld351_value = gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942_read_bundle_read(gp_in0_3_buf24/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_3_buf24_to_gp_24349
	gp_in0_3_buf24_to_gp_24349.write(gp_in0_3_buf24__lp_1_m_gp_in0_3_buf24_ld350__p__0_rp__c____gp_in0_3_buf24_ld351_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_2_buf16_to_gp_2329_ld499_gp_in0_325_gp_in0_3_buf24_ld347_gp_in0_3_buf24_ld351_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_2_buf16_to_gp_2329, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_to_gp_15345, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_to_gp_24349) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_2_buf16_to_gp_2329_ld499_gp_in0_325_gp_in0_3_buf24_ld347_gp_in0_3_buf24_ld351__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_FIFO_buf497_cache gp_in0_2_buf16_FIFO_buf497;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_cache gp_in0_3_buf24;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 27] : 0 <= d1 <= 512 and 0 <= d2 <= 513; load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 255; gp_in0_326_merged312_sm665_0830[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 37] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
//   { load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 27] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
// Condition for load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-27 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 39] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-39 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { gp_in0_326_merged312_sm665_0830[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 37] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for gp_in0_326_merged312_sm665_0830(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-37 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-51 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 51] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and 14 <= i1 <= 2054 and 7 <= i2 <= 1027; [0, i1, i2, 39] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and 14 <= i1 <= 2054 and 7 <= i2 <= 1027; [0, i1, i2, 37] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and 14 <= i1 <= 2054 and 7 <= i2 <= 1027; [0, i1, i2, 27] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 6 <= i1 <= 2054 and 3 <= i2 <= 1029 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 6; i1 <= 2054; i1++) {
	    for (int i2 = 3; i2 <= 1029; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_gp_in0_2_buf16_FIFO_buf497500_sm744_01008(gp_in0_2_buf16_to_gp_2329 /* buf name */, gp_in0_2_buf16_FIFO_buf497, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and i1 >= 14 and i2 >= 7 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and i1 >= 14 and i2 >= 7 }
	          // { [i0, i1, i2] : -1 - i2 + 4*floor((1 + i2)/4) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          gp_in0_326_merged312_sm665_0830(gp_in0_2_buf16_FIFO_buf497 /* buf name */, gp_in0_3_buf24, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1 + 1*i2)) >> 2)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and i1 >= 14 and i2 >= 7 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and i1 >= 14 and i2 >= 7 }
	          // { [i0, i1, i2] : -1 - i2 + 4*floor((1 + i2)/4) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          load_to_gp_in0_3_buf24_to_gp_15345348_sm714_0932(gp_in0_3_buf24 /* buf name */, gp_in0_3_buf24_to_gp_15345, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1 + 1*i2)) >> 2)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and i1 >= 14 and i2 >= 7 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and i1 >= 14 and i2 >= 7 }
	          // { [i0, i1, i2] : -1 - i2 + 4*floor((1 + i2)/4) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          load_to_gp_in0_3_buf24_to_gp_24349352_sm715_0942(gp_in0_3_buf24 /* buf name */, gp_in0_3_buf24_to_gp_24349, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1 + 1*i2)) >> 2)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_merged_2_to_gp_14461464_sm728_0976(merged_2_cache& merged_2, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_2_to_gp_14461, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2
	auto merged_2__lp_1_m_merged_2_ld462__p__0_rp__c____merged_2_ld463_value = merged_2_load_to_merged_2_to_gp_14461464_sm728_0976_read_bundle_read(merged_2/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_2_to_gp_14461
	merged_2_to_gp_14461.write(merged_2__lp_1_m_merged_2_ld462__p__0_rp__c____merged_2_ld463_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, merged_2_cache& merged_2, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_2_buf36_FIFO_buf593
	auto lp_in0_2_buf36_FIFO_buf593__lp_1_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__0_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value = lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_read_bundle_read(lp_in0_2_buf36_FIFO_buf593/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_2_buf84_FIFO_buf605
	auto lp_in1_2_buf84_FIFO_buf605__lp_1_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__0_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value = lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_read_bundle_read(lp_in1_2_buf84_FIFO_buf605/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_float_average(lp_in0_2_buf36_FIFO_buf593__lp_1_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__0_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value, lp_in1_2_buf84_FIFO_buf605__lp_1_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__0_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value);
	// Produce: merged_2
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796_write_bundle_write(/* arg names */compute_result, merged_2, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */lp_in1_2_buf84_to_gp_20437, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_2_buf84_to_gp_20437
	auto lp_in1_2_buf84_to_gp_20437__lp_1_m_lp_in1_2_buf84_to_gp_20437_ld606__p__0_rp__c____lp_in1_2_buf84_to_gp_20437_ld607_value = lp_in1_2_buf84_to_gp_20437.read();
	// Produce: lp_in1_2_buf84_FIFO_buf605
	lp_in1_2_buf84_FIFO_buf605_load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052_write_bundle_write(/* arg names */lp_in1_2_buf84_to_gp_20437__lp_1_m_lp_in1_2_buf84_to_gp_20437_ld606__p__0_rp__c____lp_in1_2_buf84_to_gp_20437_ld607_value, lp_in1_2_buf84_FIFO_buf605, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */lp_in0_2_buf36_to_gp_20425, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_2_buf36_to_gp_20425
	auto lp_in0_2_buf36_to_gp_20425__lp_1_m_lp_in0_2_buf36_to_gp_20425_ld594__p__0_rp__c____lp_in0_2_buf36_to_gp_20425_ld595_value = lp_in0_2_buf36_to_gp_20425.read();
	// Produce: lp_in0_2_buf36_FIFO_buf593
	lp_in0_2_buf36_FIFO_buf593_load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050_write_bundle_write(/* arg names */lp_in0_2_buf36_to_gp_20425__lp_1_m_lp_in0_2_buf36_to_gp_20425_ld594__p__0_rp__c____lp_in0_2_buf36_to_gp_20425_ld595_value, lp_in0_2_buf36_FIFO_buf593, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_lp_in0_2_buf36_to_gp_20425_ld595_lp_in1_2_buf84_to_gp_20437_ld607_merged_2_ld463_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */lp_in0_2_buf36_to_gp_20425, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */lp_in1_2_buf84_to_gp_20437, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_2_to_gp_14461) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_lp_in0_2_buf36_to_gp_20425_ld595_lp_in1_2_buf84_to_gp_20437_ld607_merged_2_ld463_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  lp_in0_2_buf36_FIFO_buf593_cache lp_in0_2_buf36_FIFO_buf593;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_2_buf84_FIFO_buf605_cache lp_in1_2_buf84_FIFO_buf605;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_cache merged_2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_merged_2_to_gp_14461464_sm728_0976[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 77] : 0 <= d1 <= 511 and 0 <= d2 <= 511; pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-94 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_merged_2_to_gp_14461464_sm728_0976[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_merged_2_to_gp_14461464_sm728_0976(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-97 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 77] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-77 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-95 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029 and 94 <= i3 <= 95; [0, i1, i2, 97] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029; [0, i1, i2, 77] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 7; i2 <= 1029; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_lp_in0_2_buf36_FIFO_buf593596_sm758_01050(lp_in0_2_buf36_to_gp_20425 /* buf name */, lp_in0_2_buf36_FIFO_buf593, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_lp_in1_2_buf84_FIFO_buf605608_sm760_01052(lp_in1_2_buf84_to_gp_20437 /* buf name */, lp_in1_2_buf84_FIFO_buf605, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          pw_math_lp_in0_2_buf36_lp_in1_2_buf84112115_sm672_0796(lp_in0_2_buf36_FIFO_buf593 /* buf name */, lp_in1_2_buf84_FIFO_buf605 /* buf name */, merged_2, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_merged_2_to_gp_14461464_sm728_0976(merged_2 /* buf name */, merged_2_to_gp_14461, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_0_reconstruct_lp138_buf141_to_gp_21445, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_reconstruct_lp138_buf141_to_gp_21445
	auto merged_0_reconstruct_lp138_buf141_to_gp_21445__lp_2_m_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614__p__1_rp__c____merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_value = merged_0_reconstruct_lp138_buf141_to_gp_21445.read();
	auto compute_result = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_cu1095(merged_0_reconstruct_lp138_buf141_to_gp_21445__lp_2_m_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614__p__1_rp__c____merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_value);
	// Produce: merged_0_reconstruct_lp138_buf141_FIFO_buf613
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096_write_bundle_write(/* arg names */compute_result, merged_0_reconstruct_lp138_buf141_FIFO_buf613, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */out, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_reconstruct_lp138_buf141_FIFO_buf613
	auto merged_0_reconstruct_lp138_buf141_FIFO_buf613__lp_2_m_pw_math_merged_0_reconstruct_lp138_buf141147149__p__1_rp__p_0_c_____pw_math_merged_0_reconstruct_lp138_buf141147148_p_0_value = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_read_bundle_read(merged_0_reconstruct_lp138_buf141_FIFO_buf613/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_merged_0_reconstruct_lp138_buf141147149_cu1082(merged_0_reconstruct_lp138_buf141_FIFO_buf613__lp_2_m_pw_math_merged_0_reconstruct_lp138_buf141147149__p__1_rp__p_0_c_____pw_math_merged_0_reconstruct_lp138_buf141147148_p_0_value);
	// Produce: out
	out.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_pw_math_merged_0_reconstruct_lp138_buf141147148_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_0_reconstruct_lp138_buf141_to_gp_21445, HWStream<hw_uint<64> >& /* no bundle get_args num ports = 2 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_pw_math_merged_0_reconstruct_lp138_buf141147148__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
//   { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084(((((-114 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096(((((-113 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 14 <= i1 <= 2061 and 7 <= i2 <= 1030 and 113 <= i3 <= 114 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2061; i1++) {
	    for (int i2 = 7; i2 <= 1030; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1096(merged_0_reconstruct_lp138_buf141_to_gp_21445 /* buf name */, merged_0_reconstruct_lp138_buf141_FIFO_buf613, 0, ((-14 + 1*i1)), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084(merged_0_reconstruct_lp138_buf141_FIFO_buf613 /* buf name */, out, 0, ((-14 + 1*i1)), ((-7 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_1_buf8_to_gp_22317, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_to_gp_22317
	auto gp_in0_1_buf8_to_gp_22317__lp__lp_1_m_gp_in0_1_buf8_to_gp_22317_ld486__p__0_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_22317_ld487__p__3_rp__value = gp_in0_1_buf8_to_gp_22317.read();
	// Produce: gp_in0_1_buf8_FIFO_buf485
	gp_in0_1_buf8_FIFO_buf485_load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978_write_bundle_write(/* arg names */gp_in0_1_buf8_to_gp_22317__lp__lp_1_m_gp_in0_1_buf8_to_gp_22317_ld486__p__0_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_22317_ld487__p__3_rp__value, gp_in0_1_buf8_FIFO_buf485, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in0_1_buf850_merged1065(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_FIFO_buf485
	auto gp_in0_1_buf8_FIFO_buf485_floor_lp__lp_2_m_us_gp_in0_1_buf850__p__1_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in0_1_buf849__div__2_rp__p_3_value = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1065_read_bundle_read(gp_in0_1_buf8_FIFO_buf485/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in0_1_buf850_cu1064(gp_in0_1_buf8_FIFO_buf485_floor_lp__lp_2_m_us_gp_in0_1_buf850__p__1_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in0_1_buf849__div__2_rp__p_3_value);
	// Produce: gp_in0_1_buf8_us48
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1065_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_us48, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_us48_ld326_merged1098(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_1_buf8_us48_to_gp_6325, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_us48
	auto gp_in0_1_buf8_us48__lp_2_m_gp_in0_1_buf8_us48_ld326__p__1_rp__c____gp_in0_1_buf8_us48_ld327_value = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1098_read_bundle_read(gp_in0_1_buf8_us48/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_1_buf8_us48_ld326_cu1097(gp_in0_1_buf8_us48__lp_2_m_gp_in0_1_buf8_us48_ld326__p__1_rp__c____gp_in0_1_buf8_us48_ld327_value);
	// Produce: gp_in0_1_buf8_us48_to_gp_6325
	gp_in0_1_buf8_us48_to_gp_6325.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_to_gp_22317_ld487_gp_in0_1_buf8_us48_ld327_us_gp_in0_1_buf849_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_1_buf8_to_gp_22317, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_1_buf8_us48_to_gp_6325) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_to_gp_22317_ld487_gp_in0_1_buf8_us48_ld327_us_gp_in0_1_buf849__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_FIFO_buf485_cache gp_in0_1_buf8_FIFO_buf485;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_us48_cache gp_in0_1_buf8_us48;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978[d0 = 0, d1, d2] -> [0, 8 + 2d1, 4 + d2, 15] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; gp_in0_1_buf8_us48_ld326_merged1098[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; us_gp_in0_1_buf850_merged1065[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
//   { load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978[d0 = 0, d1, d2] -> [0, 8 + 2d1, 4 + d2, 15] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-15 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_us48_ld326_merged1098[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 20] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for gp_in0_1_buf8_us48_ld326_merged1098(((((-20 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { us_gp_in0_1_buf850_merged1065[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 17] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for us_gp_in0_1_buf850_merged1065(((((-17 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 20] : 8 <= i1 <= 2055 and 4 <= i2 <= 1027; [0, i1, i2, 17] : 8 <= i1 <= 2055 and 4 <= i2 <= 1027; [0, i1, i2, 15] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 4 <= i2 <= 1027 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 4; i2 <= 1027; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          load_to_gp_in0_1_buf8_FIFO_buf485488_sm729_0978(gp_in0_1_buf8_to_gp_22317 /* buf name */, gp_in0_1_buf8_FIFO_buf485, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          us_gp_in0_1_buf850_merged1065(gp_in0_1_buf8_FIFO_buf485 /* buf name */, gp_in0_1_buf8_us48, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          gp_in0_1_buf8_us48_ld326_merged1098(gp_in0_1_buf8_us48 /* buf name */, gp_in0_1_buf8_us48_to_gp_6325, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_2_buf16_us40_to_gp_7341, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_us40
	auto gp_in0_2_buf16_us40__lp_1_m_gp_in0_2_buf16_us40_ld342__p__0_rp__c____gp_in0_2_buf16_us40_ld343_value = gp_in0_2_buf16_us40_load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864_read_bundle_read(gp_in0_2_buf16_us40/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_2_buf16_us40_to_gp_7341
	gp_in0_2_buf16_us40_to_gp_7341.write(gp_in0_2_buf16_us40__lp_1_m_gp_in0_2_buf16_us40_ld342__p__0_rp__c____gp_in0_2_buf16_us40_ld343_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_2_buf16_to_gp_23333, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_to_gp_23333
	auto gp_in0_2_buf16_to_gp_23333__lp__lp_1_m_gp_in0_2_buf16_to_gp_23333_ld502__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_23333_ld503__p__1_rp__value = gp_in0_2_buf16_to_gp_23333.read();
	// Produce: gp_in0_2_buf16_FIFO_buf501
	gp_in0_2_buf16_FIFO_buf501_load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010_write_bundle_write(/* arg names */gp_in0_2_buf16_to_gp_23333__lp__lp_1_m_gp_in0_2_buf16_to_gp_23333_ld502__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_23333_ld503__p__1_rp__value, gp_in0_2_buf16_FIFO_buf501, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us43_sm661_0822(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_FIFO_buf501
	auto gp_in0_2_buf16_FIFO_buf501_floor_lp__lp_1_m_us_gp_in0_2_buf1642__p__0_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in0_2_buf1641__div__2_rp__p_1_value = gp_in0_2_buf16_FIFO_buf501_us43_sm661_0822_read_bundle_read(gp_in0_2_buf16_FIFO_buf501/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_2_buf16_us40
	gp_in0_2_buf16_us40_us43_sm661_0822_write_bundle_write(/* arg names */gp_in0_2_buf16_FIFO_buf501_floor_lp__lp_1_m_us_gp_in0_2_buf1642__p__0_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in0_2_buf1641__div__2_rp__p_1_value, gp_in0_2_buf16_us40, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_2_buf16_to_gp_23333_ld503_gp_in0_2_buf16_us40_ld343_us_gp_in0_2_buf1641_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_2_buf16_to_gp_23333, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_2_buf16_us40_to_gp_7341) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_2_buf16_to_gp_23333_ld503_gp_in0_2_buf16_us40_ld343_us_gp_in0_2_buf1641__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_FIFO_buf501_cache gp_in0_2_buf16_FIFO_buf501;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_us40_cache gp_in0_2_buf16_us40;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 511; us43_sm661_0822[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 36] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
//   { load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 25] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-25 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { us43_sm661_0822[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 36] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for us43_sm661_0822(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-36 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))
//   { load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 42] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-42 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 25] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 10 <= i1 <= 2054 and 5 <= i2 <= 1027; [0, i1, i2, 42] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 5 <= i2 <= 1028; [0, i1, i2, 36] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 5 <= i2 <= 1028 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 5; i2 <= 1028; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_gp_in0_2_buf16_FIFO_buf501504_sm745_01010(gp_in0_2_buf16_to_gp_23333 /* buf name */, gp_in0_2_buf16_FIFO_buf501, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          us43_sm661_0822(gp_in0_2_buf16_FIFO_buf501 /* buf name */, gp_in0_2_buf16_us40, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          load_to_gp_in0_2_buf16_us40_to_gp_7341344_sm687_0864(gp_in0_2_buf16_us40 /* buf name */, gp_in0_2_buf16_us40_to_gp_7341, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_to_gp_24349, gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_to_gp_24349
	auto gp_in0_3_buf24_to_gp_24349__lp_1_m_gp_in0_3_buf24_to_gp_24349_ld518__p__0_rp__c____gp_in0_3_buf24_to_gp_24349_ld519_value = gp_in0_3_buf24_to_gp_24349.read();
	// Produce: gp_in0_3_buf24_FIFO_buf517
	gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992_write_bundle_write(/* arg names */gp_in0_3_buf24_to_gp_24349__lp_1_m_gp_in0_3_buf24_to_gp_24349_ld518__p__0_rp__c____gp_in0_3_buf24_to_gp_24349_ld519_value, gp_in0_3_buf24_FIFO_buf517, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_us32_to_gp_8353, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_us32
	auto gp_in0_3_buf24_us32__lp_1_m_gp_in0_3_buf24_us32_ld354__p__0_rp__c____gp_in0_3_buf24_us32_ld355_value = gp_in0_3_buf24_us32_load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912_read_bundle_read(gp_in0_3_buf24_us32/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_3_buf24_us32_to_gp_8353
	gp_in0_3_buf24_us32_to_gp_8353.write(gp_in0_3_buf24_us32__lp_1_m_gp_in0_3_buf24_us32_ld354__p__0_rp__c____gp_in0_3_buf24_us32_ld355_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us35_sm663_0826(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_FIFO_buf517
	auto gp_in0_3_buf24_FIFO_buf517_floor_lp__lp_1_m_us_gp_in0_3_buf2434__p__0_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in0_3_buf2433__div__2_rp__p_0_value = gp_in0_3_buf24_FIFO_buf517_us35_sm663_0826_read_bundle_read(gp_in0_3_buf24_FIFO_buf517/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_3_buf24_us32
	gp_in0_3_buf24_us32_us35_sm663_0826_write_bundle_write(/* arg names */gp_in0_3_buf24_FIFO_buf517_floor_lp__lp_1_m_us_gp_in0_3_buf2434__p__0_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in0_3_buf2433__div__2_rp__p_0_value, gp_in0_3_buf24_us32, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_3_buf24_to_gp_24349_ld519_gp_in0_3_buf24_us32_ld355_us_gp_in0_3_buf2433_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_to_gp_24349, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_us32_to_gp_8353) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_3_buf24_to_gp_24349_ld519_gp_in0_3_buf24_us32_ld355_us_gp_in0_3_buf2433__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_FIFO_buf517_cache gp_in0_3_buf24_FIFO_buf517;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_us32_cache gp_in0_3_buf24_us32;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 52] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 58] : 0 <= d1 <= 511 and 0 <= d2 <= 511; us35_sm663_0826[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 55] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 52] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-52 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 58] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-58 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { us35_sm663_0826[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 55] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for us35_sm663_0826(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-55 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 58] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029; [0, i1, i2, 55] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029; [0, i1, i2, 52] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and 14 <= i1 <= 2054 and 7 <= i2 <= 1027 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 7; i2 <= 1029; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 4*floor((1 + i2)/4) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_gp_in0_3_buf24_FIFO_buf517520_sm736_0992(gp_in0_3_buf24_to_gp_24349 /* buf name */, gp_in0_3_buf24_FIFO_buf517, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1 + 1*i2)) >> 2)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          us35_sm663_0826(gp_in0_3_buf24_FIFO_buf517 /* buf name */, gp_in0_3_buf24_us32, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_gp_in0_3_buf24_us32_to_gp_8353356_sm706_0912(gp_in0_3_buf24_us32 /* buf name */, gp_in0_3_buf24_us32_to_gp_8353, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void us_gp_in1_1_buf5698_merged1070(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_FIFO_buf529
	auto gp_in1_1_buf56_FIFO_buf529_floor_lp__lp_2_m_us_gp_in1_1_buf5698__p__1_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in1_1_buf5697__div__2_rp__p_3_value = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1070_read_bundle_read(gp_in1_1_buf56_FIFO_buf529/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in1_1_buf5698_cu1069(gp_in1_1_buf56_FIFO_buf529_floor_lp__lp_2_m_us_gp_in1_1_buf5698__p__1_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in1_1_buf5697__div__2_rp__p_3_value);
	// Produce: gp_in1_1_buf56_us96
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1070_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_us96, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_1_buf56_to_gp_25361, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_to_gp_25361
	auto gp_in1_1_buf56_to_gp_25361__lp__lp_1_m_gp_in1_1_buf56_to_gp_25361_ld530__p__0_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_25361_ld531__p__3_rp__value = gp_in1_1_buf56_to_gp_25361.read();
	// Produce: gp_in1_1_buf56_FIFO_buf529
	gp_in1_1_buf56_FIFO_buf529_load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884_write_bundle_write(/* arg names */gp_in1_1_buf56_to_gp_25361__lp__lp_1_m_gp_in1_1_buf56_to_gp_25361_ld530__p__0_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_25361_ld531__p__3_rp__value, gp_in1_1_buf56_FIFO_buf529, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_us96_ld370_merged1104(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_1_buf56_us96_to_gp_9369, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_us96
	auto gp_in1_1_buf56_us96__lp_2_m_gp_in1_1_buf56_us96_ld370__p__1_rp__c____gp_in1_1_buf56_us96_ld371_value = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1104_read_bundle_read(gp_in1_1_buf56_us96/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_1_buf56_us96_ld370_cu1103(gp_in1_1_buf56_us96__lp_2_m_gp_in1_1_buf56_us96_ld370__p__1_rp__c____gp_in1_1_buf56_us96_ld371_value);
	// Produce: gp_in1_1_buf56_us96_to_gp_9369
	gp_in1_1_buf56_us96_to_gp_9369.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_to_gp_25361_ld531_gp_in1_1_buf56_us96_ld371_us_gp_in1_1_buf5697_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_1_buf56_to_gp_25361, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_1_buf56_us96_to_gp_9369) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_to_gp_25361_ld531_gp_in1_1_buf56_us96_ld371_us_gp_in1_1_buf5697__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_FIFO_buf529_cache gp_in1_1_buf56_FIFO_buf529;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_us96_cache gp_in1_1_buf56_us96;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { us_gp_in1_1_buf5698_merged1070[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 44] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884[d0 = 0, d1, d2] -> [0, 8 + 2d1, 4 + d2, 40] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; gp_in1_1_buf56_us96_ld370_merged1104[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
//   { us_gp_in1_1_buf5698_merged1070[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 44] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for us_gp_in1_1_buf5698_merged1070(((((-44 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884[d0 = 0, d1, d2] -> [0, 8 + 2d1, 4 + d2, 40] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-40 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_us96_ld370_merged1104[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 47] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for gp_in1_1_buf56_us96_ld370_merged1104(((((-47 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 47] : 8 <= i1 <= 2055 and 4 <= i2 <= 1027; [0, i1, i2, 44] : 8 <= i1 <= 2055 and 4 <= i2 <= 1027; [0, i1, i2, 40] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 4 <= i2 <= 1027 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 4; i2 <= 1027; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          load_to_gp_in1_1_buf56_FIFO_buf529532_sm695_0884(gp_in1_1_buf56_to_gp_25361 /* buf name */, gp_in1_1_buf56_FIFO_buf529, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          us_gp_in1_1_buf5698_merged1070(gp_in1_1_buf56_FIFO_buf529 /* buf name */, gp_in1_1_buf56_us96, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          gp_in1_1_buf56_us96_ld370_merged1104(gp_in1_1_buf56_us96 /* buf name */, gp_in1_1_buf56_us96_to_gp_9369, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void us91_sm666_0804(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_FIFO_buf545
	auto gp_in1_2_buf64_FIFO_buf545_floor_lp__lp_1_m_us_gp_in1_2_buf6490__p__0_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in1_2_buf6489__div__2_rp__p_1_value = gp_in1_2_buf64_FIFO_buf545_us91_sm666_0804_read_bundle_read(gp_in1_2_buf64_FIFO_buf545/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_2_buf64_us88
	gp_in1_2_buf64_us88_us91_sm666_0804_write_bundle_write(/* arg names */gp_in1_2_buf64_FIFO_buf545_floor_lp__lp_1_m_us_gp_in1_2_buf6490__p__0_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in1_2_buf6489__div__2_rp__p_1_value, gp_in1_2_buf64_us88, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_2_buf64_to_gp_26377, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_to_gp_26377
	auto gp_in1_2_buf64_to_gp_26377__lp__lp_1_m_gp_in1_2_buf64_to_gp_26377_ld546__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_26377_ld547__p__1_rp__value = gp_in1_2_buf64_to_gp_26377.read();
	// Produce: gp_in1_2_buf64_FIFO_buf545
	gp_in1_2_buf64_FIFO_buf545_load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936_write_bundle_write(/* arg names */gp_in1_2_buf64_to_gp_26377__lp__lp_1_m_gp_in1_2_buf64_to_gp_26377_ld546__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_26377_ld547__p__1_rp__value, gp_in1_2_buf64_FIFO_buf545, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_2_buf64_us88_to_gp_10385, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_us88
	auto gp_in1_2_buf64_us88__lp_1_m_gp_in1_2_buf64_us88_ld386__p__0_rp__c____gp_in1_2_buf64_us88_ld387_value = gp_in1_2_buf64_us88_load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922_read_bundle_read(gp_in1_2_buf64_us88/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_2_buf64_us88_to_gp_10385
	gp_in1_2_buf64_us88_to_gp_10385.write(gp_in1_2_buf64_us88__lp_1_m_gp_in1_2_buf64_us88_ld386__p__0_rp__c____gp_in1_2_buf64_us88_ld387_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_2_buf64_to_gp_26377_ld547_gp_in1_2_buf64_us88_ld387_us_gp_in1_2_buf6489_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_2_buf64_to_gp_26377, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_2_buf64_us88_to_gp_10385) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_2_buf64_to_gp_26377_ld547_gp_in1_2_buf64_us88_ld387_us_gp_in1_2_buf6489__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_FIFO_buf545_cache gp_in1_2_buf64_FIFO_buf545;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_us88_cache gp_in1_2_buf64_us88;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { us91_sm666_0804[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 63] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 54] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 64] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
//   { us91_sm666_0804[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 63] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for us91_sm666_0804(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-63 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))
//   { load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 54] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-54 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 64] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-64 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 5 <= i2 <= 1028 and 63 <= i3 <= 64; [0, i1, i2, 54] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 10 <= i1 <= 2054 and 5 <= i2 <= 1027 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 5; i2 <= 1028; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_gp_in1_2_buf64_FIFO_buf545548_sm737_0936(gp_in1_2_buf64_to_gp_26377 /* buf name */, gp_in1_2_buf64_FIFO_buf545, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          us91_sm666_0804(gp_in1_2_buf64_FIFO_buf545 /* buf name */, gp_in1_2_buf64_us88, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          load_to_gp_in1_2_buf64_us88_to_gp_10385388_sm710_0922(gp_in1_2_buf64_us88 /* buf name */, gp_in1_2_buf64_us88_to_gp_10385, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_to_gp_27393, gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_to_gp_27393
	auto gp_in1_3_buf72_to_gp_27393__lp_1_m_gp_in1_3_buf72_to_gp_27393_ld562__p__0_rp__c____gp_in1_3_buf72_to_gp_27393_ld563_value = gp_in1_3_buf72_to_gp_27393.read();
	// Produce: gp_in1_3_buf72_FIFO_buf561
	gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984_write_bundle_write(/* arg names */gp_in1_3_buf72_to_gp_27393__lp_1_m_gp_in1_3_buf72_to_gp_27393_ld562__p__0_rp__c____gp_in1_3_buf72_to_gp_27393_ld563_value, gp_in1_3_buf72_FIFO_buf561, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us83_sm659_0792(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_FIFO_buf561
	auto gp_in1_3_buf72_FIFO_buf561_floor_lp__lp_1_m_us_gp_in1_3_buf7282__p__0_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in1_3_buf7281__div__2_rp__p_0_value = gp_in1_3_buf72_FIFO_buf561_us83_sm659_0792_read_bundle_read(gp_in1_3_buf72_FIFO_buf561/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_3_buf72_us80
	gp_in1_3_buf72_us80_us83_sm659_0792_write_bundle_write(/* arg names */gp_in1_3_buf72_FIFO_buf561_floor_lp__lp_1_m_us_gp_in1_3_buf7282__p__0_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in1_3_buf7281__div__2_rp__p_0_value, gp_in1_3_buf72_us80, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_us80_to_gp_11397, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_us80
	auto gp_in1_3_buf72_us80__lp_1_m_gp_in1_3_buf72_us80_ld398__p__0_rp__c____gp_in1_3_buf72_us80_ld399_value = gp_in1_3_buf72_us80_load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958_read_bundle_read(gp_in1_3_buf72_us80/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_3_buf72_us80_to_gp_11397
	gp_in1_3_buf72_us80_to_gp_11397.write(gp_in1_3_buf72_us80__lp_1_m_gp_in1_3_buf72_us80_ld398__p__0_rp__c____gp_in1_3_buf72_us80_ld399_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_3_buf72_to_gp_27393_ld563_gp_in1_3_buf72_us80_ld399_us_gp_in1_3_buf7281_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_to_gp_27393, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_us80_to_gp_11397) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_3_buf72_to_gp_27393_ld563_gp_in1_3_buf72_us80_ld399_us_gp_in1_3_buf7281__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_FIFO_buf561_cache gp_in1_3_buf72_FIFO_buf561;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_us80_cache gp_in1_3_buf72_us80;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { us83_sm659_0792[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 85] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 70] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
//   { us83_sm659_0792[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for us83_sm659_0792(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-80 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 85] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-85 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 70] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-70 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 85] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029; [0, i1, i2, 80] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029; [0, i1, i2, 70] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and 14 <= i1 <= 2054 and 7 <= i2 <= 1027 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 7; i2 <= 1029; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 4*floor((1 + i2)/4) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_gp_in1_3_buf72_FIFO_buf561564_sm732_0984(gp_in1_3_buf72_to_gp_27393 /* buf name */, gp_in1_3_buf72_FIFO_buf561, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1 + 1*i2)) >> 2)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          us83_sm659_0792(gp_in1_3_buf72_FIFO_buf561 /* buf name */, gp_in1_3_buf72_us80, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_gp_in1_3_buf72_us80_to_gp_11397400_sm722_0958(gp_in1_3_buf72_us80 /* buf name */, gp_in1_3_buf72_us80_to_gp_11397, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_1_reconstruct_lp129_buf132_to_gp_28453, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_to_gp_28453
	auto merged_1_reconstruct_lp129_buf132_to_gp_28453__lp_1_m_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622__p__0_rp__c____merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_value = merged_1_reconstruct_lp129_buf132_to_gp_28453.read();
	// Produce: merged_1_reconstruct_lp129_buf132_FIFO_buf621
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938_write_bundle_write(/* arg names */merged_1_reconstruct_lp129_buf132_to_gp_28453__lp_1_m_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622__p__0_rp__c____merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_value, merged_1_reconstruct_lp129_buf132_FIFO_buf621, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_merged_1_reconstruct_lp129_buf132144_merged1078(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_FIFO_buf621
	auto merged_1_reconstruct_lp129_buf132_FIFO_buf621_floor_lp__lp_2_m_us_merged_1_reconstruct_lp129_buf132144__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_merged_1_reconstruct_lp129_buf132143__div__2_rp__p_0_value = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1078_read_bundle_read(merged_1_reconstruct_lp129_buf132_FIFO_buf621/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_merged_1_reconstruct_lp129_buf132144_cu1077(merged_1_reconstruct_lp129_buf132_FIFO_buf621_floor_lp__lp_2_m_us_merged_1_reconstruct_lp129_buf132144__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_merged_1_reconstruct_lp129_buf132143__div__2_rp__p_0_value);
	// Produce: merged_1_reconstruct_lp129_buf132_us142
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1078_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132_us142, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_us142
	auto merged_1_reconstruct_lp129_buf132_us142__lp_2_m_merged_1_reconstruct_lp129_buf132_us142_ld458__p__1_rp__c____merged_1_reconstruct_lp129_buf132_us142_ld459_value = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_1_reconstruct_lp129_buf132_us142_ld458_cu1101(merged_1_reconstruct_lp129_buf132_us142__lp_2_m_merged_1_reconstruct_lp129_buf132_us142_ld458__p__1_rp__c____merged_1_reconstruct_lp129_buf132_us142_ld459_value);
	// Produce: merged_1_reconstruct_lp129_buf132_us142_to_gp_12457
	merged_1_reconstruct_lp129_buf132_us142_to_gp_12457.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_merged_1_reconstruct_lp129_buf132_us142_ld459_us_merged_1_reconstruct_lp129_buf132143_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_1_reconstruct_lp129_buf132_to_gp_28453, HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_merged_1_reconstruct_lp129_buf132_us142_ld459_us_merged_1_reconstruct_lp129_buf132143__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_us142_cache merged_1_reconstruct_lp129_buf132_us142;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; us_merged_1_reconstruct_lp129_buf132144_merged1078[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
//   { load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-107 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102(((((-109 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { us_merged_1_reconstruct_lp129_buf132144_merged1078[d0 = 0, d1, d2] -> [0, 14 + d1, 7 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for us_merged_1_reconstruct_lp129_buf132144_merged1078(((((-108 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 14 <= i1 <= 2061 and 7 <= i2 <= 1030 and i3 <= 109 and 2*floor((i1)/2) >= 107 + i1 - i3 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2061; i1++) {
	    for (int i2 = 7; i2 <= 1030; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          load_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621624_sm759_0938(merged_1_reconstruct_lp129_buf132_to_gp_28453 /* buf name */, merged_1_reconstruct_lp129_buf132_FIFO_buf621, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          us_merged_1_reconstruct_lp129_buf132144_merged1078(merged_1_reconstruct_lp129_buf132_FIFO_buf621 /* buf name */, merged_1_reconstruct_lp129_buf132_us142, 0, ((-14 + 1*i1)), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          merged_1_reconstruct_lp129_buf132_us142_ld458_merged1102(merged_1_reconstruct_lp129_buf132_us142 /* buf name */, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, 0, ((-14 + 1*i1)), ((-7 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_2_reconstruct_lp120_buf123_to_gp_29465, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_to_gp_29465
	auto merged_2_reconstruct_lp120_buf123_to_gp_29465__lp_1_m_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634__p__0_rp__c____merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_value = merged_2_reconstruct_lp120_buf123_to_gp_29465.read();
	// Produce: merged_2_reconstruct_lp120_buf123_FIFO_buf633
	merged_2_reconstruct_lp120_buf123_FIFO_buf633_load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000_write_bundle_write(/* arg names */merged_2_reconstruct_lp120_buf123_to_gp_29465__lp_1_m_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634__p__0_rp__c____merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_value, merged_2_reconstruct_lp120_buf123_FIFO_buf633, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_us133
	auto merged_2_reconstruct_lp120_buf123_us133__lp_1_m_merged_2_reconstruct_lp120_buf123_us133_ld470__p__0_rp__c____merged_2_reconstruct_lp120_buf123_us133_ld471_value = merged_2_reconstruct_lp120_buf123_us133_load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_2_reconstruct_lp120_buf123_us133_to_gp_13469
	merged_2_reconstruct_lp120_buf123_us133_to_gp_13469.write(merged_2_reconstruct_lp120_buf123_us133__lp_1_m_merged_2_reconstruct_lp120_buf123_us133_ld470__p__0_rp__c____merged_2_reconstruct_lp120_buf123_us133_ld471_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us136_sm676_0832(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_FIFO_buf633
	auto merged_2_reconstruct_lp120_buf123_FIFO_buf633_floor_lp__lp_1_m_us_merged_2_reconstruct_lp120_buf123135__p__0_rp___div__2_rp__p_0_c_____floor_lp_us_merged_2_reconstruct_lp120_buf123134__div__2_rp__p_0_value = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us136_sm676_0832_read_bundle_read(merged_2_reconstruct_lp120_buf123_FIFO_buf633/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_2_reconstruct_lp120_buf123_us133
	merged_2_reconstruct_lp120_buf123_us133_us136_sm676_0832_write_bundle_write(/* arg names */merged_2_reconstruct_lp120_buf123_FIFO_buf633_floor_lp__lp_1_m_us_merged_2_reconstruct_lp120_buf123135__p__0_rp___div__2_rp__p_0_c_____floor_lp_us_merged_2_reconstruct_lp120_buf123134__div__2_rp__p_0_value, merged_2_reconstruct_lp120_buf123_us133, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_merged_2_reconstruct_lp120_buf123_us133_ld471_us_merged_2_reconstruct_lp120_buf123134_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_2_reconstruct_lp120_buf123_to_gp_29465, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_merged_2_reconstruct_lp120_buf123_us133_ld471_us_merged_2_reconstruct_lp120_buf123134__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_us133_cache merged_2_reconstruct_lp120_buf123_us133;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; us136_sm676_0832[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-103 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { us136_sm676_0832[d0 = 0, d1, d2] -> [0, 14 + 2d1, 7 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for us136_sm676_0832(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-102 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-101 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (i1) mod 2 = 0 and 14 <= i1 <= 2060 and 7 <= i2 <= 1030 and 102 <= i3 <= 103; [0, i1, i2, 101] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2060; i1++) {
	    for (int i2 = 7; i2 <= 1030; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633636_sm741_01000(merged_2_reconstruct_lp120_buf123_to_gp_29465 /* buf name */, merged_2_reconstruct_lp120_buf123_FIFO_buf633, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          us136_sm676_0832(merged_2_reconstruct_lp120_buf123_FIFO_buf633 /* buf name */, merged_2_reconstruct_lp120_buf123_us133, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          load_to_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469472_sm681_0848(merged_2_reconstruct_lp120_buf123_us133 /* buf name */, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-7 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946(gp_in1_1_buf56_cache& gp_in1_1_buf56, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_1_buf56_to_gp_4365, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56__lp_1_m_gp_in1_1_buf56_ld366__p__0_rp__c____gp_in1_1_buf56_ld367_value = gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946_read_bundle_read(gp_in1_1_buf56/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_1_buf56_to_gp_4365
	gp_in1_1_buf56_to_gp_4365.write(gp_in1_1_buf56__lp_1_m_gp_in1_1_buf56_ld366__p__0_rp__c____gp_in1_1_buf56_ld367_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in1_to_gp_3409_ld578_merged1126(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */in1_to_gp_3409, in1_FIFO_buf577_cache& in1_FIFO_buf577, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_to_gp_3409
	auto in1_to_gp_3409__lp_2_m_in1_to_gp_3409_ld578__p__1_rp__c____in1_to_gp_3409_ld579_value = in1_to_gp_3409.read();
	auto compute_result = in1_to_gp_3409_ld578_cu1125(in1_to_gp_3409__lp_2_m_in1_to_gp_3409_ld578__p__1_rp__c____in1_to_gp_3409_ld579_value);
	// Produce: in1_FIFO_buf577
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1126_write_bundle_write(/* arg names */compute_result, in1_FIFO_buf577, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_158_merged303_sm658_0790(in1_FIFO_buf577_cache& in1_FIFO_buf577, gp_in1_1_buf56_cache& gp_in1_1_buf56, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_FIFO_buf577
	auto in1_FIFO_buf577_2_m__lp__lp_1_m_gp_in1_158__p__0_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in1_157__p___m_3_rp___p__1_p_7_value = in1_FIFO_buf577_gp_in1_158_merged303_sm658_0790_read_bundle_read(in1_FIFO_buf577/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_158_cu301(in1_FIFO_buf577_2_m__lp__lp_1_m_gp_in1_158__p__0_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in1_157__p___m_3_rp___p__1_p_7_value);
	// Produce: gp_in1_1_buf56
	gp_in1_1_buf56_gp_in1_158_merged303_sm658_0790_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944(gp_in1_1_buf56_cache& gp_in1_1_buf56, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_1_buf56_to_gp_25361, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56__lp__lp_1_m_gp_in1_1_buf56_ld362__p__0_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld363__p__3_rp__value = gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944_read_bundle_read(gp_in1_1_buf56/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_1_buf56_to_gp_25361
	gp_in1_1_buf56_to_gp_25361.write(gp_in1_1_buf56__lp__lp_1_m_gp_in1_1_buf56_ld362__p__0_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld363__p__3_rp__value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866(gp_in1_1_buf56_cache& gp_in1_1_buf56, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_1_buf56_to_gp_10357, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56__lp__lp_1_m_gp_in1_1_buf56_ld358__p__0_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld359__p__3_rp__value = gp_in1_1_buf56_load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866_read_bundle_read(gp_in1_1_buf56/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_1_buf56_to_gp_10357
	gp_in1_1_buf56_to_gp_10357.write(gp_in1_1_buf56__lp__lp_1_m_gp_in1_1_buf56_ld358__p__0_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld359__p__3_rp__value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_157_gp_in1_1_buf56_ld359_gp_in1_1_buf56_ld363_gp_in1_1_buf56_ld367_in1_to_gp_3409_ld579_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */in1_to_gp_3409, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_1_buf56_to_gp_10357, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_1_buf56_to_gp_25361, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_1_buf56_to_gp_4365) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_157_gp_in1_1_buf56_ld359_gp_in1_1_buf56_ld363_gp_in1_1_buf56_ld367_in1_to_gp_3409_ld579__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_cache gp_in1_1_buf56;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in1_FIFO_buf577_cache in1_FIFO_buf577;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_158_merged303_sm658_0790[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 23] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029; load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866[d0 = 0, d1, d2] -> [0, 8 + 2d1, 5 + d2, 32] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944[d0 = 0, d1, d2] -> [0, 8 + 2d1, 4 + d2, 31] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 29] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029; in1_to_gp_3409_ld578_merged1126[d0 = 0, d1, d2] -> [0, d1, d2, 18] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
//   { gp_in1_158_merged303_sm658_0790[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 23] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
// Condition for gp_in1_158_merged303_sm658_0790(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-23 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866[d0 = 0, d1, d2] -> [0, 8 + 2d1, 5 + d2, 32] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-32 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))
//   { load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944[d0 = 0, d1, d2] -> [0, 8 + 2d1, 4 + d2, 31] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-31 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 29] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
// Condition for load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-29 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { in1_to_gp_3409_ld578_merged1126[d0 = 0, d1, d2] -> [0, d1, d2, 18] : 0 <= d1 <= 2054 and 0 <= d2 <= 1030 }
// Condition for in1_to_gp_3409_ld578_merged1126(((((-18 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and i3 >= -996 + i2 and 31 <= i3 <= 32 and i3 <= 27 + i2; [0, i1, i2, 18] : 0 <= i1 <= 2054 and 0 <= i2 <= 1030; [0, i1, i2, 29] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 1030; [0, i1, i2, 23] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 1030 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2054; i1++) {
	    for (int i2 = 0; i2 <= 1030; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in1_to_gp_3409_ld578_merged1126(in1_to_gp_3409 /* buf name */, in1_FIFO_buf577, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in1_158_merged303_sm658_0790(in1_FIFO_buf577 /* buf name */, gp_in1_1_buf56, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          load_to_gp_in1_1_buf56_to_gp_4365368_sm717_0946(gp_in1_1_buf56 /* buf name */, gp_in1_1_buf56_to_gp_4365, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 4 <= i2 <= 1027 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 4 <= i2 <= 1027 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	          // { [i0, i1, i2] : 1027 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))) {
	          load_to_gp_in1_1_buf56_to_gp_25361364_sm716_0944(gp_in1_1_buf56 /* buf name */, gp_in1_1_buf56_to_gp_25361, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 5 <= i2 <= 1028 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 5 <= i2 <= 1028 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -5 + i2 >= 0 }
	          // { [i0, i1, i2] : 1028 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))) {
	          load_to_gp_in1_1_buf56_to_gp_10357360_sm688_0866(gp_in1_1_buf56 /* buf name */, gp_in1_1_buf56_to_gp_10357, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_merged_3_FIFO_buf641644_sm762_01054(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_3_to_gp_30473, merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_to_gp_30473
	auto merged_3_to_gp_30473__lp_1_m_merged_3_to_gp_30473_ld642__p__0_rp__c____merged_3_to_gp_30473_ld643_value = merged_3_to_gp_30473.read();
	// Produce: merged_3_FIFO_buf641
	merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm762_01054_write_bundle_write(/* arg names */merged_3_to_gp_30473__lp_1_m_merged_3_to_gp_30473_ld642__p__0_rp__c____merged_3_to_gp_30473_ld643_value, merged_3_FIFO_buf641, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_merged_3_us124_to_gp_14477480_sm684_0856(merged_3_us124_cache& merged_3_us124, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_3_us124_to_gp_14477, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_us124
	auto merged_3_us124__lp_1_m_merged_3_us124_ld478__p__0_rp__c____merged_3_us124_ld479_value = merged_3_us124_load_to_merged_3_us124_to_gp_14477480_sm684_0856_read_bundle_read(merged_3_us124/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_3_us124_to_gp_14477
	merged_3_us124_to_gp_14477.write(merged_3_us124__lp_1_m_merged_3_us124_ld478__p__0_rp__c____merged_3_us124_ld479_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us127_sm674_0800(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, merged_3_us124_cache& merged_3_us124, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_FIFO_buf641
	auto merged_3_FIFO_buf641_floor_lp__lp_1_m_us_merged_3126__p__0_rp___div__2_rp__p_0_c_____floor_lp_us_merged_3125__div__2_rp__p_0_value = merged_3_FIFO_buf641_us127_sm674_0800_read_bundle_read(merged_3_FIFO_buf641/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_3_us124
	merged_3_us124_us127_sm674_0800_write_bundle_write(/* arg names */merged_3_FIFO_buf641_floor_lp__lp_1_m_us_merged_3126__p__0_rp___div__2_rp__p_0_c_____floor_lp_us_merged_3125__div__2_rp__p_0_value, merged_3_us124, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_3_to_gp_30473_ld643_merged_3_us124_ld479_us_merged_3125_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_3_to_gp_30473, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_3_us124_to_gp_14477) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_3_to_gp_30473_ld643_merged_3_us124_ld479_us_merged_3125__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_3_FIFO_buf641_cache merged_3_FIFO_buf641;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_3_us124_cache merged_3_us124;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { us127_sm674_0800[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 84] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_merged_3_us124_to_gp_14477480_sm684_0856[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 87] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_merged_3_FIFO_buf641644_sm762_01054[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 82] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
//   { us127_sm674_0800[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 84] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for us127_sm674_0800(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-84 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_merged_3_us124_to_gp_14477480_sm684_0856[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 87] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_merged_3_us124_to_gp_14477480_sm684_0856(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-87 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_merged_3_FIFO_buf641644_sm762_01054[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 82] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_merged_3_FIFO_buf641644_sm762_01054(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-82 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 87] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029; [0, i1, i2, 84] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029; [0, i1, i2, 82] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and 14 <= i1 <= 2054 and 7 <= i2 <= 1027 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 7; i2 <= 1029; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 4*floor((1 + i2)/4) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_merged_3_FIFO_buf641644_sm762_01054(merged_3_to_gp_30473 /* buf name */, merged_3_FIFO_buf641, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1 + 1*i2)) >> 2)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          us127_sm674_0800(merged_3_FIFO_buf641 /* buf name */, merged_3_us124, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_merged_3_us124_to_gp_14477480_sm684_0856(merged_3_us124 /* buf name */, merged_3_us124_to_gp_14477, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_266_merged309_sm664_0828(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, gp_in1_2_buf64_cache& gp_in1_2_buf64, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_FIFO_buf533
	auto gp_in1_1_buf56_FIFO_buf533_2_m__lp__lp_1_m_gp_in1_266__p__0_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in1_265__p___m_1_rp___p__1_p_3_value = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged309_sm664_0828_read_bundle_read(gp_in1_1_buf56_FIFO_buf533/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_266_cu307(gp_in1_1_buf56_FIFO_buf533_2_m__lp__lp_1_m_gp_in1_266__p__0_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in1_265__p___m_1_rp___p__1_p_3_value);
	// Produce: gp_in1_2_buf64
	gp_in1_2_buf64_gp_in1_266_merged309_sm664_0828_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_1_buf56_to_gp_4365, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_to_gp_4365
	auto gp_in1_1_buf56_to_gp_4365__lp_1_m_gp_in1_1_buf56_to_gp_4365_ld534__p__0_rp__c____gp_in1_1_buf56_to_gp_4365_ld535_value = gp_in1_1_buf56_to_gp_4365.read();
	// Produce: gp_in1_1_buf56_FIFO_buf533
	gp_in1_1_buf56_FIFO_buf533_load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894_write_bundle_write(/* arg names */gp_in1_1_buf56_to_gp_4365__lp_1_m_gp_in1_1_buf56_to_gp_4365_ld534__p__0_rp__c____gp_in1_1_buf56_to_gp_4365_ld535_value, gp_in1_1_buf56_FIFO_buf533, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948(gp_in1_2_buf64_cache& gp_in1_2_buf64, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_2_buf64_to_gp_26377, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64__lp__lp_1_m_gp_in1_2_buf64_ld378__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld379__p__1_rp__value = gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948_read_bundle_read(gp_in1_2_buf64/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_2_buf64_to_gp_26377
	gp_in1_2_buf64_to_gp_26377.write(gp_in1_2_buf64__lp__lp_1_m_gp_in1_2_buf64_ld378__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld379__p__1_rp__value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954(gp_in1_2_buf64_cache& gp_in1_2_buf64, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_2_buf64_to_gp_11373, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64__lp__lp_1_m_gp_in1_2_buf64_ld374__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld375__p__1_rp__value = gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954_read_bundle_read(gp_in1_2_buf64/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_2_buf64_to_gp_11373
	gp_in1_2_buf64_to_gp_11373.write(gp_in1_2_buf64__lp__lp_1_m_gp_in1_2_buf64_ld374__p__0_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld375__p__1_rp__value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916(gp_in1_2_buf64_cache& gp_in1_2_buf64, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_2_buf64_to_gp_5381, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64__lp_1_m_gp_in1_2_buf64_ld382__p__0_rp__c____gp_in1_2_buf64_ld383_value = gp_in1_2_buf64_load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916_read_bundle_read(gp_in1_2_buf64/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_2_buf64_to_gp_5381
	gp_in1_2_buf64_to_gp_5381.write(gp_in1_2_buf64__lp_1_m_gp_in1_2_buf64_ld382__p__0_rp__c____gp_in1_2_buf64_ld383_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_to_gp_4365_ld535_gp_in1_265_gp_in1_2_buf64_ld375_gp_in1_2_buf64_ld379_gp_in1_2_buf64_ld383_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_1_buf56_to_gp_4365, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_2_buf64_to_gp_11373, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_2_buf64_to_gp_26377, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_2_buf64_to_gp_5381) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_to_gp_4365_ld535_gp_in1_265_gp_in1_2_buf64_ld375_gp_in1_2_buf64_ld379_gp_in1_2_buf64_ld383__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_FIFO_buf533_cache gp_in1_1_buf56_FIFO_buf533;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_cache gp_in1_2_buf64;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 35] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029; load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 45] : 0 <= d1 <= 511 and 0 <= d2 <= 511; gp_in1_266_merged309_sm664_0828[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 513; load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 43] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 41] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
//   { load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 35] : 0 <= d1 <= 1026 and 0 <= d2 <= 1029 }
// Condition for load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-35 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((1030 + -1*i2)) >= 0)))
//   { load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 45] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-45 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { gp_in1_266_merged309_sm664_0828[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 38] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
// Condition for gp_in1_266_merged309_sm664_0828(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-38 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954[d0 = 0, d1, d2] -> [0, 10 + 4d1, 5 + 2d2, 43] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-43 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 41] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
// Condition for load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-41 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 45] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 10 <= i1 <= 2054 and 5 <= i2 <= 1027; [0, i1, i2, 43] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 10 <= i1 <= 2054 and 5 <= i2 <= 1027; [0, i1, i2, 41] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 6 <= i1 <= 2054 and 3 <= i2 <= 1029; [0, i1, i2, 38] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 6 <= i1 <= 2054 and 3 <= i2 <= 1029; [0, i1, i2, 35] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 1030 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 2; i1 <= 2054; i1++) {
	    for (int i2 = 1; i2 <= 1030; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          load_to_gp_in1_1_buf56_FIFO_buf533536_sm699_0894(gp_in1_1_buf56_to_gp_4365 /* buf name */, gp_in1_1_buf56_FIFO_buf533, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 6 and i2 >= 3 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 6 and i2 >= 3 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          gp_in1_266_merged309_sm664_0828(gp_in1_1_buf56_FIFO_buf533 /* buf name */, gp_in1_2_buf64, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 6 and i2 >= 3 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 6 and i2 >= 3 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          load_to_gp_in1_2_buf64_to_gp_5381384_sm708_0916(gp_in1_2_buf64 /* buf name */, gp_in1_2_buf64_to_gp_5381, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 10 and 5 <= i2 <= 1027 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 10 and 5 <= i2 <= 1027 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -5 + i2 >= 0 }
	          // { [i0, i1, i2] : 1027 - i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))) {
	          load_to_gp_in1_2_buf64_to_gp_11373376_sm720_0954(gp_in1_2_buf64 /* buf name */, gp_in1_2_buf64_to_gp_11373, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 10 and 5 <= i2 <= 1027 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i1 >= 10 and 5 <= i2 <= 1027 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -5 + i2 >= 0 }
	          // { [i0, i1, i2] : 1027 - i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))) {
	          load_to_gp_in1_2_buf64_to_gp_26377380_sm718_0948(gp_in1_2_buf64 /* buf name */, gp_in1_2_buf64_to_gp_26377, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_374_merged306_sm662_0824(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, gp_in1_3_buf72_cache& gp_in1_3_buf72, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_FIFO_buf549
	auto gp_in1_2_buf64_FIFO_buf549_2_m__lp_1_m_gp_in1_374__p__0_rp___p___m_1_p_1_c_______2_m_gp_in1_373__p__1_p_1_value = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged306_sm662_0824_read_bundle_read(gp_in1_2_buf64_FIFO_buf549/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_374_cu304(gp_in1_2_buf64_FIFO_buf549_2_m__lp_1_m_gp_in1_374__p__0_rp___p___m_1_p_1_c_______2_m_gp_in1_373__p__1_p_1_value);
	// Produce: gp_in1_3_buf72
	gp_in1_3_buf72_gp_in1_374_merged306_sm662_0824_write_bundle_write(/* arg names */compute_result, gp_in1_3_buf72, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_2_buf64_to_gp_5381, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_to_gp_5381
	auto gp_in1_2_buf64_to_gp_5381__lp_1_m_gp_in1_2_buf64_to_gp_5381_ld550__p__0_rp__c____gp_in1_2_buf64_to_gp_5381_ld551_value = gp_in1_2_buf64_to_gp_5381.read();
	// Produce: gp_in1_2_buf64_FIFO_buf549
	gp_in1_2_buf64_FIFO_buf549_load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996_write_bundle_write(/* arg names */gp_in1_2_buf64_to_gp_5381__lp_1_m_gp_in1_2_buf64_to_gp_5381_ld550__p__0_rp__c____gp_in1_2_buf64_to_gp_5381_ld551_value, gp_in1_2_buf64_FIFO_buf549, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956(gp_in1_3_buf72_cache& gp_in1_3_buf72, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_to_gp_15389, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72
	auto gp_in1_3_buf72__lp_1_m_gp_in1_3_buf72_ld390__p__0_rp__c____gp_in1_3_buf72_ld391_value = gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956_read_bundle_read(gp_in1_3_buf72/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_3_buf72_to_gp_15389
	gp_in1_3_buf72_to_gp_15389.write(gp_in1_3_buf72__lp_1_m_gp_in1_3_buf72_ld390__p__0_rp__c____gp_in1_3_buf72_ld391_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870(gp_in1_3_buf72_cache& gp_in1_3_buf72, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_to_gp_27393, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72
	auto gp_in1_3_buf72__lp_1_m_gp_in1_3_buf72_ld394__p__0_rp__c____gp_in1_3_buf72_ld395_value = gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870_read_bundle_read(gp_in1_3_buf72/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_3_buf72_to_gp_27393
	gp_in1_3_buf72_to_gp_27393.write(gp_in1_3_buf72__lp_1_m_gp_in1_3_buf72_ld394__p__0_rp__c____gp_in1_3_buf72_ld395_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_2_buf64_to_gp_5381_ld551_gp_in1_373_gp_in1_3_buf72_ld391_gp_in1_3_buf72_ld395_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_2_buf64_to_gp_5381, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_to_gp_15389, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_to_gp_27393) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_2_buf64_to_gp_5381_ld551_gp_in1_373_gp_in1_3_buf72_ld391_gp_in1_3_buf72_ld395__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_FIFO_buf549_cache gp_in1_2_buf64_FIFO_buf549;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_cache gp_in1_3_buf72;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 513; load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 61] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 65] : 0 <= d1 <= 255 and 0 <= d2 <= 255; gp_in1_374_merged306_sm662_0824[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
//   { load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996[d0 = 0, d1, d2] -> [0, 6 + 4d1, 3 + 2d2, 46] : 0 <= d1 <= 512 and 0 <= d2 <= 513 }
// Condition for load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-46 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 61] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-61 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 65] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-65 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { gp_in1_374_merged306_sm662_0824[d0 = 0, d1, d2] -> [0, 14 + 8d1, 7 + 4d2, 56] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for gp_in1_374_merged306_sm662_0824(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-56 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 65] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and 14 <= i1 <= 2054 and 7 <= i2 <= 1027; [0, i1, i2, 61] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and 14 <= i1 <= 2054 and 7 <= i2 <= 1027; [0, i1, i2, 56] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and 14 <= i1 <= 2054 and 7 <= i2 <= 1027; [0, i1, i2, 46] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 6 <= i1 <= 2054 and 3 <= i2 <= 1029 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 6; i1 <= 2054; i1++) {
	    for (int i2 = 3; i2 <= 1029; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          load_to_gp_in1_2_buf64_FIFO_buf549552_sm739_0996(gp_in1_2_buf64_to_gp_5381 /* buf name */, gp_in1_2_buf64_FIFO_buf549, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and i1 >= 14 and i2 >= 7 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and i1 >= 14 and i2 >= 7 }
	          // { [i0, i1, i2] : -1 - i2 + 4*floor((1 + i2)/4) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          gp_in1_374_merged306_sm662_0824(gp_in1_2_buf64_FIFO_buf549 /* buf name */, gp_in1_3_buf72, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1 + 1*i2)) >> 2)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and i1 >= 14 and i2 >= 7 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and i1 >= 14 and i2 >= 7 }
	          // { [i0, i1, i2] : -1 - i2 + 4*floor((1 + i2)/4) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          load_to_gp_in1_3_buf72_to_gp_27393396_sm690_0870(gp_in1_3_buf72 /* buf name */, gp_in1_3_buf72_to_gp_27393, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1 + 1*i2)) >> 2)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and i1 >= 14 and i2 >= 7 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and (1 + i2) mod 4 = 0 and i1 >= 14 and i2 >= 7 }
	          // { [i0, i1, i2] : -1 - i2 + 4*floor((1 + i2)/4) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (4*(((1 + 1*i2)) >> 2)))) == 0) && (((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          load_to_gp_in1_3_buf72_to_gp_15389392_sm721_0956(gp_in1_3_buf72 /* buf name */, gp_in1_3_buf72_to_gp_15389, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-2 + (1*(((1 + 1*i2)) >> 2)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void in0_to_gp_6405_ld574_merged1124(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */in0_to_gp_6405, in0_FIFO_buf573_cache& in0_FIFO_buf573, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_to_gp_6405
	auto in0_to_gp_6405__lp__lp_2_m_in0_to_gp_6405_ld574__p__1_rp___p__7_rp__c_______lp_in0_to_gp_6405_ld575__p__7_rp__value = in0_to_gp_6405.read();
	auto compute_result = in0_to_gp_6405_ld574_cu1123(in0_to_gp_6405__lp__lp_2_m_in0_to_gp_6405_ld574__p__1_rp___p__7_rp__c_______lp_in0_to_gp_6405_ld575__p__7_rp__value);
	// Produce: in0_FIFO_buf573
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1124_write_bundle_write(/* arg names */compute_result, in0_FIFO_buf573, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_1_buf8_us48_to_gp_6325, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_us48_to_gp_6325
	auto gp_in0_1_buf8_us48_to_gp_6325__lp_2_m_gp_in0_1_buf8_us48_to_gp_6325_ld494__p__1_rp__c____gp_in0_1_buf8_us48_to_gp_6325_ld495_value = gp_in0_1_buf8_us48_to_gp_6325.read();
	auto compute_result = gp_in0_1_buf8_us48_to_gp_6325_ld494_cu1091(gp_in0_1_buf8_us48_to_gp_6325__lp_2_m_gp_in0_1_buf8_us48_to_gp_6325_ld494__p__1_rp__c____gp_in0_1_buf8_us48_to_gp_6325_ld495_value);
	// Produce: gp_in0_1_buf8_us48_FIFO_buf493
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_us48_FIFO_buf493, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_054_merged1068(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, in0_FIFO_buf573_cache& in0_FIFO_buf573, lp_in0_0_buf52_cache& lp_in0_0_buf52, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_us48_FIFO_buf493
	auto gp_in0_1_buf8_us48_FIFO_buf493__lp_2_m_lp_in0_054__p__1_rp__p_0_c_____lp_in0_053_p_0_value = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1068_read_bundle_read(gp_in0_1_buf8_us48_FIFO_buf493/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in0_FIFO_buf573
	auto in0_FIFO_buf573__lp_2_m_lp_in0_054__p__1_rp__p_7_c_____lp_in0_053_p_7_value = in0_FIFO_buf573_lp_in0_054_merged1068_read_bundle_read(in0_FIFO_buf573/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_054_cu1066(gp_in0_1_buf8_us48_FIFO_buf493__lp_2_m_lp_in0_054__p__1_rp__p_0_c_____lp_in0_053_p_0_value, in0_FIFO_buf573__lp_2_m_lp_in0_054__p__1_rp__p_7_c_____lp_in0_053_p_7_value);
	// Produce: lp_in0_0_buf52
	lp_in0_0_buf52_lp_in0_054_merged1068_write_bundle_write(/* arg names */compute_result, lp_in0_0_buf52, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_0_buf52_ld418_merged1086(lp_in0_0_buf52_cache& lp_in0_0_buf52, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */lp_in0_0_buf52_to_gp_18417, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_0_buf52
	auto lp_in0_0_buf52__lp_2_m_lp_in0_0_buf52_ld418__p__1_rp__c____lp_in0_0_buf52_ld419_value = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1086_read_bundle_read(lp_in0_0_buf52/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_0_buf52_ld418_cu1085(lp_in0_0_buf52__lp_2_m_lp_in0_0_buf52_ld418__p__1_rp__c____lp_in0_0_buf52_ld419_value);
	// Produce: lp_in0_0_buf52_to_gp_18417
	lp_in0_0_buf52_to_gp_18417.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_us48_to_gp_6325_ld495_in0_to_gp_6405_ld575_lp_in0_053_lp_in0_0_buf52_ld419_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_1_buf8_us48_to_gp_6325, HWStream<hw_uint<64> >& /* get_args num ports = 2 */in0_to_gp_6405, HWStream<hw_uint<64> >& /* get_args num ports = 2 */lp_in0_0_buf52_to_gp_18417) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_us48_to_gp_6325_ld495_in0_to_gp_6405_ld575_lp_in0_053_lp_in0_0_buf52_ld419__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_us48_FIFO_buf493_cache gp_in0_1_buf8_us48_FIFO_buf493;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in0_FIFO_buf573_cache in0_FIFO_buf573;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_0_buf52_cache lp_in0_0_buf52;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in0_054_merged1068[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 26] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; lp_in0_0_buf52_ld418_merged1086[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; in0_to_gp_6405_ld574_merged1124[d0 = 0, d1, d2] -> [0, 7 + d1, 4 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
//   { lp_in0_054_merged1068[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 26] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for lp_in0_054_merged1068(((((-26 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { lp_in0_0_buf52_ld418_merged1086[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for lp_in0_0_buf52_ld418_merged1086(((((-28 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092(((((-21 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { in0_to_gp_6405_ld574_merged1124[d0 = 0, d1, d2] -> [0, 7 + d1, 4 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for in0_to_gp_6405_ld574_merged1124(((((-4 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-7 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 28] : 8 <= i1 <= 2055 and 4 <= i2 <= 1027; [0, i1, i2, 26] : 8 <= i1 <= 2055 and 4 <= i2 <= 1027; [0, i1, i2, 21] : 8 <= i1 <= 2055 and 4 <= i2 <= 1027; [0, i1, i2, 4] : 7 <= i1 <= 2054 and 4 <= i2 <= 1027 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 7; i1 <= 2055; i1++) {
	    for (int i2 = 4; i2 <= 1027; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i1 <= 2054 }
	        // { [i0, i1, i2] : i1 <= 2054 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	        if ((((((2054 + -1*i1)) >= 0)))) {
	          in0_to_gp_6405_ld574_merged1124(in0_to_gp_6405 /* buf name */, in0_FIFO_buf573, 0, ((-7 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 }
	        // { [i0, i1, i2] : i1 >= 8 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0)))) {
	          gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1092(gp_in0_1_buf8_us48_to_gp_6325 /* buf name */, gp_in0_1_buf8_us48_FIFO_buf493, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 }
	        // { [i0, i1, i2] : i1 >= 8 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0)))) {
	          lp_in0_054_merged1068(gp_in0_1_buf8_us48_FIFO_buf493 /* buf name */, in0_FIFO_buf573 /* buf name */, lp_in0_0_buf52, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 }
	        // { [i0, i1, i2] : i1 >= 8 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0)))) {
	          lp_in0_0_buf52_ld418_merged1086(lp_in0_0_buf52 /* buf name */, lp_in0_0_buf52_to_gp_18417, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934(lp_in0_1_buf44_cache& lp_in0_1_buf44, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */lp_in0_1_buf44_to_gp_19421, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_1_buf44
	auto lp_in0_1_buf44__lp_1_m_lp_in0_1_buf44_ld422__p__0_rp__c____lp_in0_1_buf44_ld423_value = lp_in0_1_buf44_load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934_read_bundle_read(lp_in0_1_buf44/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: lp_in0_1_buf44_to_gp_19421
	lp_in0_1_buf44_to_gp_19421.write(lp_in0_1_buf44__lp_1_m_lp_in0_1_buf44_ld422__p__0_rp__c____lp_in0_1_buf44_ld423_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void diff47_sm649_0764(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, lp_in0_1_buf44_cache& lp_in0_1_buf44, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_FIFO_buf489
	auto gp_in0_1_buf8_FIFO_buf489__lp_1_m_lp_in0_146__p__0_rp__p_3_c_____lp_in0_145_p_3_value = gp_in0_1_buf8_FIFO_buf489_diff47_sm649_0764_read_bundle_read(gp_in0_1_buf8_FIFO_buf489/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in0_2_buf16_us40_FIFO_buf509
	auto gp_in0_2_buf16_us40_FIFO_buf509__lp_1_m_lp_in0_146__p__0_rp__p_0_c_____lp_in0_145_p_0_value = gp_in0_2_buf16_us40_FIFO_buf509_diff47_sm649_0764_read_bundle_read(gp_in0_2_buf16_us40_FIFO_buf509/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_diff_float_32(gp_in0_1_buf8_FIFO_buf489__lp_1_m_lp_in0_146__p__0_rp__p_3_c_____lp_in0_145_p_3_value, gp_in0_2_buf16_us40_FIFO_buf509__lp_1_m_lp_in0_146__p__0_rp__p_0_c_____lp_in0_145_p_0_value);
	// Produce: lp_in0_1_buf44
	lp_in0_1_buf44_diff47_sm649_0764_write_bundle_write(/* arg names */compute_result, lp_in0_1_buf44, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_1_buf8_to_gp_7321, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_to_gp_7321
	auto gp_in0_1_buf8_to_gp_7321__lp__lp_1_m_gp_in0_1_buf8_to_gp_7321_ld490__p__0_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_7321_ld491__p__3_rp__value = gp_in0_1_buf8_to_gp_7321.read();
	// Produce: gp_in0_1_buf8_FIFO_buf489
	gp_in0_1_buf8_FIFO_buf489_load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982_write_bundle_write(/* arg names */gp_in0_1_buf8_to_gp_7321__lp__lp_1_m_gp_in0_1_buf8_to_gp_7321_ld490__p__0_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_7321_ld491__p__3_rp__value, gp_in0_1_buf8_FIFO_buf489, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_2_buf16_us40_to_gp_7341, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_us40_to_gp_7341
	auto gp_in0_2_buf16_us40_to_gp_7341__lp_1_m_gp_in0_2_buf16_us40_to_gp_7341_ld510__p__0_rp__c____gp_in0_2_buf16_us40_to_gp_7341_ld511_value = gp_in0_2_buf16_us40_to_gp_7341.read();
	// Produce: gp_in0_2_buf16_us40_FIFO_buf509
	gp_in0_2_buf16_us40_FIFO_buf509_load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990_write_bundle_write(/* arg names */gp_in0_2_buf16_us40_to_gp_7341__lp_1_m_gp_in0_2_buf16_us40_to_gp_7341_ld510__p__0_rp__c____gp_in0_2_buf16_us40_to_gp_7341_ld511_value, gp_in0_2_buf16_us40_FIFO_buf509, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_to_gp_7321_ld491_gp_in0_2_buf16_us40_to_gp_7341_ld511_lp_in0_145_lp_in0_1_buf44_ld423_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_1_buf8_to_gp_7321, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_2_buf16_us40_to_gp_7341, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */lp_in0_1_buf44_to_gp_19421) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_to_gp_7321_ld491_gp_in0_2_buf16_us40_to_gp_7341_ld511_lp_in0_145_lp_in0_1_buf44_ld423__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_FIFO_buf489_cache gp_in0_1_buf8_FIFO_buf489;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_us40_FIFO_buf509_cache gp_in0_2_buf16_us40_FIFO_buf509;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_1_buf44_cache lp_in0_1_buf44;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 49] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 13] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; diff47_sm649_0764[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023; load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 62] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
//   { load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 49] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-49 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))
//   { load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 13] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-13 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))
//   { diff47_sm649_0764[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for diff47_sm649_0764(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-57 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))
//   { load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934[d0 = 0, d1, d2] -> [0, 10 + 2d1, 5 + d2, 62] : 0 <= d1 <= 1023 and 0 <= d2 <= 1023 }
// Condition for load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-62 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1028 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 62] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 5 <= i2 <= 1028; [0, i1, i2, 57] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 5 <= i2 <= 1028; [0, i1, i2, 49] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 5 <= i2 <= 1028; [0, i1, i2, 13] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 5 <= i2 <= 1028 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 5; i2 <= 1028; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          load_to_gp_in0_1_buf8_FIFO_buf489492_sm731_0982(gp_in0_1_buf8_to_gp_7321 /* buf name */, gp_in0_1_buf8_FIFO_buf489, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          load_to_gp_in0_2_buf16_us40_FIFO_buf509512_sm735_0990(gp_in0_2_buf16_us40_to_gp_7341 /* buf name */, gp_in0_2_buf16_us40_FIFO_buf509, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          diff47_sm649_0764(gp_in0_1_buf8_FIFO_buf489 /* buf name */, gp_in0_2_buf16_us40_FIFO_buf509 /* buf name */, lp_in0_1_buf44, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          load_to_lp_in0_1_buf44_to_gp_19421424_sm727_0934(lp_in0_1_buf44 /* buf name */, lp_in0_1_buf44_to_gp_19421, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-5 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_2_buf16_to_gp_8337, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_to_gp_8337
	auto gp_in0_2_buf16_to_gp_8337__lp__lp_1_m_gp_in0_2_buf16_to_gp_8337_ld506__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_8337_ld507__p__1_rp__value = gp_in0_2_buf16_to_gp_8337.read();
	// Produce: gp_in0_2_buf16_FIFO_buf505
	gp_in0_2_buf16_FIFO_buf505_load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012_write_bundle_write(/* arg names */gp_in0_2_buf16_to_gp_8337__lp__lp_1_m_gp_in0_2_buf16_to_gp_8337_ld506__p__0_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_8337_ld507__p__1_rp__value, gp_in0_2_buf16_FIFO_buf505, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_us32_to_gp_8353, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_us32_to_gp_8353
	auto gp_in0_3_buf24_us32_to_gp_8353__lp_1_m_gp_in0_3_buf24_us32_to_gp_8353_ld522__p__0_rp__c____gp_in0_3_buf24_us32_to_gp_8353_ld523_value = gp_in0_3_buf24_us32_to_gp_8353.read();
	// Produce: gp_in0_3_buf24_us32_FIFO_buf521
	gp_in0_3_buf24_us32_FIFO_buf521_load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026_write_bundle_write(/* arg names */gp_in0_3_buf24_us32_to_gp_8353__lp_1_m_gp_in0_3_buf24_us32_to_gp_8353_ld522__p__0_rp__c____gp_in0_3_buf24_us32_to_gp_8353_ld523_value, gp_in0_3_buf24_us32_FIFO_buf521, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void diff39_sm652_0770(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, lp_in0_2_buf36_cache& lp_in0_2_buf36, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_FIFO_buf505
	auto gp_in0_2_buf16_FIFO_buf505__lp_1_m_lp_in0_238__p__0_rp__p_1_c_____lp_in0_237_p_1_value = gp_in0_2_buf16_FIFO_buf505_diff39_sm652_0770_read_bundle_read(gp_in0_2_buf16_FIFO_buf505/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in0_3_buf24_us32_FIFO_buf521
	auto gp_in0_3_buf24_us32_FIFO_buf521__lp_1_m_lp_in0_238__p__0_rp__p_0_c_____lp_in0_237_p_0_value = gp_in0_3_buf24_us32_FIFO_buf521_diff39_sm652_0770_read_bundle_read(gp_in0_3_buf24_us32_FIFO_buf521/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_diff_float_32(gp_in0_2_buf16_FIFO_buf505__lp_1_m_lp_in0_238__p__0_rp__p_1_c_____lp_in0_237_p_1_value, gp_in0_3_buf24_us32_FIFO_buf521__lp_1_m_lp_in0_238__p__0_rp__p_0_c_____lp_in0_237_p_0_value);
	// Produce: lp_in0_2_buf36
	lp_in0_2_buf36_diff39_sm652_0770_write_bundle_write(/* arg names */compute_result, lp_in0_2_buf36, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868(lp_in0_2_buf36_cache& lp_in0_2_buf36, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */lp_in0_2_buf36_to_gp_20425, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_2_buf36
	auto lp_in0_2_buf36__lp_1_m_lp_in0_2_buf36_ld426__p__0_rp__c____lp_in0_2_buf36_ld427_value = lp_in0_2_buf36_load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868_read_bundle_read(lp_in0_2_buf36/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: lp_in0_2_buf36_to_gp_20425
	lp_in0_2_buf36_to_gp_20425.write(lp_in0_2_buf36__lp_1_m_lp_in0_2_buf36_ld426__p__0_rp__c____lp_in0_2_buf36_ld427_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_2_buf16_to_gp_8337_ld507_gp_in0_3_buf24_us32_to_gp_8353_ld523_lp_in0_237_lp_in0_2_buf36_ld427_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_2_buf16_to_gp_8337, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_us32_to_gp_8353, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */lp_in0_2_buf36_to_gp_20425) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_2_buf16_to_gp_8337_ld507_gp_in0_3_buf24_us32_to_gp_8353_ld523_lp_in0_237_lp_in0_2_buf36_ld427__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_FIFO_buf505_cache gp_in0_2_buf16_FIFO_buf505;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_us32_FIFO_buf521_cache gp_in0_3_buf24_us32_FIFO_buf521;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_2_buf36_cache lp_in0_2_buf36;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { diff39_sm652_0770[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 75] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 511; load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012[d0 = 0, d1, d2] -> [0, 14 + 4d1, 5 + 2d2, 30] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
//   { diff39_sm652_0770[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for diff39_sm652_0770(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-71 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 75] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-75 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026[d0 = 0, d1, d2] -> [0, 14 + 4d1, 7 + 2d2, 66] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-66 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((1029 + -1*i2)) >= 0)))
//   { load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012[d0 = 0, d1, d2] -> [0, 14 + 4d1, 5 + 2d2, 30] : 0 <= d1 <= 511 and 0 <= d2 <= 511 }
// Condition for load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-30 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 75] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029; [0, i1, i2, 71] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029; [0, i1, i2, 66] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 7 <= i2 <= 1029; [0, i1, i2, 30] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and 14 <= i1 <= 2058 and 5 <= i2 <= 1027 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 5; i2 <= 1029; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i2 <= 1027 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i2 <= 1027 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : 1027 - i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((1027 + -1*i2)) >= 0)))) {
	          load_to_gp_in0_2_buf16_FIFO_buf505508_sm746_01012(gp_in0_2_buf16_to_gp_8337 /* buf name */, gp_in0_2_buf16_FIFO_buf505, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i2 >= 7 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i2 >= 7 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-7 + 1*i2)) >= 0)))) {
	          load_to_gp_in0_3_buf24_us32_FIFO_buf521524_sm751_01026(gp_in0_3_buf24_us32_to_gp_8353 /* buf name */, gp_in0_3_buf24_us32_FIFO_buf521, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i2 >= 7 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i2 >= 7 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-7 + 1*i2)) >= 0)))) {
	          diff39_sm652_0770(gp_in0_2_buf16_FIFO_buf505 /* buf name */, gp_in0_3_buf24_us32_FIFO_buf521 /* buf name */, lp_in0_2_buf36, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i2 >= 7 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and (1 + i2) mod 2 = 0 and i2 >= 7 }
	          // { [i0, i1, i2] : -1 - i2 + 2*floor((1 + i2)/2) = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-1 + -1*i2 + (2*(((1 + 1*i2)) >> 1)))) == 0) && (((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-7 + 1*i2)) >= 0)))) {
	          load_to_lp_in0_2_buf36_to_gp_20425428_sm689_0868(lp_in0_2_buf36 /* buf name */, lp_in0_2_buf36_to_gp_20425, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-4 + (1*(((1 + 1*i2)) >> 1)))));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void lp_in1_0_buf100_ld430_merged1112(lp_in1_0_buf100_cache& lp_in1_0_buf100, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */lp_in1_0_buf100_to_gp_18429, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_0_buf100
	auto lp_in1_0_buf100__lp_2_m_lp_in1_0_buf100_ld430__p__1_rp__c____lp_in1_0_buf100_ld431_value = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1112_read_bundle_read(lp_in1_0_buf100/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_0_buf100_ld430_cu1111(lp_in1_0_buf100__lp_2_m_lp_in1_0_buf100_ld430__p__1_rp__c____lp_in1_0_buf100_ld431_value);
	// Produce: lp_in1_0_buf100_to_gp_18429
	lp_in1_0_buf100_to_gp_18429.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_1_buf56_us96_to_gp_9369, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_us96_to_gp_9369
	auto gp_in1_1_buf56_us96_to_gp_9369__lp_2_m_gp_in1_1_buf56_us96_to_gp_9369_ld538__p__1_rp__c____gp_in1_1_buf56_us96_to_gp_9369_ld539_value = gp_in1_1_buf56_us96_to_gp_9369.read();
	auto compute_result = gp_in1_1_buf56_us96_to_gp_9369_ld538_cu1119(gp_in1_1_buf56_us96_to_gp_9369__lp_2_m_gp_in1_1_buf56_us96_to_gp_9369_ld538__p__1_rp__c____gp_in1_1_buf56_us96_to_gp_9369_ld539_value);
	// Produce: gp_in1_1_buf56_us96_FIFO_buf537
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_us96_FIFO_buf537, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in1_to_gp_9413_ld582_merged1114(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */in1_to_gp_9413, in1_FIFO_buf581_cache& in1_FIFO_buf581, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_to_gp_9413
	auto in1_to_gp_9413__lp__lp_2_m_in1_to_gp_9413_ld582__p__1_rp___p__7_rp__c_______lp_in1_to_gp_9413_ld583__p__7_rp__value = in1_to_gp_9413.read();
	auto compute_result = in1_to_gp_9413_ld582_cu1113(in1_to_gp_9413__lp__lp_2_m_in1_to_gp_9413_ld582__p__1_rp___p__7_rp__c_______lp_in1_to_gp_9413_ld583__p__7_rp__value);
	// Produce: in1_FIFO_buf581
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1114_write_bundle_write(/* arg names */compute_result, in1_FIFO_buf581, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_0102_merged1073(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, in1_FIFO_buf581_cache& in1_FIFO_buf581, lp_in1_0_buf100_cache& lp_in1_0_buf100, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_us96_FIFO_buf537
	auto gp_in1_1_buf56_us96_FIFO_buf537__lp_2_m_lp_in1_0102__p__1_rp__p_0_c_____lp_in1_0101_p_0_value = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1073_read_bundle_read(gp_in1_1_buf56_us96_FIFO_buf537/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in1_FIFO_buf581
	auto in1_FIFO_buf581__lp_2_m_lp_in1_0102__p__1_rp__p_7_c_____lp_in1_0101_p_7_value = in1_FIFO_buf581_lp_in1_0102_merged1073_read_bundle_read(in1_FIFO_buf581/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_0102_cu1071(gp_in1_1_buf56_us96_FIFO_buf537__lp_2_m_lp_in1_0102__p__1_rp__p_0_c_____lp_in1_0101_p_0_value, in1_FIFO_buf581__lp_2_m_lp_in1_0102__p__1_rp__p_7_c_____lp_in1_0101_p_7_value);
	// Produce: lp_in1_0_buf100
	lp_in1_0_buf100_lp_in1_0102_merged1073_write_bundle_write(/* arg names */compute_result, lp_in1_0_buf100, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_us96_to_gp_9369_ld539_in1_to_gp_9413_ld583_lp_in1_0101_lp_in1_0_buf100_ld431_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_1_buf56_us96_to_gp_9369, HWStream<hw_uint<64> >& /* get_args num ports = 2 */in1_to_gp_9413, HWStream<hw_uint<64> >& /* get_args num ports = 2 */lp_in1_0_buf100_to_gp_18429) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_us96_to_gp_9369_ld539_in1_to_gp_9413_ld583_lp_in1_0101_lp_in1_0_buf100_ld431__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_us96_FIFO_buf537_cache gp_in1_1_buf56_us96_FIFO_buf537;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in1_FIFO_buf581_cache in1_FIFO_buf581;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_0_buf100_cache lp_in1_0_buf100;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; lp_in1_0_buf100_ld430_merged1112[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 60] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; in1_to_gp_9413_ld582_merged1114[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023; lp_in1_0102_merged1073[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
//   { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120(((((-53 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { lp_in1_0_buf100_ld430_merged1112[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 60] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for lp_in1_0_buf100_ld430_merged1112(((((-60 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { in1_to_gp_9413_ld582_merged1114[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 12] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for in1_to_gp_9413_ld582_merged1114(((((-12 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))
//   { lp_in1_0102_merged1073[d0 = 0, d1, d2] -> [0, 8 + d1, 4 + d2, 59] : 0 <= d1 <= 2047 and 0 <= d2 <= 1023 }
// Condition for lp_in1_0102_merged1073(((((-59 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((1027 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 8 <= i1 <= 2055 and 4 <= i2 <= 1027 and 59 <= i3 <= 60; [0, i1, i2, 53] : 8 <= i1 <= 2055 and 4 <= i2 <= 1027; [0, i1, i2, 12] : 8 <= i1 <= 2055 and 4 <= i2 <= 1027 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 4; i2 <= 1027; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in1_to_gp_9413_ld582_merged1114(in1_to_gp_9413 /* buf name */, in1_FIFO_buf581, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1120(gp_in1_1_buf56_us96_to_gp_9369 /* buf name */, gp_in1_1_buf56_us96_FIFO_buf537, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          lp_in1_0102_merged1073(gp_in1_1_buf56_us96_FIFO_buf537 /* buf name */, in1_FIFO_buf581 /* buf name */, lp_in1_0_buf100, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          lp_in1_0_buf100_ld430_merged1112(lp_in1_0_buf100 /* buf name */, lp_in1_0_buf100_to_gp_18429, 0, ((-8 + 1*i1)), ((-4 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Driver function
void two_in_blnd_d(HWStream<hw_uint<64> >& /* no bundle get_args num ports = 2 */in0_oc, HWStream<hw_uint<64> >& /* no bundle get_args num ports = 2 */in1_oc, HWStream<hw_uint<64> >& /* no bundle get_args num ports = 2 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("two_in_blnd_d_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  HWStream< hw_uint<64> > in0_to_gp_0401;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in0_to_gp_0401.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_1_buf8_to_gp_1313;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_to_gp_1313.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_1_buf8_to_gp_22317;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_to_gp_22317.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_1_buf8_to_gp_7321;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_to_gp_7321.values depth=501
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_2_buf16_to_gp_2329;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_to_gp_2329.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_2_buf16_to_gp_23333;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_to_gp_23333.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_2_buf16_to_gp_8337;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_to_gp_8337.values depth=1012
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_1_buf56_to_gp_10357;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_to_gp_10357.values depth=1524
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_2_buf64_us88_to_gp_10385;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_us88_to_gp_10385.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > lp_in1_1_buf92_to_gp_19433;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in1_1_buf92_to_gp_19433.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_2_buf64_to_gp_11373;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_to_gp_11373.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_3_buf72_us80_to_gp_11397;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_3_buf72_us80_to_gp_11397.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > lp_in1_2_buf84_to_gp_20437;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in1_2_buf84_to_gp_20437.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > merged_0_to_gp_12441;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_0_to_gp_12441.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > merged_1_reconstruct_lp129_buf132_us142_to_gp_12457;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_1_reconstruct_lp129_buf132_us142_to_gp_12457.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > merged_0_reconstruct_lp138_buf141_to_gp_21445;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_0_reconstruct_lp138_buf141_to_gp_21445.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > merged_1_to_gp_13449;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_1_to_gp_13449.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > merged_2_reconstruct_lp120_buf123_us133_to_gp_13469;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_2_reconstruct_lp120_buf123_us133_to_gp_13469.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > merged_1_reconstruct_lp129_buf132_to_gp_28453;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_1_reconstruct_lp129_buf132_to_gp_28453.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > merged_2_to_gp_14461;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_2_to_gp_14461.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > merged_3_us124_to_gp_14477;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_3_us124_to_gp_14477.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > merged_2_reconstruct_lp120_buf123_to_gp_29465;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_2_reconstruct_lp120_buf123_to_gp_29465.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_3_buf24_to_gp_15345;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_3_buf24_to_gp_15345.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_3_buf72_to_gp_15389;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_3_buf72_to_gp_15389.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > merged_3_to_gp_30473;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_3_to_gp_30473.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > in0_to_gp_6405;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in0_to_gp_6405.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > in1_to_gp_3409;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in1_to_gp_3409.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > in1_to_gp_9413;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in1_to_gp_9413.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > lp_in0_0_buf52_to_gp_18417;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in0_0_buf52_to_gp_18417.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > lp_in1_0_buf100_to_gp_18429;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in1_0_buf100_to_gp_18429.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > lp_in0_1_buf44_to_gp_19421;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in0_1_buf44_to_gp_19421.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_3_buf24_to_gp_24349;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_3_buf24_to_gp_24349.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > lp_in0_2_buf36_to_gp_20425;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in0_2_buf36_to_gp_20425.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in0_1_buf8_us48_to_gp_6325;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_us48_to_gp_6325.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_2_buf16_us40_to_gp_7341;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_us40_to_gp_7341.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_3_buf24_us32_to_gp_8353;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_3_buf24_us32_to_gp_8353.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_1_buf56_to_gp_25361;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_to_gp_25361.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in1_1_buf56_us96_to_gp_9369;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_us96_to_gp_9369.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_2_buf64_to_gp_26377;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_to_gp_26377.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_3_buf72_to_gp_27393;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_3_buf72_to_gp_27393.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_1_buf56_to_gp_4365;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_to_gp_4365.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_2_buf64_to_gp_5381;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_to_gp_5381.values depth=500
#endif //__VIVADO_SYNTH__


  Extracted_in0_ld403_in0_ld407_pw_math_in0_oc01_(in0_oc, in0_to_gp_0401, in0_to_gp_6405);
  Extracted_in1_ld411_in1_ld415_pw_math_in1_oc45_(in1_oc, in1_to_gp_3409, in1_to_gp_9413);
  Extracted_gp_in1_157_gp_in1_1_buf56_ld359_gp_in1_1_buf56_ld363_gp_in1_1_buf56_ld367_in1_to_gp_3409_ld579_(in1_to_gp_3409, gp_in1_1_buf56_to_gp_10357, gp_in1_1_buf56_to_gp_25361, gp_in1_1_buf56_to_gp_4365);
  Extracted_gp_in1_1_buf56_to_gp_4365_ld535_gp_in1_265_gp_in1_2_buf64_ld375_gp_in1_2_buf64_ld379_gp_in1_2_buf64_ld383_(gp_in1_1_buf56_to_gp_4365, gp_in1_2_buf64_to_gp_11373, gp_in1_2_buf64_to_gp_26377, gp_in1_2_buf64_to_gp_5381);
  Extracted_gp_in1_2_buf64_to_gp_5381_ld551_gp_in1_373_gp_in1_3_buf72_ld391_gp_in1_3_buf72_ld395_(gp_in1_2_buf64_to_gp_5381, gp_in1_3_buf72_to_gp_15389, gp_in1_3_buf72_to_gp_27393);
  Extracted_gp_in0_19_gp_in0_1_buf8_ld315_gp_in0_1_buf8_ld319_gp_in0_1_buf8_ld323_in0_to_gp_0401_ld571_(in0_to_gp_0401, gp_in0_1_buf8_to_gp_1313, gp_in0_1_buf8_to_gp_22317, gp_in0_1_buf8_to_gp_7321);
  Extracted_gp_in0_1_buf8_to_gp_1313_ld483_gp_in0_217_gp_in0_2_buf16_ld331_gp_in0_2_buf16_ld335_gp_in0_2_buf16_ld339_(gp_in0_1_buf8_to_gp_1313, gp_in0_2_buf16_to_gp_2329, gp_in0_2_buf16_to_gp_23333, gp_in0_2_buf16_to_gp_8337);
  Extracted_gp_in0_2_buf16_to_gp_2329_ld499_gp_in0_325_gp_in0_3_buf24_ld347_gp_in0_3_buf24_ld351_(gp_in0_2_buf16_to_gp_2329, gp_in0_3_buf24_to_gp_15345, gp_in0_3_buf24_to_gp_24349);
  Extracted_gp_in0_1_buf8_to_gp_22317_ld487_gp_in0_1_buf8_us48_ld327_us_gp_in0_1_buf849_(gp_in0_1_buf8_to_gp_22317, gp_in0_1_buf8_us48_to_gp_6325);
  Extracted_gp_in0_2_buf16_to_gp_23333_ld503_gp_in0_2_buf16_us40_ld343_us_gp_in0_2_buf1641_(gp_in0_2_buf16_to_gp_23333, gp_in0_2_buf16_us40_to_gp_7341);
  Extracted_gp_in0_3_buf24_to_gp_24349_ld519_gp_in0_3_buf24_us32_ld355_us_gp_in0_3_buf2433_(gp_in0_3_buf24_to_gp_24349, gp_in0_3_buf24_us32_to_gp_8353);
  Extracted_gp_in1_1_buf56_to_gp_25361_ld531_gp_in1_1_buf56_us96_ld371_us_gp_in1_1_buf5697_(gp_in1_1_buf56_to_gp_25361, gp_in1_1_buf56_us96_to_gp_9369);
  Extracted_gp_in1_2_buf64_to_gp_26377_ld547_gp_in1_2_buf64_us88_ld387_us_gp_in1_2_buf6489_(gp_in1_2_buf64_to_gp_26377, gp_in1_2_buf64_us88_to_gp_10385);
  Extracted_gp_in1_3_buf72_to_gp_27393_ld563_gp_in1_3_buf72_us80_ld399_us_gp_in1_3_buf7281_(gp_in1_3_buf72_to_gp_27393, gp_in1_3_buf72_us80_to_gp_11397);
  Extracted_gp_in0_1_buf8_us48_to_gp_6325_ld495_in0_to_gp_6405_ld575_lp_in0_053_lp_in0_0_buf52_ld419_(gp_in0_1_buf8_us48_to_gp_6325, in0_to_gp_6405, lp_in0_0_buf52_to_gp_18417);
  Extracted_gp_in0_1_buf8_to_gp_7321_ld491_gp_in0_2_buf16_us40_to_gp_7341_ld511_lp_in0_145_lp_in0_1_buf44_ld423_(gp_in0_1_buf8_to_gp_7321, gp_in0_2_buf16_us40_to_gp_7341, lp_in0_1_buf44_to_gp_19421);
  Extracted_gp_in0_2_buf16_to_gp_8337_ld507_gp_in0_3_buf24_us32_to_gp_8353_ld523_lp_in0_237_lp_in0_2_buf36_ld427_(gp_in0_2_buf16_to_gp_8337, gp_in0_3_buf24_us32_to_gp_8353, lp_in0_2_buf36_to_gp_20425);
  Extracted_gp_in1_1_buf56_us96_to_gp_9369_ld539_in1_to_gp_9413_ld583_lp_in1_0101_lp_in1_0_buf100_ld431_(gp_in1_1_buf56_us96_to_gp_9369, in1_to_gp_9413, lp_in1_0_buf100_to_gp_18429);
  Extracted_gp_in1_1_buf56_to_gp_10357_ld527_gp_in1_2_buf64_us88_to_gp_10385_ld555_lp_in1_193_lp_in1_1_buf92_ld435_(gp_in1_1_buf56_to_gp_10357, gp_in1_2_buf64_us88_to_gp_10385, lp_in1_1_buf92_to_gp_19433);
  Extracted_gp_in1_2_buf64_to_gp_11373_ld543_gp_in1_3_buf72_us80_to_gp_11397_ld567_lp_in1_285_lp_in1_2_buf84_ld439_(gp_in1_2_buf64_to_gp_11373, gp_in1_3_buf72_us80_to_gp_11397, lp_in1_2_buf84_to_gp_20437);
  Extracted_gp_in0_3_buf24_to_gp_15345_ld515_gp_in1_3_buf72_to_gp_15389_ld559_merged_3_ld475_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_(gp_in0_3_buf24_to_gp_15345, gp_in1_3_buf72_to_gp_15389, merged_3_to_gp_30473);
  Extracted_lp_in0_0_buf52_to_gp_18417_ld587_lp_in1_0_buf100_to_gp_18429_ld599_merged_0_ld443_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_(lp_in0_0_buf52_to_gp_18417, lp_in1_0_buf100_to_gp_18429, merged_0_to_gp_12441);
  Extracted_lp_in0_1_buf44_to_gp_19421_ld591_lp_in1_1_buf92_to_gp_19433_ld603_merged_1_ld451_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_(lp_in0_1_buf44_to_gp_19421, lp_in1_1_buf92_to_gp_19433, merged_1_to_gp_13449);
  Extracted_lp_in0_2_buf36_to_gp_20425_ld595_lp_in1_2_buf84_to_gp_20437_ld607_merged_2_ld463_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_(lp_in0_2_buf36_to_gp_20425, lp_in1_2_buf84_to_gp_20437, merged_2_to_gp_14461);
  Extracted_merged_3_to_gp_30473_ld643_merged_3_us124_ld479_us_merged_3125_(merged_3_to_gp_30473, merged_3_us124_to_gp_14477);
  Extracted_merged_2_reconstruct_lp120121_merged_2_reconstruct_lp120_buf123_ld467_merged_2_to_gp_14461_ld631_merged_3_us124_to_gp_14477_ld647_(merged_2_to_gp_14461, merged_3_us124_to_gp_14477, merged_2_reconstruct_lp120_buf123_to_gp_29465);
  Extracted_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_merged_2_reconstruct_lp120_buf123_us133_ld471_us_merged_2_reconstruct_lp120_buf123134_(merged_2_reconstruct_lp120_buf123_to_gp_29465, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469);
  Extracted_merged_1_reconstruct_lp129130_merged_1_reconstruct_lp129_buf132_ld455_merged_1_to_gp_13449_ld619_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_(merged_1_to_gp_13449, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, merged_1_reconstruct_lp129_buf132_to_gp_28453);
  Extracted_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_merged_1_reconstruct_lp129_buf132_us142_ld459_us_merged_1_reconstruct_lp129_buf132143_(merged_1_reconstruct_lp129_buf132_to_gp_28453, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457);
  Extracted_merged_0_reconstruct_lp138139_merged_0_reconstruct_lp138_buf141_ld447_merged_0_to_gp_12441_ld611_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_(merged_0_to_gp_12441, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, merged_0_reconstruct_lp138_buf141_to_gp_21445);
  Extracted_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_pw_math_merged_0_reconstruct_lp138_buf141147148_(merged_0_reconstruct_lp138_buf141_to_gp_21445, out);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void two_in_blnd_d_wrapper(HWStream<hw_uint<64> >& /* no bundle get_args num ports = 2 */in0_oc, HWStream<hw_uint<64> >& /* no bundle get_args num ports = 2 */in1_oc, HWStream<hw_uint<64> >& /* no bundle get_args num ports = 2 */out, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    two_in_blnd_d(in0_oc, in1_oc, out);
  }
}
#ifdef __VIVADO_SYNTH__
  // { pw_math_in0_oc02_merged1060[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[1 + 2pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 1030; pw_math_in0_oc02_merged1060[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[2pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 1030 }
const int pw_math_in0_oc02_merged1060_read_pipe0_num_transfers = 2118705;
  // { pw_math_in1_oc46_merged1063[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[1 + 2pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 1030; pw_math_in1_oc46_merged1063[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[2pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 1030 }
const int pw_math_in1_oc46_merged1063_read_pipe0_num_transfers = 2118705;
  // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[1 + 2pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 1023; pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[2pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 1023 }
const int pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_write_pipe0_num_transfers = 2097152;


extern "C" {

void two_in_blnd_d_accel(hw_uint<64>* pw_math_in0_oc02_merged1060_read_pipe0, hw_uint<64>* pw_math_in1_oc46_merged1063_read_pipe0, hw_uint<64>* pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = pw_math_in0_oc02_merged1060_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = pw_math_in1_oc46_merged1063_read_pipe0 offset = slave depth = 65536 bundle = gmem1
#pragma HLS INTERFACE m_axi port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_write_pipe0 offset = slave depth = 65536 bundle = gmem2

#pragma HLS INTERFACE s_axilite port = pw_math_in0_oc02_merged1060_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = pw_math_in1_oc46_merged1063_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<64> > pw_math_in0_oc02_merged1060_read_pipe0_channel;
  static HWStream<hw_uint<64> > pw_math_in1_oc46_merged1063_read_pipe0_channel;
  static HWStream<hw_uint<64> > pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_write_pipe0_channel;

  burst_read<64>(pw_math_in0_oc02_merged1060_read_pipe0, pw_math_in0_oc02_merged1060_read_pipe0_channel, pw_math_in0_oc02_merged1060_read_pipe0_num_transfers*size);
  burst_read<64>(pw_math_in1_oc46_merged1063_read_pipe0, pw_math_in1_oc46_merged1063_read_pipe0_channel, pw_math_in1_oc46_merged1063_read_pipe0_num_transfers*size);

  two_in_blnd_d_wrapper(pw_math_in0_oc02_merged1060_read_pipe0_channel, pw_math_in1_oc46_merged1063_read_pipe0_channel, pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_write_pipe0_channel, size);

  burst_write<64>(pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_write_pipe0, pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_write_pipe0_channel, pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_write_pipe0_num_transfers*size);
}

}
extern "C" {

void two_in_blnd_d_rdai(HWStream<hw_uint<64> >& pw_math_in0_oc02_merged1060_read_pipe0, HWStream<hw_uint<64> >& pw_math_in1_oc46_merged1063_read_pipe0, HWStream<hw_uint<64> >&  pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = pw_math_in0_oc02_merged1060_read_pipe0
#pragma HLS INTERFACE axis register port = pw_math_in1_oc46_merged1063_read_pipe0
#pragma HLS INTERFACE axis register port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  two_in_blnd_d(pw_math_in0_oc02_merged1060_read_pipe0, pw_math_in1_oc46_merged1063_read_pipe0, pw_math_merged_0_reconstruct_lp138_buf141147149_merged1084_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

