Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jun  7 16:32:53 2022
| Host         : stud209-5 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            8 |
| No           | No                    | Yes                    |              65 |           29 |
| No           | Yes                   | No                     |              46 |           17 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |              22 |            5 |
| Yes          | Yes                   | No                     |              55 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                        Enable Signal                                        |                                           Set/Reset Signal                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | slave_axi/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | spiToPmod/dcnt[4]_i_1_n_0                                                                   | rst_IBUF                                                                                             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                                                             | slave_axi/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                                                                             | slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | slave_axi/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                 |                1 |              7 |         7.00 |
|  clkslow_BUFG  |                                                                                             |                                                                                                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | slave_axi/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                      |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | master/cmdm                                                                                 | rst_IBUF                                                                                             |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                               | slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                                                                             | slave_axi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |                                                                                             |                                                                                                      |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG | spiToPmod/shr[15]_i_1_n_0                                                                   | rst_IBUF                                                                                             |                3 |             17 |         5.67 |
|  clk_IBUF_BUFG | slave_axi/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | rst_IBUF                                                                                             |                7 |             28 |         4.00 |
|  clkslow_BUFG  |                                                                                             | rst_IBUF                                                                                             |               23 |             40 |         1.74 |
|  clk_IBUF_BUFG |                                                                                             | rst_IBUF                                                                                             |               15 |             49 |         3.27 |
+----------------+---------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


