#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_006A9C70 .scope module, "exemplo0071" "exemplo0071" 2 26;
 .timescale 0 0;
v00701BC8_0 .var "addr", 0 0;
v00701C20_0 .var "clk", 0 0;
v00701C78_0 .var "clr", 0 0;
v00701CD0_0 .var "in", 0 0;
RS_006CA64C .resolv tri, L_00712270, L_007122C8, L_00712320, L_00712378;
v00701D28_0 .net8 "out", 3 0, RS_006CA64C; 4 drivers
v00701D80_0 .var "preset", 0 0;
v00701DD8_0 .var "rw", 0 0;
S_006A9E90 .scope module, "memo1_4" "memoria1x4" 2 33, 2 13, S_006A9C70;
 .timescale 0 0;
v00701960_0 .net "addr", 0 0, v00701BC8_0; 1 drivers
v007019B8_0 .net "clk", 0 0, v00701C20_0; 1 drivers
v00701A10_0 .net "clr", 0 0, v00701C78_0; 1 drivers
v00701A68_0 .net "in", 0 0, v00701CD0_0; 1 drivers
v00701AC0_0 .alias "out", 3 0, v00701D28_0;
v00701B18_0 .net "preset", 0 0, v00701D80_0; 1 drivers
v00701B70_0 .net "rw", 0 0, v00701DD8_0; 1 drivers
L_00712270 .part/pv L_007070C0, 3, 1, 4;
L_007122C8 .part/pv L_00712940, 2, 1, 4;
L_00712320 .part/pv L_00712A90, 1, 1, 4;
L_00712378 .part/pv L_00712BA8, 0, 1, 4;
S_006FF800 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_006A9E90;
 .timescale 0 0;
L_00707018 .functor AND 1, v00701C20_0, v00701BC8_0, v00701DD8_0, C4<1>;
L_00707088 .functor OR 1, v00701DD8_0, v00701CD0_0, C4<0>, C4<0>;
L_007070C0 .functor AND 1, v00701BC8_0, v006FF4B8_0, C4<1>, C4<1>;
v006FF568_0 .alias "addr", 0 0, v00701960_0;
v006FF5C0_0 .alias "clock", 0 0, v007019B8_0;
v006FF618_0 .alias "clr", 0 0, v00701A10_0;
v006FF670_0 .alias "in", 0 0, v00701A68_0;
v006FF6C8_0 .net "out", 0 0, L_007070C0; 1 drivers
v006FF720_0 .alias "preset", 0 0, v00701B18_0;
v006FF778_0 .net "q", 0 0, v006FF4B8_0; 1 drivers
v00701800_0 .net "qnot", 0 0, v006FF510_0; 1 drivers
v00701858_0 .alias "rw", 0 0, v00701B70_0;
v007018B0_0 .net "s0", 0 0, L_00707018; 1 drivers
v00701908_0 .net "s1", 0 0, L_00707088; 1 drivers
S_006FF888 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006FF800;
 .timescale 0 0;
v006FF300_0 .alias "clear", 0 0, v00701A10_0;
v006FF358_0 .alias "clk", 0 0, v007018B0_0;
v006FF3B0_0 .alias "j", 0 0, v00701908_0;
v006FF408_0 .alias "k", 0 0, v00701908_0;
v006FF460_0 .alias "preset", 0 0, v00701B18_0;
v006FF4B8_0 .var "q", 0 0;
v006FF510_0 .var "qnot", 0 0;
E_006C7B18 .event posedge, v006FF358_0;
S_006A9940 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_006A9E90;
 .timescale 0 0;
L_006C3140 .functor AND 1, v00701C20_0, v00701BC8_0, v00701DD8_0, C4<1>;
L_00712908 .functor OR 1, v00701DD8_0, v00701CD0_0, C4<0>, C4<0>;
L_00712940 .functor AND 1, v00701BC8_0, v006FEE88_0, C4<1>, C4<1>;
v006FEF38_0 .alias "addr", 0 0, v00701960_0;
v006FEF90_0 .alias "clock", 0 0, v007019B8_0;
v006FEFE8_0 .alias "clr", 0 0, v00701A10_0;
v006FF040_0 .alias "in", 0 0, v00701A68_0;
v006FF098_0 .net "out", 0 0, L_00712940; 1 drivers
v006FF0F0_0 .alias "preset", 0 0, v00701B18_0;
v006FF148_0 .net "q", 0 0, v006FEE88_0; 1 drivers
v006FF1A0_0 .net "qnot", 0 0, v006FEEE0_0; 1 drivers
v006FF1F8_0 .alias "rw", 0 0, v00701B70_0;
v006FF250_0 .net "s0", 0 0, L_006C3140; 1 drivers
v006FF2A8_0 .net "s1", 0 0, L_00712908; 1 drivers
S_006A98B8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006A9940;
 .timescale 0 0;
v006FECD0_0 .alias "clear", 0 0, v00701A10_0;
v006FED28_0 .alias "clk", 0 0, v006FF250_0;
v006FED80_0 .alias "j", 0 0, v006FF2A8_0;
v006FEDD8_0 .alias "k", 0 0, v006FF2A8_0;
v006FEE30_0 .alias "preset", 0 0, v00701B18_0;
v006FEE88_0 .var "q", 0 0;
v006FEEE0_0 .var "qnot", 0 0;
E_006C75B8 .event posedge, v006FED28_0;
S_006A9A50 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_006A9E90;
 .timescale 0 0;
L_007129E8 .functor AND 1, v00701C20_0, v00701BC8_0, v00701DD8_0, C4<1>;
L_00712A58 .functor OR 1, v00701DD8_0, v00701CD0_0, C4<0>, C4<0>;
L_00712A90 .functor AND 1, v00701BC8_0, v006FE858_0, C4<1>, C4<1>;
v006FE908_0 .alias "addr", 0 0, v00701960_0;
v006FE960_0 .alias "clock", 0 0, v007019B8_0;
v006FE9B8_0 .alias "clr", 0 0, v00701A10_0;
v006FEA10_0 .alias "in", 0 0, v00701A68_0;
v006FEA68_0 .net "out", 0 0, L_00712A90; 1 drivers
v006FEAC0_0 .alias "preset", 0 0, v00701B18_0;
v006FEB18_0 .net "q", 0 0, v006FE858_0; 1 drivers
v006FEB70_0 .net "qnot", 0 0, v006FE8B0_0; 1 drivers
v006FEBC8_0 .alias "rw", 0 0, v00701B70_0;
v006FEC20_0 .net "s0", 0 0, L_007129E8; 1 drivers
v006FEC78_0 .net "s1", 0 0, L_00712A58; 1 drivers
S_006A99C8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006A9A50;
 .timescale 0 0;
v006C2008_0 .alias "clear", 0 0, v00701A10_0;
v006C2060_0 .alias "clk", 0 0, v006FEC20_0;
v006C20B8_0 .alias "j", 0 0, v006FEC78_0;
v006C2110_0 .alias "k", 0 0, v006FEC78_0;
v006FE800_0 .alias "preset", 0 0, v00701B18_0;
v006FE858_0 .var "q", 0 0;
v006FE8B0_0 .var "qnot", 0 0;
E_006C75F8 .event posedge, v006C2060_0;
S_006A9E08 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_006A9E90;
 .timescale 0 0;
L_00712B00 .functor AND 1, v00701C20_0, v00701BC8_0, v00701DD8_0, C4<1>;
L_00712B70 .functor OR 1, v00701DD8_0, v00701CD0_0, C4<0>, C4<0>;
L_00712BA8 .functor AND 1, v00701BC8_0, v006C1B90_0, C4<1>, C4<1>;
v006C1C40_0 .alias "addr", 0 0, v00701960_0;
v006C1C98_0 .alias "clock", 0 0, v007019B8_0;
v006C1CF0_0 .alias "clr", 0 0, v00701A10_0;
v006C1D48_0 .alias "in", 0 0, v00701A68_0;
v006C1DA0_0 .net "out", 0 0, L_00712BA8; 1 drivers
v006C1DF8_0 .alias "preset", 0 0, v00701B18_0;
v006C1E50_0 .net "q", 0 0, v006C1B90_0; 1 drivers
v006C1EA8_0 .net "qnot", 0 0, v006C1BE8_0; 1 drivers
v006C1F00_0 .alias "rw", 0 0, v00701B70_0;
v006C1F58_0 .net "s0", 0 0, L_00712B00; 1 drivers
v006C1FB0_0 .net "s1", 0 0, L_00712B70; 1 drivers
S_006A9D80 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006A9E08;
 .timescale 0 0;
v006C19D8_0 .alias "clear", 0 0, v00701A10_0;
v006C1A30_0 .alias "clk", 0 0, v006C1F58_0;
v006C1A88_0 .alias "j", 0 0, v006C1FB0_0;
v006C1AE0_0 .alias "k", 0 0, v006C1FB0_0;
v006C1B38_0 .alias "preset", 0 0, v00701B18_0;
v006C1B90_0 .var "q", 0 0;
v006C1BE8_0 .var "qnot", 0 0;
E_006C75D8 .event posedge, v006C1A30_0;
S_006A9F18 .scope begin, "start" "start" 2 36, 2 36, S_006A9C70;
 .timescale 0 0;
S_006A9AD8 .scope begin, "main" "main" 2 46, 2 46, S_006A9C70;
 .timescale 0 0;
S_006A9BE8 .scope module, "exemplo0073" "exemplo0073" 5 25;
 .timescale 0 0;
v00705778_0 .var "addr", 0 0;
v00705988_0 .var "clk", 0 0;
v007059E0_0 .var "clr", 0 0;
v00705A38_0 .var "in", 0 0;
RS_006CAAE4 .resolv tri, L_00712530, L_007126E8, C4<zzzzzzzz>, C4<zzzzzzzz>;
v00705A90_0 .net8 "out", 7 0, RS_006CAAE4; 2 drivers
v00705AE8_0 .var "preset", 0 0;
v00705B40_0 .var "rw", 0 0;
S_006FFA20 .scope module, "memo1_8" "memoria1x8" 5 32, 5 13, S_006A9BE8;
 .timescale 0 0;
v00705510_0 .net "addr", 0 0, v00705778_0; 1 drivers
v00705568_0 .net "clk", 0 0, v00705988_0; 1 drivers
v007055C0_0 .net "clr", 0 0, v007059E0_0; 1 drivers
v00705618_0 .net "in", 0 0, v00705A38_0; 1 drivers
v00705670_0 .alias "out", 7 0, v00705A90_0;
v007056C8_0 .net "preset", 0 0, v00705AE8_0; 1 drivers
v00705720_0 .net "rw", 0 0, v00705B40_0; 1 drivers
RS_006CAACC .resolv tri, L_007123D0, L_00712428, L_00712480, L_007124D8;
L_00712530 .part/pv RS_006CAACC, 4, 4, 8;
RS_006CA8D4 .resolv tri, L_00712588, L_007125E0, L_00712638, L_00712690;
L_007126E8 .part/pv RS_006CA8D4, 0, 4, 8;
S_006FFF70 .scope module, "m1" "memoria1x4" 5 17, 2 13, S_006FFA20;
 .timescale 0 0;
v007052A8_0 .alias "addr", 0 0, v00705510_0;
v00705300_0 .alias "clk", 0 0, v00705568_0;
v00705358_0 .alias "clr", 0 0, v007055C0_0;
v007053B0_0 .alias "in", 0 0, v00705618_0;
v00705408_0 .net8 "out", 3 0, RS_006CAACC; 4 drivers
v00705460_0 .alias "preset", 0 0, v007056C8_0;
v007054B8_0 .alias "rw", 0 0, v00705720_0;
L_007123D0 .part/pv L_00712CF8, 3, 1, 4;
L_00712428 .part/pv L_00712E48, 2, 1, 4;
L_00712480 .part/pv L_00712FD0, 1, 1, 4;
L_007124D8 .part/pv L_00713450, 0, 1, 4;
S_00700328 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_006FFF70;
 .timescale 0 0;
L_00712C50 .functor AND 1, v00705988_0, v00705778_0, v00705B40_0, C4<1>;
L_00712CC0 .functor OR 1, v00705B40_0, v00705A38_0, C4<0>, C4<0>;
L_00712CF8 .functor AND 1, v00705778_0, v00704E30_0, C4<1>, C4<1>;
v00704EE0_0 .alias "addr", 0 0, v00705510_0;
v00704F38_0 .alias "clock", 0 0, v00705568_0;
v00704F90_0 .alias "clr", 0 0, v007055C0_0;
v00704FE8_0 .alias "in", 0 0, v00705618_0;
v00705040_0 .net "out", 0 0, L_00712CF8; 1 drivers
v00705098_0 .alias "preset", 0 0, v007056C8_0;
v007050F0_0 .net "q", 0 0, v00704E30_0; 1 drivers
v00705148_0 .net "qnot", 0 0, v00704E88_0; 1 drivers
v007051A0_0 .alias "rw", 0 0, v00705720_0;
v007051F8_0 .net "s0", 0 0, L_00712C50; 1 drivers
v00705250_0 .net "s1", 0 0, L_00712CC0; 1 drivers
S_007003B0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00700328;
 .timescale 0 0;
v00704C78_0 .alias "clear", 0 0, v007055C0_0;
v00704CD0_0 .alias "clk", 0 0, v007051F8_0;
v00704D28_0 .alias "j", 0 0, v00705250_0;
v00704D80_0 .alias "k", 0 0, v00705250_0;
v00704DD8_0 .alias "preset", 0 0, v007056C8_0;
v00704E30_0 .var "q", 0 0;
v00704E88_0 .var "qnot", 0 0;
E_006C7EB8 .event posedge, v00704CD0_0;
S_00700218 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_006FFF70;
 .timescale 0 0;
L_00712DA0 .functor AND 1, v00705988_0, v00705778_0, v00705B40_0, C4<1>;
L_00712E10 .functor OR 1, v00705B40_0, v00705A38_0, C4<0>, C4<0>;
L_00712E48 .functor AND 1, v00705778_0, v00704800_0, C4<1>, C4<1>;
v007048B0_0 .alias "addr", 0 0, v00705510_0;
v00704908_0 .alias "clock", 0 0, v00705568_0;
v00704960_0 .alias "clr", 0 0, v007055C0_0;
v007049B8_0 .alias "in", 0 0, v00705618_0;
v00704A10_0 .net "out", 0 0, L_00712E48; 1 drivers
v00704A68_0 .alias "preset", 0 0, v007056C8_0;
v00704AC0_0 .net "q", 0 0, v00704800_0; 1 drivers
v00704B18_0 .net "qnot", 0 0, v00704858_0; 1 drivers
v00704B70_0 .alias "rw", 0 0, v00705720_0;
v00704BC8_0 .net "s0", 0 0, L_00712DA0; 1 drivers
v00704C20_0 .net "s1", 0 0, L_00712E10; 1 drivers
S_007002A0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00700218;
 .timescale 0 0;
v00704618_0 .alias "clear", 0 0, v007055C0_0;
v00704670_0 .alias "clk", 0 0, v00704BC8_0;
v007046C8_0 .alias "j", 0 0, v00704C20_0;
v00704720_0 .alias "k", 0 0, v00704C20_0;
v00704778_0 .alias "preset", 0 0, v007056C8_0;
v00704800_0 .var "q", 0 0;
v00704858_0 .var "qnot", 0 0;
E_006C7E38 .event posedge, v00704670_0;
S_00700108 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_006FFF70;
 .timescale 0 0;
L_00712F28 .functor AND 1, v00705988_0, v00705778_0, v00705B40_0, C4<1>;
L_00712F98 .functor OR 1, v00705B40_0, v00705A38_0, C4<0>, C4<0>;
L_00712FD0 .functor AND 1, v00705778_0, v007041A0_0, C4<1>, C4<1>;
v00704250_0 .alias "addr", 0 0, v00705510_0;
v007042A8_0 .alias "clock", 0 0, v00705568_0;
v00704300_0 .alias "clr", 0 0, v007055C0_0;
v00704358_0 .alias "in", 0 0, v00705618_0;
v007043B0_0 .net "out", 0 0, L_00712FD0; 1 drivers
v00704408_0 .alias "preset", 0 0, v007056C8_0;
v00704460_0 .net "q", 0 0, v007041A0_0; 1 drivers
v007044B8_0 .net "qnot", 0 0, v007041F8_0; 1 drivers
v00704510_0 .alias "rw", 0 0, v00705720_0;
v00704568_0 .net "s0", 0 0, L_00712F28; 1 drivers
v007045C0_0 .net "s1", 0 0, L_00712F98; 1 drivers
S_00700190 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00700108;
 .timescale 0 0;
v00703FE8_0 .alias "clear", 0 0, v007055C0_0;
v00704040_0 .alias "clk", 0 0, v00704568_0;
v00704098_0 .alias "j", 0 0, v007045C0_0;
v007040F0_0 .alias "k", 0 0, v007045C0_0;
v00704148_0 .alias "preset", 0 0, v007056C8_0;
v007041A0_0 .var "q", 0 0;
v007041F8_0 .var "qnot", 0 0;
E_006C7BD8 .event posedge, v00704040_0;
S_006FFFF8 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_006FFF70;
 .timescale 0 0;
L_00713078 .functor AND 1, v00705988_0, v00705778_0, v00705B40_0, C4<1>;
L_00713418 .functor OR 1, v00705B40_0, v00705A38_0, C4<0>, C4<0>;
L_00713450 .functor AND 1, v00705778_0, v00703B70_0, C4<1>, C4<1>;
v00703C20_0 .alias "addr", 0 0, v00705510_0;
v00703C78_0 .alias "clock", 0 0, v00705568_0;
v00703CD0_0 .alias "clr", 0 0, v007055C0_0;
v00703D28_0 .alias "in", 0 0, v00705618_0;
v00703D80_0 .net "out", 0 0, L_00713450; 1 drivers
v00703DD8_0 .alias "preset", 0 0, v007056C8_0;
v00703E30_0 .net "q", 0 0, v00703B70_0; 1 drivers
v00703E88_0 .net "qnot", 0 0, v00703BC8_0; 1 drivers
v00703EE0_0 .alias "rw", 0 0, v00705720_0;
v00703F38_0 .net "s0", 0 0, L_00713078; 1 drivers
v00703F90_0 .net "s1", 0 0, L_00713418; 1 drivers
S_00700080 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006FFFF8;
 .timescale 0 0;
v007039B8_0 .alias "clear", 0 0, v007055C0_0;
v00703A10_0 .alias "clk", 0 0, v00703F38_0;
v00703A68_0 .alias "j", 0 0, v00703F90_0;
v00703AC0_0 .alias "k", 0 0, v00703F90_0;
v00703B18_0 .alias "preset", 0 0, v007056C8_0;
v00703B70_0 .var "q", 0 0;
v00703BC8_0 .var "qnot", 0 0;
E_006C7DB8 .event posedge, v00703A10_0;
S_006FFAA8 .scope module, "m2" "memoria1x4" 5 18, 2 13, S_006FFA20;
 .timescale 0 0;
v00703720_0 .alias "addr", 0 0, v00705510_0;
v00703778_0 .alias "clk", 0 0, v00705568_0;
v00703800_0 .alias "clr", 0 0, v007055C0_0;
v00703858_0 .alias "in", 0 0, v00705618_0;
v007038B0_0 .net8 "out", 3 0, RS_006CA8D4; 4 drivers
v00703908_0 .alias "preset", 0 0, v007056C8_0;
v00703960_0 .alias "rw", 0 0, v00705720_0;
L_00712588 .part/pv L_007135A0, 3, 1, 4;
L_007125E0 .part/pv L_007136F0, 2, 1, 4;
L_00712638 .part/pv L_00713878, 1, 1, 4;
L_00712690 .part/pv L_007139C8, 0, 1, 4;
S_006FFE60 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_006FFAA8;
 .timescale 0 0;
L_007134F8 .functor AND 1, v00705988_0, v00705778_0, v00705B40_0, C4<1>;
L_00713568 .functor OR 1, v00705B40_0, v00705A38_0, C4<0>, C4<0>;
L_007135A0 .functor AND 1, v00705778_0, v007032A8_0, C4<1>, C4<1>;
v00703358_0 .alias "addr", 0 0, v00705510_0;
v007033B0_0 .alias "clock", 0 0, v00705568_0;
v00703408_0 .alias "clr", 0 0, v007055C0_0;
v00703460_0 .alias "in", 0 0, v00705618_0;
v007034B8_0 .net "out", 0 0, L_007135A0; 1 drivers
v00703510_0 .alias "preset", 0 0, v007056C8_0;
v00703568_0 .net "q", 0 0, v007032A8_0; 1 drivers
v007035C0_0 .net "qnot", 0 0, v00703300_0; 1 drivers
v00703618_0 .alias "rw", 0 0, v00705720_0;
v00703670_0 .net "s0", 0 0, L_007134F8; 1 drivers
v007036C8_0 .net "s1", 0 0, L_00713568; 1 drivers
S_006FFEE8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006FFE60;
 .timescale 0 0;
v007030F0_0 .alias "clear", 0 0, v007055C0_0;
v00703148_0 .alias "clk", 0 0, v00703670_0;
v007031A0_0 .alias "j", 0 0, v007036C8_0;
v007031F8_0 .alias "k", 0 0, v007036C8_0;
v00703250_0 .alias "preset", 0 0, v007056C8_0;
v007032A8_0 .var "q", 0 0;
v00703300_0 .var "qnot", 0 0;
E_006C7D38 .event posedge, v00703148_0;
S_006FFD50 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_006FFAA8;
 .timescale 0 0;
L_00713648 .functor AND 1, v00705988_0, v00705778_0, v00705B40_0, C4<1>;
L_007136B8 .functor OR 1, v00705B40_0, v00705A38_0, C4<0>, C4<0>;
L_007136F0 .functor AND 1, v00705778_0, v00702C78_0, C4<1>, C4<1>;
v00702D28_0 .alias "addr", 0 0, v00705510_0;
v00702D80_0 .alias "clock", 0 0, v00705568_0;
v00702DD8_0 .alias "clr", 0 0, v007055C0_0;
v00702E30_0 .alias "in", 0 0, v00705618_0;
v00702E88_0 .net "out", 0 0, L_007136F0; 1 drivers
v00702EE0_0 .alias "preset", 0 0, v007056C8_0;
v00702F38_0 .net "q", 0 0, v00702C78_0; 1 drivers
v00702F90_0 .net "qnot", 0 0, v00702CD0_0; 1 drivers
v00702FE8_0 .alias "rw", 0 0, v00705720_0;
v00703040_0 .net "s0", 0 0, L_00713648; 1 drivers
v00703098_0 .net "s1", 0 0, L_007136B8; 1 drivers
S_006FFDD8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006FFD50;
 .timescale 0 0;
v00702AC0_0 .alias "clear", 0 0, v007055C0_0;
v00702B18_0 .alias "clk", 0 0, v00703040_0;
v00702B70_0 .alias "j", 0 0, v00703098_0;
v00702BC8_0 .alias "k", 0 0, v00703098_0;
v00702C20_0 .alias "preset", 0 0, v007056C8_0;
v00702C78_0 .var "q", 0 0;
v00702CD0_0 .var "qnot", 0 0;
E_006C7BF8 .event posedge, v00702B18_0;
S_006FFC40 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_006FFAA8;
 .timescale 0 0;
L_007137D0 .functor AND 1, v00705988_0, v00705778_0, v00705B40_0, C4<1>;
L_00713840 .functor OR 1, v00705B40_0, v00705A38_0, C4<0>, C4<0>;
L_00713878 .functor AND 1, v00705778_0, v00702618_0, C4<1>, C4<1>;
v007026C8_0 .alias "addr", 0 0, v00705510_0;
v00702720_0 .alias "clock", 0 0, v00705568_0;
v00702778_0 .alias "clr", 0 0, v007055C0_0;
v00702800_0 .alias "in", 0 0, v00705618_0;
v00702858_0 .net "out", 0 0, L_00713878; 1 drivers
v007028B0_0 .alias "preset", 0 0, v007056C8_0;
v00702908_0 .net "q", 0 0, v00702618_0; 1 drivers
v00702960_0 .net "qnot", 0 0, v00702670_0; 1 drivers
v007029B8_0 .alias "rw", 0 0, v00705720_0;
v00702A10_0 .net "s0", 0 0, L_007137D0; 1 drivers
v00702A68_0 .net "s1", 0 0, L_00713840; 1 drivers
S_006FFCC8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006FFC40;
 .timescale 0 0;
v00702460_0 .alias "clear", 0 0, v007055C0_0;
v007024B8_0 .alias "clk", 0 0, v00702A10_0;
v00702510_0 .alias "j", 0 0, v00702A68_0;
v00702568_0 .alias "k", 0 0, v00702A68_0;
v007025C0_0 .alias "preset", 0 0, v007056C8_0;
v00702618_0 .var "q", 0 0;
v00702670_0 .var "qnot", 0 0;
E_006C7B98 .event posedge, v007024B8_0;
S_006FFB30 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_006FFAA8;
 .timescale 0 0;
L_00713920 .functor AND 1, v00705988_0, v00705778_0, v00705B40_0, C4<1>;
L_00713990 .functor OR 1, v00705B40_0, v00705A38_0, C4<0>, C4<0>;
L_007139C8 .functor AND 1, v00705778_0, v00701FE8_0, C4<1>, C4<1>;
v00702098_0 .alias "addr", 0 0, v00705510_0;
v007020F0_0 .alias "clock", 0 0, v00705568_0;
v00702148_0 .alias "clr", 0 0, v007055C0_0;
v007021A0_0 .alias "in", 0 0, v00705618_0;
v007021F8_0 .net "out", 0 0, L_007139C8; 1 drivers
v00702250_0 .alias "preset", 0 0, v007056C8_0;
v007022A8_0 .net "q", 0 0, v00701FE8_0; 1 drivers
v00702300_0 .net "qnot", 0 0, v00702040_0; 1 drivers
v00702358_0 .alias "rw", 0 0, v00705720_0;
v007023B0_0 .net "s0", 0 0, L_00713920; 1 drivers
v00702408_0 .net "s1", 0 0, L_00713990; 1 drivers
S_006FFBB8 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_006FFB30;
 .timescale 0 0;
v00701E30_0 .alias "clear", 0 0, v007055C0_0;
v00701E88_0 .alias "clk", 0 0, v007023B0_0;
v00701EE0_0 .alias "j", 0 0, v00702408_0;
v00701F38_0 .alias "k", 0 0, v00702408_0;
v00701F90_0 .alias "preset", 0 0, v007056C8_0;
v00701FE8_0 .var "q", 0 0;
v00702040_0 .var "qnot", 0 0;
E_006C7BB8 .event posedge, v00701E88_0;
S_006FF998 .scope begin, "start" "start" 5 35, 5 35, S_006A9BE8;
 .timescale 0 0;
S_006FF910 .scope begin, "main" "main" 5 45, 5 45, S_006A9BE8;
 .timescale 0 0;
S_006A9B60 .scope module, "exemplo0076" "exemplo0076" 6 25;
 .timescale 0 0;
v00712008_0 .var "addr", 0 0;
v00712060_0 .var "clk", 0 0;
v007120B8_0 .var "clr", 0 0;
v00712110_0 .var "in", 0 0;
RS_006CB39C .resolv tri, L_00714900, L_00714CC8, C4<zzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzz>;
v00712168_0 .net8 "out", 15 0, RS_006CB39C; 2 drivers
v007121C0_0 .var "preset", 0 0;
v00712218_0 .var "rw", 0 0;
S_00700548 .scope module, "memo1_16" "memoria1x16" 6 33, 6 13, S_006A9B60;
 .timescale 0 0;
v00711DA0_0 .net "addr", 0 0, v00712008_0; 1 drivers
v00711DF8_0 .net "clk", 0 0, v00712060_0; 1 drivers
v00711E50_0 .net "clr", 0 0, v007120B8_0; 1 drivers
v00711EA8_0 .net "in", 0 0, v00712110_0; 1 drivers
v00711F00_0 .alias "out", 15 0, v00712168_0;
v00711F58_0 .net "preset", 0 0, v007121C0_0; 1 drivers
v00711FB0_0 .net "rw", 0 0, v00712218_0; 1 drivers
RS_006CB384 .resolv tri, L_007146F0, L_007148A8, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_00714900 .part/pv RS_006CB384, 8, 8, 16;
RS_006CAF7C .resolv tri, L_00714AB8, L_00714C70, C4<zzzzzzzz>, C4<zzzzzzzz>;
L_00714CC8 .part/pv RS_006CAF7C, 0, 8, 16;
S_00700FE8 .scope module, "m1" "memoria1x8" 6 17, 5 13, S_00700548;
 .timescale 0 0;
v00711B38_0 .alias "addr", 0 0, v00711DA0_0;
v00711B90_0 .alias "clk", 0 0, v00711DF8_0;
v00711BE8_0 .alias "clr", 0 0, v00711E50_0;
v00711C40_0 .alias "in", 0 0, v00711EA8_0;
v00711C98_0 .net8 "out", 7 0, RS_006CB384; 2 drivers
v00711CF0_0 .alias "preset", 0 0, v00711F58_0;
v00711D48_0 .alias "rw", 0 0, v00711FB0_0;
RS_006CB36C .resolv tri, L_00712740, L_00712798, L_007127F0, L_00712848;
L_007146F0 .part/pv RS_006CB36C, 4, 4, 8;
RS_006CB174 .resolv tri, L_00714748, L_007147A0, L_007147F8, L_00714850;
L_007148A8 .part/pv RS_006CB174, 0, 4, 8;
S_00701538 .scope module, "m1" "memoria1x4" 5 17, 2 13, S_00700FE8;
 .timescale 0 0;
v007118D0_0 .alias "addr", 0 0, v00711DA0_0;
v00711928_0 .alias "clk", 0 0, v00711DF8_0;
v00711980_0 .alias "clr", 0 0, v00711E50_0;
v007119D8_0 .alias "in", 0 0, v00711EA8_0;
v00711A30_0 .net8 "out", 3 0, RS_006CB36C; 4 drivers
v00711A88_0 .alias "preset", 0 0, v00711F58_0;
v00711AE0_0 .alias "rw", 0 0, v00711FB0_0;
L_00712740 .part/pv L_00713AE0, 3, 1, 4;
L_00712798 .part/pv L_00713F60, 2, 1, 4;
L_007127F0 .part/pv L_007140E8, 1, 1, 4;
L_00712848 .part/pv L_00714238, 0, 1, 4;
S_0070F3D0 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_00701538;
 .timescale 0 0;
L_00713A38 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_00713AA8 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_00713AE0 .functor AND 1, v00712008_0, v0070EE18_0, C4<1>, C4<1>;
v0070EEC8_0 .alias "addr", 0 0, v00711DA0_0;
v0070EF20_0 .alias "clock", 0 0, v00711DF8_0;
v0070EF78_0 .alias "clr", 0 0, v00711E50_0;
v0070EFD0_0 .alias "in", 0 0, v00711EA8_0;
v0070F028_0 .net "out", 0 0, L_00713AE0; 1 drivers
v0070F080_0 .alias "preset", 0 0, v00711F58_0;
v0070F0D8_0 .net "q", 0 0, v0070EE18_0; 1 drivers
v0070F130_0 .net "qnot", 0 0, v0070EE70_0; 1 drivers
v0070F188_0 .alias "rw", 0 0, v00711FB0_0;
v0070F1E0_0 .net "s0", 0 0, L_00713A38; 1 drivers
v0070F238_0 .net "s1", 0 0, L_00713AA8; 1 drivers
S_0070F458 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0070F3D0;
 .timescale 0 0;
v0070EC60_0 .alias "clear", 0 0, v00711E50_0;
v0070ECB8_0 .alias "clk", 0 0, v0070F1E0_0;
v0070ED10_0 .alias "j", 0 0, v0070F238_0;
v0070ED68_0 .alias "k", 0 0, v0070F238_0;
v0070EDC0_0 .alias "preset", 0 0, v00711F58_0;
v0070EE18_0 .var "q", 0 0;
v0070EE70_0 .var "qnot", 0 0;
E_006C86D8 .event posedge, v0070ECB8_0;
S_0070F2C0 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_00701538;
 .timescale 0 0;
L_00713B88 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_00713F28 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_00713F60 .functor AND 1, v00712008_0, v0070E7E8_0, C4<1>, C4<1>;
v0070E898_0 .alias "addr", 0 0, v00711DA0_0;
v0070E8F0_0 .alias "clock", 0 0, v00711DF8_0;
v0070E948_0 .alias "clr", 0 0, v00711E50_0;
v0070E9A0_0 .alias "in", 0 0, v00711EA8_0;
v0070E9F8_0 .net "out", 0 0, L_00713F60; 1 drivers
v0070EA50_0 .alias "preset", 0 0, v00711F58_0;
v0070EAA8_0 .net "q", 0 0, v0070E7E8_0; 1 drivers
v0070EB00_0 .net "qnot", 0 0, v0070E840_0; 1 drivers
v0070EB58_0 .alias "rw", 0 0, v00711FB0_0;
v0070EBB0_0 .net "s0", 0 0, L_00713B88; 1 drivers
v0070EC08_0 .net "s1", 0 0, L_00713F28; 1 drivers
S_0070F348 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_0070F2C0;
 .timescale 0 0;
v0070E630_0 .alias "clear", 0 0, v00711E50_0;
v0070E688_0 .alias "clk", 0 0, v0070EBB0_0;
v0070E6E0_0 .alias "j", 0 0, v0070EC08_0;
v0070E738_0 .alias "k", 0 0, v0070EC08_0;
v0070E790_0 .alias "preset", 0 0, v00711F58_0;
v0070E7E8_0 .var "q", 0 0;
v0070E840_0 .var "qnot", 0 0;
E_006C8658 .event posedge, v0070E688_0;
S_007016D0 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_00701538;
 .timescale 0 0;
L_00714040 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_007140B0 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_007140E8 .functor AND 1, v00712008_0, v0070C8F0_0, C4<1>, C4<1>;
v0070C9A0_0 .alias "addr", 0 0, v00711DA0_0;
v0070E2C0_0 .alias "clock", 0 0, v00711DF8_0;
v0070E318_0 .alias "clr", 0 0, v00711E50_0;
v0070E370_0 .alias "in", 0 0, v00711EA8_0;
v0070E3C8_0 .net "out", 0 0, L_007140E8; 1 drivers
v0070E420_0 .alias "preset", 0 0, v00711F58_0;
v0070E478_0 .net "q", 0 0, v0070C8F0_0; 1 drivers
v0070E4D0_0 .net "qnot", 0 0, v0070C948_0; 1 drivers
v0070E528_0 .alias "rw", 0 0, v00711FB0_0;
v0070E580_0 .net "s0", 0 0, L_00714040; 1 drivers
v0070E5D8_0 .net "s1", 0 0, L_007140B0; 1 drivers
S_00701758 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_007016D0;
 .timescale 0 0;
v0070C738_0 .alias "clear", 0 0, v00711E50_0;
v0070C790_0 .alias "clk", 0 0, v0070E580_0;
v0070C7E8_0 .alias "j", 0 0, v0070E5D8_0;
v0070C840_0 .alias "k", 0 0, v0070E5D8_0;
v0070C898_0 .alias "preset", 0 0, v00711F58_0;
v0070C8F0_0 .var "q", 0 0;
v0070C948_0 .var "qnot", 0 0;
E_006C8558 .event posedge, v0070C790_0;
S_007015C0 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_00701538;
 .timescale 0 0;
L_00714190 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_00714200 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_00714238 .functor AND 1, v00712008_0, v0070C2C0_0, C4<1>, C4<1>;
v0070C370_0 .alias "addr", 0 0, v00711DA0_0;
v0070C3C8_0 .alias "clock", 0 0, v00711DF8_0;
v0070C420_0 .alias "clr", 0 0, v00711E50_0;
v0070C478_0 .alias "in", 0 0, v00711EA8_0;
v0070C4D0_0 .net "out", 0 0, L_00714238; 1 drivers
v0070C528_0 .alias "preset", 0 0, v00711F58_0;
v0070C580_0 .net "q", 0 0, v0070C2C0_0; 1 drivers
v0070C5D8_0 .net "qnot", 0 0, v0070C318_0; 1 drivers
v0070C630_0 .alias "rw", 0 0, v00711FB0_0;
v0070C688_0 .net "s0", 0 0, L_00714190; 1 drivers
v0070C6E0_0 .net "s1", 0 0, L_00714200; 1 drivers
S_00701648 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_007015C0;
 .timescale 0 0;
v0070C108_0 .alias "clear", 0 0, v00711E50_0;
v0070C160_0 .alias "clk", 0 0, v0070C688_0;
v0070C1B8_0 .alias "j", 0 0, v0070C6E0_0;
v0070C210_0 .alias "k", 0 0, v0070C6E0_0;
v0070C268_0 .alias "preset", 0 0, v00711F58_0;
v0070C2C0_0 .var "q", 0 0;
v0070C318_0 .var "qnot", 0 0;
E_006C85D8 .event posedge, v0070C160_0;
S_00701070 .scope module, "m2" "memoria1x4" 5 18, 2 13, S_00700FE8;
 .timescale 0 0;
v0070BEA0_0 .alias "addr", 0 0, v00711DA0_0;
v0070BEF8_0 .alias "clk", 0 0, v00711DF8_0;
v0070BF50_0 .alias "clr", 0 0, v00711E50_0;
v0070BFA8_0 .alias "in", 0 0, v00711EA8_0;
v0070C000_0 .net8 "out", 3 0, RS_006CB174; 4 drivers
v0070C058_0 .alias "preset", 0 0, v00711F58_0;
v0070C0B0_0 .alias "rw", 0 0, v00711FB0_0;
L_00714748 .part/pv L_00714350, 3, 1, 4;
L_007147A0 .part/pv L_007144A0, 2, 1, 4;
L_007147F8 .part/pv L_00714628, 1, 1, 4;
L_00714850 .part/pv L_00715DA8, 0, 1, 4;
S_00701428 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_00701070;
 .timescale 0 0;
L_007142A8 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_00714318 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_00714350 .functor AND 1, v00712008_0, v0070BA28_0, C4<1>, C4<1>;
v0070BAD8_0 .alias "addr", 0 0, v00711DA0_0;
v0070BB30_0 .alias "clock", 0 0, v00711DF8_0;
v0070BB88_0 .alias "clr", 0 0, v00711E50_0;
v0070BBE0_0 .alias "in", 0 0, v00711EA8_0;
v0070BC38_0 .net "out", 0 0, L_00714350; 1 drivers
v0070BC90_0 .alias "preset", 0 0, v00711F58_0;
v0070BCE8_0 .net "q", 0 0, v0070BA28_0; 1 drivers
v0070BD40_0 .net "qnot", 0 0, v0070BA80_0; 1 drivers
v0070BD98_0 .alias "rw", 0 0, v00711FB0_0;
v0070BDF0_0 .net "s0", 0 0, L_007142A8; 1 drivers
v0070BE48_0 .net "s1", 0 0, L_00714318; 1 drivers
S_007014B0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00701428;
 .timescale 0 0;
v0070B440_0 .alias "clear", 0 0, v00711E50_0;
v0070B498_0 .alias "clk", 0 0, v0070BDF0_0;
v0070B4F0_0 .alias "j", 0 0, v0070BE48_0;
v0070B548_0 .alias "k", 0 0, v0070BE48_0;
v0070B5A0_0 .alias "preset", 0 0, v00711F58_0;
v0070BA28_0 .var "q", 0 0;
v0070BA80_0 .var "qnot", 0 0;
E_006C84D8 .event posedge, v0070B498_0;
S_00701318 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_00701070;
 .timescale 0 0;
L_007143F8 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_00714468 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_007144A0 .functor AND 1, v00712008_0, v0070AFC8_0, C4<1>, C4<1>;
v0070B078_0 .alias "addr", 0 0, v00711DA0_0;
v0070B0D0_0 .alias "clock", 0 0, v00711DF8_0;
v0070B128_0 .alias "clr", 0 0, v00711E50_0;
v0070B180_0 .alias "in", 0 0, v00711EA8_0;
v0070B1D8_0 .net "out", 0 0, L_007144A0; 1 drivers
v0070B230_0 .alias "preset", 0 0, v00711F58_0;
v0070B288_0 .net "q", 0 0, v0070AFC8_0; 1 drivers
v0070B2E0_0 .net "qnot", 0 0, v0070B020_0; 1 drivers
v0070B338_0 .alias "rw", 0 0, v00711FB0_0;
v0070B390_0 .net "s0", 0 0, L_007143F8; 1 drivers
v0070B3E8_0 .net "s1", 0 0, L_00714468; 1 drivers
S_007013A0 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00701318;
 .timescale 0 0;
v0070AE10_0 .alias "clear", 0 0, v00711E50_0;
v0070AE68_0 .alias "clk", 0 0, v0070B390_0;
v0070AEC0_0 .alias "j", 0 0, v0070B3E8_0;
v0070AF18_0 .alias "k", 0 0, v0070B3E8_0;
v0070AF70_0 .alias "preset", 0 0, v00711F58_0;
v0070AFC8_0 .var "q", 0 0;
v0070B020_0 .var "qnot", 0 0;
E_006C8458 .event posedge, v0070AE68_0;
S_00701208 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_00701070;
 .timescale 0 0;
L_00714580 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_007145F0 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_00714628 .functor AND 1, v00712008_0, v0070A998_0, C4<1>, C4<1>;
v0070AA48_0 .alias "addr", 0 0, v00711DA0_0;
v0070AAA0_0 .alias "clock", 0 0, v00711DF8_0;
v0070AAF8_0 .alias "clr", 0 0, v00711E50_0;
v0070AB50_0 .alias "in", 0 0, v00711EA8_0;
v0070ABA8_0 .net "out", 0 0, L_00714628; 1 drivers
v0070AC00_0 .alias "preset", 0 0, v00711F58_0;
v0070AC58_0 .net "q", 0 0, v0070A998_0; 1 drivers
v0070ACB0_0 .net "qnot", 0 0, v0070A9F0_0; 1 drivers
v0070AD08_0 .alias "rw", 0 0, v00711FB0_0;
v0070AD60_0 .net "s0", 0 0, L_00714580; 1 drivers
v0070ADB8_0 .net "s1", 0 0, L_007145F0; 1 drivers
S_00701290 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00701208;
 .timescale 0 0;
v0070A7E0_0 .alias "clear", 0 0, v00711E50_0;
v0070A838_0 .alias "clk", 0 0, v0070AD60_0;
v0070A890_0 .alias "j", 0 0, v0070ADB8_0;
v0070A8E8_0 .alias "k", 0 0, v0070ADB8_0;
v0070A940_0 .alias "preset", 0 0, v00711F58_0;
v0070A998_0 .var "q", 0 0;
v0070A9F0_0 .var "qnot", 0 0;
E_006C83D8 .event posedge, v0070A838_0;
S_007010F8 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_00701070;
 .timescale 0 0;
L_00715D00 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_00715D70 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_00715DA8 .functor AND 1, v00712008_0, v00709E98_0, C4<1>, C4<1>;
v00709F48_0 .alias "addr", 0 0, v00711DA0_0;
v00709FA0_0 .alias "clock", 0 0, v00711DF8_0;
v00709FF8_0 .alias "clr", 0 0, v00711E50_0;
v0070A050_0 .alias "in", 0 0, v00711EA8_0;
v0070A0A8_0 .net "out", 0 0, L_00715DA8; 1 drivers
v0070A100_0 .alias "preset", 0 0, v00711F58_0;
v0070A628_0 .net "q", 0 0, v00709E98_0; 1 drivers
v0070A680_0 .net "qnot", 0 0, v00709EF0_0; 1 drivers
v0070A6D8_0 .alias "rw", 0 0, v00711FB0_0;
v0070A730_0 .net "s0", 0 0, L_00715D00; 1 drivers
v0070A788_0 .net "s1", 0 0, L_00715D70; 1 drivers
S_00701180 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_007010F8;
 .timescale 0 0;
v00709CE0_0 .alias "clear", 0 0, v00711E50_0;
v00709D38_0 .alias "clk", 0 0, v0070A730_0;
v00709D90_0 .alias "j", 0 0, v0070A788_0;
v00709DE8_0 .alias "k", 0 0, v0070A788_0;
v00709E40_0 .alias "preset", 0 0, v00711F58_0;
v00709E98_0 .var "q", 0 0;
v00709EF0_0 .var "qnot", 0 0;
E_006C8358 .event posedge, v00709D38_0;
S_007005D0 .scope module, "m2" "memoria1x8" 6 18, 5 13, S_00700548;
 .timescale 0 0;
v00709A78_0 .alias "addr", 0 0, v00711DA0_0;
v00709AD0_0 .alias "clk", 0 0, v00711DF8_0;
v00709B28_0 .alias "clr", 0 0, v00711E50_0;
v00709B80_0 .alias "in", 0 0, v00711EA8_0;
v00709BD8_0 .net8 "out", 7 0, RS_006CAF7C; 2 drivers
v00709C30_0 .alias "preset", 0 0, v00711F58_0;
v00709C88_0 .alias "rw", 0 0, v00711FB0_0;
RS_006CAF64 .resolv tri, L_00714958, L_007149B0, L_00714A08, L_00714A60;
L_00714AB8 .part/pv RS_006CAF64, 4, 4, 8;
RS_006CAD6C .resolv tri, L_00714B10, L_00714B68, L_00714BC0, L_00714C18;
L_00714C70 .part/pv RS_006CAD6C, 0, 4, 8;
S_00700B20 .scope module, "m1" "memoria1x4" 5 17, 2 13, S_007005D0;
 .timescale 0 0;
v00709810_0 .alias "addr", 0 0, v00711DA0_0;
v00709868_0 .alias "clk", 0 0, v00711DF8_0;
v007098C0_0 .alias "clr", 0 0, v00711E50_0;
v00709918_0 .alias "in", 0 0, v00711EA8_0;
v00709970_0 .net8 "out", 3 0, RS_006CAF64; 4 drivers
v007099C8_0 .alias "preset", 0 0, v00711F58_0;
v00709A20_0 .alias "rw", 0 0, v00711FB0_0;
L_00714958 .part/pv L_00715F30, 3, 1, 4;
L_007149B0 .part/pv L_00716080, 2, 1, 4;
L_00714A08 .part/pv L_00716208, 1, 1, 4;
L_00714A60 .part/pv L_00716358, 0, 1, 4;
S_00700ED8 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_00700B20;
 .timescale 0 0;
L_00715E88 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_00715EF8 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_00715F30 .functor AND 1, v00712008_0, v00709398_0, C4<1>, C4<1>;
v00709448_0 .alias "addr", 0 0, v00711DA0_0;
v007094A0_0 .alias "clock", 0 0, v00711DF8_0;
v007094F8_0 .alias "clr", 0 0, v00711E50_0;
v00709550_0 .alias "in", 0 0, v00711EA8_0;
v007095A8_0 .net "out", 0 0, L_00715F30; 1 drivers
v00709600_0 .alias "preset", 0 0, v00711F58_0;
v00709658_0 .net "q", 0 0, v00709398_0; 1 drivers
v007096B0_0 .net "qnot", 0 0, v007093F0_0; 1 drivers
v00709708_0 .alias "rw", 0 0, v00711FB0_0;
v00709760_0 .net "s0", 0 0, L_00715E88; 1 drivers
v007097B8_0 .net "s1", 0 0, L_00715EF8; 1 drivers
S_00700F60 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00700ED8;
 .timescale 0 0;
v007091E0_0 .alias "clear", 0 0, v00711E50_0;
v00709238_0 .alias "clk", 0 0, v00709760_0;
v00709290_0 .alias "j", 0 0, v007097B8_0;
v007092E8_0 .alias "k", 0 0, v007097B8_0;
v00709340_0 .alias "preset", 0 0, v00711F58_0;
v00709398_0 .var "q", 0 0;
v007093F0_0 .var "qnot", 0 0;
E_006C82D8 .event posedge, v00709238_0;
S_00700DC8 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_00700B20;
 .timescale 0 0;
L_00715FD8 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_00716048 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_00716080 .functor AND 1, v00712008_0, v00708D38_0, C4<1>, C4<1>;
v00708DE8_0 .alias "addr", 0 0, v00711DA0_0;
v00708E40_0 .alias "clock", 0 0, v00711DF8_0;
v00708E98_0 .alias "clr", 0 0, v00711E50_0;
v00708EF0_0 .alias "in", 0 0, v00711EA8_0;
v00708F48_0 .net "out", 0 0, L_00716080; 1 drivers
v00708FA0_0 .alias "preset", 0 0, v00711F58_0;
v00708FF8_0 .net "q", 0 0, v00708D38_0; 1 drivers
v00709050_0 .net "qnot", 0 0, v00708D90_0; 1 drivers
v007090A8_0 .alias "rw", 0 0, v00711FB0_0;
v00709100_0 .net "s0", 0 0, L_00715FD8; 1 drivers
v00709188_0 .net "s1", 0 0, L_00716048; 1 drivers
S_00700E50 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00700DC8;
 .timescale 0 0;
v00708B80_0 .alias "clear", 0 0, v00711E50_0;
v00708BD8_0 .alias "clk", 0 0, v00709100_0;
v00708C30_0 .alias "j", 0 0, v00709188_0;
v00708C88_0 .alias "k", 0 0, v00709188_0;
v00708CE0_0 .alias "preset", 0 0, v00711F58_0;
v00708D38_0 .var "q", 0 0;
v00708D90_0 .var "qnot", 0 0;
E_006C8258 .event posedge, v00708BD8_0;
S_00700CB8 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_00700B20;
 .timescale 0 0;
L_00716160 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_007161D0 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_00716208 .functor AND 1, v00712008_0, v00708708_0, C4<1>, C4<1>;
v007087B8_0 .alias "addr", 0 0, v00711DA0_0;
v00708810_0 .alias "clock", 0 0, v00711DF8_0;
v00708868_0 .alias "clr", 0 0, v00711E50_0;
v007088C0_0 .alias "in", 0 0, v00711EA8_0;
v00708918_0 .net "out", 0 0, L_00716208; 1 drivers
v00708970_0 .alias "preset", 0 0, v00711F58_0;
v007089C8_0 .net "q", 0 0, v00708708_0; 1 drivers
v00708A20_0 .net "qnot", 0 0, v00708760_0; 1 drivers
v00708A78_0 .alias "rw", 0 0, v00711FB0_0;
v00708AD0_0 .net "s0", 0 0, L_00716160; 1 drivers
v00708B28_0 .net "s1", 0 0, L_007161D0; 1 drivers
S_00700D40 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00700CB8;
 .timescale 0 0;
v00708550_0 .alias "clear", 0 0, v00711E50_0;
v007085A8_0 .alias "clk", 0 0, v00708AD0_0;
v00708600_0 .alias "j", 0 0, v00708B28_0;
v00708658_0 .alias "k", 0 0, v00708B28_0;
v007086B0_0 .alias "preset", 0 0, v00711F58_0;
v00708708_0 .var "q", 0 0;
v00708760_0 .var "qnot", 0 0;
E_006C7FF8 .event posedge, v007085A8_0;
S_00700BA8 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_00700B20;
 .timescale 0 0;
L_007162B0 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_00716320 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_00716358 .functor AND 1, v00712008_0, v007080A8_0, C4<1>, C4<1>;
v00708188_0 .alias "addr", 0 0, v00711DA0_0;
v007081E0_0 .alias "clock", 0 0, v00711DF8_0;
v00708238_0 .alias "clr", 0 0, v00711E50_0;
v00708290_0 .alias "in", 0 0, v00711EA8_0;
v007082E8_0 .net "out", 0 0, L_00716358; 1 drivers
v00708340_0 .alias "preset", 0 0, v00711F58_0;
v00708398_0 .net "q", 0 0, v007080A8_0; 1 drivers
v007083F0_0 .net "qnot", 0 0, v00708100_0; 1 drivers
v00708448_0 .alias "rw", 0 0, v00711FB0_0;
v007084A0_0 .net "s0", 0 0, L_007162B0; 1 drivers
v007084F8_0 .net "s1", 0 0, L_00716320; 1 drivers
S_00700C30 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00700BA8;
 .timescale 0 0;
v00707EF0_0 .alias "clear", 0 0, v00711E50_0;
v00707F48_0 .alias "clk", 0 0, v007084A0_0;
v00707FA0_0 .alias "j", 0 0, v007084F8_0;
v00707FF8_0 .alias "k", 0 0, v007084F8_0;
v00708050_0 .alias "preset", 0 0, v00711F58_0;
v007080A8_0 .var "q", 0 0;
v00708100_0 .var "qnot", 0 0;
E_006C81D8 .event posedge, v00707F48_0;
S_00700658 .scope module, "m2" "memoria1x4" 5 18, 2 13, S_007005D0;
 .timescale 0 0;
v00707C88_0 .alias "addr", 0 0, v00711DA0_0;
v00707CE0_0 .alias "clk", 0 0, v00711DF8_0;
v00707D38_0 .alias "clr", 0 0, v00711E50_0;
v00707D90_0 .alias "in", 0 0, v00711EA8_0;
v00707DE8_0 .net8 "out", 3 0, RS_006CAD6C; 4 drivers
v00707E40_0 .alias "preset", 0 0, v00711F58_0;
v00707E98_0 .alias "rw", 0 0, v00711FB0_0;
L_00714B10 .part/pv L_00716470, 3, 1, 4;
L_00714B68 .part/pv L_007168E8, 2, 1, 4;
L_00714BC0 .part/pv L_00716A70, 1, 1, 4;
L_00714C18 .part/pv L_00716BC0, 0, 1, 4;
S_00700A10 .scope module, "m1" "memoria1x1" 2 16, 3 13, S_00700658;
 .timescale 0 0;
L_007163C8 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_00716438 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_00716470 .functor AND 1, v00712008_0, v00707810_0, C4<1>, C4<1>;
v007078C0_0 .alias "addr", 0 0, v00711DA0_0;
v00707918_0 .alias "clock", 0 0, v00711DF8_0;
v00707970_0 .alias "clr", 0 0, v00711E50_0;
v007079C8_0 .alias "in", 0 0, v00711EA8_0;
v00707A20_0 .net "out", 0 0, L_00716470; 1 drivers
v00707A78_0 .alias "preset", 0 0, v00711F58_0;
v00707AD0_0 .net "q", 0 0, v00707810_0; 1 drivers
v00707B28_0 .net "qnot", 0 0, v00707868_0; 1 drivers
v00707B80_0 .alias "rw", 0 0, v00711FB0_0;
v00707BD8_0 .net "s0", 0 0, L_007163C8; 1 drivers
v00707C30_0 .net "s1", 0 0, L_00716438; 1 drivers
S_00700A98 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00700A10;
 .timescale 0 0;
v00707658_0 .alias "clear", 0 0, v00711E50_0;
v007076B0_0 .alias "clk", 0 0, v00707BD8_0;
v00707708_0 .alias "j", 0 0, v00707C30_0;
v00707760_0 .alias "k", 0 0, v00707C30_0;
v007077B8_0 .alias "preset", 0 0, v00711F58_0;
v00707810_0 .var "q", 0 0;
v00707868_0 .var "qnot", 0 0;
E_006C8158 .event posedge, v007076B0_0;
S_00700900 .scope module, "m2" "memoria1x1" 2 17, 3 13, S_00700658;
 .timescale 0 0;
L_00716840 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_007168B0 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_007168E8 .functor AND 1, v00712008_0, v007071E0_0, C4<1>, C4<1>;
v00707290_0 .alias "addr", 0 0, v00711DA0_0;
v007072E8_0 .alias "clock", 0 0, v00711DF8_0;
v00707340_0 .alias "clr", 0 0, v00711E50_0;
v00707398_0 .alias "in", 0 0, v00711EA8_0;
v007073F0_0 .net "out", 0 0, L_007168E8; 1 drivers
v00707448_0 .alias "preset", 0 0, v00711F58_0;
v007074A0_0 .net "q", 0 0, v007071E0_0; 1 drivers
v007074F8_0 .net "qnot", 0 0, v00707238_0; 1 drivers
v00707550_0 .alias "rw", 0 0, v00711FB0_0;
v007075A8_0 .net "s0", 0 0, L_00716840; 1 drivers
v00707600_0 .net "s1", 0 0, L_007168B0; 1 drivers
S_00700988 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_00700900;
 .timescale 0 0;
v007067F8_0 .alias "clear", 0 0, v00711E50_0;
v00706850_0 .alias "clk", 0 0, v007075A8_0;
v007068A8_0 .alias "j", 0 0, v00707600_0;
v00706900_0 .alias "k", 0 0, v00707600_0;
v00707188_0 .alias "preset", 0 0, v00711F58_0;
v007071E0_0 .var "q", 0 0;
v00707238_0 .var "qnot", 0 0;
E_006C8018 .event posedge, v00706850_0;
S_007007F0 .scope module, "m3" "memoria1x1" 2 18, 3 13, S_00700658;
 .timescale 0 0;
L_007169C8 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_00716A38 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_00716A70 .functor AND 1, v00712008_0, v00706380_0, C4<1>, C4<1>;
v00706430_0 .alias "addr", 0 0, v00711DA0_0;
v00706488_0 .alias "clock", 0 0, v00711DF8_0;
v007064E0_0 .alias "clr", 0 0, v00711E50_0;
v00706538_0 .alias "in", 0 0, v00711EA8_0;
v00706590_0 .net "out", 0 0, L_00716A70; 1 drivers
v007065E8_0 .alias "preset", 0 0, v00711F58_0;
v00706640_0 .net "q", 0 0, v00706380_0; 1 drivers
v00706698_0 .net "qnot", 0 0, v007063D8_0; 1 drivers
v007066F0_0 .alias "rw", 0 0, v00711FB0_0;
v00706748_0 .net "s0", 0 0, L_007169C8; 1 drivers
v007067A0_0 .net "s1", 0 0, L_00716A38; 1 drivers
S_00700878 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_007007F0;
 .timescale 0 0;
v007061C8_0 .alias "clear", 0 0, v00711E50_0;
v00706220_0 .alias "clk", 0 0, v00706748_0;
v00706278_0 .alias "j", 0 0, v007067A0_0;
v007062D0_0 .alias "k", 0 0, v007067A0_0;
v00706328_0 .alias "preset", 0 0, v00711F58_0;
v00706380_0 .var "q", 0 0;
v007063D8_0 .var "qnot", 0 0;
E_006C7F38 .event posedge, v00706220_0;
S_007006E0 .scope module, "m4" "memoria1x1" 2 19, 3 13, S_00700658;
 .timescale 0 0;
L_00716B18 .functor AND 1, v00712060_0, v00712008_0, v00712218_0, C4<1>;
L_00716B88 .functor OR 1, v00712218_0, v00712110_0, C4<0>, C4<0>;
L_00716BC0 .functor AND 1, v00712008_0, v00705D50_0, C4<1>, C4<1>;
v00705E00_0 .alias "addr", 0 0, v00711DA0_0;
v00705E58_0 .alias "clock", 0 0, v00711DF8_0;
v00705EB0_0 .alias "clr", 0 0, v00711E50_0;
v00705F08_0 .alias "in", 0 0, v00711EA8_0;
v00705F60_0 .net "out", 0 0, L_00716BC0; 1 drivers
v00705FB8_0 .alias "preset", 0 0, v00711F58_0;
v00706010_0 .net "q", 0 0, v00705D50_0; 1 drivers
v00706068_0 .net "qnot", 0 0, v00705DA8_0; 1 drivers
v007060C0_0 .alias "rw", 0 0, v00711FB0_0;
v00706118_0 .net "s0", 0 0, L_00716B18; 1 drivers
v00706170_0 .net "s1", 0 0, L_00716B88; 1 drivers
S_00700768 .scope module, "ffjk1" "flip_flop_jk" 3 22, 4 8, S_007006E0;
 .timescale 0 0;
v00705B98_0 .alias "clear", 0 0, v00711E50_0;
v00705BF0_0 .alias "clk", 0 0, v00706118_0;
v00705C48_0 .alias "j", 0 0, v00706170_0;
v00705CA0_0 .alias "k", 0 0, v00706170_0;
v00705CF8_0 .alias "preset", 0 0, v00711F58_0;
v00705D50_0 .var "q", 0 0;
v00705DA8_0 .var "qnot", 0 0;
E_006C7FD8 .event posedge, v00705BF0_0;
S_007004C0 .scope begin, "start" "start" 6 36, 6 36, S_006A9B60;
 .timescale 0 0;
S_00700438 .scope begin, "main" "main" 6 46, 6 46, S_006A9B60;
 .timescale 0 0;
    .scope S_006FF888;
T_0 ;
    %wait E_006C7B18;
    %load/v 8, v006FF300_0, 1;
    %load/v 9, v006FF3B0_0, 1;
    %inv 9, 1;
    %load/v 10, v006FF408_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006FF4B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006FF510_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v006FF3B0_0, 1;
    %load/v 9, v006FF408_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v006FF460_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006FF4B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006FF510_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v006FF3B0_0, 1;
    %load/v 9, v006FF408_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %load/v 8, v006FF4B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006FF4B8_0, 0, 8;
    %load/v 8, v006FF510_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006FF510_0, 0, 8;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_006A98B8;
T_1 ;
    %wait E_006C75B8;
    %load/v 8, v006FECD0_0, 1;
    %load/v 9, v006FED80_0, 1;
    %inv 9, 1;
    %load/v 10, v006FEDD8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006FEE88_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006FEEE0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v006FED80_0, 1;
    %load/v 9, v006FEDD8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v006FEE30_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006FEE88_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006FEEE0_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v006FED80_0, 1;
    %load/v 9, v006FEDD8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v006FEE88_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006FEE88_0, 0, 8;
    %load/v 8, v006FEEE0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006FEEE0_0, 0, 8;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_006A99C8;
T_2 ;
    %wait E_006C75F8;
    %load/v 8, v006C2008_0, 1;
    %load/v 9, v006C20B8_0, 1;
    %inv 9, 1;
    %load/v 10, v006C2110_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006FE858_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006FE8B0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v006C20B8_0, 1;
    %load/v 9, v006C2110_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v006FE800_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006FE858_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006FE8B0_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v006C20B8_0, 1;
    %load/v 9, v006C2110_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v006FE858_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006FE858_0, 0, 8;
    %load/v 8, v006FE8B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006FE8B0_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_006A9D80;
T_3 ;
    %wait E_006C75D8;
    %load/v 8, v006C19D8_0, 1;
    %load/v 9, v006C1A88_0, 1;
    %inv 9, 1;
    %load/v 10, v006C1AE0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006C1B90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006C1BE8_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v006C1A88_0, 1;
    %load/v 9, v006C1AE0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v006C1B38_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006C1B90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006C1BE8_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v006C1A88_0, 1;
    %load/v 9, v006C1AE0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v006C1B90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006C1B90_0, 0, 8;
    %load/v 8, v006C1BE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006C1BE8_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_006A9C70;
T_4 ;
    %fork t_1, S_006A9F18;
    %jmp t_0;
    .scope S_006A9F18;
t_1 ;
    %set/v v00701C20_0, 1, 1;
    %set/v v00701BC8_0, 0, 1;
    %set/v v00701DD8_0, 0, 1;
    %set/v v00701CD0_0, 0, 1;
    %set/v v00701D80_0, 1, 1;
    %set/v v00701C78_0, 0, 1;
    %end;
    .scope S_006A9C70;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_006A9C70;
T_5 ;
    %fork t_3, S_006A9AD8;
    %jmp t_2;
    .scope S_006A9AD8;
t_3 ;
    %vpi_call 2 47 "$display", "Exemplo0071 - Josemar Alves Caetano - 448662.";
    %vpi_call 2 48 "$display", "Teste Mem\363ria RAM 1x4.\012";
    %vpi_call 2 50 "$monitor", "Saida: %b", v00701D28_0;
    %delay 1, 0;
    %set/v v00701C78_0, 1, 1;
    %delay 1, 0;
    %set/v v00701C78_0, 0, 1;
    %delay 1, 0;
    %set/v v00701C20_0, 1, 1;
    %set/v v00701BC8_0, 1, 1;
    %set/v v00701DD8_0, 1, 1;
    %set/v v00701CD0_0, 1, 1;
    %delay 1, 0;
    %set/v v00701C20_0, 1, 1;
    %set/v v00701BC8_0, 1, 1;
    %set/v v00701DD8_0, 1, 1;
    %set/v v00701CD0_0, 0, 1;
    %delay 1, 0;
    %set/v v00701BC8_0, 0, 1;
    %delay 1, 0;
    %set/v v00701BC8_0, 1, 1;
    %end;
    .scope S_006A9C70;
t_2 %join;
    %end;
    .thread T_5;
    .scope S_007003B0;
T_6 ;
    %wait E_006C7EB8;
    %load/v 8, v00704C78_0, 1;
    %load/v 9, v00704D28_0, 1;
    %inv 9, 1;
    %load/v 10, v00704D80_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00704E30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00704E88_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00704D28_0, 1;
    %load/v 9, v00704D80_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00704DD8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00704E30_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00704E88_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v00704D28_0, 1;
    %load/v 9, v00704D80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v00704E30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00704E30_0, 0, 8;
    %load/v 8, v00704E88_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00704E88_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_007002A0;
T_7 ;
    %wait E_006C7E38;
    %load/v 8, v00704618_0, 1;
    %load/v 9, v007046C8_0, 1;
    %inv 9, 1;
    %load/v 10, v00704720_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00704800_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00704858_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v007046C8_0, 1;
    %load/v 9, v00704720_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00704778_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00704800_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00704858_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v007046C8_0, 1;
    %load/v 9, v00704720_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v00704800_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00704800_0, 0, 8;
    %load/v 8, v00704858_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00704858_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00700190;
T_8 ;
    %wait E_006C7BD8;
    %load/v 8, v00703FE8_0, 1;
    %load/v 9, v00704098_0, 1;
    %inv 9, 1;
    %load/v 10, v007040F0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007041A0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007041F8_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v00704098_0, 1;
    %load/v 9, v007040F0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00704148_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007041A0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007041F8_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v00704098_0, 1;
    %load/v 9, v007040F0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v007041A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007041A0_0, 0, 8;
    %load/v 8, v007041F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007041F8_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00700080;
T_9 ;
    %wait E_006C7DB8;
    %load/v 8, v007039B8_0, 1;
    %load/v 9, v00703A68_0, 1;
    %inv 9, 1;
    %load/v 10, v00703AC0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00703B70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00703BC8_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00703A68_0, 1;
    %load/v 9, v00703AC0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00703B18_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00703B70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00703BC8_0, 0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v00703A68_0, 1;
    %load/v 9, v00703AC0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v00703B70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00703B70_0, 0, 8;
    %load/v 8, v00703BC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00703BC8_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_006FFEE8;
T_10 ;
    %wait E_006C7D38;
    %load/v 8, v007030F0_0, 1;
    %load/v 9, v007031A0_0, 1;
    %inv 9, 1;
    %load/v 10, v007031F8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007032A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00703300_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v007031A0_0, 1;
    %load/v 9, v007031F8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00703250_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007032A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00703300_0, 0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v007031A0_0, 1;
    %load/v 9, v007031F8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %load/v 8, v007032A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007032A8_0, 0, 8;
    %load/v 8, v00703300_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00703300_0, 0, 8;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_006FFDD8;
T_11 ;
    %wait E_006C7BF8;
    %load/v 8, v00702AC0_0, 1;
    %load/v 9, v00702B70_0, 1;
    %inv 9, 1;
    %load/v 10, v00702BC8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00702C78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00702CD0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v00702B70_0, 1;
    %load/v 9, v00702BC8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00702C20_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00702C78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00702CD0_0, 0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v00702B70_0, 1;
    %load/v 9, v00702BC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v00702C78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00702C78_0, 0, 8;
    %load/v 8, v00702CD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00702CD0_0, 0, 8;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_006FFCC8;
T_12 ;
    %wait E_006C7B98;
    %load/v 8, v00702460_0, 1;
    %load/v 9, v00702510_0, 1;
    %inv 9, 1;
    %load/v 10, v00702568_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00702618_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00702670_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v00702510_0, 1;
    %load/v 9, v00702568_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v007025C0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00702618_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00702670_0, 0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v00702510_0, 1;
    %load/v 9, v00702568_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %load/v 8, v00702618_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00702618_0, 0, 8;
    %load/v 8, v00702670_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00702670_0, 0, 8;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_006FFBB8;
T_13 ;
    %wait E_006C7BB8;
    %load/v 8, v00701E30_0, 1;
    %load/v 9, v00701EE0_0, 1;
    %inv 9, 1;
    %load/v 10, v00701F38_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00701FE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00702040_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v00701EE0_0, 1;
    %load/v 9, v00701F38_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00701F90_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00701FE8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00702040_0, 0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v00701EE0_0, 1;
    %load/v 9, v00701F38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v00701FE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00701FE8_0, 0, 8;
    %load/v 8, v00702040_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00702040_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_006A9BE8;
T_14 ;
    %fork t_5, S_006FF998;
    %jmp t_4;
    .scope S_006FF998;
t_5 ;
    %set/v v00705988_0, 1, 1;
    %set/v v00705778_0, 0, 1;
    %set/v v00705B40_0, 0, 1;
    %set/v v00705A38_0, 0, 1;
    %set/v v00705AE8_0, 1, 1;
    %set/v v007059E0_0, 0, 1;
    %end;
    .scope S_006A9BE8;
t_4 %join;
    %end;
    .thread T_14;
    .scope S_006A9BE8;
T_15 ;
    %fork t_7, S_006FF910;
    %jmp t_6;
    .scope S_006FF910;
t_7 ;
    %vpi_call 5 46 "$display", "Exemplo0073 - Josemar Alves Caetano - 448662.";
    %vpi_call 5 47 "$display", "Teste Mem\363ria RAM 1x8.\012";
    %vpi_call 5 49 "$monitor", "Sa\355da: %b", v00705A90_0;
    %delay 1, 0;
    %set/v v007059E0_0, 1, 1;
    %delay 1, 0;
    %set/v v007059E0_0, 0, 1;
    %delay 1, 0;
    %set/v v00705988_0, 1, 1;
    %set/v v00705778_0, 1, 1;
    %set/v v00705B40_0, 1, 1;
    %set/v v00705A38_0, 1, 1;
    %delay 1, 0;
    %set/v v00705988_0, 1, 1;
    %set/v v00705778_0, 1, 1;
    %set/v v00705B40_0, 1, 1;
    %set/v v00705A38_0, 1, 1;
    %delay 1, 0;
    %set/v v00705778_0, 0, 1;
    %delay 1, 0;
    %set/v v00705778_0, 1, 1;
    %end;
    .scope S_006A9BE8;
t_6 %join;
    %end;
    .thread T_15;
    .scope S_0070F458;
T_16 ;
    %wait E_006C86D8;
    %load/v 8, v0070EC60_0, 1;
    %load/v 9, v0070ED10_0, 1;
    %inv 9, 1;
    %load/v 10, v0070ED68_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070EE18_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0070EE70_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0070ED10_0, 1;
    %load/v 9, v0070ED68_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0070EDC0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_16.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070EE18_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070EE70_0, 0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v0070ED10_0, 1;
    %load/v 9, v0070ED68_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.4, 8;
    %load/v 8, v0070EE18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070EE18_0, 0, 8;
    %load/v 8, v0070EE70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070EE70_0, 0, 8;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0070F348;
T_17 ;
    %wait E_006C8658;
    %load/v 8, v0070E630_0, 1;
    %load/v 9, v0070E6E0_0, 1;
    %inv 9, 1;
    %load/v 10, v0070E738_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_17.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070E7E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0070E840_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0070E6E0_0, 1;
    %load/v 9, v0070E738_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0070E790_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_17.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070E7E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070E840_0, 0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v0070E6E0_0, 1;
    %load/v 9, v0070E738_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.4, 8;
    %load/v 8, v0070E7E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070E7E8_0, 0, 8;
    %load/v 8, v0070E840_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070E840_0, 0, 8;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00701758;
T_18 ;
    %wait E_006C8558;
    %load/v 8, v0070C738_0, 1;
    %load/v 9, v0070C7E8_0, 1;
    %inv 9, 1;
    %load/v 10, v0070C840_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070C8F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0070C948_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0070C7E8_0, 1;
    %load/v 9, v0070C840_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0070C898_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_18.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070C8F0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070C948_0, 0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v0070C7E8_0, 1;
    %load/v 9, v0070C840_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_18.4, 8;
    %load/v 8, v0070C8F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070C8F0_0, 0, 8;
    %load/v 8, v0070C948_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070C948_0, 0, 8;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_00701648;
T_19 ;
    %wait E_006C85D8;
    %load/v 8, v0070C108_0, 1;
    %load/v 9, v0070C1B8_0, 1;
    %inv 9, 1;
    %load/v 10, v0070C210_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070C2C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0070C318_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0070C1B8_0, 1;
    %load/v 9, v0070C210_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0070C268_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_19.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070C2C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070C318_0, 0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v0070C1B8_0, 1;
    %load/v 9, v0070C210_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.4, 8;
    %load/v 8, v0070C2C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070C2C0_0, 0, 8;
    %load/v 8, v0070C318_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070C318_0, 0, 8;
T_19.4 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_007014B0;
T_20 ;
    %wait E_006C84D8;
    %load/v 8, v0070B440_0, 1;
    %load/v 9, v0070B4F0_0, 1;
    %inv 9, 1;
    %load/v 10, v0070B548_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_20.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070BA28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0070BA80_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0070B4F0_0, 1;
    %load/v 9, v0070B548_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0070B5A0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_20.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070BA28_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070BA80_0, 0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/v 8, v0070B4F0_0, 1;
    %load/v 9, v0070B548_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_20.4, 8;
    %load/v 8, v0070BA28_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070BA28_0, 0, 8;
    %load/v 8, v0070BA80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070BA80_0, 0, 8;
T_20.4 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_007013A0;
T_21 ;
    %wait E_006C8458;
    %load/v 8, v0070AE10_0, 1;
    %load/v 9, v0070AEC0_0, 1;
    %inv 9, 1;
    %load/v 10, v0070AF18_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070AFC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0070B020_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v0070AEC0_0, 1;
    %load/v 9, v0070AF18_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0070AF70_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_21.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070AFC8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070B020_0, 0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/v 8, v0070AEC0_0, 1;
    %load/v 9, v0070AF18_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.4, 8;
    %load/v 8, v0070AFC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070AFC8_0, 0, 8;
    %load/v 8, v0070B020_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070B020_0, 0, 8;
T_21.4 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00701290;
T_22 ;
    %wait E_006C83D8;
    %load/v 8, v0070A7E0_0, 1;
    %load/v 9, v0070A890_0, 1;
    %inv 9, 1;
    %load/v 10, v0070A8E8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070A998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0070A9F0_0, 0, 1;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v0070A890_0, 1;
    %load/v 9, v0070A8E8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0070A940_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_22.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0070A998_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070A9F0_0, 0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/v 8, v0070A890_0, 1;
    %load/v 9, v0070A8E8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_22.4, 8;
    %load/v 8, v0070A998_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070A998_0, 0, 8;
    %load/v 8, v0070A9F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0070A9F0_0, 0, 8;
T_22.4 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00701180;
T_23 ;
    %wait E_006C8358;
    %load/v 8, v00709CE0_0, 1;
    %load/v 9, v00709D90_0, 1;
    %inv 9, 1;
    %load/v 10, v00709DE8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00709E98_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00709EF0_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v00709D90_0, 1;
    %load/v 9, v00709DE8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00709E40_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_23.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00709E98_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00709EF0_0, 0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v00709D90_0, 1;
    %load/v 9, v00709DE8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.4, 8;
    %load/v 8, v00709E98_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00709E98_0, 0, 8;
    %load/v 8, v00709EF0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00709EF0_0, 0, 8;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00700F60;
T_24 ;
    %wait E_006C82D8;
    %load/v 8, v007091E0_0, 1;
    %load/v 9, v00709290_0, 1;
    %inv 9, 1;
    %load/v 10, v007092E8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_24.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00709398_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007093F0_0, 0, 1;
    %jmp T_24.1;
T_24.0 ;
    %load/v 8, v00709290_0, 1;
    %load/v 9, v007092E8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00709340_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_24.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00709398_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007093F0_0, 0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/v 8, v00709290_0, 1;
    %load/v 9, v007092E8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_24.4, 8;
    %load/v 8, v00709398_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00709398_0, 0, 8;
    %load/v 8, v007093F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007093F0_0, 0, 8;
T_24.4 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_00700E50;
T_25 ;
    %wait E_006C8258;
    %load/v 8, v00708B80_0, 1;
    %load/v 9, v00708C30_0, 1;
    %inv 9, 1;
    %load/v 10, v00708C88_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_25.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00708D38_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00708D90_0, 0, 1;
    %jmp T_25.1;
T_25.0 ;
    %load/v 8, v00708C30_0, 1;
    %load/v 9, v00708C88_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00708CE0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_25.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00708D38_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00708D90_0, 0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/v 8, v00708C30_0, 1;
    %load/v 9, v00708C88_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_25.4, 8;
    %load/v 8, v00708D38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00708D38_0, 0, 8;
    %load/v 8, v00708D90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00708D90_0, 0, 8;
T_25.4 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00700D40;
T_26 ;
    %wait E_006C7FF8;
    %load/v 8, v00708550_0, 1;
    %load/v 9, v00708600_0, 1;
    %inv 9, 1;
    %load/v 10, v00708658_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00708708_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00708760_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v00708600_0, 1;
    %load/v 9, v00708658_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v007086B0_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_26.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00708708_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00708760_0, 0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/v 8, v00708600_0, 1;
    %load/v 9, v00708658_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_26.4, 8;
    %load/v 8, v00708708_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00708708_0, 0, 8;
    %load/v 8, v00708760_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00708760_0, 0, 8;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00700C30;
T_27 ;
    %wait E_006C81D8;
    %load/v 8, v00707EF0_0, 1;
    %load/v 9, v00707FA0_0, 1;
    %inv 9, 1;
    %load/v 10, v00707FF8_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007080A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00708100_0, 0, 1;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v00707FA0_0, 1;
    %load/v 9, v00707FF8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00708050_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_27.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007080A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00708100_0, 0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/v 8, v00707FA0_0, 1;
    %load/v 9, v00707FF8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_27.4, 8;
    %load/v 8, v007080A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007080A8_0, 0, 8;
    %load/v 8, v00708100_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00708100_0, 0, 8;
T_27.4 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00700A98;
T_28 ;
    %wait E_006C8158;
    %load/v 8, v00707658_0, 1;
    %load/v 9, v00707708_0, 1;
    %inv 9, 1;
    %load/v 10, v00707760_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_28.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00707810_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00707868_0, 0, 1;
    %jmp T_28.1;
T_28.0 ;
    %load/v 8, v00707708_0, 1;
    %load/v 9, v00707760_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v007077B8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_28.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00707810_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00707868_0, 0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/v 8, v00707708_0, 1;
    %load/v 9, v00707760_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_28.4, 8;
    %load/v 8, v00707810_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00707810_0, 0, 8;
    %load/v 8, v00707868_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00707868_0, 0, 8;
T_28.4 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00700988;
T_29 ;
    %wait E_006C8018;
    %load/v 8, v007067F8_0, 1;
    %load/v 9, v007068A8_0, 1;
    %inv 9, 1;
    %load/v 10, v00706900_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_29.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007071E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00707238_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v007068A8_0, 1;
    %load/v 9, v00706900_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00707188_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_29.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007071E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00707238_0, 0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/v 8, v007068A8_0, 1;
    %load/v 9, v00706900_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_29.4, 8;
    %load/v 8, v007071E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007071E0_0, 0, 8;
    %load/v 8, v00707238_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00707238_0, 0, 8;
T_29.4 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00700878;
T_30 ;
    %wait E_006C7F38;
    %load/v 8, v007061C8_0, 1;
    %load/v 9, v00706278_0, 1;
    %inv 9, 1;
    %load/v 10, v007062D0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_30.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00706380_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007063D8_0, 0, 1;
    %jmp T_30.1;
T_30.0 ;
    %load/v 8, v00706278_0, 1;
    %load/v 9, v007062D0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00706328_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_30.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00706380_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007063D8_0, 0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/v 8, v00706278_0, 1;
    %load/v 9, v007062D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_30.4, 8;
    %load/v 8, v00706380_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00706380_0, 0, 8;
    %load/v 8, v007063D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007063D8_0, 0, 8;
T_30.4 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00700768;
T_31 ;
    %wait E_006C7FD8;
    %load/v 8, v00705B98_0, 1;
    %load/v 9, v00705C48_0, 1;
    %inv 9, 1;
    %load/v 10, v00705CA0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_31.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00705D50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00705DA8_0, 0, 1;
    %jmp T_31.1;
T_31.0 ;
    %load/v 8, v00705C48_0, 1;
    %load/v 9, v00705CA0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00705CF8_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_31.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00705D50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00705DA8_0, 0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/v 8, v00705C48_0, 1;
    %load/v 9, v00705CA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_31.4, 8;
    %load/v 8, v00705D50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00705D50_0, 0, 8;
    %load/v 8, v00705DA8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00705DA8_0, 0, 8;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_006A9B60;
T_32 ;
    %fork t_9, S_007004C0;
    %jmp t_8;
    .scope S_007004C0;
t_9 ;
    %set/v v00712060_0, 1, 1;
    %set/v v00712008_0, 1, 1;
    %set/v v00712218_0, 0, 1;
    %set/v v00712110_0, 0, 1;
    %set/v v007121C0_0, 1, 1;
    %set/v v007120B8_0, 0, 1;
    %end;
    .scope S_006A9B60;
t_8 %join;
    %end;
    .thread T_32;
    .scope S_006A9B60;
T_33 ;
    %fork t_11, S_00700438;
    %jmp t_10;
    .scope S_00700438;
t_11 ;
    %vpi_call 6 47 "$display", "Exemplo0076 - Josemar Alves Caetano - 448662.";
    %vpi_call 6 48 "$display", "Teste Mem\363ria RAM 1x16.\012";
    %vpi_call 6 50 "$monitor", "Sa\355das: %b", v00712168_0;
    %delay 1, 0;
    %set/v v007120B8_0, 1, 1;
    %delay 1, 0;
    %set/v v007120B8_0, 0, 1;
    %delay 1, 0;
    %set/v v00712060_0, 1, 1;
    %set/v v00712008_0, 1, 1;
    %set/v v00712218_0, 1, 1;
    %set/v v00712110_0, 1, 1;
    %delay 1, 0;
    %set/v v00712060_0, 1, 1;
    %set/v v00712008_0, 1, 1;
    %set/v v00712218_0, 1, 1;
    %set/v v00712110_0, 1, 1;
    %delay 1, 0;
    %set/v v00712008_0, 0, 1;
    %delay 1, 0;
    %set/v v00712008_0, 1, 1;
    %end;
    .scope S_006A9B60;
t_10 %join;
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./Exemplo0071.v";
    "./memoria1x1.v";
    "./flip_flop_jk.v";
    "./Exemplo0073.v";
    "Exemplo0076.v";
