Analysis & Synthesis report for lab1
Wed Sep 17 14:20:09 2025
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 10. State Machine - |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 15. Source assignments for part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 16. Source assignments for part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 17. Source assignments for part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 18. Parameter Settings for User Entity Instance: part1:ent11|clock_generator:my_clock_gen
 19. Parameter Settings for User Entity Instance: part1:ent11|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 20. Parameter Settings for User Entity Instance: part1:ent11|audio_and_video_config:cfg
 21. Parameter Settings for User Entity Instance: part1:ent11|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 22. Parameter Settings for User Entity Instance: part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 23. Parameter Settings for User Entity Instance: part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 24. Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec
 25. Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 26. Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 27. Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 28. Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 29. Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 30. Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 31. Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 32. Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 33. Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 34. Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 35. Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 36. altpll Parameter Settings by Entity Instance
 37. scfifo Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
 39. Port Connectivity Checks: "part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 40. Port Connectivity Checks: "part1:ent11|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Sep 17 14:20:09 2025       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; lab1                                        ;
; Top-level Entity Name           ; DE1_SOC_golden_top                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 293                                         ;
; Total pins                      ; 241                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 12,288                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC_golden_top ; lab1               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; Altera_UP_Audio_Bit_Counter.v      ; yes             ; User Verilog HDL File        ; C:/SPCU/lab1/Altera_UP_Audio_Bit_Counter.v                               ;         ;
; Altera_UP_Audio_In_Deserializer.v  ; yes             ; User Verilog HDL File        ; C:/SPCU/lab1/Altera_UP_Audio_In_Deserializer.v                           ;         ;
; Altera_UP_Audio_Out_Serializer.v   ; yes             ; User Verilog HDL File        ; C:/SPCU/lab1/Altera_UP_Audio_Out_Serializer.v                            ;         ;
; Altera_UP_Clock_Edge.v             ; yes             ; User Verilog HDL File        ; C:/SPCU/lab1/Altera_UP_Clock_Edge.v                                      ;         ;
; Altera_UP_I2C.v                    ; yes             ; User Verilog HDL File        ; C:/SPCU/lab1/Altera_UP_I2C.v                                             ;         ;
; Altera_UP_I2C_AV_Auto_Initialize.v ; yes             ; User Verilog HDL File        ; C:/SPCU/lab1/Altera_UP_I2C_AV_Auto_Initialize.v                          ;         ;
; Altera_UP_Slow_Clock_Generator.v   ; yes             ; User Verilog HDL File        ; C:/SPCU/lab1/Altera_UP_Slow_Clock_Generator.v                            ;         ;
; Altera_UP_SYNC_FIFO.v              ; yes             ; User Verilog HDL File        ; C:/SPCU/lab1/Altera_UP_SYNC_FIFO.v                                       ;         ;
; audio_and_video_config.v           ; yes             ; User Verilog HDL File        ; C:/SPCU/lab1/audio_and_video_config.v                                    ;         ;
; audio_codec.v                      ; yes             ; User Verilog HDL File        ; C:/SPCU/lab1/audio_codec.v                                               ;         ;
; clock_generator.v                  ; yes             ; User Verilog HDL File        ; C:/SPCU/lab1/clock_generator.v                                           ;         ;
; DE1_SOC_golden_top.v               ; yes             ; User Verilog HDL File        ; C:/SPCU/lab1/DE1_SOC_golden_top.v                                        ;         ;
; part1.v                            ; yes             ; User Verilog HDL File        ; C:/SPCU/lab1/part1.v                                                     ;         ;
; altpll.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal171.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc    ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/altpll_1uu1.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/SPCU/lab1/db/altpll_1uu1.tdf                                          ;         ;
; scfifo.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf        ;         ;
; a_regfifo.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc     ;         ;
; a_dpfifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc      ;         ;
; a_i2fifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc      ;         ;
; a_fffifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc      ;         ;
; a_f2fifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc      ;         ;
; db/scfifo_8ba1.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/SPCU/lab1/db/scfifo_8ba1.tdf                                          ;         ;
; db/a_dpfifo_r2a1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/SPCU/lab1/db/a_dpfifo_r2a1.tdf                                        ;         ;
; db/altsyncram_p3i1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/SPCU/lab1/db/altsyncram_p3i1.tdf                                      ;         ;
; db/cmpr_6l8.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/SPCU/lab1/db/cmpr_6l8.tdf                                             ;         ;
; db/cntr_h2b.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/SPCU/lab1/db/cntr_h2b.tdf                                             ;         ;
; db/cntr_u27.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/SPCU/lab1/db/cntr_u27.tdf                                             ;         ;
; db/cntr_i2b.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/SPCU/lab1/db/cntr_i2b.tdf                                             ;         ;
+------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 225            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 370            ;
;     -- 7 input functions                    ; 6              ;
;     -- 6 input functions                    ; 66             ;
;     -- 5 input functions                    ; 88             ;
;     -- 4 input functions                    ; 55             ;
;     -- <=3 input functions                  ; 155            ;
;                                             ;                ;
; Dedicated logic registers                   ; 293            ;
;                                             ;                ;
; I/O pins                                    ; 241            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 12288          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 389            ;
; Total fan-out                               ; 4399           ;
; Average fan-out                             ; 3.29           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                  ; Entity Name                      ; Library Name ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |DE1_SOC_golden_top                                              ; 370 (0)             ; 293 (0)                   ; 12288             ; 0          ; 241  ; 0            ; |DE1_SOC_golden_top                                                                                                                                                                                                                                  ; DE1_SOC_golden_top               ; work         ;
;    |part1:ent11|                                                 ; 370 (0)             ; 293 (0)                   ; 12288             ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11                                                                                                                                                                                                                      ; part1                            ; work         ;
;       |audio_and_video_config:cfg|                               ; 102 (2)             ; 65 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg                                                                                                                                                                                           ; audio_and_video_config           ; work         ;
;          |Altera_UP_I2C:I2C_Controller|                          ; 19 (19)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                              ; Altera_UP_I2C                    ; work         ;
;          |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 66 (66)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                          ; Altera_UP_I2C_AV_Auto_Initialize ; work         ;
;          |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                     ; Altera_UP_Slow_Clock_Generator   ; work         ;
;       |audio_codec:codec|                                        ; 268 (10)            ; 228 (2)                   ; 12288             ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec                                                                                                                                                                                                    ; audio_codec                      ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 110 (6)             ; 112 (40)                  ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                              ; Altera_UP_Audio_In_Deserializer  ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                            ; Altera_UP_Audio_Bit_Counter      ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                               ; Altera_UP_SYNC_FIFO              ; work         ;
;                |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                              ; scfifo                           ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                   ; scfifo_8ba1                      ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 47 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                              ; a_dpfifo_r2a1                    ; work         ;
;                         |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram      ; altsyncram_p3i1                  ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb          ; cntr_h2b                         ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr              ; cntr_i2b                         ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter       ; cntr_u27                         ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                              ; Altera_UP_SYNC_FIFO              ; work         ;
;                |scfifo:Sync_FIFO|                                ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                             ; scfifo                           ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                  ; scfifo_8ba1                      ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 47 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                             ; a_dpfifo_r2a1                    ; work         ;
;                         |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram     ; altsyncram_p3i1                  ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb         ; cntr_h2b                         ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr             ; cntr_i2b                         ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter      ; cntr_u27                         ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 145 (49)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                                ; Altera_UP_Audio_Out_Serializer   ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                                ; Altera_UP_SYNC_FIFO              ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                               ; scfifo                           ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                    ; scfifo_8ba1                      ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 48 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                               ; a_dpfifo_r2a1                    ; work         ;
;                         |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram       ; altsyncram_p3i1                  ; work         ;
;                         |cmpr_6l8:almost_full_comparer|          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer ; cmpr_6l8                         ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb           ; cntr_h2b                         ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr               ; cntr_i2b                         ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter        ; cntr_u27                         ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                               ; Altera_UP_SYNC_FIFO              ; work         ;
;                |scfifo:Sync_FIFO|                                ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                              ; scfifo                           ; work         ;
;                   |scfifo_8ba1:auto_generated|                   ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                   ; scfifo_8ba1                      ; work         ;
;                      |a_dpfifo_r2a1:dpfifo|                      ; 48 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                              ; a_dpfifo_r2a1                    ; work         ;
;                         |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram      ; altsyncram_p3i1                  ; work         ;
;                         |cmpr_6l8:three_comparison|              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison    ; cmpr_6l8                         ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb          ; cntr_h2b                         ; work         ;
;                         |cntr_i2b:wr_ptr|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr              ; cntr_i2b                         ; work         ;
;                         |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter       ; cntr_u27                         ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                    ; Altera_UP_Clock_Edge             ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                               ; Altera_UP_Clock_Edge             ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                    ; Altera_UP_Clock_Edge             ; work         ;
;       |clock_generator:my_clock_gen|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|clock_generator:my_clock_gen                                                                                                                                                                                         ; clock_generator                  ; work         ;
;          |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                         ; altpll                           ; work         ;
;             |altpll_1uu1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|part1:ent11|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated                                                                                                                              ; altpll_1uu1                      ; work         ;
+------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver                                                                                                                                                                                                                         ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; Name                                        ; s_i2c_transceiver.I2C_STATE_6_COMPLETE ; s_i2c_transceiver.I2C_STATE_5_STOP_BIT ; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; s_i2c_transceiver.I2C_STATE_2_START_BIT ; s_i2c_transceiver.I2C_STATE_1_PRE_START ; s_i2c_transceiver.I2C_STATE_0_IDLE ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 0                                  ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 1                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                                      ; 0                                      ; 0                                          ; 0                                           ; 1                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                                      ; 0                                      ; 0                                          ; 1                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 0                                      ; 0                                      ; 1                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 0                                      ; 1                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                                      ; 0                                      ; 0                                          ; 0                                           ; 0                                       ; 0                                       ; 1                                  ;
+---------------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------+---------------------------------------------+-----------------------------------------+-----------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init                                                                                                                                                                                                                                                                ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; Name                                          ; s_i2c_auto_init.AUTO_STATE_7_DONE ; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT ; s_i2c_auto_init.AUTO_STATE_4_WAIT ; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 ; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 ; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT ; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 0                                         ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 1                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 1                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                                 ; 0                                             ; 0                                          ; 0                                 ; 1                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 0                                 ; 0                                             ; 0                                          ; 1                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 0                                 ; 0                                             ; 1                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 0                                 ; 1                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                                 ; 0                                             ; 0                                          ; 0                                 ; 0                                            ; 0                                            ; 0                                           ; 1                                         ;
+-----------------------------------------------+-----------------------------------+-----------------------------------------------+--------------------------------------------+-----------------------------------+----------------------------------------------+----------------------------------------------+---------------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                                                             ; Reason for Removal                                                         ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; part1:ent11|audio_and_video_config:cfg|num_bits_to_transfer[1,2]                                          ; Merged with part1:ent11|audio_and_video_config:cfg|num_bits_to_transfer[0] ;
; part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~2                   ; Lost fanout                                                                ;
; part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~3                   ; Lost fanout                                                                ;
; part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~4                   ; Lost fanout                                                                ;
; part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~2 ; Lost fanout                                                                ;
; part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~3 ; Lost fanout                                                                ;
; part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~4 ; Lost fanout                                                                ;
; Total Number of Removed Registers = 8                                                                     ;                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 293   ;
; Number of registers using Synchronous Clear  ; 223   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 174   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg|data_to_transfer[7]                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[2]                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2]                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC_golden_top|part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                  ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |DE1_SOC_golden_top|part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|clock_generator:my_clock_gen ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                               ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                              ;
+-------------------------------+-------------------+-------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                           ;
; PLL_TYPE                      ; FAST              ; Untyped                                                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                           ;
; LOCK_LOW                      ; 1                 ; Untyped                                                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                           ;
; SKIP_VCO                      ; OFF               ; Untyped                                                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                           ;
; BANDWIDTH                     ; 0                 ; Untyped                                                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                           ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                           ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                           ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                           ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                           ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                           ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                           ;
; VCO_MIN                       ; 0                 ; Untyped                                                           ;
; VCO_MAX                       ; 0                 ; Untyped                                                           ;
; VCO_CENTER                    ; 0                 ; Untyped                                                           ;
; PFD_MIN                       ; 0                 ; Untyped                                                           ;
; PFD_MAX                       ; 0                 ; Untyped                                                           ;
; M_INITIAL                     ; 0                 ; Untyped                                                           ;
; M                             ; 0                 ; Untyped                                                           ;
; N                             ; 1                 ; Untyped                                                           ;
; M2                            ; 1                 ; Untyped                                                           ;
; N2                            ; 1                 ; Untyped                                                           ;
; SS                            ; 1                 ; Untyped                                                           ;
; C0_HIGH                       ; 0                 ; Untyped                                                           ;
; C1_HIGH                       ; 0                 ; Untyped                                                           ;
; C2_HIGH                       ; 0                 ; Untyped                                                           ;
; C3_HIGH                       ; 0                 ; Untyped                                                           ;
; C4_HIGH                       ; 0                 ; Untyped                                                           ;
; C5_HIGH                       ; 0                 ; Untyped                                                           ;
; C6_HIGH                       ; 0                 ; Untyped                                                           ;
; C7_HIGH                       ; 0                 ; Untyped                                                           ;
; C8_HIGH                       ; 0                 ; Untyped                                                           ;
; C9_HIGH                       ; 0                 ; Untyped                                                           ;
; C0_LOW                        ; 0                 ; Untyped                                                           ;
; C1_LOW                        ; 0                 ; Untyped                                                           ;
; C2_LOW                        ; 0                 ; Untyped                                                           ;
; C3_LOW                        ; 0                 ; Untyped                                                           ;
; C4_LOW                        ; 0                 ; Untyped                                                           ;
; C5_LOW                        ; 0                 ; Untyped                                                           ;
; C6_LOW                        ; 0                 ; Untyped                                                           ;
; C7_LOW                        ; 0                 ; Untyped                                                           ;
; C8_LOW                        ; 0                 ; Untyped                                                           ;
; C9_LOW                        ; 0                 ; Untyped                                                           ;
; C0_INITIAL                    ; 0                 ; Untyped                                                           ;
; C1_INITIAL                    ; 0                 ; Untyped                                                           ;
; C2_INITIAL                    ; 0                 ; Untyped                                                           ;
; C3_INITIAL                    ; 0                 ; Untyped                                                           ;
; C4_INITIAL                    ; 0                 ; Untyped                                                           ;
; C5_INITIAL                    ; 0                 ; Untyped                                                           ;
; C6_INITIAL                    ; 0                 ; Untyped                                                           ;
; C7_INITIAL                    ; 0                 ; Untyped                                                           ;
; C8_INITIAL                    ; 0                 ; Untyped                                                           ;
; C9_INITIAL                    ; 0                 ; Untyped                                                           ;
; C0_MODE                       ; BYPASS            ; Untyped                                                           ;
; C1_MODE                       ; BYPASS            ; Untyped                                                           ;
; C2_MODE                       ; BYPASS            ; Untyped                                                           ;
; C3_MODE                       ; BYPASS            ; Untyped                                                           ;
; C4_MODE                       ; BYPASS            ; Untyped                                                           ;
; C5_MODE                       ; BYPASS            ; Untyped                                                           ;
; C6_MODE                       ; BYPASS            ; Untyped                                                           ;
; C7_MODE                       ; BYPASS            ; Untyped                                                           ;
; C8_MODE                       ; BYPASS            ; Untyped                                                           ;
; C9_MODE                       ; BYPASS            ; Untyped                                                           ;
; C0_PH                         ; 0                 ; Untyped                                                           ;
; C1_PH                         ; 0                 ; Untyped                                                           ;
; C2_PH                         ; 0                 ; Untyped                                                           ;
; C3_PH                         ; 0                 ; Untyped                                                           ;
; C4_PH                         ; 0                 ; Untyped                                                           ;
; C5_PH                         ; 0                 ; Untyped                                                           ;
; C6_PH                         ; 0                 ; Untyped                                                           ;
; C7_PH                         ; 0                 ; Untyped                                                           ;
; C8_PH                         ; 0                 ; Untyped                                                           ;
; C9_PH                         ; 0                 ; Untyped                                                           ;
; L0_HIGH                       ; 1                 ; Untyped                                                           ;
; L1_HIGH                       ; 1                 ; Untyped                                                           ;
; G0_HIGH                       ; 1                 ; Untyped                                                           ;
; G1_HIGH                       ; 1                 ; Untyped                                                           ;
; G2_HIGH                       ; 1                 ; Untyped                                                           ;
; G3_HIGH                       ; 1                 ; Untyped                                                           ;
; E0_HIGH                       ; 1                 ; Untyped                                                           ;
; E1_HIGH                       ; 1                 ; Untyped                                                           ;
; E2_HIGH                       ; 1                 ; Untyped                                                           ;
; E3_HIGH                       ; 1                 ; Untyped                                                           ;
; L0_LOW                        ; 1                 ; Untyped                                                           ;
; L1_LOW                        ; 1                 ; Untyped                                                           ;
; G0_LOW                        ; 1                 ; Untyped                                                           ;
; G1_LOW                        ; 1                 ; Untyped                                                           ;
; G2_LOW                        ; 1                 ; Untyped                                                           ;
; G3_LOW                        ; 1                 ; Untyped                                                           ;
; E0_LOW                        ; 1                 ; Untyped                                                           ;
; E1_LOW                        ; 1                 ; Untyped                                                           ;
; E2_LOW                        ; 1                 ; Untyped                                                           ;
; E3_LOW                        ; 1                 ; Untyped                                                           ;
; L0_INITIAL                    ; 1                 ; Untyped                                                           ;
; L1_INITIAL                    ; 1                 ; Untyped                                                           ;
; G0_INITIAL                    ; 1                 ; Untyped                                                           ;
; G1_INITIAL                    ; 1                 ; Untyped                                                           ;
; G2_INITIAL                    ; 1                 ; Untyped                                                           ;
; G3_INITIAL                    ; 1                 ; Untyped                                                           ;
; E0_INITIAL                    ; 1                 ; Untyped                                                           ;
; E1_INITIAL                    ; 1                 ; Untyped                                                           ;
; E2_INITIAL                    ; 1                 ; Untyped                                                           ;
; E3_INITIAL                    ; 1                 ; Untyped                                                           ;
; L0_MODE                       ; BYPASS            ; Untyped                                                           ;
; L1_MODE                       ; BYPASS            ; Untyped                                                           ;
; G0_MODE                       ; BYPASS            ; Untyped                                                           ;
; G1_MODE                       ; BYPASS            ; Untyped                                                           ;
; G2_MODE                       ; BYPASS            ; Untyped                                                           ;
; G3_MODE                       ; BYPASS            ; Untyped                                                           ;
; E0_MODE                       ; BYPASS            ; Untyped                                                           ;
; E1_MODE                       ; BYPASS            ; Untyped                                                           ;
; E2_MODE                       ; BYPASS            ; Untyped                                                           ;
; E3_MODE                       ; BYPASS            ; Untyped                                                           ;
; L0_PH                         ; 0                 ; Untyped                                                           ;
; L1_PH                         ; 0                 ; Untyped                                                           ;
; G0_PH                         ; 0                 ; Untyped                                                           ;
; G1_PH                         ; 0                 ; Untyped                                                           ;
; G2_PH                         ; 0                 ; Untyped                                                           ;
; G3_PH                         ; 0                 ; Untyped                                                           ;
; E0_PH                         ; 0                 ; Untyped                                                           ;
; E1_PH                         ; 0                 ; Untyped                                                           ;
; E2_PH                         ; 0                 ; Untyped                                                           ;
; E3_PH                         ; 0                 ; Untyped                                                           ;
; M_PH                          ; 0                 ; Untyped                                                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                           ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                           ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                           ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                           ;
; CBXI_PARAMETER                ; altpll_1uu1       ; Untyped                                                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                           ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                    ;
+-------------------------------+-------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_and_video_config:cfg ;
+-----------------+-----------+-------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                  ;
+-----------------+-----------+-------------------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                                       ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                                       ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                       ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                       ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                       ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                       ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                       ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                       ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                       ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                       ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                       ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                       ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                       ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                       ;
+-----------------+-----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                        ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                              ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                             ;
+----------------+------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                   ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                                        ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                                        ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                        ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                        ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                        ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                        ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                        ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                        ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                        ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                        ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                        ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                        ;
+-----------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                                         ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec ;
+------------------+-------+-------------------------------------------------+
; Parameter Name   ; Value ; Type                                            ;
+------------------+-------+-------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                  ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                 ;
+------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                  ;
+------------------+-------+-------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                        ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                       ;
+------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                                         ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                         ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                           ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                          ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                      ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                            ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                   ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                        ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                        ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                          ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                         ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                     ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                           ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                  ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                             ;
+-------------------------------+--------------------------------------------------------------------------+
; Name                          ; Value                                                                    ;
+-------------------------------+--------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                        ;
; Entity Instance               ; part1:ent11|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                                   ;
;     -- PLL_TYPE               ; FAST                                                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                                                        ;
+-------------------------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                      ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                    ;
; Entity Instance            ; part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                         ;
;     -- lpm_width           ; 24                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                   ;
; Entity Instance            ; part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                         ;
;     -- lpm_width           ; 24                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                   ;
; Entity Instance            ; part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                         ;
;     -- lpm_width           ; 24                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                   ;
; Entity Instance            ; part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                         ;
;     -- lpm_width           ; 24                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                         ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "part1:ent11|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 293                         ;
;     ENA               ; 14                          ;
;     ENA SCLR          ; 160                         ;
;     SCLR              ; 63                          ;
;     plain             ; 56                          ;
; arriav_io_obuf        ; 96                          ;
; arriav_lcell_comb     ; 371                         ;
;     arith             ; 106                         ;
;         1 data inputs ; 82                          ;
;         2 data inputs ; 24                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 259                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 23                          ;
;         4 data inputs ; 55                          ;
;         5 data inputs ; 88                          ;
;         6 data inputs ; 66                          ;
; boundary_port         ; 241                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 4.50                        ;
; Average LUT depth     ; 1.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Sep 17 14:19:40 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/SPCU/lab1/Altera_UP_Audio_Bit_Counter.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/SPCU/lab1/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/SPCU/lab1/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/SPCU/lab1/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/SPCU/lab1/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/SPCU/lab1/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: C:/SPCU/lab1/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: C:/SPCU/lab1/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/SPCU/lab1/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/SPCU/lab1/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: C:/SPCU/lab1/audio_and_video_config.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/SPCU/lab1/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: clock_generator File: C:/SPCU/lab1/clock_generator.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v
    Info (12023): Found entity 1: DE1_SOC_golden_top File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file part1.v
    Info (12023): Found entity 1: part1 File: C:/SPCU/lab1/part1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sm_clk_divider.v
    Info (12023): Found entity 1: sm_clk_divider File: C:/SPCU/lab1/sm_clk_divider.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sm_hex_display.v
    Info (12023): Found entity 1: sm_hex_display File: C:/SPCU/lab1/sm_hex_display.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file sm_register.v
    Info (12023): Found entity 1: sm_register File: C:/SPCU/lab1/sm_register.v Line: 3
    Info (12023): Found entity 2: sm_register_we File: C:/SPCU/lab1/sm_register.v Line: 18
Info (12127): Elaborating entity "DE1_SOC_golden_top" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE1_SOC_golden_top.v(100) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 100
Warning (10034): Output port "DRAM_BA" at DE1_SOC_golden_top.v(101) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 101
Warning (10034): Output port "HEX0" at DE1_SOC_golden_top.v(133) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 133
Warning (10034): Output port "HEX1" at DE1_SOC_golden_top.v(134) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 134
Warning (10034): Output port "HEX2" at DE1_SOC_golden_top.v(135) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 135
Warning (10034): Output port "HEX3" at DE1_SOC_golden_top.v(136) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 136
Warning (10034): Output port "HEX4" at DE1_SOC_golden_top.v(137) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 137
Warning (10034): Output port "HEX5" at DE1_SOC_golden_top.v(138) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 138
Warning (10034): Output port "LEDR" at DE1_SOC_golden_top.v(210) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 210
Warning (10034): Output port "VGA_B" at DE1_SOC_golden_top.v(237) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 237
Warning (10034): Output port "VGA_G" at DE1_SOC_golden_top.v(240) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 240
Warning (10034): Output port "VGA_R" at DE1_SOC_golden_top.v(242) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 242
Warning (10034): Output port "ADC_CONVST" at DE1_SOC_golden_top.v(59) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 59
Warning (10034): Output port "ADC_DIN" at DE1_SOC_golden_top.v(60) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 60
Warning (10034): Output port "ADC_SCLK" at DE1_SOC_golden_top.v(62) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 62
Warning (10034): Output port "DRAM_CAS_N" at DE1_SOC_golden_top.v(102) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 102
Warning (10034): Output port "DRAM_CKE" at DE1_SOC_golden_top.v(103) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 103
Warning (10034): Output port "DRAM_CLK" at DE1_SOC_golden_top.v(104) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 104
Warning (10034): Output port "DRAM_CS_N" at DE1_SOC_golden_top.v(105) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 105
Warning (10034): Output port "DRAM_LDQM" at DE1_SOC_golden_top.v(107) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 107
Warning (10034): Output port "DRAM_RAS_N" at DE1_SOC_golden_top.v(108) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 108
Warning (10034): Output port "DRAM_UDQM" at DE1_SOC_golden_top.v(109) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 109
Warning (10034): Output port "DRAM_WE_N" at DE1_SOC_golden_top.v(110) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 110
Warning (10034): Output port "FAN_CTRL" at DE1_SOC_golden_top.v(115) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 115
Warning (10034): Output port "IRDA_TXD" at DE1_SOC_golden_top.v(200) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 200
Warning (10034): Output port "TD_RESET_N" at DE1_SOC_golden_top.v(231) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 231
Warning (10034): Output port "VGA_BLANK_N" at DE1_SOC_golden_top.v(238) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 238
Warning (10034): Output port "VGA_CLK" at DE1_SOC_golden_top.v(239) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 239
Warning (10034): Output port "VGA_HS" at DE1_SOC_golden_top.v(241) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 241
Warning (10034): Output port "VGA_SYNC_N" at DE1_SOC_golden_top.v(243) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 243
Warning (10034): Output port "VGA_VS" at DE1_SOC_golden_top.v(246) has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 246
Info (12128): Elaborating entity "part1" for hierarchy "part1:ent11" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 272
Info (12128): Elaborating entity "clock_generator" for hierarchy "part1:ent11|clock_generator:my_clock_gen" File: C:/SPCU/lab1/part1.v Line: 57
Info (12128): Elaborating entity "altpll" for hierarchy "part1:ent11|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/SPCU/lab1/clock_generator.v Line: 134
Info (12130): Elaborated megafunction instantiation "part1:ent11|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/SPCU/lab1/clock_generator.v Line: 134
Info (12133): Instantiated megafunction "part1:ent11|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: C:/SPCU/lab1/clock_generator.v Line: 134
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf
    Info (12023): Found entity 1: altpll_1uu1 File: C:/SPCU/lab1/db/altpll_1uu1.tdf Line: 25
Info (12128): Elaborating entity "altpll_1uu1" for hierarchy "part1:ent11|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "part1:ent11|audio_and_video_config:cfg" File: C:/SPCU/lab1/part1.v Line: 67
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "part1:ent11|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: C:/SPCU/lab1/audio_and_video_config.v Line: 180
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: C:/SPCU/lab1/audio_and_video_config.v Line: 205
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: C:/SPCU/lab1/audio_and_video_config.v Line: 252
Info (12128): Elaborating entity "audio_codec" for hierarchy "part1:ent11|audio_codec:codec" File: C:/SPCU/lab1/part1.v Line: 88
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "part1:ent11|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/SPCU/lab1/audio_codec.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/SPCU/lab1/audio_codec.v Line: 238
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/SPCU/lab1/Altera_UP_Audio_In_Deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/SPCU/lab1/Altera_UP_Audio_In_Deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/SPCU/lab1/Altera_UP_SYNC_FIFO.v Line: 153
Info (12130): Elaborated megafunction instantiation "part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/SPCU/lab1/Altera_UP_SYNC_FIFO.v Line: 153
Info (12133): Instantiated megafunction "part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/SPCU/lab1/Altera_UP_SYNC_FIFO.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: C:/SPCU/lab1/db/scfifo_8ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: C:/SPCU/lab1/db/a_dpfifo_r2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: C:/SPCU/lab1/db/scfifo_8ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: C:/SPCU/lab1/db/altsyncram_p3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: C:/SPCU/lab1/db/a_dpfifo_r2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/SPCU/lab1/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/SPCU/lab1/db/a_dpfifo_r2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/SPCU/lab1/db/a_dpfifo_r2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/SPCU/lab1/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/SPCU/lab1/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/SPCU/lab1/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: C:/SPCU/lab1/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/SPCU/lab1/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "part1:ent11|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/SPCU/lab1/db/a_dpfifo_r2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "part1:ent11|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/SPCU/lab1/audio_codec.v Line: 267
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/SPCU/lab1/clock_generator.v Line: 134
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "part1:ent11|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size File: C:/SPCU/lab1/Altera_UP_I2C_AV_Auto_Initialize.v Line: 305
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 70
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 71
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 73
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 215
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 216
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 217
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 218
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 59
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 60
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 62
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 101
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 101
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 102
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 103
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 104
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 105
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 107
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 108
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 109
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 110
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 115
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 133
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 200
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 231
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 238
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 239
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 241
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 243
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 246
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 29 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 61
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 69
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 85
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 90
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 199
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 228
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 230
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/SPCU/lab1/DE1_SOC_golden_top.v Line: 232
Info (21057): Implemented 772 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 96 bidirectional pins
    Info (21061): Implemented 434 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 270 warnings
    Info: Peak virtual memory: 13274 megabytes
    Info: Processing ended: Wed Sep 17 14:20:09 2025
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:01:03


