<stg><name>read_seq</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %offset

]]></Node>
<StgValue><ssdm name="offset_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1 %i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x15_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x14_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x13_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x12_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x11_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x10_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x9_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x8_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x7_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x6_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x5_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x4_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x3_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:18 %switch_ln10 = switch i4 %offset_read, void, i4 15, void, i4 1, void, i4 2, void, i4 3, void, i4 4, void, i4 5, void, i4 6, void, i4 7, void, i4 8, void, i4 9, void, i4 10, void, i4 11, void, i4 12, void, i4 13, void, i4 14, void

]]></Node>
<StgValue><ssdm name="switch_ln10"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_14 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_14"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x14_V_addr = getelementptr i8 %x_x14_V, i64 0, i64 %zext_ln587_14

]]></Node>
<StgValue><ssdm name="x_x14_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x14_V_load = load i17 %x_x14_V_addr

]]></Node>
<StgValue><ssdm name="x_x14_V_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_13 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_13"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x13_V_addr = getelementptr i8 %x_x13_V, i64 0, i64 %zext_ln587_13

]]></Node>
<StgValue><ssdm name="x_x13_V_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x13_V_load = load i17 %x_x13_V_addr

]]></Node>
<StgValue><ssdm name="x_x13_V_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_12 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_12"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x12_V_addr = getelementptr i8 %x_x12_V, i64 0, i64 %zext_ln587_12

]]></Node>
<StgValue><ssdm name="x_x12_V_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x12_V_load = load i17 %x_x12_V_addr

]]></Node>
<StgValue><ssdm name="x_x12_V_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_11 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_11"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x11_V_addr = getelementptr i8 %x_x11_V, i64 0, i64 %zext_ln587_11

]]></Node>
<StgValue><ssdm name="x_x11_V_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x11_V_load = load i17 %x_x11_V_addr

]]></Node>
<StgValue><ssdm name="x_x11_V_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_10 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_10"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x10_V_addr = getelementptr i8 %x_x10_V, i64 0, i64 %zext_ln587_10

]]></Node>
<StgValue><ssdm name="x_x10_V_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x10_V_load = load i17 %x_x10_V_addr

]]></Node>
<StgValue><ssdm name="x_x10_V_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_9 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_9"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x9_V_addr = getelementptr i8 %x_x9_V, i64 0, i64 %zext_ln587_9

]]></Node>
<StgValue><ssdm name="x_x9_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x9_V_load = load i17 %x_x9_V_addr

]]></Node>
<StgValue><ssdm name="x_x9_V_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_8 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_8"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x8_V_addr = getelementptr i8 %x_x8_V, i64 0, i64 %zext_ln587_8

]]></Node>
<StgValue><ssdm name="x_x8_V_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x8_V_load = load i17 %x_x8_V_addr

]]></Node>
<StgValue><ssdm name="x_x8_V_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_7 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x7_V_addr = getelementptr i8 %x_x7_V, i64 0, i64 %zext_ln587_7

]]></Node>
<StgValue><ssdm name="x_x7_V_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x7_V_load = load i17 %x_x7_V_addr

]]></Node>
<StgValue><ssdm name="x_x7_V_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_6 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x6_V_addr = getelementptr i8 %x_x6_V, i64 0, i64 %zext_ln587_6

]]></Node>
<StgValue><ssdm name="x_x6_V_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x6_V_load = load i17 %x_x6_V_addr

]]></Node>
<StgValue><ssdm name="x_x6_V_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_5 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_5"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x5_V_addr = getelementptr i8 %x_x5_V, i64 0, i64 %zext_ln587_5

]]></Node>
<StgValue><ssdm name="x_x5_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x5_V_load = load i17 %x_x5_V_addr

]]></Node>
<StgValue><ssdm name="x_x5_V_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_4 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x4_V_addr = getelementptr i8 %x_x4_V, i64 0, i64 %zext_ln587_4

]]></Node>
<StgValue><ssdm name="x_x4_V_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x4_V_load = load i17 %x_x4_V_addr

]]></Node>
<StgValue><ssdm name="x_x4_V_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_3 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x3_V_addr = getelementptr i8 %x_x3_V, i64 0, i64 %zext_ln587_3

]]></Node>
<StgValue><ssdm name="x_x3_V_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x3_V_load = load i17 %x_x3_V_addr

]]></Node>
<StgValue><ssdm name="x_x3_V_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_2 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587_2

]]></Node>
<StgValue><ssdm name="x_x2_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x2_V_load = load i17 %x_x2_V_addr

]]></Node>
<StgValue><ssdm name="x_x2_V_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_1 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587_1

]]></Node>
<StgValue><ssdm name="x_x1_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x1_V_load = load i17 %x_x1_V_addr

]]></Node>
<StgValue><ssdm name="x_x1_V_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587_15 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587_15"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x15_V_addr = getelementptr i8 %x_x15_V, i64 0, i64 %zext_ln587_15

]]></Node>
<StgValue><ssdm name="x_x15_V_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x15_V_load = load i17 %x_x15_V_addr

]]></Node>
<StgValue><ssdm name="x_x15_V_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="17">
<![CDATA[
:0 %zext_ln587 = zext i17 %i_read

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="x_x0_V_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x0_V_load = load i17 %x_x0_V_addr

]]></Node>
<StgValue><ssdm name="x_x0_V_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x14_V_load = load i17 %x_x14_V_addr

]]></Node>
<StgValue><ssdm name="x_x14_V_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln58 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x13_V_load = load i17 %x_x13_V_addr

]]></Node>
<StgValue><ssdm name="x_x13_V_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln55 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x12_V_load = load i17 %x_x12_V_addr

]]></Node>
<StgValue><ssdm name="x_x12_V_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln52 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x11_V_load = load i17 %x_x11_V_addr

]]></Node>
<StgValue><ssdm name="x_x11_V_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln48 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x10_V_load = load i17 %x_x10_V_addr

]]></Node>
<StgValue><ssdm name="x_x10_V_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln45 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x9_V_load = load i17 %x_x9_V_addr

]]></Node>
<StgValue><ssdm name="x_x9_V_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln42 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x8_V_load = load i17 %x_x8_V_addr

]]></Node>
<StgValue><ssdm name="x_x8_V_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln39 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x7_V_load = load i17 %x_x7_V_addr

]]></Node>
<StgValue><ssdm name="x_x7_V_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln35 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x6_V_load = load i17 %x_x6_V_addr

]]></Node>
<StgValue><ssdm name="x_x6_V_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln32 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x5_V_load = load i17 %x_x5_V_addr

]]></Node>
<StgValue><ssdm name="x_x5_V_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln29 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x4_V_load = load i17 %x_x4_V_addr

]]></Node>
<StgValue><ssdm name="x_x4_V_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln26 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x3_V_load = load i17 %x_x3_V_addr

]]></Node>
<StgValue><ssdm name="x_x3_V_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln22 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x2_V_load = load i17 %x_x2_V_addr

]]></Node>
<StgValue><ssdm name="x_x2_V_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln19 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x1_V_load = load i17 %x_x1_V_addr

]]></Node>
<StgValue><ssdm name="x_x1_V_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln16 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x15_V_load = load i17 %x_x15_V_addr

]]></Node>
<StgValue><ssdm name="x_x15_V_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln61 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="17">
<![CDATA[
:2 %x_x0_V_load = load i17 %x_x0_V_addr

]]></Node>
<StgValue><ssdm name="x_x0_V_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="offset_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln13 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0" op_10_bw="8" op_11_bw="0" op_12_bw="8" op_13_bw="0" op_14_bw="8" op_15_bw="0" op_16_bw="8" op_17_bw="0" op_18_bw="8" op_19_bw="0" op_20_bw="8" op_21_bw="0" op_22_bw="8" op_23_bw="0" op_24_bw="8" op_25_bw="0" op_26_bw="8" op_27_bw="0" op_28_bw="8" op_29_bw="0" op_30_bw="8" op_31_bw="0">
<![CDATA[
._crit_edge:0 %agg_result_0 = phi i8 %x_x15_V_load, void, i8 %x_x14_V_load, void, i8 %x_x13_V_load, void, i8 %x_x12_V_load, void, i8 %x_x11_V_load, void, i8 %x_x10_V_load, void, i8 %x_x9_V_load, void, i8 %x_x8_V_load, void, i8 %x_x7_V_load, void, i8 %x_x6_V_load, void, i8 %x_x5_V_load, void, i8 %x_x4_V_load, void, i8 %x_x3_V_load, void, i8 %x_x2_V_load, void, i8 %x_x1_V_load, void, i8 %x_x0_V_load, void

]]></Node>
<StgValue><ssdm name="agg_result_0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8">
<![CDATA[
._crit_edge:1 %ret_ln65 = ret i8 %agg_result_0

]]></Node>
<StgValue><ssdm name="ret_ln65"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
