# ä»¥å¤ªç½‘ MAC RGMII AXI æµ‹è¯•æŒ‡å—

## ğŸ“‹ æµ‹è¯•æ–‡ä»¶æ¦‚è§ˆ

å·²ä¸ºä»¥å¤ªç½‘ MAC IP åˆ›å»ºå®Œæ•´çš„æµ‹è¯•ç¯å¢ƒï¼š

### æ ¸å¿ƒæµ‹è¯•æ–‡ä»¶

| æ–‡ä»¶ | è¯´æ˜ | è¡Œæ•° |
|------|------|------|
| `tb/eth_mac_rgmii_axi_tb.v` | ä¸»æµ‹è¯•å¹³å°ï¼ˆVerilogï¼‰ | ~700 |
| `tb/Makefile` | ä»¿çœŸæ„å»ºè„šæœ¬ | ~200 |
| `tb/run_sim.sh` | æ™ºèƒ½è¿è¡Œè„šæœ¬ | ~300 |
| `tb/README_TEST.md` | è¯¦ç»†æµ‹è¯•æ–‡æ¡£ | - |
| `tb/work/eth_mac_rgmii_axi_tb.gtkw` | GTKWave é…ç½®æ–‡ä»¶ | - |

## ğŸš€ å¿«é€Ÿå¼€å§‹

### æ–¹æ³•1ï¼šä½¿ç”¨è‡ªåŠ¨åŒ–è„šæœ¬ï¼ˆæ¨èï¼‰

```bash
# è¿›å…¥é¡¹ç›®ç›®å½•
cd /home/xuser/code_space/verilog/verilog

# è¿è¡Œä»¿çœŸï¼ˆæœ€ç®€å•ï¼‰
./tb/run_sim.sh

# è¿è¡Œå¹¶æŸ¥çœ‹æ³¢å½¢
./tb/run_sim.sh -w

# ä½¿ç”¨ Verilatorï¼ˆæ›´å¿«ï¼‰
./tb/run_sim.sh -s verilator -w

# æ¸…ç†åè¿è¡Œ
./tb/run_sim.sh -c -w
```

### æ–¹æ³•2ï¼šä½¿ç”¨ Makefile

```bash
cd tb

# è¿è¡Œä»¿çœŸ
make

# æŸ¥çœ‹æ³¢å½¢
make waves

# æ¸…ç†
make clean

# ä½¿ç”¨ Verilator
make SIM=verilator
```

## ğŸ“Š æµ‹è¯•åœºæ™¯

å½“å‰å®ç°çš„æµ‹è¯•ï¼š

### âœ… æµ‹è¯•1ï¼šå¯„å­˜å™¨è¯»å†™
- **ç›®çš„**ï¼šéªŒè¯ AXI-Lite æ¥å£
- **è¦†ç›–**ï¼šMACåœ°å€å¯„å­˜å™¨ã€æ§åˆ¶å¯„å­˜å™¨ã€çŠ¶æ€å¯„å­˜å™¨
- **çŠ¶æ€**ï¼šâœ“ å·²å®ç°

### âœ… æµ‹è¯•2ï¼šMAC é…ç½®
- **ç›®çš„**ï¼šéªŒè¯ç½‘ç»œå‚æ•°é…ç½®
- **è¦†ç›–**ï¼šMACåœ°å€ã€IPåœ°å€ã€ç½‘å…³ã€å­ç½‘æ©ç 
- **çŠ¶æ€**ï¼šâœ“ å·²å®ç°

### âœ… æµ‹è¯•3ï¼šRGMII æ¥æ”¶
- **ç›®çš„**ï¼šéªŒè¯ RGMII ç‰©ç†æ¥å£
- **è¦†ç›–**ï¼šå¸§æ¥æ”¶ã€å‰å¯¼ç ã€SFDã€FCS
- **çŠ¶æ€**ï¼šâœ“ å·²å®ç°

## ğŸ¯ æµ‹è¯•è¾“å‡ºç¤ºä¾‹

### æˆåŠŸè¿è¡Œè¾“å‡º

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘   ä»¥å¤ªç½‘ MAC RGMII AXI ä»¿çœŸ                      â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•

[INFO] æ£€æŸ¥ä¾èµ–...
[SUCCESS] ä¾èµ–æ£€æŸ¥é€šè¿‡
[INFO] å¼€å§‹ä»¿çœŸï¼ˆä½¿ç”¨ iverilogï¼‰...

========================================
ä»¥å¤ªç½‘ MAC RGMII AXI æµ‹è¯•å¼€å§‹
========================================

[TEST 1] å¯„å­˜å™¨è¯»å†™æµ‹è¯•
[   100] AXI-Lite Write: Addr=0x0008, Data=0x12345678
[   150] AXI-Lite Read: Addr=0x0008, Data=0x12345678
PASS: MACåœ°å€ä½32ä½æ­£ç¡®
PASS: æ§åˆ¶å¯„å­˜å™¨æ­£ç¡®

[TEST 2] MAC é…ç½®æµ‹è¯•
PASS: MAC é…ç½®å®Œæˆ

[TEST 3] RGMII æ¥æ”¶æµ‹è¯•
[  1000] RGMII Frame Sent: Length=64
PASS: RGMII æ¥æ”¶æµ‹è¯•å®Œæˆ

========================================
æµ‹è¯•å®Œæˆ
æ€»æµ‹è¯•æ•°: 3
é”™è¯¯æ•°: 0
çŠ¶æ€: é€šè¿‡ âœ“
========================================

[SUCCESS] ä»¿çœŸå®Œæˆ
[SUCCESS] âœ“ æ‰€æœ‰æµ‹è¯•é€šè¿‡ï¼

[INFO] === ä»¿çœŸç»Ÿè®¡ ===
  æ³¢å½¢æ–‡ä»¶å¤§å°: 2.5M
  æµ‹è¯•æ•°é‡: 3
  é”™è¯¯æ•°é‡: 0
  è­¦å‘Šæ•°é‡: 0

[SUCCESS] å®Œæˆï¼
```

## ğŸ“ˆ æ³¢å½¢æŸ¥çœ‹

### è‡ªåŠ¨æ‰“å¼€æ³¢å½¢

```bash
./tb/run_sim.sh -w
```

### æ‰‹åŠ¨æ‰“å¼€æ³¢å½¢

```bash
gtkwave tb/work/eth_mac_rgmii_axi_tb.vcd tb/work/eth_mac_rgmii_axi_tb.gtkw
```

### å…³é”®ä¿¡å·ç»„

æ³¢å½¢æ–‡ä»¶å·²é…ç½®ä»¥ä¸‹ä¿¡å·ç»„ï¼š

1. **æ—¶é’Ÿå’Œå¤ä½**
   - `gtx_clk`, `gtx_clk90`, `logic_clk`
   - `gtx_rst`, `logic_rst`

2. **æµ‹è¯•æ§åˆ¶**
   - `test_number` - å½“å‰æµ‹è¯•ç¼–å·
   - `error_count` - é”™è¯¯è®¡æ•°

3. **RGMII æ¥å£**
   - TX: `rgmii_tx_clk`, `rgmii_txd`, `rgmii_tx_ctl`
   - RX: `rgmii_rx_clk`, `rgmii_rxd`, `rgmii_rx_ctl`

4. **AXI-Lite æ§åˆ¶**
   - å†™é€šé“ï¼š`awaddr`, `wdata`, `wvalid`, `wready`
   - è¯»é€šé“ï¼š`araddr`, `rdata`, `rvalid`, `rready`

5. **AXI Master (DMA)**
   - å†™é€šé“ï¼š`awaddr`, `wdata`, `wvalid`, `wready`
   - è¯»é€šé“ï¼š`araddr`, `rdata`, `rvalid`, `rready`

6. **ä¸­æ–­**
   - `irq` - ä¸­æ–­ä¿¡å·

## ğŸ”§ æ·»åŠ æ–°æµ‹è¯•

### æ­¥éª¤1ï¼šåœ¨ testbench ä¸­æ·»åŠ æµ‹è¯•ä»»åŠ¡

ç¼–è¾‘ `tb/eth_mac_rgmii_axi_tb.v`ï¼š

```verilog
// åœ¨æ–‡ä»¶æœ«å°¾æ·»åŠ æ–°æµ‹è¯•ä»»åŠ¡
task test_dma_transfer;
    reg [AXIL_DATA_WIDTH-1:0] read_data;
    integer i;
    begin
        $display("å¼€å§‹ DMA ä¼ è¾“æµ‹è¯•...");
        
        // 1. é…ç½® TX DMA æè¿°ç¬¦
        axil_write(16'h0040, 32'h00001000);  // æºåœ°å€
        axil_write(16'h0044, 32'h00000040);  // é•¿åº¦ 64 å­—èŠ‚
        axil_write(16'h0048, 32'h00000001);  // æ ‡ç­¾
        axil_write(16'h004C, 32'h00000001);  // å¯åŠ¨ä¼ è¾“
        
        // 2. ç­‰å¾…ä¼ è¾“å®Œæˆ
        for (i = 0; i < 1000; i = i + 1) begin
            axil_read(16'h004C, read_data);
            if (read_data[0] == 0) break;
            #100;
        end
        
        if (i >= 1000) begin
            $display("ERROR: DMA ä¼ è¾“è¶…æ—¶");
            error_count = error_count + 1;
        end else begin
            $display("PASS: DMA ä¼ è¾“æˆåŠŸ");
        end
    end
endtask
```

### æ­¥éª¤2ï¼šåœ¨ä¸»æµ‹è¯•åºåˆ—ä¸­è°ƒç”¨

```verilog
// åœ¨ initial begin å—ä¸­æ·»åŠ 
test_number = 4;
$display("\n[TEST %0d] DMA ä¼ è¾“æµ‹è¯•", test_number);
test_dma_transfer();
```

## ğŸ› è°ƒè¯•æŠ€å·§

### 1. å¢åŠ è¯¦ç»†æ—¥å¿—

åœ¨ testbench ä¸­æ·»åŠ ï¼š

```verilog
initial begin
    $monitor("[%0t] state=%d awvalid=%b awready=%b", 
             $time, current_state, m_axi_awvalid, m_axi_awready);
end
```

### 2. ä½¿ç”¨æ–­ç‚¹

```verilog
if (critical_condition) begin
    $display("DEBUG: åˆ°è¾¾å…³é”®ç‚¹");
    $stop;  // æš‚åœä»¿çœŸ
end
```

### 3. ä¿å­˜æ•°æ®åˆ°æ–‡ä»¶

```verilog
integer debug_file;
initial begin
    debug_file = $fopen("debug_output.txt", "w");
end

always @(posedge clk) begin
    if (interesting_event)
        $fwrite(debug_file, "[%0t] data=%h\n", $time, signal);
end
```

### 4. ä½¿ç”¨ `$display` vs `$monitor`

- `$display`: æ‰§è¡Œæ—¶æ‰“å°ä¸€æ¬¡
- `$monitor`: ä¿¡å·å˜åŒ–æ—¶è‡ªåŠ¨æ‰“å°

```verilog
// ä¸€æ¬¡æ€§æ‰“å°
$display("å½“å‰å€¼: %h", value);

// è‡ªåŠ¨ç›‘æ§
$monitor("å€¼æ”¹å˜: %h", value);
```

## âš™ï¸ ä»¿çœŸå™¨å¯¹æ¯”

| ç‰¹æ€§ | Icarus Verilog | Verilator | ModelSim |
|------|----------------|-----------|----------|
| **é€Ÿåº¦** | ä¸­ | å¿« | å¿« |
| **æ˜“ç”¨æ€§** | â­â­â­â­â­ | â­â­â­ | â­â­â­â­ |
| **å…è´¹** | âœ“ | âœ“ | âœ— |
| **æ³¢å½¢** | VCD | VCD/FST | WLF |
| **SystemVerilog** | éƒ¨åˆ† | å®Œæ•´ | å®Œæ•´ |
| **æ¨èåœºæ™¯** | å¿«é€Ÿæµ‹è¯• | å¤§è§„æ¨¡ä»¿çœŸ | ä¸“ä¸šå¼€å‘ |

### é€‰æ‹©å»ºè®®

- **åˆå­¦è€…**ï¼šä½¿ç”¨ Icarus Verilogï¼ˆç®€å•ã€å¼€æºï¼‰
- **è¿½æ±‚é€Ÿåº¦**ï¼šä½¿ç”¨ Verilator
- **ä¸“ä¸šå¼€å‘**ï¼šä½¿ç”¨ ModelSim/Questa

## ğŸ“ æµ‹è¯•æ£€æŸ¥æ¸…å•

åœ¨æäº¤ä»£ç å‰ï¼Œç¡®ä¿é€šè¿‡ä»¥ä¸‹æµ‹è¯•ï¼š

- [ ] æ‰€æœ‰å¯„å­˜å™¨è¯»å†™æ­£å¸¸
- [ ] MAC/IP é…ç½®æ­£ç¡®
- [ ] RGMII æ¥å£å·¥ä½œ
- [ ] DMA ä¼ è¾“åŠŸèƒ½æ­£å¸¸
- [ ] ARP è¯·æ±‚/å“åº”æ­£å¸¸
- [ ] å¸§è¿‡æ»¤åŠŸèƒ½æ­£å¸¸
- [ ] ä¸­æ–­äº§ç”Ÿå’Œæ¸…é™¤æ­£å¸¸
- [ ] æ— æ—¶åºè¿è§„
- [ ] æ—  linter è­¦å‘Š

## ğŸ”„ æŒç»­é›†æˆ

### é›†æˆåˆ° CI/CD

#### GitHub Actions ç¤ºä¾‹

```yaml
name: FPGA Simulation Tests

on: [push, pull_request]

jobs:
  test:
    runs-on: ubuntu-latest
    steps:
      - uses: actions/checkout@v2
      
      - name: Install Icarus Verilog
        run: sudo apt-get install -y iverilog
      
      - name: Run Tests
        run: |
          cd tb
          make SIM=iverilog
      
      - name: Check Results
        run: |
          if grep -q "çŠ¶æ€: é€šè¿‡" tb/sim.log; then
            echo "Tests PASSED"
          else
            echo "Tests FAILED"
            exit 1
          fi
      
      - name: Upload Waveforms
        if: always()
        uses: actions/upload-artifact@v2
        with:
          name: waveforms
          path: tb/work/*.vcd
```

#### GitLab CI ç¤ºä¾‹

```yaml
test:
  image: ubuntu:latest
  before_script:
    - apt-get update && apt-get install -y iverilog make
  script:
    - cd tb
    - make SIM=iverilog
    - grep "çŠ¶æ€: é€šè¿‡" sim.log
  artifacts:
    paths:
      - tb/work/*.vcd
    when: always
```

## ğŸ“š å‚è€ƒèµ„æ–™

### å®˜æ–¹æ–‡æ¡£
- [Icarus Verilog æ–‡æ¡£](http://iverilog.icarus.com/documentation.html)
- [Verilator æ‰‹å†Œ](https://verilator.org/guide/latest/)
- [GTKWave æ–‡æ¡£](http://gtkwave.sourceforge.net/)

### é¡¹ç›®æ–‡æ¡£
- [ä¸» README](./ETH_MAC_RGMII_README.md) - å®Œæ•´ IP æ–‡æ¡£
- [é¡¹ç›®æ€»ç»“](./PROJECT_SUMMARY.md) - æ¶æ„å’Œè®¾è®¡
- [å¿«é€Ÿå¼€å§‹](./QUICK_START.md) - å¿«é€Ÿé›†æˆæŒ‡å—

### æµ‹è¯•ç›¸å…³
- [æµ‹è¯•å¹³å° README](./tb/README_TEST.md) - è¯¦ç»†æµ‹è¯•æ–‡æ¡£
- [é©±åŠ¨ç¤ºä¾‹](./eth_mac_driver.c) - è½¯ä»¶é©±åŠ¨

## ğŸ†˜ å¸¸è§é—®é¢˜

### Q: ç¼–è¯‘é”™è¯¯ "Cannot find module"

**A**: æ£€æŸ¥è·¯å¾„è®¾ç½®ï¼Œç¡®ä¿ä¾èµ–åº“å­˜åœ¨ï¼š
```bash
ls -la verilog-ethernet/rtl/
ls -la verilog-axi/rtl/
```

### Q: ä»¿çœŸè¿è¡Œå¾ˆæ…¢

**A**: 
1. ä½¿ç”¨ Verilatorï¼š`make SIM=verilator`
2. å‡å° FIFO æ·±åº¦ï¼ˆåœ¨ testbench å‚æ•°ä¸­ï¼‰
3. ç¼©çŸ­ ARP è¶…æ—¶æ—¶é—´

### Q: æ³¢å½¢æ–‡ä»¶å¤ªå¤§

**A**: 
1. å‡å°‘ä»¿çœŸæ—¶é—´
2. ä½¿ç”¨ FST æ ¼å¼ï¼ˆVerilatorï¼‰ï¼šæ›´å°çš„æ–‡ä»¶
3. åªè®°å½•å…³é”®ä¿¡å·

### Q: æµ‹è¯•å¤±è´¥ä½†æ‰¾ä¸åˆ°åŸå› 

**A**: 
1. æŸ¥çœ‹ `sim.log` è¯¦ç»†æ—¥å¿—
2. æ‰“å¼€æ³¢å½¢æ–‡ä»¶åˆ†ææ—¶åº
3. å¢åŠ  `$display` è¾“å‡º
4. ä½¿ç”¨ `$stop` æ–­ç‚¹è°ƒè¯•

## ğŸ¯ æœªæ¥è®¡åˆ’

è®¡åˆ’æ·»åŠ çš„æµ‹è¯•å’ŒåŠŸèƒ½ï¼š

### çŸ­æœŸï¼ˆ1-2å‘¨ï¼‰
- [ ] å®Œæ•´ DMA ä¼ è¾“æµ‹è¯•
- [ ] ARP è¯·æ±‚/å“åº”æµ‹è¯•
- [ ] å¸§è¿‡æ»¤å…¨é¢æµ‹è¯•
- [ ] é”™è¯¯æ³¨å…¥æµ‹è¯•

### ä¸­æœŸï¼ˆ1-2æœˆï¼‰
- [ ] æ€§èƒ½å‹åŠ›æµ‹è¯•
- [ ] éšæœºåŒ–æµ‹è¯•
- [ ] Coverage è¦†ç›–ç‡æŠ¥å‘Š
- [ ] Python cocotb æµ‹è¯•

### é•¿æœŸï¼ˆ3-6æœˆï¼‰
- [ ] UVM éªŒè¯ç¯å¢ƒ
- [ ] å½¢å¼åŒ–éªŒè¯
- [ ] è‡ªåŠ¨å›å½’æµ‹è¯•
- [ ] FPGA ç¡¬ä»¶æµ‹è¯•

## ğŸ“ æ”¯æŒ

å¦‚é‡åˆ°é—®é¢˜ï¼š

1. æŸ¥é˜…æœ¬æ–‡æ¡£å’Œç›¸å…³æ–‡æ¡£
2. æ£€æŸ¥ GitHub Issues
3. æŸ¥çœ‹ç¤ºä¾‹ä»£ç 
4. è”ç³»é¡¹ç›®ç»´æŠ¤è€…

---

**ç¥æµ‹è¯•é¡ºåˆ©ï¼** ğŸ‰

æœ€åæ›´æ–°ï¼š2025-10-06

