# Generated by Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)
autoidx 3985
attribute \keep 1
attribute \hdlname "\\hyperram"
attribute \top 1
attribute \src "hyperram.v:2.1-1105.10"
module \hyperram
  parameter \DEFAULT_TCSH 4
  parameter \DEFAULT_TPRE 4
  parameter \DEFAULT_TACC 6
  parameter \DEFAULT_TPOST 4
  parameter \DEFAULT_TIMEOUT 20
  parameter \FIXED_LATENCY 1
  parameter \DOUBLE_LATENCY 1
  parameter \MIN_TACC 2
  parameter \MIN_TIMEOUT 4
  parameter \S_IDLE 0
  parameter \S_PRE 1
  parameter \S_CA 2
  parameter \S_LATENCY 3
  parameter \S_WRITE 4
  parameter \S_READ 5
  parameter \S_POST 6
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1000$269_CHECK[0:0]$728
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1000$269_EN[0:0]$729
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1003$270_CHECK[0:0]$730
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1003$270_EN[0:0]$731
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1006$271_CHECK[0:0]$732
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1006$271_EN[0:0]$733
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1010$272_CHECK[0:0]$734
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1010$272_EN[0:0]$735
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1012$273_CHECK[0:0]$736
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1012$273_EN[0:0]$737
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1016$274_CHECK[0:0]$738
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1016$274_EN[0:0]$739
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1018$275_CHECK[0:0]$740
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1018$275_EN[0:0]$741
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1020$276_CHECK[0:0]$742
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1020$276_EN[0:0]$743
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1024$277_CHECK[0:0]$744
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1024$277_EN[0:0]$745
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1027$278_CHECK[0:0]$746
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1027$278_EN[0:0]$747
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1030$279_CHECK[0:0]$748
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1030$279_EN[0:0]$749
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1036$280_CHECK[0:0]$750
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1036$280_EN[0:0]$751
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1039$281_CHECK[0:0]$752
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1039$281_EN[0:0]$753
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1042$282_CHECK[0:0]$754
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1042$282_EN[0:0]$755
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1045$283_CHECK[0:0]$756
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1045$283_EN[0:0]$757
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1048$284_CHECK[0:0]$758
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1048$284_EN[0:0]$759
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1053$285_CHECK[0:0]$760
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1057$286_CHECK[0:0]$762
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1057$286_EN[0:0]$763
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1059$287_CHECK[0:0]$764
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1059$287_EN[0:0]$765
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1072$289_CHECK[0:0]$768
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1072$289_EN[0:0]$769
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1084$290_CHECK[0:0]$770
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1084$290_EN[0:0]$771
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1085$291_CHECK[0:0]$772
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1085$291_EN[0:0]$773
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1086$292_CHECK[0:0]$774
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1086$292_EN[0:0]$775
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1087$293_CHECK[0:0]$776
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1087$293_EN[0:0]$777
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1095$294_CHECK[0:0]$778
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1095$294_EN[0:0]$779
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1096$295_CHECK[0:0]$780
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1097$296_CHECK[0:0]$782
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:1098$297_CHECK[0:0]$784
  attribute \src "hyperram.v:0.0-0.0"
  wire $0$formal$hyperram.v:392$195_EN[0:0]$1647
  attribute \src "hyperram.v:0.0-0.0"
  wire $0$formal$hyperram.v:393$197_CHECK[0:0]$1649
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:402$199_CHECK[0:0]$588
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:402$199_EN[0:0]$589
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:405$200_CHECK[0:0]$590
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:405$200_EN[0:0]$591
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:854$229_CHECK[0:0]$648
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:860$230_CHECK[0:0]$650
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:861$231_CHECK[0:0]$652
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:867$232_CHECK[0:0]$654
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:867$232_EN[0:0]$655
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:868$233_CHECK[0:0]$656
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:869$234_CHECK[0:0]$658
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:872$235_CHECK[0:0]$660
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:872$235_EN[0:0]$661
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:874$236_CHECK[0:0]$662
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:874$236_EN[0:0]$663
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:877$237_CHECK[0:0]$664
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:877$237_EN[0:0]$665
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:879$238_CHECK[0:0]$666
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:879$238_EN[0:0]$667
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:879$239_CHECK[0:0]$668
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:881$240_CHECK[0:0]$670
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:889$241_CHECK[0:0]$672
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:889$241_EN[0:0]$673
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:891$242_CHECK[0:0]$674
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:891$242_EN[0:0]$675
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:893$243_CHECK[0:0]$676
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:893$243_EN[0:0]$677
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:907$244_CHECK[0:0]$678
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:907$244_EN[0:0]$679
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:923$245_CHECK[0:0]$680
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:923$245_EN[0:0]$681
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:925$246_CHECK[0:0]$682
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:925$246_EN[0:0]$683
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:929$247_CHECK[0:0]$684
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:929$247_EN[0:0]$685
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:931$248_CHECK[0:0]$686
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:931$248_EN[0:0]$687
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:937$249_CHECK[0:0]$688
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:937$249_EN[0:0]$689
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:939$250_CHECK[0:0]$690
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:939$250_EN[0:0]$691
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:944$251_CHECK[0:0]$692
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:944$251_EN[0:0]$693
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:945$252_CHECK[0:0]$694
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:946$253_CHECK[0:0]$696
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:947$254_CHECK[0:0]$698
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:949$255_CHECK[0:0]$700
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:949$255_EN[0:0]$701
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:955$256_CHECK[0:0]$702
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:955$256_EN[0:0]$703
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:959$257_CHECK[0:0]$704
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:959$257_EN[0:0]$705
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:962$258_CHECK[0:0]$706
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:962$258_EN[0:0]$707
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:965$259_CHECK[0:0]$708
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:965$259_EN[0:0]$709
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:968$260_CHECK[0:0]$710
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:968$260_EN[0:0]$711
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:972$261_CHECK[0:0]$712
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:972$261_EN[0:0]$713
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:974$262_CHECK[0:0]$714
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:974$262_EN[0:0]$715
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:978$263_CHECK[0:0]$716
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:978$263_EN[0:0]$717
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:981$264_CHECK[0:0]$718
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:981$264_EN[0:0]$719
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:984$265_CHECK[0:0]$720
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:984$265_EN[0:0]$721
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:987$266_CHECK[0:0]$722
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:987$266_EN[0:0]$723
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:990$267_CHECK[0:0]$724
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:990$267_EN[0:0]$725
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:997$268_CHECK[0:0]$726
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$formal$hyperram.v:997$268_EN[0:0]$727
  attribute \src "hyperram.v:396.1-1102.4"
  wire $0$past$hyperram.v:1071$180$0[0:0]$573
  attribute \src "hyperram.v:116.1-263.4"
  wire width 48 $0\CA_r[47:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\bus_clk_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 3 $0\bus_state_r[2:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\busy_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 6 $0\cycle_cnt_r[5:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire width 32 $0\datar_r[31:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 32 $0\dataw_r[31:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\double_latency_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\fixed_latency_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire width 3 $0\read_cnt_r[2:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\read_timeout_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\rwds_2x_latency_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\rwds_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\sel_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tacc_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tcsh_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tpost_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tpre_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 5 $0\trmax_r[4:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\valid_r[0:0]
  wire width 2 $add$hyperram.v:1010$1506_Y
  wire width 2 $add$hyperram.v:1012$1513_Y
  wire width 7 $add$hyperram.v:997$1469_Y
  wire $and$hyperram.v:0$1431_Y
  wire $and$hyperram.v:0$786_Y
  wire $auto$clk2fflogic.cc:156:execute$3469
  wire $auto$clk2fflogic.cc:156:execute$3479
  wire width 3 $auto$clk2fflogic.cc:156:execute$3489
  wire $auto$clk2fflogic.cc:156:execute$3499
  wire width 32 $auto$clk2fflogic.cc:156:execute$3509
  wire width 4 $auto$clk2fflogic.cc:156:execute$3519
  wire width 4 $auto$clk2fflogic.cc:156:execute$3529
  wire width 4 $auto$clk2fflogic.cc:156:execute$3539
  wire width 4 $auto$clk2fflogic.cc:156:execute$3549
  wire width 5 $auto$clk2fflogic.cc:156:execute$3559
  wire $auto$clk2fflogic.cc:156:execute$3569
  wire $auto$clk2fflogic.cc:156:execute$3579
  wire width 32 $auto$clk2fflogic.cc:156:execute$3589
  wire width 48 $auto$clk2fflogic.cc:156:execute$3599
  wire width 4 $auto$clk2fflogic.cc:156:execute$3609
  wire $auto$clk2fflogic.cc:156:execute$3619
  wire $auto$clk2fflogic.cc:156:execute$3629
  wire width 3 $auto$clk2fflogic.cc:156:execute$3639
  wire $auto$clk2fflogic.cc:156:execute$3649
  wire width 6 $auto$clk2fflogic.cc:156:execute$3659
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:168:execute$3471
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$3521
  wire $auto$clk2fflogic.cc:192:execute$3475
  wire $auto$clk2fflogic.cc:192:execute$3485
  wire width 3 $auto$clk2fflogic.cc:192:execute$3495
  wire $auto$clk2fflogic.cc:192:execute$3505
  wire width 32 $auto$clk2fflogic.cc:192:execute$3515
  wire width 4 $auto$clk2fflogic.cc:192:execute$3525
  wire width 4 $auto$clk2fflogic.cc:192:execute$3535
  wire width 4 $auto$clk2fflogic.cc:192:execute$3545
  wire width 4 $auto$clk2fflogic.cc:192:execute$3555
  wire width 5 $auto$clk2fflogic.cc:192:execute$3565
  wire $auto$clk2fflogic.cc:192:execute$3575
  wire $auto$clk2fflogic.cc:192:execute$3585
  wire width 32 $auto$clk2fflogic.cc:192:execute$3595
  wire width 48 $auto$clk2fflogic.cc:192:execute$3605
  wire width 4 $auto$clk2fflogic.cc:192:execute$3615
  wire $auto$clk2fflogic.cc:192:execute$3625
  wire $auto$clk2fflogic.cc:192:execute$3635
  wire width 3 $auto$clk2fflogic.cc:192:execute$3645
  wire $auto$clk2fflogic.cc:192:execute$3655
  wire width 6 $auto$clk2fflogic.cc:192:execute$3665
  wire $auto$rtlil.cc:2167:Eqx$3474
  wire $auto$rtlil.cc:2167:Eqx$3524
  wire $auto$rtlil.cc:2817:Anyseq$3670
  wire $auto$rtlil.cc:2817:Anyseq$3672
  wire $auto$rtlil.cc:2817:Anyseq$3674
  wire $auto$rtlil.cc:2817:Anyseq$3676
  wire $auto$rtlil.cc:2817:Anyseq$3678
  wire $auto$rtlil.cc:2817:Anyseq$3680
  wire $auto$rtlil.cc:2817:Anyseq$3682
  wire $auto$rtlil.cc:2817:Anyseq$3684
  wire $auto$rtlil.cc:2817:Anyseq$3686
  wire $auto$rtlil.cc:2817:Anyseq$3688
  wire $auto$rtlil.cc:2817:Anyseq$3690
  wire $auto$rtlil.cc:2817:Anyseq$3692
  wire $auto$rtlil.cc:2817:Anyseq$3694
  wire $auto$rtlil.cc:2817:Anyseq$3696
  wire $auto$rtlil.cc:2817:Anyseq$3698
  wire $auto$rtlil.cc:2817:Anyseq$3700
  wire $auto$rtlil.cc:2817:Anyseq$3702
  wire $auto$rtlil.cc:2817:Anyseq$3704
  wire $auto$rtlil.cc:2817:Anyseq$3706
  wire $auto$rtlil.cc:2817:Anyseq$3708
  wire $auto$rtlil.cc:2817:Anyseq$3710
  wire $auto$rtlil.cc:2817:Anyseq$3712
  wire $auto$rtlil.cc:2817:Anyseq$3714
  wire $auto$rtlil.cc:2817:Anyseq$3716
  wire $auto$rtlil.cc:2817:Anyseq$3718
  wire $auto$rtlil.cc:2817:Anyseq$3720
  wire $auto$rtlil.cc:2817:Anyseq$3722
  wire $auto$rtlil.cc:2817:Anyseq$3724
  wire $auto$rtlil.cc:2817:Anyseq$3726
  wire $auto$rtlil.cc:2817:Anyseq$3728
  wire $auto$rtlil.cc:2817:Anyseq$3730
  wire $auto$rtlil.cc:2817:Anyseq$3732
  wire $auto$rtlil.cc:2817:Anyseq$3734
  wire $auto$rtlil.cc:2817:Anyseq$3736
  wire $auto$rtlil.cc:2817:Anyseq$3738
  wire $auto$rtlil.cc:2817:Anyseq$3740
  wire $auto$rtlil.cc:2817:Anyseq$3742
  wire $auto$rtlil.cc:2817:Anyseq$3744
  wire $auto$rtlil.cc:2817:Anyseq$3746
  wire $auto$rtlil.cc:2817:Anyseq$3748
  wire $auto$rtlil.cc:2817:Anyseq$3750
  wire $auto$rtlil.cc:2817:Anyseq$3752
  wire $auto$rtlil.cc:2817:Anyseq$3754
  wire $auto$rtlil.cc:2817:Anyseq$3756
  wire $auto$rtlil.cc:2817:Anyseq$3758
  wire $auto$rtlil.cc:2817:Anyseq$3760
  wire $auto$rtlil.cc:2817:Anyseq$3762
  wire $auto$rtlil.cc:2817:Anyseq$3764
  wire $auto$rtlil.cc:2817:Anyseq$3766
  wire $auto$rtlil.cc:2817:Anyseq$3768
  wire $auto$rtlil.cc:2817:Anyseq$3770
  wire $auto$rtlil.cc:2817:Anyseq$3772
  wire $auto$rtlil.cc:2817:Anyseq$3774
  wire $auto$rtlil.cc:2817:Anyseq$3776
  wire $auto$rtlil.cc:2817:Anyseq$3778
  wire $auto$rtlil.cc:2817:Anyseq$3780
  wire $auto$rtlil.cc:2817:Anyseq$3782
  wire $auto$rtlil.cc:2817:Anyseq$3784
  wire $auto$rtlil.cc:2817:Anyseq$3786
  wire $auto$rtlil.cc:2817:Anyseq$3788
  wire $auto$rtlil.cc:2817:Anyseq$3790
  wire $auto$rtlil.cc:2817:Anyseq$3792
  wire $auto$rtlil.cc:2817:Anyseq$3794
  wire $auto$rtlil.cc:2817:Anyseq$3796
  wire $auto$rtlil.cc:2817:Anyseq$3798
  wire $auto$rtlil.cc:2817:Anyseq$3800
  wire $auto$rtlil.cc:2817:Anyseq$3802
  wire $auto$rtlil.cc:2817:Anyseq$3804
  wire $auto$rtlil.cc:2817:Anyseq$3806
  wire $auto$rtlil.cc:2817:Anyseq$3808
  wire $auto$rtlil.cc:2817:Anyseq$3810
  wire $auto$rtlil.cc:2817:Anyseq$3812
  wire $auto$rtlil.cc:2817:Anyseq$3814
  wire $auto$rtlil.cc:2817:Anyseq$3816
  wire $auto$rtlil.cc:2817:Anyseq$3818
  wire $auto$rtlil.cc:2817:Anyseq$3820
  wire $auto$rtlil.cc:2817:Anyseq$3822
  wire $auto$rtlil.cc:2817:Anyseq$3824
  wire $auto$rtlil.cc:2817:Anyseq$3826
  wire $auto$rtlil.cc:2817:Anyseq$3828
  wire $auto$rtlil.cc:2817:Anyseq$3830
  wire $auto$rtlil.cc:2817:Anyseq$3832
  wire $auto$rtlil.cc:2817:Anyseq$3834
  wire $auto$rtlil.cc:2817:Anyseq$3836
  wire $auto$rtlil.cc:2817:Anyseq$3838
  wire $auto$rtlil.cc:2817:Anyseq$3840
  wire $auto$rtlil.cc:2817:Anyseq$3842
  wire $auto$rtlil.cc:2817:Anyseq$3844
  wire $auto$rtlil.cc:2817:Anyseq$3846
  wire $auto$rtlil.cc:2817:Anyseq$3848
  wire $auto$rtlil.cc:2817:Anyseq$3850
  wire $auto$rtlil.cc:2817:Anyseq$3852
  wire $auto$rtlil.cc:2817:Anyseq$3854
  wire $auto$rtlil.cc:2817:Anyseq$3856
  wire $auto$rtlil.cc:2817:Anyseq$3858
  wire $auto$rtlil.cc:2817:Anyseq$3860
  wire $auto$rtlil.cc:2817:Anyseq$3862
  wire $auto$rtlil.cc:2817:Anyseq$3864
  wire $auto$rtlil.cc:2817:Anyseq$3866
  wire $auto$rtlil.cc:2817:Anyseq$3868
  wire $auto$rtlil.cc:2817:Anyseq$3870
  wire $auto$rtlil.cc:2817:Anyseq$3872
  wire $auto$rtlil.cc:2817:Anyseq$3874
  wire $auto$rtlil.cc:2817:Anyseq$3876
  wire $auto$rtlil.cc:2817:Anyseq$3878
  wire $auto$rtlil.cc:2817:Anyseq$3880
  wire $auto$rtlil.cc:2817:Anyseq$3882
  wire $auto$rtlil.cc:2817:Anyseq$3884
  wire $auto$rtlil.cc:2817:Anyseq$3886
  wire $auto$rtlil.cc:2817:Anyseq$3888
  wire $auto$rtlil.cc:2817:Anyseq$3890
  wire $auto$rtlil.cc:2817:Anyseq$3892
  wire $auto$rtlil.cc:2817:Anyseq$3894
  wire $auto$rtlil.cc:2817:Anyseq$3896
  wire $auto$rtlil.cc:2817:Anyseq$3898
  wire $auto$rtlil.cc:2817:Anyseq$3900
  wire $auto$rtlil.cc:2817:Anyseq$3902
  wire $auto$rtlil.cc:2817:Anyseq$3904
  wire $auto$rtlil.cc:2817:Anyseq$3906
  wire $auto$rtlil.cc:2817:Anyseq$3908
  wire $auto$rtlil.cc:2817:Anyseq$3910
  wire $auto$rtlil.cc:2817:Anyseq$3912
  wire $auto$rtlil.cc:2817:Anyseq$3914
  wire $auto$rtlil.cc:2817:Anyseq$3916
  wire $auto$rtlil.cc:2817:Anyseq$3918
  wire $auto$rtlil.cc:2817:Anyseq$3920
  wire $auto$rtlil.cc:2817:Anyseq$3922
  wire $auto$rtlil.cc:2817:Anyseq$3924
  wire $auto$rtlil.cc:2817:Anyseq$3926
  wire $auto$rtlil.cc:2817:Anyseq$3928
  wire $auto$rtlil.cc:2817:Anyseq$3930
  wire $auto$rtlil.cc:2817:Anyseq$3932
  wire $auto$rtlil.cc:2817:Anyseq$3934
  wire $auto$rtlil.cc:2817:Anyseq$3936
  wire $auto$rtlil.cc:2817:Anyseq$3938
  wire $auto$rtlil.cc:2817:Anyseq$3940
  wire $auto$rtlil.cc:2817:Anyseq$3942
  wire $auto$rtlil.cc:2817:Anyseq$3944
  wire $auto$rtlil.cc:2817:Anyseq$3946
  wire $auto$rtlil.cc:2817:Anyseq$3948
  wire $auto$rtlil.cc:2817:Anyseq$3950
  wire $auto$rtlil.cc:2817:Anyseq$3952
  wire $auto$rtlil.cc:2817:Anyseq$3954
  wire $auto$rtlil.cc:2817:Anyseq$3956
  wire $auto$rtlil.cc:2817:Anyseq$3958
  wire $auto$rtlil.cc:2817:Anyseq$3960
  wire $auto$rtlil.cc:2817:Anyseq$3962
  wire $auto$rtlil.cc:2817:Anyseq$3964
  wire $auto$rtlil.cc:2817:Anyseq$3966
  wire $auto$rtlil.cc:2817:Anyseq$3968
  wire $auto$rtlil.cc:2817:Anyseq$3970
  attribute \src "hyperram.v:335.66-335.85"
  wire width 32 $auto$wreduce.cc:454:run$3452
  attribute \src "hyperram.v:1010.97-1010.105"
  wire width 32 $auto$wreduce.cc:454:run$3453
  attribute \src "hyperram.v:1010.55-1010.81"
  wire width 32 $auto$wreduce.cc:454:run$3454
  attribute \src "hyperram.v:1010.55-1010.90"
  wire width 32 $auto$wreduce.cc:454:run$3455
  attribute \src "hyperram.v:1012.54-1012.81"
  wire width 32 $auto$wreduce.cc:454:run$3456
  attribute \src "hyperram.v:1012.54-1012.90"
  wire width 32 $auto$wreduce.cc:454:run$3457
  attribute \src "hyperram.v:1016.51-1016.62"
  wire width 32 $auto$wreduce.cc:454:run$3458
  attribute \src "hyperram.v:894.44-894.57"
  wire width 32 $auto$wreduce.cc:454:run$3459
  wire width 3 $auto$wreduce.cc:454:run$3461
  attribute \src "hyperram.v:143.21-143.36"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$3462
  attribute \src "hyperram.v:221.22-221.41"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$3463
  attribute \src "hyperram.v:89.43-89.62"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$3464
  attribute \src "hyperram.v:91.43-91.66"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$3465
  attribute \src "hyperram.v:174.17-174.65"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$3466
  attribute \src "hyperram.v:89.22-89.95"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$3467
  attribute \src "hyperram.v:97.22-97.96"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$3468
  attribute \src "hyperram.v:1000.31-1000.52"
  wire $eq$hyperram.v:1000$1479_Y
  attribute \src "hyperram.v:1002.24-1002.51"
  wire $eq$hyperram.v:1002$1484_Y
  attribute \src "hyperram.v:1002.57-1002.76"
  wire $eq$hyperram.v:1002$1486_Y
  attribute \src "hyperram.v:1003.30-1003.46"
  wire $eq$hyperram.v:1003$1488_Y
  attribute \src "hyperram.v:1005.24-1005.50"
  wire $eq$hyperram.v:1005$1493_Y
  attribute \src "hyperram.v:1005.56-1005.78"
  wire $eq$hyperram.v:1005$1495_Y
  attribute \src "hyperram.v:1006.35-1006.51"
  wire $eq$hyperram.v:1006$1497_Y
  attribute \src "hyperram.v:1008.56-1008.80"
  wire $eq$hyperram.v:1008$1504_Y
  attribute \src "hyperram.v:1010.40-1010.105"
  wire $eq$hyperram.v:1010$1512_Y
  attribute \src "hyperram.v:1012.39-1012.105"
  wire $eq$hyperram.v:1012$1519_Y
  attribute \src "hyperram.v:1015.24-1015.55"
  wire $eq$hyperram.v:1015$1524_Y
  attribute \src "hyperram.v:1015.61-1015.82"
  wire $eq$hyperram.v:1015$1526_Y
  attribute \src "hyperram.v:1016.36-1016.66"
  wire $eq$hyperram.v:1016$1530_Y
  attribute \src "hyperram.v:1018.38-1018.53"
  wire $eq$hyperram.v:1018$1531_Y
  attribute \src "hyperram.v:1020.38-1020.53"
  wire $eq$hyperram.v:1020$1532_Y
  attribute \src "hyperram.v:1024.36-1024.52"
  wire $eq$hyperram.v:1024$1541_Y
  attribute \src "hyperram.v:1026.25-1026.54"
  wire $eq$hyperram.v:1026$1546_Y
  attribute \src "hyperram.v:1026.60-1026.88"
  wire $eq$hyperram.v:1026$1547_Y
  attribute \src "hyperram.v:1026.95-1026.116"
  wire $eq$hyperram.v:1026$1550_Y
  attribute \src "hyperram.v:1027.32-1027.54"
  wire $eq$hyperram.v:1027$1552_Y
  attribute \src "hyperram.v:1029.24-1029.52"
  wire $eq$hyperram.v:1029$1557_Y
  attribute \src "hyperram.v:1029.58-1029.79"
  wire $eq$hyperram.v:1029$1559_Y
  attribute \src "hyperram.v:1030.32-1030.53"
  wire $eq$hyperram.v:1030$1561_Y
  attribute \src "hyperram.v:1038.24-1038.52"
  wire $eq$hyperram.v:1038$1569_Y
  attribute \src "hyperram.v:1056.9-1056.32"
  wire $eq$hyperram.v:1056$1594_Y
  attribute \src "hyperram.v:1072.30-1072.42"
  wire $eq$hyperram.v:1072$1601_Y
  attribute \src "hyperram.v:1084.16-1084.41"
  wire $eq$hyperram.v:1084$1607_Y
  attribute \src "hyperram.v:1085.16-1085.41"
  wire $eq$hyperram.v:1085$1608_Y
  attribute \src "hyperram.v:1086.16-1086.41"
  wire $eq$hyperram.v:1086$1609_Y
  attribute \src "hyperram.v:1087.16-1087.41"
  wire $eq$hyperram.v:1087$1610_Y
  attribute \src "hyperram.v:1095.29-1095.53"
  wire $eq$hyperram.v:1095$1624_Y
  attribute \src "hyperram.v:1096.26-1096.47"
  wire $eq$hyperram.v:1096$1625_Y
  attribute \src "hyperram.v:1097.29-1097.60"
  wire $eq$hyperram.v:1097$1626_Y
  attribute \src "hyperram.v:1098.28-1098.53"
  wire $eq$hyperram.v:1098$1628_Y
  attribute \src "hyperram.v:240.10-240.26"
  wire $eq$hyperram.v:240$344_Y
  attribute \src "hyperram.v:240.32-240.47"
  wire $eq$hyperram.v:240$345_Y
  attribute \src "hyperram.v:297.9-297.25"
  wire $eq$hyperram.v:297$368_Y
  attribute \src "hyperram.v:726.13-726.25"
  wire $eq$hyperram.v:726$1181_Y
  attribute \src "hyperram.v:855.11-855.33"
  wire $eq$hyperram.v:855$1336_Y
  attribute \src "hyperram.v:867.24-867.47"
  wire $eq$hyperram.v:867$1346_Y
  attribute \src "hyperram.v:868.24-868.47"
  wire $eq$hyperram.v:868$1347_Y
  attribute \src "hyperram.v:869.25-869.50"
  wire $eq$hyperram.v:869$1348_Y
  attribute \src "hyperram.v:872.27-872.52"
  wire $eq$hyperram.v:872$1350_Y
  attribute \src "hyperram.v:877.26-877.49"
  wire $eq$hyperram.v:877$1353_Y
  attribute \src "hyperram.v:879.26-879.44"
  wire $eq$hyperram.v:879$1354_Y
  attribute \src "hyperram.v:881.12-881.53"
  wire $eq$hyperram.v:881$1355_Y
  attribute \src "hyperram.v:882.12-882.55"
  wire $eq$hyperram.v:882$1356_Y
  attribute \src "hyperram.v:894.12-894.58"
  wire $eq$hyperram.v:894$1366_Y
  attribute \src "hyperram.v:908.12-908.61"
  wire $eq$hyperram.v:908$1370_Y
  attribute \src "hyperram.v:929.30-929.62"
  wire $eq$hyperram.v:929$1381_Y
  attribute \src "hyperram.v:949.30-949.58"
  wire $eq$hyperram.v:949$1391_Y
  attribute \src "hyperram.v:986.24-986.46"
  wire $eq$hyperram.v:986$1444_Y
  attribute \src "hyperram.v:996.24-996.57"
  wire $eq$hyperram.v:996$1465_Y
  attribute \src "hyperram.v:997.27-997.64"
  wire $eq$hyperram.v:997$1470_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1000$269_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1000$269_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1003$270_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1003$270_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1006$271_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1006$271_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1010$272_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1010$272_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1012$273_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1012$273_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1016$274_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1016$274_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1018$275_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1018$275_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1020$276_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1020$276_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1024$277_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1024$277_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1027$278_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1027$278_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1030$279_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1030$279_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1036$280_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1039$281_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1039$281_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1042$282_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1042$282_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1045$283_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1045$283_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1048$284_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1048$284_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1053$285_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1057$286_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1057$286_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1059$287_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1059$287_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1072$289_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1072$289_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1084$290_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1084$290_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1085$291_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1085$291_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1086$292_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1086$292_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1087$293_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1087$293_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1095$294_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1095$294_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1096$295_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1097$296_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1098$297_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:402$199_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:402$199_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:405$200_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:405$200_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:854$229_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:854$229_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:860$230_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:861$231_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:867$232_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:867$232_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:868$233_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:869$234_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:872$235_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:872$235_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:874$236_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:874$236_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:877$237_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:877$237_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$238_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$238_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$239_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:881$240_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:889$241_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:889$241_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:891$242_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:891$242_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:893$243_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:893$243_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:907$244_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:907$244_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:923$245_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:923$245_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:925$246_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:925$246_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:929$247_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:929$247_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:931$248_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:931$248_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:937$249_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:937$249_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:939$250_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:939$250_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:944$251_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:944$251_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:945$252_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:946$253_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:947$254_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:949$255_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:949$255_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:955$256_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:955$256_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:959$257_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:959$257_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:962$258_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:962$258_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:965$259_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:965$259_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:968$260_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:968$260_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:972$261_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:972$261_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:974$262_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:974$262_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:978$263_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:978$263_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:981$264_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:981$264_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:984$265_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:984$265_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:987$266_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:987$266_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:990$267_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:990$267_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:997$268_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:997$268_EN
  attribute \src "hyperram.v:172.17-172.35"
  wire $ge$hyperram.v:172$329_Y
  attribute \src "hyperram.v:174.18-174.40"
  wire $ge$hyperram.v:174$332_Y
  attribute \src "hyperram.v:860.24-860.42"
  wire $ge$hyperram.v:860$1339_Y
  attribute \src "hyperram.v:861.25-861.47"
  wire $ge$hyperram.v:861$1340_Y
  attribute \src "hyperram.v:871.8-871.37"
  wire $ge$hyperram.v:871$1349_Y
  attribute \src "hyperram.v:876.8-876.33"
  wire $ge$hyperram.v:876$1352_Y
  attribute \src "hyperram.v:1002.7-1002.12"
  wire $logic_and$hyperram.v:1002$1483_Y
  attribute \src "hyperram.v:1002.7-1002.52"
  wire $logic_and$hyperram.v:1002$1485_Y
  attribute \src "hyperram.v:1002.7-1002.77"
  wire $logic_and$hyperram.v:1002$1487_Y
  attribute \src "hyperram.v:1005.7-1005.51"
  wire $logic_and$hyperram.v:1005$1494_Y
  attribute \src "hyperram.v:1005.7-1005.79"
  wire $logic_and$hyperram.v:1005$1496_Y
  attribute \src "hyperram.v:1008.7-1008.81"
  wire $logic_and$hyperram.v:1008$1505_Y
  attribute \src "hyperram.v:1015.7-1015.12"
  wire $logic_and$hyperram.v:1015$1523_Y
  attribute \src "hyperram.v:1015.7-1015.56"
  wire $logic_and$hyperram.v:1015$1525_Y
  attribute \src "hyperram.v:1015.7-1015.83"
  wire $logic_and$hyperram.v:1015$1527_Y
  attribute \src "hyperram.v:1023.7-1023.56"
  wire $logic_and$hyperram.v:1023$1538_Y
  attribute \src "hyperram.v:1023.7-1023.84"
  wire $logic_and$hyperram.v:1023$1540_Y
  attribute \src "hyperram.v:1026.7-1026.90"
  wire $logic_and$hyperram.v:1026$1549_Y
  attribute \src "hyperram.v:1026.7-1026.117"
  wire $logic_and$hyperram.v:1026$1551_Y
  attribute \src "hyperram.v:1029.7-1029.53"
  wire $logic_and$hyperram.v:1029$1558_Y
  attribute \src "hyperram.v:1029.7-1029.80"
  wire $logic_and$hyperram.v:1029$1560_Y
  attribute \src "hyperram.v:1035.6-1035.28"
  wire $logic_and$hyperram.v:1035$1563_Y
  attribute \src "hyperram.v:1038.7-1038.53"
  wire $logic_and$hyperram.v:1038$1570_Y
  attribute \src "hyperram.v:1038.7-1038.96"
  wire $logic_and$hyperram.v:1038$1573_Y
  attribute \src "hyperram.v:1041.7-1041.64"
  wire $logic_and$hyperram.v:1041$1577_Y
  attribute \src "hyperram.v:1044.7-1044.47"
  wire $logic_and$hyperram.v:1044$1580_Y
  attribute \src "hyperram.v:1044.7-1044.81"
  wire $logic_and$hyperram.v:1044$1582_Y
  attribute \src "hyperram.v:1044.7-1044.104"
  wire $logic_and$hyperram.v:1044$1584_Y
  attribute \src "hyperram.v:1044.7-1044.122"
  wire $logic_and$hyperram.v:1044$1585_Y
  attribute \src "hyperram.v:1055.7-1055.64"
  wire $logic_and$hyperram.v:1055$1593_Y
  attribute \src "hyperram.v:1056.8-1056.61"
  wire $logic_and$hyperram.v:1056$1596_Y
  attribute \src "hyperram.v:1078.7-1078.62"
  wire $logic_and$hyperram.v:1078$1604_Y
  attribute \src "hyperram.v:1078.7-1078.99"
  wire $logic_and$hyperram.v:1078$1606_Y
  attribute \src "hyperram.v:1093.6-1093.35"
  wire $logic_and$hyperram.v:1093$1612_Y
  attribute \src "hyperram.v:1093.6-1093.45"
  wire $logic_and$hyperram.v:1093$1614_Y
  attribute \src "hyperram.v:1094.7-1094.75"
  wire $logic_and$hyperram.v:1094$1621_Y
  attribute \src "hyperram.v:1094.7-1094.86"
  wire $logic_and$hyperram.v:1094$1623_Y
  attribute \src "hyperram.v:145.9-145.31"
  wire $logic_and$hyperram.v:145$321_Y
  attribute \src "hyperram.v:164.9-164.62"
  wire $logic_and$hyperram.v:164$328_Y
  attribute \src "hyperram.v:245.24-245.63"
  wire $logic_and$hyperram.v:245$349_Y
  attribute \src "hyperram.v:270.21-270.70"
  wire $logic_and$hyperram.v:270$356_Y
  attribute \src "hyperram.v:270.21-270.97"
  wire $logic_and$hyperram.v:270$358_Y
  attribute \src "hyperram.v:270.103-270.146"
  wire $logic_and$hyperram.v:270$361_Y
  attribute \src "hyperram.v:309.10-309.37"
  wire $logic_and$hyperram.v:309$370_Y
  attribute \src "hyperram.v:309.43-309.66"
  wire $logic_and$hyperram.v:309$371_Y
  attribute \src "hyperram.v:335.21-335.62"
  wire $logic_and$hyperram.v:335$383_Y
  attribute \src "hyperram.v:402.10-402.15"
  wire $logic_and$hyperram.v:402$789_Y
  attribute \src "hyperram.v:402.26-402.31"
  wire $logic_and$hyperram.v:402$793_Y
  attribute \src "hyperram.v:866.7-866.63"
  wire $logic_and$hyperram.v:866$1345_Y
  attribute \src "hyperram.v:954.6-954.34"
  wire $logic_and$hyperram.v:954$1392_Y
  attribute \src "hyperram.v:965.64-965.102"
  wire $logic_and$hyperram.v:965$1407_Y
  attribute \src "hyperram.v:983.7-983.48"
  wire $logic_and$hyperram.v:983$1436_Y
  attribute \src "hyperram.v:983.7-983.82"
  wire $logic_and$hyperram.v:983$1438_Y
  attribute \src "hyperram.v:986.7-986.47"
  wire $logic_and$hyperram.v:986$1445_Y
  attribute \src "hyperram.v:986.7-986.81"
  wire $logic_and$hyperram.v:986$1447_Y
  attribute \src "hyperram.v:989.7-989.82"
  wire $logic_and$hyperram.v:989$1456_Y
  attribute \src "hyperram.v:989.7-989.99"
  wire $logic_and$hyperram.v:989$1457_Y
  attribute \src "hyperram.v:996.7-996.58"
  wire $logic_and$hyperram.v:996$1466_Y
  attribute \src "hyperram.v:996.7-996.85"
  wire $logic_and$hyperram.v:996$1468_Y
  attribute \src "hyperram.v:999.7-999.79"
  wire $logic_and$hyperram.v:999$1478_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1432_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1522_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$788_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$791_Y
  attribute \src "hyperram.v:1035.22-1035.28"
  wire $logic_not$hyperram.v:1035$1562_Y
  attribute \src "hyperram.v:1038.80-1038.95"
  wire $logic_not$hyperram.v:1038$1571_Y
  attribute \src "hyperram.v:1044.7-1044.20"
  wire $logic_not$hyperram.v:1044$1578_Y
  attribute \src "hyperram.v:1044.85-1044.104"
  wire $logic_not$hyperram.v:1044$1583_Y
  attribute \src "hyperram.v:1059.33-1059.48"
  wire $logic_not$hyperram.v:1059$1597_Y
  attribute \src "hyperram.v:1094.79-1094.86"
  wire $logic_not$hyperram.v:1094$1622_Y
  attribute \src "hyperram.v:164.9-164.22"
  wire $logic_not$hyperram.v:164$324_Y
  attribute \src "hyperram.v:270.101-270.147"
  wire $logic_not$hyperram.v:270$362_Y
  attribute \src "hyperram.v:309.23-309.37"
  wire $logic_not$hyperram.v:309$369_Y
  attribute \src "hyperram.v:335.50-335.61"
  wire $logic_not$hyperram.v:335$382_Y
  attribute \src "hyperram.v:889.26-889.36"
  wire $logic_not$hyperram.v:889$1362_Y
  attribute \src "hyperram.v:923.28-923.40"
  wire $logic_not$hyperram.v:923$1376_Y
  attribute \src "hyperram.v:931.30-931.40"
  wire $logic_not$hyperram.v:931$1382_Y
  attribute \src "hyperram.v:945.27-945.36"
  wire $logic_not$hyperram.v:945$1387_Y
  attribute \src "hyperram.v:1026.24-1026.89"
  wire $logic_or$hyperram.v:1026$1548_Y
  attribute \src "hyperram.v:1038.58-1038.95"
  wire $logic_or$hyperram.v:1038$1572_Y
  attribute \src "hyperram.v:1078.35-1078.61"
  wire $logic_or$hyperram.v:1078$1603_Y
  attribute \src "hyperram.v:164.27-164.61"
  wire $logic_or$hyperram.v:164$327_Y
  attribute \src "hyperram.v:240.9-240.48"
  wire $logic_or$hyperram.v:240$346_Y
  attribute \src "hyperram.v:309.9-309.67"
  wire $logic_or$hyperram.v:309$372_Y
  attribute \src "hyperram.v:402.10-402.38"
  wire $logic_or$hyperram.v:402$794_Y
  attribute \src "hyperram.v:888.7-888.56"
  wire $logic_or$hyperram.v:888$1361_Y
  attribute \src "hyperram.v:959.32-959.81"
  wire $logic_or$hyperram.v:959$1399_Y
  attribute \src "hyperram.v:962.30-962.77"
  wire $logic_or$hyperram.v:962$1403_Y
  attribute \src "hyperram.v:965.38-965.103"
  wire $logic_or$hyperram.v:965$1408_Y
  attribute \src "hyperram.v:965.38-965.133"
  wire $logic_or$hyperram.v:965$1410_Y
  attribute \src "hyperram.v:968.33-968.84"
  wire $logic_or$hyperram.v:968$1414_Y
  attribute \src "hyperram.v:972.34-972.87"
  wire $logic_or$hyperram.v:972$1418_Y
  attribute \src "hyperram.v:974.35-974.89"
  wire $logic_or$hyperram.v:974$1422_Y
  attribute \src "hyperram.v:978.32-978.82"
  wire $logic_or$hyperram.v:978$1426_Y
  attribute \src "hyperram.v:981.32-981.82"
  wire $logic_or$hyperram.v:981$1430_Y
  attribute \src "hyperram.v:270.131-270.145"
  wire $lt$hyperram.v:270$360_Y
  attribute \src "hyperram.v:1036.20-1036.37"
  wire $ne$hyperram.v:1036$1564_Y
  attribute \src "hyperram.v:1047.7-1047.28"
  wire $ne$hyperram.v:1047$1586_Y
  attribute \src "hyperram.v:1056.38-1056.60"
  wire $ne$hyperram.v:1056$1595_Y
  attribute \src "hyperram.v:1078.67-1078.98"
  wire $ne$hyperram.v:1078$1605_Y
  attribute \src "hyperram.v:245.47-245.62"
  wire $ne$hyperram.v:245$348_Y
  attribute \src "hyperram.v:270.49-270.69"
  wire $ne$hyperram.v:270$355_Y
  attribute \src "hyperram.v:270.75-270.96"
  wire $ne$hyperram.v:270$357_Y
  attribute \src "hyperram.v:333.23-333.45"
  wire $ne$hyperram.v:333$379_Y
  attribute \src "hyperram.v:338.21-338.40"
  wire $ne$hyperram.v:338$388_Y
  attribute \src "hyperram.v:406.16-406.37"
  wire $ne$hyperram.v:406$799_Y
  attribute \src "hyperram.v:983.53-983.81"
  wire $ne$hyperram.v:983$1437_Y
  attribute \src "hyperram.v:984.30-984.63"
  wire $ne$hyperram.v:984$1439_Y
  attribute \src "hyperram.v:109.22-109.30"
  wire $not$hyperram.v:109$315_Y
  attribute \src "hyperram.v:1098.39-1098.53"
  wire $not$hyperram.v:1098$1627_Y
  attribute \src "hyperram.v:155.18-155.25"
  wire $not$hyperram.v:155$322_Y
  attribute \src "hyperram.v:335.66-335.85"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $not$hyperram.v:335$386_Y
  attribute \src "hyperram.v:855.20-855.33"
  wire $not$hyperram.v:855$1335_Y
  attribute \src "hyperram.v:949.42-949.58"
  wire $not$hyperram.v:949$1390_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1038$170$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1038$171$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1071$180$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1078$181$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $past$hyperram.v:1084$183$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 32 $past$hyperram.v:1095$191$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:1096$192$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1097$193$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1098$194$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:867$119$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:868$120$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:869$121$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 5 $past$hyperram.v:871$122$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:876$124$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:881$126$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:882$127$0
  wire $procmux$1850_Y
  wire $procmux$1854_Y
  wire $procmux$1986_Y
  wire $procmux$1990_Y
  wire $procmux$1998_Y
  wire $procmux$2006_Y
  wire $procmux$2011_Y
  wire $procmux$2013_Y
  wire $procmux$2018_Y
  wire $procmux$2020_Y
  wire $procmux$2025_Y
  wire $procmux$2027_Y
  wire $procmux$2032_Y
  wire $procmux$2034_Y
  wire $procmux$2039_Y
  wire $procmux$2041_Y
  wire $procmux$2046_Y
  wire $procmux$2048_Y
  wire $procmux$2053_Y
  wire $procmux$2055_Y
  wire $procmux$2060_Y
  wire $procmux$2062_Y
  wire $procmux$2070_Y
  wire $procmux$2078_Y
  wire $procmux$2083_Y
  wire $procmux$2088_Y
  wire $procmux$2093_Y
  wire $procmux$2098_Y
  wire $procmux$2102_Y
  wire $procmux$2106_Y
  wire $procmux$2110_Y
  wire $procmux$2114_Y
  wire $procmux$2119_Y
  wire $procmux$2124_Y
  wire $procmux$2129_Y
  wire $procmux$2134_Y
  wire $procmux$2139_Y
  wire $procmux$2141_Y
  wire $procmux$2146_Y
  wire $procmux$2148_Y
  wire $procmux$2153_Y
  wire $procmux$2155_Y
  wire $procmux$2160_Y
  wire $procmux$2162_Y
  wire $procmux$2178_Y
  wire $procmux$2182_Y
  wire $procmux$2190_Y
  wire $procmux$2198_Y
  wire $procmux$2206_Y
  wire $procmux$2210_Y
  wire $procmux$2212_Y
  wire $procmux$2216_Y
  wire $procmux$2218_Y
  wire $procmux$2226_Y
  wire $procmux$2230_Y
  wire $procmux$2234_Y
  wire $procmux$2238_Y
  wire $procmux$2242_Y
  wire $procmux$2246_Y
  wire $procmux$2250_Y
  wire $procmux$2254_Y
  wire $procmux$2261_Y
  wire $procmux$2266_Y
  wire $procmux$2268_Y
  wire $procmux$2275_Y
  wire $procmux$2277_Y
  wire $procmux$2281_Y
  wire $procmux$2284_Y
  wire $procmux$2286_Y
  wire $procmux$2290_Y
  wire $procmux$2294_Y
  wire $procmux$2298_Y
  wire $procmux$2302_Y
  wire $procmux$2306_Y
  wire $procmux$2310_Y
  wire $procmux$2314_Y
  wire $procmux$2318_Y
  wire $procmux$2322_Y
  wire $procmux$2326_Y
  wire $procmux$2330_Y
  wire $procmux$2334_Y
  wire $procmux$2338_Y
  wire $procmux$2342_Y
  wire $procmux$2346_Y
  wire $procmux$2350_Y
  wire $procmux$2354_Y
  wire $procmux$2358_Y
  wire $procmux$2363_Y
  wire $procmux$2365_Y
  wire $procmux$2370_Y
  wire $procmux$2372_Y
  wire $procmux$2377_Y
  wire $procmux$2379_Y
  wire $procmux$2384_Y
  wire $procmux$2386_Y
  wire $procmux$2390_Y
  wire $procmux$2394_Y
  wire $procmux$2401_Y
  wire $procmux$2406_Y
  wire $procmux$2408_Y
  wire $procmux$2415_Y
  wire $procmux$2420_Y
  wire $procmux$2422_Y
  wire $procmux$2426_Y
  wire $procmux$2430_Y
  wire $procmux$2434_Y
  wire $procmux$2438_Y
  wire $procmux$2442_Y
  wire $procmux$2446_Y
  wire $procmux$2454_Y
  wire $procmux$2458_Y
  wire $procmux$2462_Y
  wire $procmux$2466_Y
  wire $procmux$2470_Y
  wire $procmux$2474_Y
  wire $procmux$2478_Y
  wire $procmux$2482_Y
  wire $procmux$2491_Y
  wire $procmux$2493_Y
  wire $procmux$2498_Y
  wire $procmux$2500_Y
  wire $procmux$2505_Y
  wire $procmux$2507_Y
  wire $procmux$2512_Y
  wire $procmux$2514_Y
  wire $procmux$2522_Y
  wire $procmux$2526_Y
  wire $procmux$2533_Y
  wire $procmux$2534_CMP
  wire $procmux$2535_Y
  wire $procmux$2542_Y
  wire $procmux$2544_Y
  wire $procmux$2550_Y
  wire $procmux$2552_Y
  wire $procmux$2558_Y
  wire $procmux$2560_Y
  wire $procmux$2565_Y
  wire $procmux$2566_CMP
  wire $procmux$2567_Y
  wire $procmux$2572_Y
  wire $procmux$2574_Y
  wire $procmux$2578_Y
  wire $procmux$2580_Y
  wire $procmux$2584_Y
  wire $procmux$2586_Y
  wire $procmux$2590_Y
  wire $procmux$2594_Y
  wire $procmux$2602_Y
  wire $procmux$2610_Y
  wire $procmux$2618_Y
  wire width 8 $procmux$2624_Y
  wire width 8 $procmux$2632_Y
  wire $procmux$2637_CMP
  wire width 8 $procmux$2641_Y
  wire width 8 $procmux$2643_Y
  wire width 8 $procmux$2645_Y
  wire width 8 $procmux$2651_Y
  wire width 8 $procmux$2653_Y
  wire width 8 $procmux$2655_Y
  wire width 8 $procmux$2663_Y
  wire width 8 $procmux$2665_Y
  wire width 8 $procmux$2667_Y
  wire width 8 $procmux$2676_Y
  wire width 8 $procmux$2678_Y
  wire width 8 $procmux$2680_Y
  wire width 3 $procmux$2689_Y
  wire width 3 $procmux$2691_Y
  wire width 3 $procmux$2693_Y
  wire width 3 $procmux$2696_Y
  wire width 3 $procmux$2698_Y
  wire $procmux$2705_Y
  wire $procmux$2707_Y
  wire $procmux$2713_Y
  wire width 13 $procmux$2724_Y
  wire width 13 $procmux$2726_Y
  wire width 3 $procmux$2737_Y
  wire width 3 $procmux$2739_Y
  wire width 29 $procmux$2750_Y
  wire width 29 $procmux$2752_Y
  wire $procmux$2763_Y
  wire $procmux$2765_Y
  wire $procmux$2776_Y
  wire $procmux$2778_Y
  wire $procmux$2789_Y
  wire $procmux$2791_Y
  wire width 6 $procmux$2797_Y
  wire $procmux$2798_CMP
  wire width 6 $procmux$2799_Y
  wire width 6 $procmux$2801_Y
  wire width 6 $procmux$2804_Y
  wire width 6 $procmux$2808_Y
  wire width 6 $procmux$2812_Y
  wire width 6 $procmux$2815_Y
  wire width 6 $procmux$2819_Y
  wire width 6 $procmux$2822_Y
  wire width 6 $procmux$2825_Y
  wire width 6 $procmux$2829_Y
  wire width 6 $procmux$2834_Y
  wire width 3 $procmux$2841_Y
  wire width 3 $procmux$2843_Y
  wire width 3 $procmux$2846_Y
  wire width 3 $procmux$2850_Y
  wire width 3 $procmux$2857_Y
  wire width 3 $procmux$2861_Y
  wire width 3 $procmux$2864_Y
  wire width 3 $procmux$2867_Y
  wire width 3 $procmux$2871_Y
  wire width 3 $procmux$2874_Y
  wire $procmux$2882_Y
  wire $procmux$2884_Y
  wire $procmux$2886_Y
  wire $procmux$2893_Y
  wire $procmux$2895_Y
  wire $procmux$2897_Y
  wire width 4 $procmux$2909_Y
  wire width 4 $procmux$2911_Y
  wire width 32 $procmux$2925_Y
  wire width 32 $procmux$2927_Y
  wire $procmux$2938_Y
  wire $procmux$2940_Y
  wire $procmux$2951_Y
  wire $procmux$2953_Y
  wire width 5 $procmux$2964_Y
  wire width 5 $procmux$2966_Y
  wire width 4 $procmux$2977_Y
  wire width 4 $procmux$2979_Y
  wire width 4 $procmux$2990_Y
  wire width 4 $procmux$2992_Y
  wire width 4 $procmux$3003_Y
  wire width 4 $procmux$3005_Y
  wire width 4 $procmux$3016_Y
  wire width 4 $procmux$3018_Y
  wire width 6 $procmux$3024_Y
  wire width 6 $procmux$3028_Y
  attribute \src "hyperram.v:164.9-164.22"
  wire $reduce_or$hyperram.v:164$323_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $shiftx$hyperram.v:0$1365_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $shiftx$hyperram.v:0$1369_Y
  attribute \src "hyperram.v:1010.55-1010.94"
  wire width 32 $sub$hyperram.v:1010$1509_Y
  attribute \src "hyperram.v:1010.55-1010.105"
  wire width 32 $sub$hyperram.v:1010$1511_Y
  attribute \src "hyperram.v:1012.54-1012.94"
  wire width 32 $sub$hyperram.v:1012$1516_Y
  attribute \src "hyperram.v:1012.54-1012.105"
  wire width 32 $sub$hyperram.v:1012$1518_Y
  attribute \src "hyperram.v:1016.51-1016.66"
  wire width 32 $sub$hyperram.v:1016$1529_Y
  attribute \src "hyperram.v:312.21-312.35"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:312$374_Y
  attribute \src "hyperram.v:89.69-89.93"
  wire width 32 $sub$hyperram.v:89$300_Y
  attribute \src "hyperram.v:91.73-91.101"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:91$305_Y
  attribute \src "hyperram.v:172.16-172.56"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:172$331_Y
  attribute \src "hyperram.v:287.16-287.43"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:287$367_Y
  attribute \src "hyperram.v:91.22-91.103"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:91$306_Y
  attribute \src "hyperram.v:99.22-99.104"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:99$314_Y
  attribute \src "hyperram.v:59.12-59.16"
  wire width 48 \CA_r
  attribute \src "hyperram.v:18.16-18.22"
  wire width 32 input 6 \addr_i
  attribute \src "hyperram.v:266.5-266.14"
  wire \bus_clk_r
  attribute \src "hyperram.v:66.11-66.22"
  wire width 3 \bus_state_r
  attribute \src "hyperram.v:61.5-61.11"
  wire \busy_r
  attribute \src "hyperram.v:268.6-268.16"
  wire \clk_active
  attribute \src "hyperram.v:13.10-13.15"
  wire input 1 \clk_i
  attribute \src "hyperram.v:112.11-112.22"
  wire width 6 \cycle_cnt_r
  attribute \src "hyperram.v:20.15-20.21"
  wire width 32 input 8 \data_i
  attribute \src "hyperram.v:22.16-22.22"
  wire width 32 output 10 \data_o
  attribute \src "hyperram.v:385.39-385.46"
  wire width 8 \datar_0
  attribute \src "hyperram.v:385.30-385.37"
  wire width 8 \datar_1
  attribute \src "hyperram.v:385.21-385.28"
  wire width 8 \datar_2
  attribute \src "hyperram.v:385.12-385.19"
  wire width 8 \datar_3
  attribute \src "hyperram.v:273.12-273.19"
  wire width 32 \datar_r
  attribute \src "hyperram.v:58.12-58.19"
  wire width 32 \dataw_r
  attribute \src "hyperram.v:31.10-31.26"
  wire input 18 \double_latency_i
  attribute \src "hyperram.v:55.5-55.21"
  wire \double_latency_r
  attribute \init 1'0
  attribute \src "hyperram.v:382.5-382.17"
  wire \f_past_valid
  attribute \src "hyperram.v:30.10-30.25"
  wire input 17 \fixed_latency_i
  attribute \src "hyperram.v:54.5-54.20"
  wire \fixed_latency_r
  attribute \src "hyperram.v:35.11-35.19"
  wire output 21 \hb_clk_o
  attribute \src "hyperram.v:36.11-36.20"
  wire output 22 \hb_clkn_o
  attribute \src "hyperram.v:34.11-34.19"
  wire output 20 \hb_csn_o
  attribute \src "hyperram.v:340.13-340.24"
  wire width 8 \hb_data_out
  attribute \src "hyperram.v:42.14-42.21"
  wire width 8 input 28 \hb_dq_i
  attribute \src "hyperram.v:39.15-39.22"
  wire width 8 output 25 \hb_dq_o
  attribute \src "hyperram.v:40.11-40.20"
  wire output 26 \hb_dq_oen
  attribute \src "hyperram.v:33.11-33.20"
  wire output 19 \hb_rstn_o
  attribute \src "hyperram.v:41.10-41.19"
  wire input 27 \hb_rwds_i
  attribute \src "hyperram.v:37.11-37.20"
  wire output 23 \hb_rwds_o
  attribute \src "hyperram.v:38.11-38.22"
  wire output 24 \hb_rwds_oen
  attribute \src "hyperram.v:80.13-80.27"
  wire width 6 \latency_cycles
  attribute \src "hyperram.v:114.11-114.21"
  wire width 3 \read_cnt_r
  attribute \src "hyperram.v:69.6-69.13"
  wire \read_op
  attribute \src "hyperram.v:23.11-23.25"
  wire output 11 \read_timeout_o
  attribute \src "hyperram.v:62.5-62.19"
  wire \read_timeout_r
  attribute \src "hyperram.v:21.11-21.18"
  wire output 9 \ready_o
  attribute \src "hyperram.v:71.6-71.16"
  wire \reg_access
  attribute \src "hyperram.v:17.10-17.20"
  wire input 5 \regspace_i
  attribute \src "hyperram.v:14.10-14.15"
  wire input 2 \rst_i
  attribute \src "hyperram.v:77.5-77.22"
  wire \rwds_2x_latency_r
  attribute \src "hyperram.v:75.5-75.11"
  wire \rwds_r
  attribute \src "hyperram.v:19.14-19.19"
  wire width 4 input 7 \sel_i
  attribute \src "hyperram.v:60.11-60.16"
  wire width 4 \sel_r
  attribute \src "hyperram.v:29.14-29.20"
  wire width 4 input 16 \tacc_i
  attribute \src "hyperram.v:51.11-51.17"
  wire width 4 \tacc_r
  attribute \src "hyperram.v:25.14-25.20"
  wire width 4 input 12 \tcsh_i
  attribute \src "hyperram.v:49.11-49.17"
  wire width 4 \tcsh_r
  attribute \src "hyperram.v:27.14-27.21"
  wire width 4 input 14 \tpost_i
  attribute \src "hyperram.v:52.11-52.18"
  wire width 4 \tpost_r
  attribute \src "hyperram.v:26.14-26.20"
  wire width 4 input 13 \tpre_i
  attribute \src "hyperram.v:50.11-50.17"
  wire width 4 \tpre_r
  attribute \src "hyperram.v:28.14-28.21"
  wire width 5 input 15 \trmax_i
  attribute \src "hyperram.v:53.11-53.18"
  wire width 5 \trmax_r
  attribute \src "hyperram.v:15.10-15.17"
  wire input 3 \valid_i
  attribute \src "hyperram.v:106.5-106.12"
  wire \valid_r
  attribute \src "hyperram.v:108.6-108.17"
  wire \valid_start
  attribute \src "hyperram.v:16.10-16.16"
  wire input 4 \wren_i
  attribute \src "hyperram.v:1010.60-1010.80"
  cell $add $add$hyperram.v:1010$1506
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \double_latency_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1010$1506_Y
  end
  attribute \src "hyperram.v:1012.59-1012.80"
  cell $add $add$hyperram.v:1012$1513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \rwds_2x_latency_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1012$1513_Y
  end
  attribute \src "hyperram.v:997.49-997.64"
  cell $add $add$hyperram.v:997$1469
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $add$hyperram.v:997$1469_Y
  end
  attribute \src "hyperram.v:109.22-109.40"
  cell $and $and$hyperram.v:109$316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$hyperram.v:109$315_Y
    connect \B \valid_i
    connect \Y \valid_start
  end
  attribute \src "hyperram.v:1084.7-1084.43"
  cell $assert $assert$hyperram.v:1084$1640
    connect \A $formal$hyperram.v:1084$290_CHECK
    connect \EN $formal$hyperram.v:1084$290_EN
  end
  attribute \src "hyperram.v:1085.7-1085.43"
  cell $assert $assert$hyperram.v:1085$1641
    connect \A $formal$hyperram.v:1085$291_CHECK
    connect \EN $formal$hyperram.v:1085$291_EN
  end
  attribute \src "hyperram.v:1086.7-1086.43"
  cell $assert $assert$hyperram.v:1086$1642
    connect \A $formal$hyperram.v:1086$292_CHECK
    connect \EN $formal$hyperram.v:1086$292_EN
  end
  attribute \src "hyperram.v:1087.7-1087.43"
  cell $assert $assert$hyperram.v:1087$1643
    connect \A $formal$hyperram.v:1087$293_CHECK
    connect \EN $formal$hyperram.v:1087$293_EN
  end
  attribute \src "hyperram.v:854.35-855.35"
  cell $assert $assert$hyperram.v:854$1635
    connect \A $formal$hyperram.v:854$229_CHECK
    connect \EN $formal$hyperram.v:854$229_EN
  end
  attribute \src "hyperram.v:879.47-881.55"
  cell $assert $assert$hyperram.v:879$1636
    connect \A $formal$hyperram.v:879$239_CHECK
    connect \EN $formal$hyperram.v:867$232_EN
  end
  attribute \src "hyperram.v:881.56-882.57"
  cell $assert $assert$hyperram.v:881$1637
    connect \A $formal$hyperram.v:881$240_CHECK
    connect \EN $formal$hyperram.v:867$232_EN
  end
  attribute \src "hyperram.v:893.33-894.60"
  cell $assert $assert$hyperram.v:893$1638
    connect \A $formal$hyperram.v:893$243_CHECK
    connect \EN $formal$hyperram.v:893$243_EN
  end
  attribute \src "hyperram.v:907.36-908.63"
  cell $assert $assert$hyperram.v:907$1639
    connect \A $formal$hyperram.v:907$244_CHECK
    connect \EN $formal$hyperram.v:907$244_EN
  end
  attribute \src "hyperram.v:392.8-392.22"
  cell $assume $assume$hyperram.v:392$1631
    connect \A \rst_i
    connect \EN $0$formal$hyperram.v:392$195_EN[0:0]$1647
  end
  attribute \src "hyperram.v:393.8-393.23"
  cell $assume $assume$hyperram.v:393$1632
    connect \A $0$formal$hyperram.v:393$197_CHECK[0:0]$1649
    connect \EN $0$formal$hyperram.v:392$195_EN[0:0]$1647
  end
  attribute \src "hyperram.v:402.39-403.30"
  cell $assume $assume$hyperram.v:402$1633
    connect \A $formal$hyperram.v:402$199_CHECK
    connect \EN $formal$hyperram.v:402$199_EN
  end
  attribute \src "hyperram.v:405.28-406.38"
  cell $assume $assume$hyperram.v:405$1634
    connect \A $formal$hyperram.v:405$200_CHECK
    connect \EN $formal$hyperram.v:405$200_EN
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3470
    parameter \WIDTH 1
    connect \D \rwds_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3469
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3480
    parameter \WIDTH 1
    connect \D \rwds_2x_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3479
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3490
    parameter \WIDTH 3
    connect \D \read_cnt_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3489
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3500
    parameter \WIDTH 1
    connect \D \bus_clk_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3499
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3510
    parameter \WIDTH 32
    connect \D \datar_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3509
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3520
    parameter \WIDTH 4
    connect \D \tcsh_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3519
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3530
    parameter \WIDTH 4
    connect \D \tpre_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3529
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3540
    parameter \WIDTH 4
    connect \D \tacc_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3539
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3550
    parameter \WIDTH 4
    connect \D \tpost_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3549
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3560
    parameter \WIDTH 5
    connect \D \trmax_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3559
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3570
    parameter \WIDTH 1
    connect \D \fixed_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3569
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3580
    parameter \WIDTH 1
    connect \D \double_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3579
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3590
    parameter \WIDTH 32
    connect \D \dataw_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3589
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3600
    parameter \WIDTH 48
    connect \D \CA_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3599
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3610
    parameter \WIDTH 4
    connect \D \sel_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3609
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3620
    parameter \WIDTH 1
    connect \D \busy_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3619
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3630
    parameter \WIDTH 1
    connect \D \read_timeout_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3629
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3640
    parameter \WIDTH 3
    connect \D \bus_state_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3639
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3650
    parameter \WIDTH 1
    connect \D \valid_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3649
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$3660
    parameter \WIDTH 6
    connect \D \cycle_cnt_r
    connect \Q $auto$clk2fflogic.cc:156:execute$3659
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$3472
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$3471
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$3522
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$3521
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$3473
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk_i $auto$clk2fflogic.cc:168:execute$3471 }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2167:Eqx$3474
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$3523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk_i $auto$clk2fflogic.cc:168:execute$3521 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$3524
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3476
    parameter \WIDTH 1
    connect \D $0\rwds_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3475
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3486
    parameter \WIDTH 1
    connect \D $0\rwds_2x_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3485
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3496
    parameter \WIDTH 3
    connect \D $0\read_cnt_r[2:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3495
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3506
    parameter \WIDTH 1
    connect \D $0\bus_clk_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3505
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3516
    parameter \WIDTH 32
    connect \D $0\datar_r[31:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3515
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3526
    parameter \WIDTH 4
    connect \D $0\tcsh_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3525
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3536
    parameter \WIDTH 4
    connect \D $0\tpre_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3535
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3546
    parameter \WIDTH 4
    connect \D $0\tacc_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3545
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3556
    parameter \WIDTH 4
    connect \D $0\tpost_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3555
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3566
    parameter \WIDTH 5
    connect \D $0\trmax_r[4:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3565
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3576
    parameter \WIDTH 1
    connect \D $0\fixed_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3575
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3586
    parameter \WIDTH 1
    connect \D $0\double_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3585
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3596
    parameter \WIDTH 32
    connect \D $0\dataw_r[31:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3595
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3606
    parameter \WIDTH 48
    connect \D $0\CA_r[47:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3605
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3616
    parameter \WIDTH 4
    connect \D $0\sel_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3615
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3626
    parameter \WIDTH 1
    connect \D $0\busy_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3625
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3636
    parameter \WIDTH 1
    connect \D $0\read_timeout_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3635
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3646
    parameter \WIDTH 3
    connect \D $0\bus_state_r[2:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3645
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3656
    parameter \WIDTH 1
    connect \D $0\valid_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3655
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$3666
    parameter \WIDTH 6
    connect \D $0\cycle_cnt_r[5:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$3665
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3477
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3469
    connect \B $auto$clk2fflogic.cc:192:execute$3475
    connect \S $auto$rtlil.cc:2167:Eqx$3474
    connect \Y \rwds_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3487
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3479
    connect \B $auto$clk2fflogic.cc:192:execute$3485
    connect \S $auto$rtlil.cc:2167:Eqx$3474
    connect \Y \rwds_2x_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3497
    parameter \WIDTH 3
    connect \A $auto$clk2fflogic.cc:156:execute$3489
    connect \B $auto$clk2fflogic.cc:192:execute$3495
    connect \S $auto$rtlil.cc:2167:Eqx$3474
    connect \Y \read_cnt_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3507
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3499
    connect \B $auto$clk2fflogic.cc:192:execute$3505
    connect \S $auto$rtlil.cc:2167:Eqx$3474
    connect \Y \bus_clk_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3517
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:156:execute$3509
    connect \B $auto$clk2fflogic.cc:192:execute$3515
    connect \S $auto$rtlil.cc:2167:Eqx$3474
    connect \Y \datar_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3527
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$3519
    connect \B $auto$clk2fflogic.cc:192:execute$3525
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \tcsh_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3537
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$3529
    connect \B $auto$clk2fflogic.cc:192:execute$3535
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \tpre_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3547
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$3539
    connect \B $auto$clk2fflogic.cc:192:execute$3545
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \tacc_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3557
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$3549
    connect \B $auto$clk2fflogic.cc:192:execute$3555
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \tpost_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3567
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$3559
    connect \B $auto$clk2fflogic.cc:192:execute$3565
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \trmax_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3577
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3569
    connect \B $auto$clk2fflogic.cc:192:execute$3575
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \fixed_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3587
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3579
    connect \B $auto$clk2fflogic.cc:192:execute$3585
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \double_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3597
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:156:execute$3589
    connect \B $auto$clk2fflogic.cc:192:execute$3595
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \dataw_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3607
    parameter \WIDTH 48
    connect \A $auto$clk2fflogic.cc:156:execute$3599
    connect \B $auto$clk2fflogic.cc:192:execute$3605
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \CA_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3617
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$3609
    connect \B $auto$clk2fflogic.cc:192:execute$3615
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \sel_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3627
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3619
    connect \B $auto$clk2fflogic.cc:192:execute$3625
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \busy_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3637
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3629
    connect \B $auto$clk2fflogic.cc:192:execute$3635
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \read_timeout_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3647
    parameter \WIDTH 3
    connect \A $auto$clk2fflogic.cc:156:execute$3639
    connect \B $auto$clk2fflogic.cc:192:execute$3645
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \bus_state_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3657
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3649
    connect \B $auto$clk2fflogic.cc:192:execute$3655
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \valid_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$3667
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$3659
    connect \B $auto$clk2fflogic.cc:192:execute$3665
    connect \S $auto$rtlil.cc:2167:Eqx$3524
    connect \Y \cycle_cnt_r
  end
  cell $anyseq $auto$setundef.cc:501:execute$3669
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3670
  end
  cell $anyseq $auto$setundef.cc:501:execute$3671
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3672
  end
  cell $anyseq $auto$setundef.cc:501:execute$3673
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3674
  end
  cell $anyseq $auto$setundef.cc:501:execute$3675
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3676
  end
  cell $anyseq $auto$setundef.cc:501:execute$3677
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3678
  end
  cell $anyseq $auto$setundef.cc:501:execute$3679
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3680
  end
  cell $anyseq $auto$setundef.cc:501:execute$3681
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3682
  end
  cell $anyseq $auto$setundef.cc:501:execute$3683
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3684
  end
  cell $anyseq $auto$setundef.cc:501:execute$3685
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3686
  end
  cell $anyseq $auto$setundef.cc:501:execute$3687
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3688
  end
  cell $anyseq $auto$setundef.cc:501:execute$3689
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3690
  end
  cell $anyseq $auto$setundef.cc:501:execute$3691
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3692
  end
  cell $anyseq $auto$setundef.cc:501:execute$3693
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3694
  end
  cell $anyseq $auto$setundef.cc:501:execute$3695
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3696
  end
  cell $anyseq $auto$setundef.cc:501:execute$3697
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3698
  end
  cell $anyseq $auto$setundef.cc:501:execute$3699
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3700
  end
  cell $anyseq $auto$setundef.cc:501:execute$3701
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3702
  end
  cell $anyseq $auto$setundef.cc:501:execute$3703
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3704
  end
  cell $anyseq $auto$setundef.cc:501:execute$3705
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3706
  end
  cell $anyseq $auto$setundef.cc:501:execute$3707
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3708
  end
  cell $anyseq $auto$setundef.cc:501:execute$3709
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3710
  end
  cell $anyseq $auto$setundef.cc:501:execute$3711
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3712
  end
  cell $anyseq $auto$setundef.cc:501:execute$3713
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3714
  end
  cell $anyseq $auto$setundef.cc:501:execute$3715
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3716
  end
  cell $anyseq $auto$setundef.cc:501:execute$3717
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3718
  end
  cell $anyseq $auto$setundef.cc:501:execute$3719
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3720
  end
  cell $anyseq $auto$setundef.cc:501:execute$3721
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3722
  end
  cell $anyseq $auto$setundef.cc:501:execute$3723
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3724
  end
  cell $anyseq $auto$setundef.cc:501:execute$3725
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3726
  end
  cell $anyseq $auto$setundef.cc:501:execute$3727
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3728
  end
  cell $anyseq $auto$setundef.cc:501:execute$3729
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3730
  end
  cell $anyseq $auto$setundef.cc:501:execute$3731
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3732
  end
  cell $anyseq $auto$setundef.cc:501:execute$3733
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3734
  end
  cell $anyseq $auto$setundef.cc:501:execute$3735
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3736
  end
  cell $anyseq $auto$setundef.cc:501:execute$3737
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3738
  end
  cell $anyseq $auto$setundef.cc:501:execute$3739
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3740
  end
  cell $anyseq $auto$setundef.cc:501:execute$3741
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3742
  end
  cell $anyseq $auto$setundef.cc:501:execute$3743
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3744
  end
  cell $anyseq $auto$setundef.cc:501:execute$3745
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3746
  end
  cell $anyseq $auto$setundef.cc:501:execute$3747
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3748
  end
  cell $anyseq $auto$setundef.cc:501:execute$3749
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3750
  end
  cell $anyseq $auto$setundef.cc:501:execute$3751
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3752
  end
  cell $anyseq $auto$setundef.cc:501:execute$3753
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3754
  end
  cell $anyseq $auto$setundef.cc:501:execute$3755
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3756
  end
  cell $anyseq $auto$setundef.cc:501:execute$3757
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3758
  end
  cell $anyseq $auto$setundef.cc:501:execute$3759
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3760
  end
  cell $anyseq $auto$setundef.cc:501:execute$3761
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3762
  end
  cell $anyseq $auto$setundef.cc:501:execute$3763
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3764
  end
  cell $anyseq $auto$setundef.cc:501:execute$3765
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3766
  end
  cell $anyseq $auto$setundef.cc:501:execute$3767
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3768
  end
  cell $anyseq $auto$setundef.cc:501:execute$3769
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3770
  end
  cell $anyseq $auto$setundef.cc:501:execute$3771
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3772
  end
  cell $anyseq $auto$setundef.cc:501:execute$3773
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3774
  end
  cell $anyseq $auto$setundef.cc:501:execute$3775
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3776
  end
  cell $anyseq $auto$setundef.cc:501:execute$3777
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3778
  end
  cell $anyseq $auto$setundef.cc:501:execute$3779
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3780
  end
  cell $anyseq $auto$setundef.cc:501:execute$3781
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3782
  end
  cell $anyseq $auto$setundef.cc:501:execute$3783
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3784
  end
  cell $anyseq $auto$setundef.cc:501:execute$3785
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3786
  end
  cell $anyseq $auto$setundef.cc:501:execute$3787
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3788
  end
  cell $anyseq $auto$setundef.cc:501:execute$3789
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3790
  end
  cell $anyseq $auto$setundef.cc:501:execute$3791
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3792
  end
  cell $anyseq $auto$setundef.cc:501:execute$3793
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3794
  end
  cell $anyseq $auto$setundef.cc:501:execute$3795
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3796
  end
  cell $anyseq $auto$setundef.cc:501:execute$3797
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3798
  end
  cell $anyseq $auto$setundef.cc:501:execute$3799
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3800
  end
  cell $anyseq $auto$setundef.cc:501:execute$3801
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3802
  end
  cell $anyseq $auto$setundef.cc:501:execute$3803
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3804
  end
  cell $anyseq $auto$setundef.cc:501:execute$3805
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3806
  end
  cell $anyseq $auto$setundef.cc:501:execute$3807
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3808
  end
  cell $anyseq $auto$setundef.cc:501:execute$3809
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3810
  end
  cell $anyseq $auto$setundef.cc:501:execute$3811
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3812
  end
  cell $anyseq $auto$setundef.cc:501:execute$3813
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3814
  end
  cell $anyseq $auto$setundef.cc:501:execute$3815
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3816
  end
  cell $anyseq $auto$setundef.cc:501:execute$3817
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3818
  end
  cell $anyseq $auto$setundef.cc:501:execute$3819
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3820
  end
  cell $anyseq $auto$setundef.cc:501:execute$3821
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3822
  end
  cell $anyseq $auto$setundef.cc:501:execute$3823
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3824
  end
  cell $anyseq $auto$setundef.cc:501:execute$3825
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3826
  end
  cell $anyseq $auto$setundef.cc:501:execute$3827
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3828
  end
  cell $anyseq $auto$setundef.cc:501:execute$3829
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3830
  end
  cell $anyseq $auto$setundef.cc:501:execute$3831
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3832
  end
  cell $anyseq $auto$setundef.cc:501:execute$3833
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3834
  end
  cell $anyseq $auto$setundef.cc:501:execute$3835
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3836
  end
  cell $anyseq $auto$setundef.cc:501:execute$3837
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3838
  end
  cell $anyseq $auto$setundef.cc:501:execute$3839
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3840
  end
  cell $anyseq $auto$setundef.cc:501:execute$3841
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3842
  end
  cell $anyseq $auto$setundef.cc:501:execute$3843
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3844
  end
  cell $anyseq $auto$setundef.cc:501:execute$3845
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3846
  end
  cell $anyseq $auto$setundef.cc:501:execute$3847
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3848
  end
  cell $anyseq $auto$setundef.cc:501:execute$3849
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3850
  end
  cell $anyseq $auto$setundef.cc:501:execute$3851
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3852
  end
  cell $anyseq $auto$setundef.cc:501:execute$3853
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3854
  end
  cell $anyseq $auto$setundef.cc:501:execute$3855
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3856
  end
  cell $anyseq $auto$setundef.cc:501:execute$3857
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3858
  end
  cell $anyseq $auto$setundef.cc:501:execute$3859
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3860
  end
  cell $anyseq $auto$setundef.cc:501:execute$3861
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3862
  end
  cell $anyseq $auto$setundef.cc:501:execute$3863
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3864
  end
  cell $anyseq $auto$setundef.cc:501:execute$3865
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3866
  end
  cell $anyseq $auto$setundef.cc:501:execute$3867
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3868
  end
  cell $anyseq $auto$setundef.cc:501:execute$3869
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3870
  end
  cell $anyseq $auto$setundef.cc:501:execute$3871
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3872
  end
  cell $anyseq $auto$setundef.cc:501:execute$3873
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3874
  end
  cell $anyseq $auto$setundef.cc:501:execute$3875
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3876
  end
  cell $anyseq $auto$setundef.cc:501:execute$3877
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3878
  end
  cell $anyseq $auto$setundef.cc:501:execute$3879
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3880
  end
  cell $anyseq $auto$setundef.cc:501:execute$3881
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3882
  end
  cell $anyseq $auto$setundef.cc:501:execute$3883
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3884
  end
  cell $anyseq $auto$setundef.cc:501:execute$3885
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3886
  end
  cell $anyseq $auto$setundef.cc:501:execute$3887
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3888
  end
  cell $anyseq $auto$setundef.cc:501:execute$3889
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3890
  end
  cell $anyseq $auto$setundef.cc:501:execute$3891
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3892
  end
  cell $anyseq $auto$setundef.cc:501:execute$3893
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3894
  end
  cell $anyseq $auto$setundef.cc:501:execute$3895
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3896
  end
  cell $anyseq $auto$setundef.cc:501:execute$3897
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3898
  end
  cell $anyseq $auto$setundef.cc:501:execute$3899
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3900
  end
  cell $anyseq $auto$setundef.cc:501:execute$3901
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3902
  end
  cell $anyseq $auto$setundef.cc:501:execute$3903
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3904
  end
  cell $anyseq $auto$setundef.cc:501:execute$3905
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3906
  end
  cell $anyseq $auto$setundef.cc:501:execute$3907
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3908
  end
  cell $anyseq $auto$setundef.cc:501:execute$3909
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3910
  end
  cell $anyseq $auto$setundef.cc:501:execute$3911
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3912
  end
  cell $anyseq $auto$setundef.cc:501:execute$3913
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3914
  end
  cell $anyseq $auto$setundef.cc:501:execute$3915
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3916
  end
  cell $anyseq $auto$setundef.cc:501:execute$3917
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3918
  end
  cell $anyseq $auto$setundef.cc:501:execute$3919
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3920
  end
  cell $anyseq $auto$setundef.cc:501:execute$3921
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3922
  end
  cell $anyseq $auto$setundef.cc:501:execute$3923
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3924
  end
  cell $anyseq $auto$setundef.cc:501:execute$3925
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3926
  end
  cell $anyseq $auto$setundef.cc:501:execute$3927
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3928
  end
  cell $anyseq $auto$setundef.cc:501:execute$3929
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3930
  end
  cell $anyseq $auto$setundef.cc:501:execute$3931
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3932
  end
  cell $anyseq $auto$setundef.cc:501:execute$3933
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3934
  end
  cell $anyseq $auto$setundef.cc:501:execute$3935
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3936
  end
  cell $anyseq $auto$setundef.cc:501:execute$3937
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3938
  end
  cell $anyseq $auto$setundef.cc:501:execute$3939
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3940
  end
  cell $anyseq $auto$setundef.cc:501:execute$3941
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3942
  end
  cell $anyseq $auto$setundef.cc:501:execute$3943
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3944
  end
  cell $anyseq $auto$setundef.cc:501:execute$3945
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3946
  end
  cell $anyseq $auto$setundef.cc:501:execute$3947
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3948
  end
  cell $anyseq $auto$setundef.cc:501:execute$3949
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3950
  end
  cell $anyseq $auto$setundef.cc:501:execute$3951
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3952
  end
  cell $anyseq $auto$setundef.cc:501:execute$3953
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3954
  end
  cell $anyseq $auto$setundef.cc:501:execute$3955
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3956
  end
  cell $anyseq $auto$setundef.cc:501:execute$3957
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3958
  end
  cell $anyseq $auto$setundef.cc:501:execute$3959
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3960
  end
  cell $anyseq $auto$setundef.cc:501:execute$3961
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3962
  end
  cell $anyseq $auto$setundef.cc:501:execute$3963
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3964
  end
  cell $anyseq $auto$setundef.cc:501:execute$3965
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3966
  end
  cell $anyseq $auto$setundef.cc:501:execute$3967
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3968
  end
  cell $anyseq $auto$setundef.cc:501:execute$3969
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$3970
  end
  attribute \src "hyperram.v:1000.31-1000.52"
  cell $eq $eq$hyperram.v:1000$1479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tpre_r
    connect \Y $eq$hyperram.v:1000$1479_Y
  end
  attribute \src "hyperram.v:1002.24-1002.51"
  cell $eq $eq$hyperram.v:1002$1484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3639
    connect \B 1'1
    connect \Y $eq$hyperram.v:1002$1484_Y
  end
  attribute \src "hyperram.v:1002.57-1002.76"
  cell $eq $eq$hyperram.v:1002$1486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:1002$1486_Y
  end
  attribute \src "hyperram.v:1003.30-1003.46"
  cell $eq $eq$hyperram.v:1003$1488
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 3'101
    connect \Y $eq$hyperram.v:1003$1488_Y
  end
  attribute \src "hyperram.v:1005.24-1005.50"
  cell $eq $eq$hyperram.v:1005$1493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3639
    connect \B 2'10
    connect \Y $eq$hyperram.v:1005$1493_Y
  end
  attribute \src "hyperram.v:1005.56-1005.78"
  cell $eq $eq$hyperram.v:1005$1495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:1005$1495_Y
  end
  attribute \src "hyperram.v:1006.35-1006.51"
  cell $eq $eq$hyperram.v:1006$1497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $eq$hyperram.v:1006$1497_Y
  end
  attribute \src "hyperram.v:1008.56-1008.80"
  cell $eq $eq$hyperram.v:1008$1504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'11
    connect \Y $eq$hyperram.v:1008$1504_Y
  end
  attribute \src "hyperram.v:1010.40-1010.105"
  cell $eq $eq$hyperram.v:1010$1512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:1010$1511_Y
    connect \Y $eq$hyperram.v:1010$1512_Y
  end
  attribute \src "hyperram.v:1012.39-1012.105"
  cell $eq $eq$hyperram.v:1012$1519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:1012$1518_Y
    connect \Y $eq$hyperram.v:1012$1519_Y
  end
  attribute \src "hyperram.v:1015.24-1015.55"
  cell $eq $eq$hyperram.v:1015$1524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3639
    connect \B 2'11
    connect \Y $eq$hyperram.v:1015$1524_Y
  end
  attribute \src "hyperram.v:1015.61-1015.82"
  cell $eq $eq$hyperram.v:1015$1526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'101
    connect \Y $eq$hyperram.v:1015$1526_Y
  end
  attribute \src "hyperram.v:1016.36-1016.66"
  cell $eq $eq$hyperram.v:1016$1530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B { $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [6:0] }
    connect \Y $eq$hyperram.v:1016$1530_Y
  end
  attribute \src "hyperram.v:1018.38-1018.53"
  cell $eq $eq$hyperram.v:1018$1531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:1018$1531_Y
  end
  attribute \src "hyperram.v:1020.38-1020.53"
  cell $eq $eq$hyperram.v:1020$1532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:1020$1532_Y
  end
  attribute \src "hyperram.v:1024.36-1024.52"
  cell $eq $eq$hyperram.v:1024$1541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 2'11
    connect \Y $eq$hyperram.v:1024$1541_Y
  end
  attribute \src "hyperram.v:1026.25-1026.54"
  cell $eq $eq$hyperram.v:1026$1546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3639
    connect \B 3'100
    connect \Y $eq$hyperram.v:1026$1546_Y
  end
  attribute \src "hyperram.v:1026.60-1026.88"
  cell $eq $eq$hyperram.v:1026$1547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3639
    connect \B 3'101
    connect \Y $eq$hyperram.v:1026$1547_Y
  end
  attribute \src "hyperram.v:1026.95-1026.116"
  cell $eq $eq$hyperram.v:1026$1550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'110
    connect \Y $eq$hyperram.v:1026$1550_Y
  end
  attribute \src "hyperram.v:1027.32-1027.54"
  cell $eq $eq$hyperram.v:1027$1552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tpost_r
    connect \Y $eq$hyperram.v:1027$1552_Y
  end
  attribute \src "hyperram.v:1029.24-1029.52"
  cell $eq $eq$hyperram.v:1029$1557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3639
    connect \B 3'110
    connect \Y $eq$hyperram.v:1029$1557_Y
  end
  attribute \src "hyperram.v:1029.58-1029.79"
  cell $logic_not $eq$hyperram.v:1029$1559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \Y $eq$hyperram.v:1029$1559_Y
  end
  attribute \src "hyperram.v:1030.32-1030.53"
  cell $eq $eq$hyperram.v:1030$1561
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tcsh_r
    connect \Y $eq$hyperram.v:1030$1561_Y
  end
  attribute \src "hyperram.v:1038.24-1038.52"
  cell $logic_not $eq$hyperram.v:1038$1569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3639
    connect \Y $eq$hyperram.v:1038$1569_Y
  end
  attribute \src "hyperram.v:1056.9-1056.32"
  cell $logic_not $eq$hyperram.v:1056$1594
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3659
    connect \Y $eq$hyperram.v:1056$1594_Y
  end
  attribute \src "hyperram.v:1071.13-1071.33"
  cell $eq $eq$hyperram.v:1071$1630
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 1'1
    connect \Y $0$past$hyperram.v:1071$180$0[0:0]$573
  end
  attribute \src "hyperram.v:1072.30-1072.42"
  cell $logic_not $eq$hyperram.v:1072$1601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \datar_r
    connect \Y $eq$hyperram.v:1072$1601_Y
  end
  attribute \src "hyperram.v:1084.16-1084.41"
  cell $eq $eq$hyperram.v:1084$1607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [31:24]
    connect \B $past$hyperram.v:1084$183$0
    connect \Y $eq$hyperram.v:1084$1607_Y
  end
  attribute \src "hyperram.v:1085.16-1085.41"
  cell $eq $eq$hyperram.v:1085$1608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [23:16]
    connect \B $past$hyperram.v:1084$183$0
    connect \Y $eq$hyperram.v:1085$1608_Y
  end
  attribute \src "hyperram.v:1086.16-1086.41"
  cell $eq $eq$hyperram.v:1086$1609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [15:8]
    connect \B $past$hyperram.v:1084$183$0
    connect \Y $eq$hyperram.v:1086$1609_Y
  end
  attribute \src "hyperram.v:1087.16-1087.41"
  cell $eq $eq$hyperram.v:1087$1610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [7:0]
    connect \B $past$hyperram.v:1084$183$0
    connect \Y $eq$hyperram.v:1087$1610_Y
  end
  attribute \src "hyperram.v:1095.29-1095.53"
  cell $eq $eq$hyperram.v:1095$1624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \dataw_r
    connect \B $past$hyperram.v:1095$191$0
    connect \Y $eq$hyperram.v:1095$1624_Y
  end
  attribute \src "hyperram.v:1096.26-1096.47"
  cell $eq $eq$hyperram.v:1096$1625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \sel_r
    connect \B $past$hyperram.v:1096$192$0
    connect \Y $eq$hyperram.v:1096$1625_Y
  end
  attribute \src "hyperram.v:1097.29-1097.60"
  cell $eq $eq$hyperram.v:1097$1626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [46]
    connect \B $past$hyperram.v:1097$193$0
    connect \Y $eq$hyperram.v:1097$1626_Y
  end
  attribute \src "hyperram.v:1098.28-1098.53"
  cell $eq $eq$hyperram.v:1098$1628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [47]
    connect \B $not$hyperram.v:1098$1627_Y
    connect \Y $eq$hyperram.v:1098$1628_Y
  end
  attribute \src "hyperram.v:240.10-240.26"
  cell $logic_not $eq$hyperram.v:240$344
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $eq$hyperram.v:240$344_Y
  end
  attribute \src "hyperram.v:240.32-240.47"
  cell $logic_not $eq$hyperram.v:240$345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \Y $eq$hyperram.v:240$345_Y
  end
  attribute \src "hyperram.v:297.9-297.25"
  cell $eq $eq$hyperram.v:297$368
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:297$368_Y
  end
  attribute \src "hyperram.v:726.13-726.25"
  cell $eq $eq$hyperram.v:726$1181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:726$1181_Y
  end
  attribute \src "hyperram.v:855.11-855.33"
  cell $eq $eq$hyperram.v:855$1336
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \B $not$hyperram.v:855$1335_Y
    connect \Y $eq$hyperram.v:855$1336_Y
  end
  attribute \src "hyperram.v:867.24-867.47"
  cell $eq $eq$hyperram.v:867$1346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tcsh_r
    connect \B $past$hyperram.v:867$119$0
    connect \Y $eq$hyperram.v:867$1346_Y
  end
  attribute \src "hyperram.v:868.24-868.47"
  cell $eq $eq$hyperram.v:868$1347
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpre_r
    connect \B $past$hyperram.v:868$120$0
    connect \Y $eq$hyperram.v:868$1347_Y
  end
  attribute \src "hyperram.v:869.25-869.50"
  cell $eq $eq$hyperram.v:869$1348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpost_r
    connect \B $past$hyperram.v:869$121$0
    connect \Y $eq$hyperram.v:869$1348_Y
  end
  attribute \src "hyperram.v:872.27-872.52"
  cell $eq $eq$hyperram.v:872$1350
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B $past$hyperram.v:871$122$0
    connect \Y $eq$hyperram.v:872$1350_Y
  end
  attribute \src "hyperram.v:877.26-877.49"
  cell $eq $eq$hyperram.v:877$1353
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B $past$hyperram.v:876$124$0
    connect \Y $eq$hyperram.v:877$1353_Y
  end
  attribute \src "hyperram.v:879.26-879.44"
  cell $eq $eq$hyperram.v:879$1354
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:879$1354_Y
  end
  attribute \src "hyperram.v:881.12-881.53"
  cell $eq $eq$hyperram.v:881$1355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fixed_latency_r
    connect \B $past$hyperram.v:881$126$0
    connect \Y $eq$hyperram.v:881$1355_Y
  end
  attribute \src "hyperram.v:882.12-882.55"
  cell $eq $eq$hyperram.v:882$1356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \double_latency_r
    connect \B $past$hyperram.v:882$127$0
    connect \Y $eq$hyperram.v:882$1356_Y
  end
  attribute \src "hyperram.v:894.12-894.58"
  cell $eq $eq$hyperram.v:894$1366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B $shiftx$hyperram.v:0$1365_Y
    connect \Y $eq$hyperram.v:894$1366_Y
  end
  attribute \src "hyperram.v:908.12-908.61"
  cell $eq $eq$hyperram.v:908$1370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B $shiftx$hyperram.v:0$1369_Y
    connect \Y $eq$hyperram.v:908$1370_Y
  end
  attribute \src "hyperram.v:929.30-929.62"
  cell $eq $eq$hyperram.v:929$1381
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_o
    connect \B $not$hyperram.v:335$386_Y [0]
    connect \Y $eq$hyperram.v:929$1381_Y
  end
  attribute \src "hyperram.v:949.30-949.58"
  cell $eq $eq$hyperram.v:949$1391
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \B $not$hyperram.v:949$1390_Y
    connect \Y $eq$hyperram.v:949$1391_Y
  end
  attribute \src "hyperram.v:986.24-986.46"
  cell $logic_not $eq$hyperram.v:986$1444
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3489
    connect \Y $eq$hyperram.v:986$1444_Y
  end
  attribute \src "hyperram.v:996.24-996.57"
  cell $eq $eq$hyperram.v:996$1465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3639
    connect \B \bus_state_r
    connect \Y $eq$hyperram.v:996$1465_Y
  end
  attribute \src "hyperram.v:997.27-997.64"
  cell $eq $eq$hyperram.v:997$1470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3659
    connect \B $add$hyperram.v:997$1469_Y
    connect \Y $eq$hyperram.v:997$1470_Y
  end
  attribute \src "hyperram.v:172.17-172.35"
  cell $ge $ge$hyperram.v:172$329
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_i
    connect \B 2'10
    connect \Y $ge$hyperram.v:172$329_Y
  end
  attribute \src "hyperram.v:174.18-174.40"
  cell $ge $ge$hyperram.v:174$332
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_i
    connect \B 3'100
    connect \Y $ge$hyperram.v:174$332_Y
  end
  attribute \src "hyperram.v:860.24-860.42"
  cell $ge $ge$hyperram.v:860$1339
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B 2'10
    connect \Y $ge$hyperram.v:860$1339_Y
  end
  attribute \src "hyperram.v:861.25-861.47"
  cell $ge $ge$hyperram.v:861$1340
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B 3'100
    connect \Y $ge$hyperram.v:861$1340_Y
  end
  attribute \src "hyperram.v:871.8-871.37"
  cell $ge $ge$hyperram.v:871$1349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:871$122$0
    connect \B 3'100
    connect \Y $ge$hyperram.v:871$1349_Y
  end
  attribute \src "hyperram.v:876.8-876.33"
  cell $ge $ge$hyperram.v:876$1352
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:876$124$0
    connect \B 2'10
    connect \Y $ge$hyperram.v:876$1352_Y
  end
  attribute \module_not_derived 1
  attribute \src "hyperram.v:0.0-0.0"
  cell $initstate $initstate$196
    connect \Y $0$formal$hyperram.v:392$195_EN[0:0]$1647
  end
  attribute \src "hyperram.v:1002.7-1002.52"
  cell $logic_and $logic_and$hyperram.v:1002$1485
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$1483_Y
    connect \B $eq$hyperram.v:1002$1484_Y
    connect \Y $logic_and$hyperram.v:1002$1485_Y
  end
  attribute \src "hyperram.v:1002.7-1002.77"
  cell $logic_and $logic_and$hyperram.v:1002$1487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$1485_Y
    connect \B $eq$hyperram.v:1002$1486_Y
    connect \Y $logic_and$hyperram.v:1002$1487_Y
  end
  attribute \src "hyperram.v:1005.7-1005.51"
  cell $logic_and $logic_and$hyperram.v:1005$1494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$1483_Y
    connect \B $eq$hyperram.v:1005$1493_Y
    connect \Y $logic_and$hyperram.v:1005$1494_Y
  end
  attribute \src "hyperram.v:1005.7-1005.79"
  cell $logic_and $logic_and$hyperram.v:1005$1496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1005$1494_Y
    connect \B $eq$hyperram.v:1005$1495_Y
    connect \Y $logic_and$hyperram.v:1005$1496_Y
  end
  attribute \src "hyperram.v:1008.7-1008.81"
  cell $logic_and $logic_and$hyperram.v:1008$1505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1005$1494_Y
    connect \B $eq$hyperram.v:1008$1504_Y
    connect \Y $logic_and$hyperram.v:1008$1505_Y
  end
  attribute \src "hyperram.v:1015.7-1015.12"
  cell $logic_and $logic_and$hyperram.v:1015$1523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1431_Y }
    connect \B $logic_not$hyperram.v:0$1522_Y
    connect \Y $logic_and$hyperram.v:1015$1523_Y
  end
  attribute \src "hyperram.v:1015.7-1015.56"
  cell $logic_and $logic_and$hyperram.v:1015$1525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1015$1523_Y
    connect \B $eq$hyperram.v:1015$1524_Y
    connect \Y $logic_and$hyperram.v:1015$1525_Y
  end
  attribute \src "hyperram.v:1015.7-1015.83"
  cell $logic_and $logic_and$hyperram.v:1015$1527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1015$1525_Y
    connect \B $eq$hyperram.v:1015$1526_Y
    connect \Y $logic_and$hyperram.v:1015$1527_Y
  end
  attribute \src "hyperram.v:1023.7-1023.56"
  cell $logic_and $logic_and$hyperram.v:1023$1538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$1483_Y
    connect \B $eq$hyperram.v:1015$1524_Y
    connect \Y $logic_and$hyperram.v:1023$1538_Y
  end
  attribute \src "hyperram.v:1023.7-1023.84"
  cell $logic_and $logic_and$hyperram.v:1023$1540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1023$1538_Y
    connect \B $eq$hyperram.v:1005$1495_Y
    connect \Y $logic_and$hyperram.v:1023$1540_Y
  end
  attribute \src "hyperram.v:1026.7-1026.90"
  cell $logic_and $logic_and$hyperram.v:1026$1549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$1483_Y
    connect \B $logic_or$hyperram.v:1026$1548_Y
    connect \Y $logic_and$hyperram.v:1026$1549_Y
  end
  attribute \src "hyperram.v:1026.7-1026.117"
  cell $logic_and $logic_and$hyperram.v:1026$1551
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1026$1549_Y
    connect \B $eq$hyperram.v:1026$1550_Y
    connect \Y $logic_and$hyperram.v:1026$1551_Y
  end
  attribute \src "hyperram.v:1029.7-1029.53"
  cell $logic_and $logic_and$hyperram.v:1029$1558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$1483_Y
    connect \B $eq$hyperram.v:1029$1557_Y
    connect \Y $logic_and$hyperram.v:1029$1558_Y
  end
  attribute \src "hyperram.v:1029.7-1029.80"
  cell $logic_and $logic_and$hyperram.v:1029$1560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1029$1558_Y
    connect \B $eq$hyperram.v:1029$1559_Y
    connect \Y $logic_and$hyperram.v:1029$1560_Y
  end
  attribute \src "hyperram.v:1038.7-1038.96"
  cell $logic_and $logic_and$hyperram.v:1038$1573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$1570_Y
    connect \B $logic_or$hyperram.v:1038$1572_Y
    connect \Y $logic_and$hyperram.v:1038$1573_Y
  end
  attribute \src "hyperram.v:1041.7-1041.64"
  cell $logic_and $logic_and$hyperram.v:1041$1577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1029$1559_Y
    connect \B $eq$hyperram.v:1029$1557_Y
    connect \Y $logic_and$hyperram.v:1041$1577_Y
  end
  attribute \src "hyperram.v:1044.7-1044.47"
  cell $logic_and $logic_and$hyperram.v:1044$1580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:1044$1578_Y
    connect \B $eq$hyperram.v:1029$1559_Y
    connect \Y $logic_and$hyperram.v:1044$1580_Y
  end
  attribute \src "hyperram.v:1044.7-1044.81"
  cell $logic_and $logic_and$hyperram.v:1044$1582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1044$1580_Y
    connect \B $eq$hyperram.v:1038$1569_Y
    connect \Y $logic_and$hyperram.v:1044$1582_Y
  end
  attribute \src "hyperram.v:1044.7-1044.104"
  cell $logic_and $logic_and$hyperram.v:1044$1584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1044$1582_Y
    connect \B $logic_not$hyperram.v:1044$1583_Y
    connect \Y $logic_and$hyperram.v:1044$1584_Y
  end
  attribute \src "hyperram.v:1044.7-1044.122"
  cell $logic_and $logic_and$hyperram.v:1044$1585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1044$1584_Y
    connect \B $past$hyperram.v:1038$171$0
    connect \Y $logic_and$hyperram.v:1044$1585_Y
  end
  attribute \src "hyperram.v:1055.7-1055.64"
  cell $logic_and $logic_and$hyperram.v:1055$1593
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1026$1547_Y
    connect \B $eq$hyperram.v:1026$1550_Y
    connect \Y $logic_and$hyperram.v:1055$1593_Y
  end
  attribute \src "hyperram.v:1056.8-1056.61"
  cell $logic_and $logic_and$hyperram.v:1056$1596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1056$1594_Y
    connect \B $ne$hyperram.v:1056$1595_Y
    connect \Y $logic_and$hyperram.v:1056$1596_Y
  end
  attribute \src "hyperram.v:1078.7-1078.62"
  cell $logic_and $logic_and$hyperram.v:1078$1604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1015$1526_Y
    connect \B $logic_or$hyperram.v:1078$1603_Y
    connect \Y $logic_and$hyperram.v:1078$1604_Y
  end
  attribute \src "hyperram.v:1078.7-1078.99"
  cell $logic_and $logic_and$hyperram.v:1078$1606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1078$1604_Y
    connect \B $ne$hyperram.v:1078$1605_Y
    connect \Y $logic_and$hyperram.v:1078$1606_Y
  end
  attribute \src "hyperram.v:1093.6-1093.35"
  cell $logic_and $logic_and$hyperram.v:1093$1612
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$hyperram.v:1044$1578_Y
    connect \Y $logic_and$hyperram.v:1093$1612_Y
  end
  attribute \src "hyperram.v:1093.6-1093.45"
  cell $logic_and $logic_and$hyperram.v:1093$1614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1093$1612_Y
    connect \B $logic_not$hyperram.v:1035$1562_Y
    connect \Y $logic_and$hyperram.v:1093$1614_Y
  end
  attribute \src "hyperram.v:1094.7-1094.75"
  cell $logic_and $logic_and$hyperram.v:1094$1621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$1570_Y
    connect \B $past$hyperram.v:1038$170$0
    connect \Y $logic_and$hyperram.v:1094$1621_Y
  end
  attribute \src "hyperram.v:1094.7-1094.86"
  cell $logic_and $logic_and$hyperram.v:1094$1623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1094$1621_Y
    connect \B $logic_not$hyperram.v:1094$1622_Y
    connect \Y $logic_and$hyperram.v:1094$1623_Y
  end
  attribute \src "hyperram.v:145.9-145.31"
  cell $logic_and $logic_and$hyperram.v:145$321
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_start
    connect \B $logic_not$hyperram.v:1094$1622_Y
    connect \Y $logic_and$hyperram.v:145$321_Y
  end
  attribute \src "hyperram.v:164.9-164.62"
  cell $logic_and $logic_and$hyperram.v:164$328
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:164$324_Y
    connect \B $logic_or$hyperram.v:164$327_Y
    connect \Y $logic_and$hyperram.v:164$328_Y
  end
  attribute \src "hyperram.v:245.24-245.63"
  cell $logic_and $logic_and$hyperram.v:245$349
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:240$344_Y
    connect \B $ne$hyperram.v:245$348_Y
    connect \Y $logic_and$hyperram.v:245$349_Y
  end
  attribute \src "hyperram.v:270.21-270.70"
  cell $logic_and $logic_and$hyperram.v:270$356
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:1047$1586_Y
    connect \B $ne$hyperram.v:270$355_Y
    connect \Y $logic_and$hyperram.v:270$356_Y
  end
  attribute \src "hyperram.v:270.21-270.97"
  cell $logic_and $logic_and$hyperram.v:270$358
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$356_Y
    connect \B $ne$hyperram.v:270$357_Y
    connect \Y $logic_and$hyperram.v:270$358_Y
  end
  attribute \src "hyperram.v:270.103-270.146"
  cell $logic_and $logic_and$hyperram.v:270$361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1015$1526_Y
    connect \B $lt$hyperram.v:270$360_Y
    connect \Y $logic_and$hyperram.v:270$361_Y
  end
  attribute \src "hyperram.v:270.21-270.147"
  cell $logic_and $logic_and$hyperram.v:270$363
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$358_Y
    connect \B $logic_not$hyperram.v:270$362_Y
    connect \Y \clk_active
  end
  attribute \src "hyperram.v:309.10-309.37"
  cell $logic_and $logic_and$hyperram.v:309$370
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_i
    connect \B $logic_not$hyperram.v:309$369_Y
    connect \Y $logic_and$hyperram.v:309$370_Y
  end
  attribute \src "hyperram.v:309.43-309.66"
  cell $logic_and $logic_and$hyperram.v:309$371
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rwds_r
    connect \B \read_cnt_r [0]
    connect \Y $logic_and$hyperram.v:309$371_Y
  end
  attribute \src "hyperram.v:338.20-338.69"
  cell $logic_and $logic_and$hyperram.v:338$390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:338$388_Y
    connect \B $ne$hyperram.v:333$379_Y
    connect \Y \hb_dq_oen
  end
  attribute \src "hyperram.v:402.10-402.15"
  cell $logic_and $logic_and$hyperram.v:402$789
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$786_Y }
    connect \B $logic_not$hyperram.v:0$788_Y
    connect \Y $logic_and$hyperram.v:402$789_Y
  end
  attribute \src "hyperram.v:402.26-402.31"
  cell $logic_and $logic_and$hyperram.v:402$793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:0$791_Y
    connect \B { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_and$hyperram.v:402$793_Y
  end
  attribute \src "hyperram.v:854.6-854.28"
  cell $logic_and $logic_and$hyperram.v:854$1334
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$hyperram.v:1035$1562_Y
    connect \Y $logic_and$hyperram.v:1035$1563_Y
  end
  attribute \src "hyperram.v:866.7-866.63"
  cell $logic_and $logic_and$hyperram.v:866$1345
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1038$1569_Y
    connect \B $0$past$hyperram.v:1071$180$0[0:0]$573
    connect \Y $logic_and$hyperram.v:866$1345_Y
  end
  attribute \src "hyperram.v:922.7-922.46"
  cell $logic_and $logic_and$hyperram.v:922$1375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1005$1495_Y
    connect \B $logic_not$hyperram.v:335$382_Y
    connect \Y $logic_and$hyperram.v:335$383_Y
  end
  attribute \src "hyperram.v:954.6-954.34"
  cell $logic_and $logic_and$hyperram.v:954$1392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $and$hyperram.v:0$786_Y
    connect \Y $logic_and$hyperram.v:954$1392_Y
  end
  attribute \src "hyperram.v:965.64-965.102"
  cell $logic_and $logic_and$hyperram.v:965$1407
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1005$1495_Y
    connect \B \CA_r [46]
    connect \Y $logic_and$hyperram.v:965$1407_Y
  end
  attribute \src "hyperram.v:983.7-983.12"
  cell $logic_and $logic_and$hyperram.v:983$1434
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:0$1432_Y
    connect \B { 31'0000000000000000000000000000000 \clk_i }
    connect \Y $logic_and$hyperram.v:1002$1483_Y
  end
  attribute \src "hyperram.v:983.7-983.48"
  cell $logic_and $logic_and$hyperram.v:983$1436
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$1483_Y
    connect \B $eq$hyperram.v:1056$1594_Y
    connect \Y $logic_and$hyperram.v:983$1436_Y
  end
  attribute \src "hyperram.v:983.7-983.82"
  cell $logic_and $logic_and$hyperram.v:983$1438
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:983$1436_Y
    connect \B $ne$hyperram.v:983$1437_Y
    connect \Y $logic_and$hyperram.v:983$1438_Y
  end
  attribute \src "hyperram.v:986.7-986.47"
  cell $logic_and $logic_and$hyperram.v:986$1445
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$1483_Y
    connect \B $eq$hyperram.v:986$1444_Y
    connect \Y $logic_and$hyperram.v:986$1445_Y
  end
  attribute \src "hyperram.v:986.7-986.81"
  cell $logic_and $logic_and$hyperram.v:986$1447
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:986$1445_Y
    connect \B $eq$hyperram.v:1026$1547_Y
    connect \Y $logic_and$hyperram.v:986$1447_Y
  end
  attribute \src "hyperram.v:989.7-989.53"
  cell $logic_and $logic_and$hyperram.v:989$1454
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$1483_Y
    connect \B $eq$hyperram.v:1038$1569_Y
    connect \Y $logic_and$hyperram.v:1038$1570_Y
  end
  attribute \src "hyperram.v:989.7-989.82"
  cell $logic_and $logic_and$hyperram.v:989$1456
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$1570_Y
    connect \B $eq$hyperram.v:1056$1594_Y
    connect \Y $logic_and$hyperram.v:989$1456_Y
  end
  attribute \src "hyperram.v:989.7-989.99"
  cell $logic_and $logic_and$hyperram.v:989$1457
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:989$1456_Y
    connect \B $auto$clk2fflogic.cc:156:execute$3619
    connect \Y $logic_and$hyperram.v:989$1457_Y
  end
  attribute \src "hyperram.v:996.7-996.58"
  cell $logic_and $logic_and$hyperram.v:996$1466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1002$1483_Y
    connect \B $eq$hyperram.v:996$1465_Y
    connect \Y $logic_and$hyperram.v:996$1466_Y
  end
  attribute \src "hyperram.v:996.7-996.85"
  cell $logic_and $logic_and$hyperram.v:996$1468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:996$1466_Y
    connect \B $ne$hyperram.v:1047$1586_Y
    connect \Y $logic_and$hyperram.v:996$1468_Y
  end
  attribute \src "hyperram.v:999.7-999.79"
  cell $logic_and $logic_and$hyperram.v:999$1478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$1570_Y
    connect \B $0$past$hyperram.v:1071$180$0[0:0]$573
    connect \Y $logic_and$hyperram.v:999$1478_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1432
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1431_Y }
    connect \Y $logic_not$hyperram.v:0$1432_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \clk_i }
    connect \Y $logic_not$hyperram.v:0$1522_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$788
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_not$hyperram.v:0$788_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$786_Y }
    connect \Y $logic_not$hyperram.v:0$791_Y
  end
  attribute \src "hyperram.v:1010.97-1010.105"
  cell $logic_not $logic_not$hyperram.v:1010$1510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [47]
    connect \Y $auto$wreduce.cc:454:run$3453 [0]
  end
  attribute \src "hyperram.v:1035.22-1035.28"
  cell $logic_not $logic_not$hyperram.v:1035$1562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y $logic_not$hyperram.v:1035$1562_Y
  end
  attribute \src "hyperram.v:1038.80-1038.95"
  cell $logic_not $logic_not$hyperram.v:1038$1571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1038$171$0
    connect \Y $logic_not$hyperram.v:1038$1571_Y
  end
  attribute \src "hyperram.v:1044.7-1044.20"
  cell $logic_not $logic_not$hyperram.v:1044$1578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hyperram.v:0$786_Y
    connect \Y $logic_not$hyperram.v:1044$1578_Y
  end
  attribute \src "hyperram.v:1044.85-1044.104"
  cell $logic_not $logic_not$hyperram.v:1044$1583
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1038$170$0
    connect \Y $logic_not$hyperram.v:1044$1583_Y
  end
  attribute \src "hyperram.v:1059.33-1059.48"
  cell $logic_not $logic_not$hyperram.v:1059$1597
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_timeout_r
    connect \Y $logic_not$hyperram.v:1059$1597_Y
  end
  attribute \src "hyperram.v:1094.79-1094.86"
  cell $logic_not $logic_not$hyperram.v:1094$1622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \Y $logic_not$hyperram.v:1094$1622_Y
  end
  attribute \src "hyperram.v:164.9-164.22"
  cell $logic_not $logic_not$hyperram.v:164$324
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$hyperram.v:164$323_Y
    connect \Y $logic_not$hyperram.v:164$324_Y
  end
  attribute \src "hyperram.v:270.101-270.147"
  cell $logic_not $logic_not$hyperram.v:270$362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$361_Y
    connect \Y $logic_not$hyperram.v:270$362_Y
  end
  attribute \src "hyperram.v:309.23-309.37"
  cell $logic_not $logic_not$hyperram.v:309$369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r [0]
    connect \Y $logic_not$hyperram.v:309$369_Y
  end
  attribute \src "hyperram.v:335.50-335.61"
  cell $logic_not $logic_not$hyperram.v:335$382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [46]
    connect \Y $logic_not$hyperram.v:335$382_Y
  end
  attribute \src "hyperram.v:393.16-393.22"
  cell $logic_not $logic_not$hyperram.v:393$1651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \Y $0$formal$hyperram.v:393$197_CHECK[0:0]$1649
  end
  attribute \src "hyperram.v:889.26-889.36"
  cell $logic_not $logic_not$hyperram.v:889$1362
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_dq_oen
    connect \Y $logic_not$hyperram.v:889$1362_Y
  end
  attribute \src "hyperram.v:923.28-923.40"
  cell $logic_not $logic_not$hyperram.v:923$1376
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_oen
    connect \Y $logic_not$hyperram.v:923$1376_Y
  end
  attribute \src "hyperram.v:931.30-931.40"
  cell $logic_not $logic_not$hyperram.v:931$1382
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_o
    connect \Y $logic_not$hyperram.v:931$1382_Y
  end
  attribute \src "hyperram.v:945.27-945.36"
  cell $logic_not $logic_not$hyperram.v:945$1387
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \Y $logic_not$hyperram.v:945$1387_Y
  end
  attribute \src "hyperram.v:1026.24-1026.89"
  cell $logic_or $logic_or$hyperram.v:1026$1548
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1026$1546_Y
    connect \B $eq$hyperram.v:1026$1547_Y
    connect \Y $logic_or$hyperram.v:1026$1548_Y
  end
  attribute \src "hyperram.v:1038.58-1038.95"
  cell $logic_or $logic_or$hyperram.v:1038$1572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1038$170$0
    connect \B $logic_not$hyperram.v:1038$1571_Y
    connect \Y $logic_or$hyperram.v:1038$1572_Y
  end
  attribute \src "hyperram.v:1078.35-1078.61"
  cell $logic_or $logic_or$hyperram.v:1078$1603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1078$181$0
    connect \B \rwds_r
    connect \Y $logic_or$hyperram.v:1078$1603_Y
  end
  attribute \src "hyperram.v:164.27-164.61"
  cell $logic_or $logic_or$hyperram.v:164$327
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \B $logic_and$hyperram.v:145$321_Y
    connect \Y $logic_or$hyperram.v:164$327_Y
  end
  attribute \src "hyperram.v:240.9-240.48"
  cell $logic_or $logic_or$hyperram.v:240$346
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:240$344_Y
    connect \B $eq$hyperram.v:240$345_Y
    connect \Y $logic_or$hyperram.v:240$346_Y
  end
  attribute \src "hyperram.v:309.9-309.67"
  cell $logic_or $logic_or$hyperram.v:309$372
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:309$370_Y
    connect \B $logic_and$hyperram.v:309$371_Y
    connect \Y $logic_or$hyperram.v:309$372_Y
  end
  attribute \src "hyperram.v:328.19-328.51"
  cell $logic_or $logic_or$hyperram.v:328$377
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1029$1559_Y
    connect \B \rst_i
    connect \Y \hb_csn_o
  end
  attribute \src "hyperram.v:333.22-333.60"
  cell $logic_or $logic_or$hyperram.v:333$380
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:333$379_Y
    connect \B \CA_r [46]
    connect \Y \hb_rwds_oen
  end
  attribute \src "hyperram.v:402.10-402.38"
  cell $logic_or $logic_or$hyperram.v:402$794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:402$789_Y
    connect \B $logic_and$hyperram.v:402$793_Y
    connect \Y $logic_or$hyperram.v:402$794_Y
  end
  attribute \src "hyperram.v:888.7-888.56"
  cell $logic_or $logic_or$hyperram.v:888$1361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1002$1486_Y
    connect \B $eq$hyperram.v:1005$1495_Y
    connect \Y $logic_or$hyperram.v:888$1361_Y
  end
  attribute \src "hyperram.v:959.32-959.81"
  cell $logic_or $logic_or$hyperram.v:959$1399
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1029$1559_Y
    connect \B $0$past$hyperram.v:1071$180$0[0:0]$573
    connect \Y $logic_or$hyperram.v:959$1399_Y
  end
  attribute \src "hyperram.v:962.30-962.77"
  cell $logic_or $logic_or$hyperram.v:962$1403
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$past$hyperram.v:1071$180$0[0:0]$573
    connect \B $eq$hyperram.v:1002$1486_Y
    connect \Y $logic_or$hyperram.v:962$1403_Y
  end
  attribute \src "hyperram.v:965.38-965.103"
  cell $logic_or $logic_or$hyperram.v:965$1408
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1002$1486_Y
    connect \B $logic_and$hyperram.v:965$1407_Y
    connect \Y $logic_or$hyperram.v:965$1408_Y
  end
  attribute \src "hyperram.v:965.38-965.133"
  cell $logic_or $logic_or$hyperram.v:965$1410
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:965$1408_Y
    connect \B $eq$hyperram.v:1008$1504_Y
    connect \Y $logic_or$hyperram.v:965$1410_Y
  end
  attribute \src "hyperram.v:968.33-968.84"
  cell $logic_or $logic_or$hyperram.v:968$1414
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1005$1495_Y
    connect \B $eq$hyperram.v:1026$1550_Y
    connect \Y $logic_or$hyperram.v:968$1414_Y
  end
  attribute \src "hyperram.v:972.34-972.87"
  cell $logic_or $logic_or$hyperram.v:972$1418
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1015$1526_Y
    connect \B $eq$hyperram.v:1008$1504_Y
    connect \Y $logic_or$hyperram.v:972$1418_Y
  end
  attribute \src "hyperram.v:974.35-974.89"
  cell $logic_or $logic_or$hyperram.v:974$1422
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1005$1495_Y
    connect \B $eq$hyperram.v:1008$1504_Y
    connect \Y $logic_or$hyperram.v:974$1422_Y
  end
  attribute \src "hyperram.v:978.32-978.82"
  cell $logic_or $logic_or$hyperram.v:978$1426
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1015$1526_Y
    connect \B $eq$hyperram.v:1026$1550_Y
    connect \Y $logic_or$hyperram.v:978$1426_Y
  end
  attribute \src "hyperram.v:981.32-981.82"
  cell $logic_or $logic_or$hyperram.v:981$1430
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1026$1550_Y
    connect \B $eq$hyperram.v:1029$1559_Y
    connect \Y $logic_or$hyperram.v:981$1430_Y
  end
  attribute \src "hyperram.v:270.131-270.145"
  cell $lt $lt$hyperram.v:270$360
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'10
    connect \Y $lt$hyperram.v:270$360_Y
  end
  attribute \src "hyperram.v:1010.55-1010.81"
  cell $mul $mul$hyperram.v:1010$1507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'10
    connect \B $add$hyperram.v:1010$1506_Y
    connect \Y $auto$wreduce.cc:454:run$3454 [3:0]
  end
  attribute \src "hyperram.v:1010.55-1010.90"
  cell $mul $mul$hyperram.v:1010$1508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$3454 [3:0]
    connect \B \tacc_r
    connect \Y $auto$wreduce.cc:454:run$3455 [7:0]
  end
  attribute \src "hyperram.v:1012.54-1012.81"
  cell $mul $mul$hyperram.v:1012$1514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'10
    connect \B $add$hyperram.v:1012$1513_Y
    connect \Y $auto$wreduce.cc:454:run$3456 [3:0]
  end
  attribute \src "hyperram.v:1012.54-1012.90"
  cell $mul $mul$hyperram.v:1012$1515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$3456 [3:0]
    connect \B \tacc_r
    connect \Y $auto$wreduce.cc:454:run$3457 [7:0]
  end
  attribute \src "hyperram.v:1016.51-1016.62"
  cell $mul $mul$hyperram.v:1016$1528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 7
    connect \A 2'10
    connect \B \trmax_r
    connect \Y $auto$wreduce.cc:454:run$3458 [6:0]
  end
  attribute \src "hyperram.v:894.44-894.57"
  cell $mul $mul$hyperram.v:894$1364
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A 4'1000
    connect \B \cycle_cnt_r
    connect \Y $auto$wreduce.cc:454:run$3459 [9:0]
  end
  attribute \src "hyperram.v:1036.20-1036.37"
  cell $ne $ne$hyperram.v:1036$1564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \B \busy_r
    connect \Y $ne$hyperram.v:1036$1564_Y
  end
  attribute \src "hyperram.v:1047.7-1047.28"
  cell $reduce_bool $ne$hyperram.v:1047$1586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \Y $ne$hyperram.v:1047$1586_Y
  end
  attribute \src "hyperram.v:1056.38-1056.60"
  cell $reduce_bool $ne$hyperram.v:1056$1595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3489
    connect \Y $ne$hyperram.v:1056$1595_Y
  end
  attribute \src "hyperram.v:1078.67-1078.98"
  cell $ne $ne$hyperram.v:1078$1605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B $auto$clk2fflogic.cc:156:execute$3489
    connect \Y $ne$hyperram.v:1078$1605_Y
  end
  attribute \src "hyperram.v:245.47-245.62"
  cell $reduce_bool $ne$hyperram.v:245$348
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \Y $ne$hyperram.v:245$348_Y
  end
  attribute \src "hyperram.v:270.49-270.69"
  cell $ne $ne$hyperram.v:270$355
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 1'1
    connect \Y $ne$hyperram.v:270$355_Y
  end
  attribute \src "hyperram.v:270.75-270.96"
  cell $ne $ne$hyperram.v:270$357
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'110
    connect \Y $ne$hyperram.v:270$357_Y
  end
  attribute \src "hyperram.v:333.23-333.45"
  cell $ne $ne$hyperram.v:333$379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'100
    connect \Y $ne$hyperram.v:333$379_Y
  end
  attribute \src "hyperram.v:338.21-338.40"
  cell $ne $ne$hyperram.v:338$388
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'10
    connect \Y $ne$hyperram.v:338$388_Y
  end
  attribute \src "hyperram.v:406.16-406.37"
  cell $ne $ne$hyperram.v:406$799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \B $and$hyperram.v:0$1431_Y
    connect \Y $ne$hyperram.v:406$799_Y
  end
  attribute \src "hyperram.v:983.53-983.81"
  cell $reduce_bool $ne$hyperram.v:983$1437
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3639
    connect \Y $ne$hyperram.v:983$1437_Y
  end
  attribute \src "hyperram.v:984.30-984.63"
  cell $ne $ne$hyperram.v:984$1439
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B $auto$clk2fflogic.cc:156:execute$3639
    connect \Y $ne$hyperram.v:984$1439_Y
  end
  attribute \src "hyperram.v:109.22-109.30"
  cell $not $not$hyperram.v:109$315
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_r
    connect \Y $not$hyperram.v:109$315_Y
  end
  attribute \src "hyperram.v:1098.39-1098.53"
  cell $not $not$hyperram.v:1098$1627
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1098$194$0
    connect \Y $not$hyperram.v:1098$1627_Y
  end
  attribute \src "hyperram.v:155.18-155.25"
  cell $not $not$hyperram.v:155$322
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren_i
    connect \Y $not$hyperram.v:155$322_Y
  end
  attribute \src "hyperram.v:287.29-287.39"
  cell $not $not$hyperram.v:287$366
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \Y \hb_clkn_o
  end
  attribute \src "hyperram.v:327.20-327.26"
  cell $not $not$hyperram.v:327$375
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y \hb_rstn_o
  end
  attribute \src "hyperram.v:335.66-335.85"
  cell $not $not$hyperram.v:335$386
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$wreduce.cc:454:run$3452 [0]
    connect \Y $not$hyperram.v:335$386_Y [0]
  end
  attribute \src "hyperram.v:371.18-371.25"
  cell $not $not$hyperram.v:371$392
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \Y \ready_o
  end
  attribute \src "hyperram.v:855.20-855.33"
  cell $not $not$hyperram.v:855$1335
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hyperram.v:0$1431_Y
    connect \Y $not$hyperram.v:855$1335_Y
  end
  attribute \src "hyperram.v:949.42-949.58"
  cell $not $not$hyperram.v:949$1390
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$3499
    connect \Y $not$hyperram.v:949$1390_Y
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3032
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3033
    parameter \WIDTH 1
    connect \D \rst_i
    connect \Q $and$hyperram.v:0$786_Y
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3035
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $and$hyperram.v:0$1431_Y
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3040
    parameter \WIDTH 1
    connect \D \ready_o
    connect \Q $past$hyperram.v:1038$171$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3151
    parameter \WIDTH 4
    connect \D \tcsh_i
    connect \Q $past$hyperram.v:867$119$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3152
    parameter \WIDTH 4
    connect \D \tpre_i
    connect \Q $past$hyperram.v:868$120$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3153
    parameter \WIDTH 4
    connect \D \tpost_i
    connect \Q $past$hyperram.v:869$121$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3154
    parameter \WIDTH 5
    connect \D \trmax_i
    connect \Q $past$hyperram.v:871$122$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3156
    parameter \WIDTH 4
    connect \D \tacc_i
    connect \Q $past$hyperram.v:876$124$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3158
    parameter \WIDTH 1
    connect \D \fixed_latency_i
    connect \Q $past$hyperram.v:881$126$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3159
    parameter \WIDTH 1
    connect \D \double_latency_i
    connect \Q $past$hyperram.v:882$127$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3202
    parameter \WIDTH 1
    connect \D \valid_start
    connect \Q $past$hyperram.v:1038$170$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3212
    parameter \WIDTH 1
    connect \D $0$past$hyperram.v:1071$180$0[0:0]$573
    connect \Q $past$hyperram.v:1071$180$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3213
    parameter \WIDTH 1
    connect \D \hb_rwds_i
    connect \Q $past$hyperram.v:1078$181$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3215
    parameter \WIDTH 8
    connect \D \hb_dq_i
    connect \Q $past$hyperram.v:1084$183$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3223
    parameter \WIDTH 32
    connect \D \data_i
    connect \Q $past$hyperram.v:1095$191$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3224
    parameter \WIDTH 4
    connect \D \sel_i
    connect \Q $past$hyperram.v:1096$192$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3225
    parameter \WIDTH 1
    connect \D \regspace_i
    connect \Q $past$hyperram.v:1097$193$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3226
    parameter \WIDTH 1
    connect \D \wren_i
    connect \Q $past$hyperram.v:1098$194$0
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3227
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:402$199_CHECK[0:0]$588
    connect \Q $formal$hyperram.v:402$199_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3228
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:402$199_EN[0:0]$589
    connect \Q $formal$hyperram.v:402$199_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3229
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:405$200_CHECK[0:0]$590
    connect \Q $formal$hyperram.v:405$200_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3230
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:405$200_EN[0:0]$591
    connect \Q $formal$hyperram.v:405$200_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3287
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:854$229_CHECK[0:0]$648
    connect \Q $formal$hyperram.v:854$229_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3288
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1036$280_EN[0:0]$751
    connect \Q $formal$hyperram.v:854$229_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3289
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:860$230_CHECK[0:0]$650
    connect \Q $formal$hyperram.v:860$230_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3291
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:861$231_CHECK[0:0]$652
    connect \Q $formal$hyperram.v:861$231_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3293
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:867$232_CHECK[0:0]$654
    connect \Q $formal$hyperram.v:867$232_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3294
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:867$232_EN[0:0]$655
    connect \Q $formal$hyperram.v:867$232_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3295
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:868$233_CHECK[0:0]$656
    connect \Q $formal$hyperram.v:868$233_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3297
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:869$234_CHECK[0:0]$658
    connect \Q $formal$hyperram.v:869$234_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3299
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:872$235_CHECK[0:0]$660
    connect \Q $formal$hyperram.v:872$235_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3300
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:872$235_EN[0:0]$661
    connect \Q $formal$hyperram.v:872$235_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3301
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:874$236_CHECK[0:0]$662
    connect \Q $formal$hyperram.v:874$236_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3302
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:874$236_EN[0:0]$663
    connect \Q $formal$hyperram.v:874$236_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3303
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:877$237_CHECK[0:0]$664
    connect \Q $formal$hyperram.v:877$237_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3304
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:877$237_EN[0:0]$665
    connect \Q $formal$hyperram.v:877$237_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3305
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$238_CHECK[0:0]$666
    connect \Q $formal$hyperram.v:879$238_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3306
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$238_EN[0:0]$667
    connect \Q $formal$hyperram.v:879$238_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3307
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$239_CHECK[0:0]$668
    connect \Q $formal$hyperram.v:879$239_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3309
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:881$240_CHECK[0:0]$670
    connect \Q $formal$hyperram.v:881$240_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3311
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:889$241_CHECK[0:0]$672
    connect \Q $formal$hyperram.v:889$241_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3312
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:889$241_EN[0:0]$673
    connect \Q $formal$hyperram.v:889$241_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3313
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:891$242_CHECK[0:0]$674
    connect \Q $formal$hyperram.v:891$242_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3314
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:891$242_EN[0:0]$675
    connect \Q $formal$hyperram.v:891$242_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3315
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:893$243_CHECK[0:0]$676
    connect \Q $formal$hyperram.v:893$243_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3316
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:893$243_EN[0:0]$677
    connect \Q $formal$hyperram.v:893$243_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3317
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:907$244_CHECK[0:0]$678
    connect \Q $formal$hyperram.v:907$244_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3318
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:907$244_EN[0:0]$679
    connect \Q $formal$hyperram.v:907$244_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3319
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:923$245_CHECK[0:0]$680
    connect \Q $formal$hyperram.v:923$245_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3320
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:923$245_EN[0:0]$681
    connect \Q $formal$hyperram.v:923$245_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3321
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:925$246_CHECK[0:0]$682
    connect \Q $formal$hyperram.v:925$246_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3322
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:925$246_EN[0:0]$683
    connect \Q $formal$hyperram.v:925$246_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3323
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:929$247_CHECK[0:0]$684
    connect \Q $formal$hyperram.v:929$247_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3324
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:929$247_EN[0:0]$685
    connect \Q $formal$hyperram.v:929$247_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3325
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:931$248_CHECK[0:0]$686
    connect \Q $formal$hyperram.v:931$248_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3326
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:931$248_EN[0:0]$687
    connect \Q $formal$hyperram.v:931$248_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3327
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:937$249_CHECK[0:0]$688
    connect \Q $formal$hyperram.v:937$249_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3328
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:937$249_EN[0:0]$689
    connect \Q $formal$hyperram.v:937$249_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3329
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:939$250_CHECK[0:0]$690
    connect \Q $formal$hyperram.v:939$250_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3330
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:939$250_EN[0:0]$691
    connect \Q $formal$hyperram.v:939$250_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3331
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:944$251_CHECK[0:0]$692
    connect \Q $formal$hyperram.v:944$251_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3332
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:944$251_EN[0:0]$693
    connect \Q $formal$hyperram.v:944$251_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3333
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:945$252_CHECK[0:0]$694
    connect \Q $formal$hyperram.v:945$252_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3335
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:946$253_CHECK[0:0]$696
    connect \Q $formal$hyperram.v:946$253_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3337
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:947$254_CHECK[0:0]$698
    connect \Q $formal$hyperram.v:947$254_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3339
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:949$255_CHECK[0:0]$700
    connect \Q $formal$hyperram.v:949$255_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3340
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:949$255_EN[0:0]$701
    connect \Q $formal$hyperram.v:949$255_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3341
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:955$256_CHECK[0:0]$702
    connect \Q $formal$hyperram.v:955$256_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3342
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:955$256_EN[0:0]$703
    connect \Q $formal$hyperram.v:955$256_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3343
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:959$257_CHECK[0:0]$704
    connect \Q $formal$hyperram.v:959$257_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3344
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:959$257_EN[0:0]$705
    connect \Q $formal$hyperram.v:959$257_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3345
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:962$258_CHECK[0:0]$706
    connect \Q $formal$hyperram.v:962$258_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3346
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:962$258_EN[0:0]$707
    connect \Q $formal$hyperram.v:962$258_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3347
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:965$259_CHECK[0:0]$708
    connect \Q $formal$hyperram.v:965$259_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3348
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:965$259_EN[0:0]$709
    connect \Q $formal$hyperram.v:965$259_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3349
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:968$260_CHECK[0:0]$710
    connect \Q $formal$hyperram.v:968$260_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3350
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:968$260_EN[0:0]$711
    connect \Q $formal$hyperram.v:968$260_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3351
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:972$261_CHECK[0:0]$712
    connect \Q $formal$hyperram.v:972$261_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3352
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:972$261_EN[0:0]$713
    connect \Q $formal$hyperram.v:972$261_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3353
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:974$262_CHECK[0:0]$714
    connect \Q $formal$hyperram.v:974$262_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3354
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:974$262_EN[0:0]$715
    connect \Q $formal$hyperram.v:974$262_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3355
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:978$263_CHECK[0:0]$716
    connect \Q $formal$hyperram.v:978$263_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3356
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:978$263_EN[0:0]$717
    connect \Q $formal$hyperram.v:978$263_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3357
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:981$264_CHECK[0:0]$718
    connect \Q $formal$hyperram.v:981$264_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3358
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:981$264_EN[0:0]$719
    connect \Q $formal$hyperram.v:981$264_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3359
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:984$265_CHECK[0:0]$720
    connect \Q $formal$hyperram.v:984$265_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3360
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:984$265_EN[0:0]$721
    connect \Q $formal$hyperram.v:984$265_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3361
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:987$266_CHECK[0:0]$722
    connect \Q $formal$hyperram.v:987$266_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3362
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:987$266_EN[0:0]$723
    connect \Q $formal$hyperram.v:987$266_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3363
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:990$267_CHECK[0:0]$724
    connect \Q $formal$hyperram.v:990$267_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3364
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:990$267_EN[0:0]$725
    connect \Q $formal$hyperram.v:990$267_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3365
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:997$268_CHECK[0:0]$726
    connect \Q $formal$hyperram.v:997$268_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3366
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:997$268_EN[0:0]$727
    connect \Q $formal$hyperram.v:997$268_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3367
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1000$269_CHECK[0:0]$728
    connect \Q $formal$hyperram.v:1000$269_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3368
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1000$269_EN[0:0]$729
    connect \Q $formal$hyperram.v:1000$269_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3369
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1003$270_CHECK[0:0]$730
    connect \Q $formal$hyperram.v:1003$270_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3370
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1003$270_EN[0:0]$731
    connect \Q $formal$hyperram.v:1003$270_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3371
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1006$271_CHECK[0:0]$732
    connect \Q $formal$hyperram.v:1006$271_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3372
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1006$271_EN[0:0]$733
    connect \Q $formal$hyperram.v:1006$271_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3373
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1010$272_CHECK[0:0]$734
    connect \Q $formal$hyperram.v:1010$272_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3374
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1010$272_EN[0:0]$735
    connect \Q $formal$hyperram.v:1010$272_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3375
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1012$273_CHECK[0:0]$736
    connect \Q $formal$hyperram.v:1012$273_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3376
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1012$273_EN[0:0]$737
    connect \Q $formal$hyperram.v:1012$273_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3377
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1016$274_CHECK[0:0]$738
    connect \Q $formal$hyperram.v:1016$274_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3378
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1016$274_EN[0:0]$739
    connect \Q $formal$hyperram.v:1016$274_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3379
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1018$275_CHECK[0:0]$740
    connect \Q $formal$hyperram.v:1018$275_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3380
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1018$275_EN[0:0]$741
    connect \Q $formal$hyperram.v:1018$275_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3381
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1020$276_CHECK[0:0]$742
    connect \Q $formal$hyperram.v:1020$276_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3382
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1020$276_EN[0:0]$743
    connect \Q $formal$hyperram.v:1020$276_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3383
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1024$277_CHECK[0:0]$744
    connect \Q $formal$hyperram.v:1024$277_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3384
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1024$277_EN[0:0]$745
    connect \Q $formal$hyperram.v:1024$277_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3385
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1027$278_CHECK[0:0]$746
    connect \Q $formal$hyperram.v:1027$278_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3386
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1027$278_EN[0:0]$747
    connect \Q $formal$hyperram.v:1027$278_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3387
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1030$279_CHECK[0:0]$748
    connect \Q $formal$hyperram.v:1030$279_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3388
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1030$279_EN[0:0]$749
    connect \Q $formal$hyperram.v:1030$279_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3389
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1036$280_CHECK[0:0]$750
    connect \Q $formal$hyperram.v:1036$280_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3391
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1039$281_CHECK[0:0]$752
    connect \Q $formal$hyperram.v:1039$281_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3392
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1039$281_EN[0:0]$753
    connect \Q $formal$hyperram.v:1039$281_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3393
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1042$282_CHECK[0:0]$754
    connect \Q $formal$hyperram.v:1042$282_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3394
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1042$282_EN[0:0]$755
    connect \Q $formal$hyperram.v:1042$282_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3395
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1045$283_CHECK[0:0]$756
    connect \Q $formal$hyperram.v:1045$283_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3396
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1045$283_EN[0:0]$757
    connect \Q $formal$hyperram.v:1045$283_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3397
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1048$284_CHECK[0:0]$758
    connect \Q $formal$hyperram.v:1048$284_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3398
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1048$284_EN[0:0]$759
    connect \Q $formal$hyperram.v:1048$284_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3399
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1053$285_CHECK[0:0]$760
    connect \Q $formal$hyperram.v:1053$285_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3401
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1057$286_CHECK[0:0]$762
    connect \Q $formal$hyperram.v:1057$286_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3402
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1057$286_EN[0:0]$763
    connect \Q $formal$hyperram.v:1057$286_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3403
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1059$287_CHECK[0:0]$764
    connect \Q $formal$hyperram.v:1059$287_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3404
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1059$287_EN[0:0]$765
    connect \Q $formal$hyperram.v:1059$287_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3407
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1072$289_CHECK[0:0]$768
    connect \Q $formal$hyperram.v:1072$289_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3408
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1072$289_EN[0:0]$769
    connect \Q $formal$hyperram.v:1072$289_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3409
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1084$290_CHECK[0:0]$770
    connect \Q $formal$hyperram.v:1084$290_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3410
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1084$290_EN[0:0]$771
    connect \Q $formal$hyperram.v:1084$290_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3411
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1085$291_CHECK[0:0]$772
    connect \Q $formal$hyperram.v:1085$291_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3412
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1085$291_EN[0:0]$773
    connect \Q $formal$hyperram.v:1085$291_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3413
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1086$292_CHECK[0:0]$774
    connect \Q $formal$hyperram.v:1086$292_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3414
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1086$292_EN[0:0]$775
    connect \Q $formal$hyperram.v:1086$292_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3415
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1087$293_CHECK[0:0]$776
    connect \Q $formal$hyperram.v:1087$293_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3416
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1087$293_EN[0:0]$777
    connect \Q $formal$hyperram.v:1087$293_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3417
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1095$294_CHECK[0:0]$778
    connect \Q $formal$hyperram.v:1095$294_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3418
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1095$294_EN[0:0]$779
    connect \Q $formal$hyperram.v:1095$294_EN
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3419
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1096$295_CHECK[0:0]$780
    connect \Q $formal$hyperram.v:1096$295_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3421
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1097$296_CHECK[0:0]$782
    connect \Q $formal$hyperram.v:1097$296_CHECK
  end
  attribute \src "hyperram.v:396.1-1102.4"
  cell $ff $procdff$3423
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1098$297_CHECK[0:0]$784
    connect \Q $formal$hyperram.v:1098$297_CHECK
  end
  attribute \src "hyperram.v:402.10-402.38|hyperram.v:402.6-403.31"
  cell $mux $procmux$1850
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:402$794_Y
    connect \Y $procmux$1850_Y
  end
  attribute \src "hyperram.v:401.9-401.21|hyperram.v:401.5-403.31"
  cell $mux $procmux$1852
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$1850_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:402$199_EN[0:0]$589
  end
  attribute \src "hyperram.v:402.10-402.38|hyperram.v:402.6-403.31"
  cell $mux $procmux$1854
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3670
    connect \B $logic_and$hyperram.v:1015$1523_Y
    connect \S $logic_or$hyperram.v:402$794_Y
    connect \Y $procmux$1854_Y
  end
  attribute \src "hyperram.v:401.9-401.21|hyperram.v:401.5-403.31"
  cell $mux $procmux$1856
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3672
    connect \B $procmux$1854_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:402$199_CHECK[0:0]$588
  end
  attribute \src "hyperram.v:405.9-405.21|hyperram.v:405.5-407.8"
  cell $mux $procmux$1858
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:405$200_EN[0:0]$591
  end
  attribute \src "hyperram.v:405.9-405.21|hyperram.v:405.5-407.8"
  cell $mux $procmux$1860
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3674
    connect \B $ne$hyperram.v:406$799_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:405$200_CHECK[0:0]$590
  end
  attribute \src "hyperram.v:854.6-854.28|hyperram.v:854.2-856.5"
  cell $mux $procmux$1974
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1036$280_EN[0:0]$751
  end
  attribute \src "hyperram.v:854.6-854.28|hyperram.v:854.2-856.5"
  cell $mux $procmux$1976
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3676
    connect \B $eq$hyperram.v:855$1336_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:854$229_CHECK[0:0]$648
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-862.5"
  cell $mux $procmux$1980
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3678
    connect \B $ge$hyperram.v:860$1339_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:860$230_CHECK[0:0]$650
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-862.5"
  cell $mux $procmux$1984
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3680
    connect \B $ge$hyperram.v:861$1340_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:861$231_CHECK[0:0]$652
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$1986
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:866$1345_Y
    connect \Y $procmux$1986_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$1988
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$1986_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:867$232_EN[0:0]$655
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$1990
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3682
    connect \B $eq$hyperram.v:867$1346_Y
    connect \S $logic_and$hyperram.v:866$1345_Y
    connect \Y $procmux$1990_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$1992
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3684
    connect \B $procmux$1990_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:867$232_CHECK[0:0]$654
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$1998
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3686
    connect \B $eq$hyperram.v:868$1347_Y
    connect \S $logic_and$hyperram.v:866$1345_Y
    connect \Y $procmux$1998_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2000
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3688
    connect \B $procmux$1998_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:868$233_CHECK[0:0]$656
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2006
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3690
    connect \B $eq$hyperram.v:869$1348_Y
    connect \S $logic_and$hyperram.v:866$1345_Y
    connect \Y $procmux$2006_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2008
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3692
    connect \B $procmux$2006_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:869$234_CHECK[0:0]$658
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2011
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ge$hyperram.v:871$1349_Y
    connect \Y $procmux$2011_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2013
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2011_Y
    connect \S $logic_and$hyperram.v:866$1345_Y
    connect \Y $procmux$2013_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2015
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2013_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:872$235_EN[0:0]$661
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2018
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3694
    connect \B $eq$hyperram.v:872$1350_Y
    connect \S $ge$hyperram.v:871$1349_Y
    connect \Y $procmux$2018_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2020
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3696
    connect \B $procmux$2018_Y
    connect \S $logic_and$hyperram.v:866$1345_Y
    connect \Y $procmux$2020_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2022
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3698
    connect \B $procmux$2020_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:872$235_CHECK[0:0]$660
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2025
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$hyperram.v:871$1349_Y
    connect \Y $procmux$2025_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2027
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2025_Y
    connect \S $logic_and$hyperram.v:866$1345_Y
    connect \Y $procmux$2027_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2029
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2027_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:874$236_EN[0:0]$663
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2032
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:726$1181_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$3700
    connect \S $ge$hyperram.v:871$1349_Y
    connect \Y $procmux$2032_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2034
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3702
    connect \B $procmux$2032_Y
    connect \S $logic_and$hyperram.v:866$1345_Y
    connect \Y $procmux$2034_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2036
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3704
    connect \B $procmux$2034_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:874$236_CHECK[0:0]$662
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2039
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ge$hyperram.v:876$1352_Y
    connect \Y $procmux$2039_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2041
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2039_Y
    connect \S $logic_and$hyperram.v:866$1345_Y
    connect \Y $procmux$2041_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2043
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2041_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:877$237_EN[0:0]$665
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2046
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3706
    connect \B $eq$hyperram.v:877$1353_Y
    connect \S $ge$hyperram.v:876$1352_Y
    connect \Y $procmux$2046_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2048
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3708
    connect \B $procmux$2046_Y
    connect \S $logic_and$hyperram.v:866$1345_Y
    connect \Y $procmux$2048_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2050
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3710
    connect \B $procmux$2048_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:877$237_CHECK[0:0]$664
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2053
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$hyperram.v:876$1352_Y
    connect \Y $procmux$2053_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2055
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2053_Y
    connect \S $logic_and$hyperram.v:866$1345_Y
    connect \Y $procmux$2055_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2057
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2055_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:879$238_EN[0:0]$667
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2060
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:879$1354_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$3712
    connect \S $ge$hyperram.v:876$1352_Y
    connect \Y $procmux$2060_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2062
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3714
    connect \B $procmux$2060_Y
    connect \S $logic_and$hyperram.v:866$1345_Y
    connect \Y $procmux$2062_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2064
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3716
    connect \B $procmux$2062_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:879$238_CHECK[0:0]$666
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2070
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3718
    connect \B $eq$hyperram.v:881$1355_Y
    connect \S $logic_and$hyperram.v:866$1345_Y
    connect \Y $procmux$2070_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2072
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3720
    connect \B $procmux$2070_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:879$239_CHECK[0:0]$668
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2078
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3722
    connect \B $eq$hyperram.v:882$1356_Y
    connect \S $logic_and$hyperram.v:866$1345_Y
    connect \Y $procmux$2078_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2080
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3724
    connect \B $procmux$2078_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:881$240_CHECK[0:0]$670
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$2083
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:888$1361_Y
    connect \Y $procmux$2083_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2085
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2083_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:889$241_EN[0:0]$673
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$2088
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3726
    connect \B $logic_not$hyperram.v:889$1362_Y
    connect \S $logic_or$hyperram.v:888$1361_Y
    connect \Y $procmux$2088_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2090
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3728
    connect \B $procmux$2088_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:889$241_CHECK[0:0]$672
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$2093
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$hyperram.v:888$1361_Y
    connect \Y $procmux$2093_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2095
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2093_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:891$242_EN[0:0]$675
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$2098
    parameter \WIDTH 1
    connect \A \hb_dq_oen
    connect \B $auto$rtlil.cc:2817:Anyseq$3730
    connect \S $logic_or$hyperram.v:888$1361_Y
    connect \Y $procmux$2098_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2100
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3732
    connect \B $procmux$2098_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:891$242_CHECK[0:0]$674
  end
  attribute \src "hyperram.v:893.7-893.26|hyperram.v:893.3-905.6"
  cell $mux $procmux$2102
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1002$1486_Y
    connect \Y $procmux$2102_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2104
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2102_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:893$243_EN[0:0]$677
  end
  attribute \src "hyperram.v:893.7-893.26|hyperram.v:893.3-905.6"
  cell $mux $procmux$2106
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3734
    connect \B $eq$hyperram.v:894$1366_Y
    connect \S $eq$hyperram.v:1002$1486_Y
    connect \Y $procmux$2106_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2108
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3736
    connect \B $procmux$2106_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:893$243_CHECK[0:0]$676
  end
  attribute \src "hyperram.v:907.7-907.29|hyperram.v:907.3-917.6"
  cell $mux $procmux$2110
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1005$1495_Y
    connect \Y $procmux$2110_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2112
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2110_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:907$244_EN[0:0]$679
  end
  attribute \src "hyperram.v:907.7-907.29|hyperram.v:907.3-917.6"
  cell $mux $procmux$2114
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3738
    connect \B $eq$hyperram.v:908$1370_Y
    connect \S $eq$hyperram.v:1005$1495_Y
    connect \Y $procmux$2114_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2116
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3740
    connect \B $procmux$2114_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:907$244_CHECK[0:0]$678
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$2119
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:335$383_Y
    connect \Y $procmux$2119_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2121
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2119_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:923$245_EN[0:0]$681
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$2124
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3742
    connect \B $logic_not$hyperram.v:923$1376_Y
    connect \S $logic_and$hyperram.v:335$383_Y
    connect \Y $procmux$2124_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2126
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3744
    connect \B $procmux$2124_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:923$245_CHECK[0:0]$680
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$2129
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$hyperram.v:335$383_Y
    connect \Y $procmux$2129_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2131
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2129_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:925$246_EN[0:0]$683
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$2134
    parameter \WIDTH 1
    connect \A \hb_rwds_oen
    connect \B $auto$rtlil.cc:2817:Anyseq$3746
    connect \S $logic_and$hyperram.v:335$383_Y
    connect \Y $procmux$2134_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2136
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3748
    connect \B $procmux$2134_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:925$246_CHECK[0:0]$682
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2139
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \CA_r [46]
    connect \Y $procmux$2139_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2141
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2139_Y
    connect \S $eq$hyperram.v:1005$1495_Y
    connect \Y $procmux$2141_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2143
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2141_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:929$247_EN[0:0]$685
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2146
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:929$1381_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$3750
    connect \S \CA_r [46]
    connect \Y $procmux$2146_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2148
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3752
    connect \B $procmux$2146_Y
    connect \S $eq$hyperram.v:1005$1495_Y
    connect \Y $procmux$2148_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2150
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3754
    connect \B $procmux$2148_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:929$247_CHECK[0:0]$684
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2153
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \CA_r [46]
    connect \Y $procmux$2153_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2155
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2153_Y
    connect \S $eq$hyperram.v:1005$1495_Y
    connect \Y $procmux$2155_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2157
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2155_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:931$248_EN[0:0]$687
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2160
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3756
    connect \B $logic_not$hyperram.v:931$1382_Y
    connect \S \CA_r [46]
    connect \Y $procmux$2160_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2162
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3758
    connect \B $procmux$2160_Y
    connect \S $eq$hyperram.v:1005$1495_Y
    connect \Y $procmux$2162_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2164
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3760
    connect \B $procmux$2162_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:931$248_CHECK[0:0]$686
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2167
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:937$249_EN[0:0]$689
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2170
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3762
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:937$249_CHECK[0:0]$688
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2173
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:939$250_EN[0:0]$691
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2176
    parameter \WIDTH 1
    connect \A \hb_rstn_o
    connect \B $auto$rtlil.cc:2817:Anyseq$3764
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:939$250_CHECK[0:0]$690
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2178
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2178_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2180
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2178_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:944$251_EN[0:0]$693
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2182
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3766
    connect \B \hb_csn_o
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2182_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2184
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3768
    connect \B $procmux$2182_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:944$251_CHECK[0:0]$692
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2190
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3770
    connect \B $logic_not$hyperram.v:945$1387_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2190_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2192
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3772
    connect \B $procmux$2190_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:945$252_CHECK[0:0]$694
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2198
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3774
    connect \B \hb_clkn_o
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2198_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2200
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3776
    connect \B $procmux$2198_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:946$253_CHECK[0:0]$696
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2206
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3778
    connect \B 1'1
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2206_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2208
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3780
    connect \B $procmux$2206_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:947$254_CHECK[0:0]$698
  end
  attribute \src "hyperram.v:948.8-948.18|hyperram.v:948.4-949.61"
  cell $mux $procmux$2210
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \clk_active
    connect \Y $procmux$2210_Y
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2212
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2210_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2212_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2214
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2212_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:949$255_EN[0:0]$701
  end
  attribute \src "hyperram.v:948.8-948.18|hyperram.v:948.4-949.61"
  cell $mux $procmux$2216
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3782
    connect \B $eq$hyperram.v:949$1391_Y
    connect \S \clk_active
    connect \Y $procmux$2216_Y
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2218
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3784
    connect \B $procmux$2216_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2218_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2220
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3786
    connect \B $procmux$2218_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:949$255_CHECK[0:0]$700
  end
  attribute \src "hyperram.v:954.6-954.34|hyperram.v:954.2-956.5"
  cell $mux $procmux$2222
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:954$1392_Y
    connect \Y $0$formal$hyperram.v:955$256_EN[0:0]$703
  end
  attribute \src "hyperram.v:954.6-954.34|hyperram.v:954.2-956.5"
  cell $mux $procmux$2224
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3788
    connect \B $eq$hyperram.v:1029$1559_Y
    connect \S $logic_and$hyperram.v:954$1392_Y
    connect \Y $0$formal$hyperram.v:955$256_CHECK[0:0]$702
  end
  attribute \src "hyperram.v:958.7-958.35|hyperram.v:958.3-959.84"
  cell $mux $procmux$2226
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1038$1569_Y
    connect \Y $procmux$2226_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2228
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2226_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:959$257_EN[0:0]$705
  end
  attribute \src "hyperram.v:958.7-958.35|hyperram.v:958.3-959.84"
  cell $mux $procmux$2230
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3790
    connect \B $logic_or$hyperram.v:959$1399_Y
    connect \S $eq$hyperram.v:1038$1569_Y
    connect \Y $procmux$2230_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2232
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3792
    connect \B $procmux$2230_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:959$257_CHECK[0:0]$704
  end
  attribute \src "hyperram.v:961.7-961.34|hyperram.v:961.3-962.80"
  cell $mux $procmux$2234
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1002$1484_Y
    connect \Y $procmux$2234_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2236
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2234_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:962$258_EN[0:0]$707
  end
  attribute \src "hyperram.v:961.7-961.34|hyperram.v:961.3-962.80"
  cell $mux $procmux$2238
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3794
    connect \B $logic_or$hyperram.v:962$1403_Y
    connect \S $eq$hyperram.v:1002$1484_Y
    connect \Y $procmux$2238_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2240
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3796
    connect \B $procmux$2238_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:962$258_CHECK[0:0]$706
  end
  attribute \src "hyperram.v:964.7-964.33|hyperram.v:964.3-965.136"
  cell $mux $procmux$2242
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1005$1493_Y
    connect \Y $procmux$2242_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2244
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2242_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:965$259_EN[0:0]$709
  end
  attribute \src "hyperram.v:964.7-964.33|hyperram.v:964.3-965.136"
  cell $mux $procmux$2246
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3798
    connect \B $logic_or$hyperram.v:965$1410_Y
    connect \S $eq$hyperram.v:1005$1493_Y
    connect \Y $procmux$2246_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2248
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3800
    connect \B $procmux$2246_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:965$259_CHECK[0:0]$708
  end
  attribute \src "hyperram.v:967.7-967.36|hyperram.v:967.3-968.87"
  cell $mux $procmux$2250
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1026$1546_Y
    connect \Y $procmux$2250_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2252
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2250_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:968$260_EN[0:0]$711
  end
  attribute \src "hyperram.v:967.7-967.36|hyperram.v:967.3-968.87"
  cell $mux $procmux$2254
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3802
    connect \B $logic_or$hyperram.v:968$1414_Y
    connect \S $eq$hyperram.v:1026$1546_Y
    connect \Y $procmux$2254_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2256
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3804
    connect \B $procmux$2254_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:968$260_CHECK[0:0]$710
  end
  attribute \full_case 1
  attribute \src "hyperram.v:971.8-971.15|hyperram.v:971.4-974.92"
  cell $mux $procmux$2259
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \CA_r [47]
    connect \Y $auto$wreduce.cc:454:run$3461 [0]
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-975.6"
  cell $mux $procmux$2261
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$3461 [0]
    connect \S $eq$hyperram.v:1015$1524_Y
    connect \Y $procmux$2261_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2263
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2261_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:972$261_EN[0:0]$713
  end
  attribute \full_case 1
  attribute \src "hyperram.v:971.8-971.15|hyperram.v:971.4-974.92"
  cell $mux $procmux$2266
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3806
    connect \B $logic_or$hyperram.v:972$1418_Y
    connect \S \CA_r [47]
    connect \Y $procmux$2266_Y
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-975.6"
  cell $mux $procmux$2268
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3808
    connect \B $procmux$2266_Y
    connect \S $eq$hyperram.v:1015$1524_Y
    connect \Y $procmux$2268_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2270
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3810
    connect \B $procmux$2268_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:972$261_CHECK[0:0]$712
  end
  attribute \full_case 1
  attribute \src "hyperram.v:971.8-971.15|hyperram.v:971.4-974.92"
  cell $mux $procmux$2275
    parameter \WIDTH 1
    connect \A $procmux$2139_Y
    connect \B 1'0
    connect \S \CA_r [47]
    connect \Y $procmux$2275_Y
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-975.6"
  cell $mux $procmux$2277
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2275_Y
    connect \S $eq$hyperram.v:1015$1524_Y
    connect \Y $procmux$2277_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2279
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2277_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:974$262_EN[0:0]$715
  end
  attribute \src "hyperram.v:973.13-973.24|hyperram.v:973.9-974.92"
  cell $mux $procmux$2281
    parameter \WIDTH 1
    connect \A $logic_or$hyperram.v:974$1422_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$3812
    connect \S \CA_r [46]
    connect \Y $procmux$2281_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:971.8-971.15|hyperram.v:971.4-974.92"
  cell $mux $procmux$2284
    parameter \WIDTH 1
    connect \A $procmux$2281_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$3814
    connect \S \CA_r [47]
    connect \Y $procmux$2284_Y
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-975.6"
  cell $mux $procmux$2286
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3816
    connect \B $procmux$2284_Y
    connect \S $eq$hyperram.v:1015$1524_Y
    connect \Y $procmux$2286_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2288
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3818
    connect \B $procmux$2286_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:974$262_CHECK[0:0]$714
  end
  attribute \src "hyperram.v:977.7-977.35|hyperram.v:977.3-978.85"
  cell $mux $procmux$2290
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1026$1547_Y
    connect \Y $procmux$2290_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2292
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2290_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:978$263_EN[0:0]$717
  end
  attribute \src "hyperram.v:977.7-977.35|hyperram.v:977.3-978.85"
  cell $mux $procmux$2294
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3820
    connect \B $logic_or$hyperram.v:978$1426_Y
    connect \S $eq$hyperram.v:1026$1547_Y
    connect \Y $procmux$2294_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2296
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3822
    connect \B $procmux$2294_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:978$263_CHECK[0:0]$716
  end
  attribute \src "hyperram.v:980.7-980.35|hyperram.v:980.3-981.85"
  cell $mux $procmux$2298
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1029$1557_Y
    connect \Y $procmux$2298_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2300
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2298_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:981$264_EN[0:0]$719
  end
  attribute \src "hyperram.v:980.7-980.35|hyperram.v:980.3-981.85"
  cell $mux $procmux$2302
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3824
    connect \B $logic_or$hyperram.v:981$1430_Y
    connect \S $eq$hyperram.v:1029$1557_Y
    connect \Y $procmux$2302_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2304
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3826
    connect \B $procmux$2302_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:981$264_CHECK[0:0]$718
  end
  attribute \src "hyperram.v:983.7-983.82|hyperram.v:983.3-984.66"
  cell $mux $procmux$2306
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:983$1438_Y
    connect \Y $procmux$2306_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2308
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2306_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:984$265_EN[0:0]$721
  end
  attribute \src "hyperram.v:983.7-983.82|hyperram.v:983.3-984.66"
  cell $mux $procmux$2310
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3828
    connect \B $ne$hyperram.v:984$1439_Y
    connect \S $logic_and$hyperram.v:983$1438_Y
    connect \Y $procmux$2310_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2312
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3830
    connect \B $procmux$2310_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:984$265_CHECK[0:0]$720
  end
  attribute \src "hyperram.v:986.7-986.81|hyperram.v:986.3-987.51"
  cell $mux $procmux$2314
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:986$1447_Y
    connect \Y $procmux$2314_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2316
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2314_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:987$266_EN[0:0]$723
  end
  attribute \src "hyperram.v:986.7-986.81|hyperram.v:986.3-987.51"
  cell $mux $procmux$2318
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3832
    connect \B $eq$hyperram.v:1026$1550_Y
    connect \S $logic_and$hyperram.v:986$1447_Y
    connect \Y $procmux$2318_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2320
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3834
    connect \B $procmux$2318_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:987$266_CHECK[0:0]$722
  end
  attribute \src "hyperram.v:989.7-989.99|hyperram.v:989.3-990.52"
  cell $mux $procmux$2322
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:989$1457_Y
    connect \Y $procmux$2322_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2324
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2322_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:990$267_EN[0:0]$725
  end
  attribute \src "hyperram.v:989.7-989.99|hyperram.v:989.3-990.52"
  cell $mux $procmux$2326
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3836
    connect \B $0$past$hyperram.v:1071$180$0[0:0]$573
    connect \S $logic_and$hyperram.v:989$1457_Y
    connect \Y $procmux$2326_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-992.5"
  cell $mux $procmux$2328
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3838
    connect \B $procmux$2326_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:990$267_CHECK[0:0]$724
  end
  attribute \src "hyperram.v:996.7-996.85|hyperram.v:996.3-997.67"
  cell $mux $procmux$2330
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:996$1468_Y
    connect \Y $procmux$2330_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2332
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2330_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:997$268_EN[0:0]$727
  end
  attribute \src "hyperram.v:996.7-996.85|hyperram.v:996.3-997.67"
  cell $mux $procmux$2334
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3840
    connect \B $eq$hyperram.v:997$1470_Y
    connect \S $logic_and$hyperram.v:996$1468_Y
    connect \Y $procmux$2334_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2336
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3842
    connect \B $procmux$2334_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:997$268_CHECK[0:0]$726
  end
  attribute \src "hyperram.v:999.7-999.79|hyperram.v:999.3-1000.55"
  cell $mux $procmux$2338
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:999$1478_Y
    connect \Y $procmux$2338_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2340
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2338_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1000$269_EN[0:0]$729
  end
  attribute \src "hyperram.v:999.7-999.79|hyperram.v:999.3-1000.55"
  cell $mux $procmux$2342
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3844
    connect \B $eq$hyperram.v:1000$1479_Y
    connect \S $logic_and$hyperram.v:999$1478_Y
    connect \Y $procmux$2342_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2344
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3846
    connect \B $procmux$2342_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1000$269_CHECK[0:0]$728
  end
  attribute \src "hyperram.v:1002.7-1002.77|hyperram.v:1002.3-1003.49"
  cell $mux $procmux$2346
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1002$1487_Y
    connect \Y $procmux$2346_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2348
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2346_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1003$270_EN[0:0]$731
  end
  attribute \src "hyperram.v:1002.7-1002.77|hyperram.v:1002.3-1003.49"
  cell $mux $procmux$2350
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3848
    connect \B $eq$hyperram.v:1003$1488_Y
    connect \S $logic_and$hyperram.v:1002$1487_Y
    connect \Y $procmux$2350_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2352
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3850
    connect \B $procmux$2350_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1003$270_CHECK[0:0]$730
  end
  attribute \src "hyperram.v:1005.7-1005.79|hyperram.v:1005.3-1006.54"
  cell $mux $procmux$2354
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1005$1496_Y
    connect \Y $procmux$2354_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2356
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2354_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1006$271_EN[0:0]$733
  end
  attribute \src "hyperram.v:1005.7-1005.79|hyperram.v:1005.3-1006.54"
  cell $mux $procmux$2358
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3852
    connect \B $eq$hyperram.v:1006$1497_Y
    connect \S $logic_and$hyperram.v:1005$1496_Y
    connect \Y $procmux$2358_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2360
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3854
    connect \B $procmux$2358_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1006$271_CHECK[0:0]$732
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1009.8-1009.23|hyperram.v:1009.4-1012.107"
  cell $mux $procmux$2363
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \fixed_latency_r
    connect \Y $procmux$2363_Y
  end
  attribute \src "hyperram.v:1008.7-1008.81|hyperram.v:1008.3-1013.6"
  cell $mux $procmux$2365
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2363_Y
    connect \S $logic_and$hyperram.v:1008$1505_Y
    connect \Y $procmux$2365_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2367
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2365_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1010$272_EN[0:0]$735
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1009.8-1009.23|hyperram.v:1009.4-1012.107"
  cell $mux $procmux$2370
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3856
    connect \B $eq$hyperram.v:1010$1512_Y
    connect \S \fixed_latency_r
    connect \Y $procmux$2370_Y
  end
  attribute \src "hyperram.v:1008.7-1008.81|hyperram.v:1008.3-1013.6"
  cell $mux $procmux$2372
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3858
    connect \B $procmux$2370_Y
    connect \S $logic_and$hyperram.v:1008$1505_Y
    connect \Y $procmux$2372_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2374
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3860
    connect \B $procmux$2372_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1010$272_CHECK[0:0]$734
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1009.8-1009.23|hyperram.v:1009.4-1012.107"
  cell $mux $procmux$2377
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \fixed_latency_r
    connect \Y $procmux$2377_Y
  end
  attribute \src "hyperram.v:1008.7-1008.81|hyperram.v:1008.3-1013.6"
  cell $mux $procmux$2379
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2377_Y
    connect \S $logic_and$hyperram.v:1008$1505_Y
    connect \Y $procmux$2379_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2381
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2379_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1012$273_EN[0:0]$737
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1009.8-1009.23|hyperram.v:1009.4-1012.107"
  cell $mux $procmux$2384
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:1012$1519_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$3862
    connect \S \fixed_latency_r
    connect \Y $procmux$2384_Y
  end
  attribute \src "hyperram.v:1008.7-1008.81|hyperram.v:1008.3-1013.6"
  cell $mux $procmux$2386
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3864
    connect \B $procmux$2384_Y
    connect \S $logic_and$hyperram.v:1008$1505_Y
    connect \Y $procmux$2386_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2388
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3866
    connect \B $procmux$2386_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1012$273_CHECK[0:0]$736
  end
  attribute \src "hyperram.v:1015.7-1015.83|hyperram.v:1015.3-1021.6"
  cell $mux $procmux$2390
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1015$1527_Y
    connect \Y $procmux$2390_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2392
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2390_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1016$274_EN[0:0]$739
  end
  attribute \src "hyperram.v:1015.7-1015.83|hyperram.v:1015.3-1021.6"
  cell $mux $procmux$2394
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3868
    connect \B $eq$hyperram.v:1016$1530_Y
    connect \S $logic_and$hyperram.v:1015$1527_Y
    connect \Y $procmux$2394_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2396
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3870
    connect \B $procmux$2394_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1016$274_CHECK[0:0]$738
  end
  attribute \src "hyperram.v:1015.7-1015.83|hyperram.v:1015.3-1021.6"
  cell $mux $procmux$2401
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2153_Y
    connect \S $logic_and$hyperram.v:1015$1527_Y
    connect \Y $procmux$2401_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2403
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2401_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1018$275_EN[0:0]$741
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1017.8-1017.18|hyperram.v:1017.4-1020.55"
  cell $mux $procmux$2406
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3872
    connect \B $eq$hyperram.v:1018$1531_Y
    connect \S \CA_r [46]
    connect \Y $procmux$2406_Y
  end
  attribute \src "hyperram.v:1015.7-1015.83|hyperram.v:1015.3-1021.6"
  cell $mux $procmux$2408
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3874
    connect \B $procmux$2406_Y
    connect \S $logic_and$hyperram.v:1015$1527_Y
    connect \Y $procmux$2408_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2410
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3876
    connect \B $procmux$2408_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1018$275_CHECK[0:0]$740
  end
  attribute \src "hyperram.v:1015.7-1015.83|hyperram.v:1015.3-1021.6"
  cell $mux $procmux$2415
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2139_Y
    connect \S $logic_and$hyperram.v:1015$1527_Y
    connect \Y $procmux$2415_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2417
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2415_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1020$276_EN[0:0]$743
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1017.8-1017.18|hyperram.v:1017.4-1020.55"
  cell $mux $procmux$2420
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:1020$1532_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$3878
    connect \S \CA_r [46]
    connect \Y $procmux$2420_Y
  end
  attribute \src "hyperram.v:1015.7-1015.83|hyperram.v:1015.3-1021.6"
  cell $mux $procmux$2422
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3880
    connect \B $procmux$2420_Y
    connect \S $logic_and$hyperram.v:1015$1527_Y
    connect \Y $procmux$2422_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2424
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3882
    connect \B $procmux$2422_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1020$276_CHECK[0:0]$742
  end
  attribute \src "hyperram.v:1023.7-1023.84|hyperram.v:1023.3-1024.55"
  cell $mux $procmux$2426
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1023$1540_Y
    connect \Y $procmux$2426_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2428
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2426_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1024$277_EN[0:0]$745
  end
  attribute \src "hyperram.v:1023.7-1023.84|hyperram.v:1023.3-1024.55"
  cell $mux $procmux$2430
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3884
    connect \B $eq$hyperram.v:1024$1541_Y
    connect \S $logic_and$hyperram.v:1023$1540_Y
    connect \Y $procmux$2430_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2432
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3886
    connect \B $procmux$2430_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1024$277_CHECK[0:0]$744
  end
  attribute \src "hyperram.v:1026.7-1026.117|hyperram.v:1026.3-1027.57"
  cell $mux $procmux$2434
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1026$1551_Y
    connect \Y $procmux$2434_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2436
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2434_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1027$278_EN[0:0]$747
  end
  attribute \src "hyperram.v:1026.7-1026.117|hyperram.v:1026.3-1027.57"
  cell $mux $procmux$2438
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3888
    connect \B $eq$hyperram.v:1027$1552_Y
    connect \S $logic_and$hyperram.v:1026$1551_Y
    connect \Y $procmux$2438_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2440
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3890
    connect \B $procmux$2438_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1027$278_CHECK[0:0]$746
  end
  attribute \src "hyperram.v:1029.7-1029.80|hyperram.v:1029.3-1030.56"
  cell $mux $procmux$2442
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1029$1560_Y
    connect \Y $procmux$2442_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2444
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2442_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1030$279_EN[0:0]$749
  end
  attribute \src "hyperram.v:1029.7-1029.80|hyperram.v:1029.3-1030.56"
  cell $mux $procmux$2446
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3892
    connect \B $eq$hyperram.v:1030$1561_Y
    connect \S $logic_and$hyperram.v:1029$1560_Y
    connect \Y $procmux$2446_Y
  end
  attribute \src "hyperram.v:995.6-995.28|hyperram.v:995.2-1032.5"
  cell $mux $procmux$2448
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3894
    connect \B $procmux$2446_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1030$279_CHECK[0:0]$748
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$2452
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3896
    connect \B $ne$hyperram.v:1036$1564_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1036$280_CHECK[0:0]$750
  end
  attribute \src "hyperram.v:1038.7-1038.96|hyperram.v:1038.3-1039.41"
  cell $mux $procmux$2454
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1038$1573_Y
    connect \Y $procmux$2454_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$2456
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2454_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1039$281_EN[0:0]$753
  end
  attribute \src "hyperram.v:1038.7-1038.96|hyperram.v:1038.3-1039.41"
  cell $mux $procmux$2458
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3898
    connect \B \busy_r
    connect \S $logic_and$hyperram.v:1038$1573_Y
    connect \Y $procmux$2458_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$2460
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3900
    connect \B $procmux$2458_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1039$281_CHECK[0:0]$752
  end
  attribute \src "hyperram.v:1041.7-1041.64|hyperram.v:1041.3-1042.40"
  cell $mux $procmux$2462
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1041$1577_Y
    connect \Y $procmux$2462_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$2464
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2462_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1042$282_EN[0:0]$755
  end
  attribute \src "hyperram.v:1041.7-1041.64|hyperram.v:1041.3-1042.40"
  cell $mux $procmux$2466
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3902
    connect \B \ready_o
    connect \S $logic_and$hyperram.v:1041$1577_Y
    connect \Y $procmux$2466_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$2468
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3904
    connect \B $procmux$2466_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1042$282_CHECK[0:0]$754
  end
  attribute \src "hyperram.v:1044.7-1044.122|hyperram.v:1044.3-1045.43"
  cell $mux $procmux$2470
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1044$1585_Y
    connect \Y $procmux$2470_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$2472
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2470_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1045$283_EN[0:0]$757
  end
  attribute \src "hyperram.v:1044.7-1044.122|hyperram.v:1044.3-1045.43"
  cell $mux $procmux$2474
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3906
    connect \B \ready_o
    connect \S $logic_and$hyperram.v:1044$1585_Y
    connect \Y $procmux$2474_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$2476
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3908
    connect \B $procmux$2474_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1045$283_CHECK[0:0]$756
  end
  attribute \src "hyperram.v:1047.7-1047.28|hyperram.v:1047.3-1048.38"
  cell $mux $procmux$2478
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$hyperram.v:1047$1586_Y
    connect \Y $procmux$2478_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$2480
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2478_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1048$284_EN[0:0]$759
  end
  attribute \src "hyperram.v:1047.7-1047.28|hyperram.v:1047.3-1048.38"
  cell $mux $procmux$2482
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3910
    connect \B \busy_r
    connect \S $ne$hyperram.v:1047$1586_Y
    connect \Y $procmux$2482_Y
  end
  attribute \src "hyperram.v:1035.6-1035.28|hyperram.v:1035.2-1049.5"
  cell $mux $procmux$2484
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3912
    connect \B $procmux$2482_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1048$284_CHECK[0:0]$758
  end
  attribute \src "hyperram.v:1052.6-1052.28|hyperram.v:1052.2-1065.5"
  cell $mux $procmux$2488
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3914
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1053$285_CHECK[0:0]$760
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1056.8-1056.61|hyperram.v:1056.4-1059.51"
  cell $mux $procmux$2491
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1056$1596_Y
    connect \Y $procmux$2491_Y
  end
  attribute \src "hyperram.v:1055.7-1055.64|hyperram.v:1055.3-1060.6"
  cell $mux $procmux$2493
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2491_Y
    connect \S $logic_and$hyperram.v:1055$1593_Y
    connect \Y $procmux$2493_Y
  end
  attribute \src "hyperram.v:1052.6-1052.28|hyperram.v:1052.2-1065.5"
  cell $mux $procmux$2495
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2493_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1057$286_EN[0:0]$763
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1056.8-1056.61|hyperram.v:1056.4-1059.51"
  cell $mux $procmux$2498
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3916
    connect \B \read_timeout_r
    connect \S $logic_and$hyperram.v:1056$1596_Y
    connect \Y $procmux$2498_Y
  end
  attribute \src "hyperram.v:1055.7-1055.64|hyperram.v:1055.3-1060.6"
  cell $mux $procmux$2500
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3918
    connect \B $procmux$2498_Y
    connect \S $logic_and$hyperram.v:1055$1593_Y
    connect \Y $procmux$2500_Y
  end
  attribute \src "hyperram.v:1052.6-1052.28|hyperram.v:1052.2-1065.5"
  cell $mux $procmux$2502
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3920
    connect \B $procmux$2500_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1057$286_CHECK[0:0]$762
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1056.8-1056.61|hyperram.v:1056.4-1059.51"
  cell $mux $procmux$2505
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$hyperram.v:1056$1596_Y
    connect \Y $procmux$2505_Y
  end
  attribute \src "hyperram.v:1055.7-1055.64|hyperram.v:1055.3-1060.6"
  cell $mux $procmux$2507
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2505_Y
    connect \S $logic_and$hyperram.v:1055$1593_Y
    connect \Y $procmux$2507_Y
  end
  attribute \src "hyperram.v:1052.6-1052.28|hyperram.v:1052.2-1065.5"
  cell $mux $procmux$2509
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2507_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1059$287_EN[0:0]$765
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1056.8-1056.61|hyperram.v:1056.4-1059.51"
  cell $mux $procmux$2512
    parameter \WIDTH 1
    connect \A $logic_not$hyperram.v:1059$1597_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$3922
    connect \S $logic_and$hyperram.v:1056$1596_Y
    connect \Y $procmux$2512_Y
  end
  attribute \src "hyperram.v:1055.7-1055.64|hyperram.v:1055.3-1060.6"
  cell $mux $procmux$2514
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3924
    connect \B $procmux$2512_Y
    connect \S $logic_and$hyperram.v:1055$1593_Y
    connect \Y $procmux$2514_Y
  end
  attribute \src "hyperram.v:1052.6-1052.28|hyperram.v:1052.2-1065.5"
  cell $mux $procmux$2516
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3926
    connect \B $procmux$2514_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1059$287_CHECK[0:0]$764
  end
  attribute \src "hyperram.v:1071.7-1071.34|hyperram.v:1071.3-1072.45"
  cell $mux $procmux$2522
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $past$hyperram.v:1071$180$0
    connect \Y $procmux$2522_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$2524
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2522_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1072$289_EN[0:0]$769
  end
  attribute \src "hyperram.v:1071.7-1071.34|hyperram.v:1071.3-1072.45"
  cell $mux $procmux$2526
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3928
    connect \B $eq$hyperram.v:1072$1601_Y
    connect \S $past$hyperram.v:1071$180$0
    connect \Y $procmux$2526_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$2528
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3930
    connect \B $procmux$2526_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1072$289_CHECK[0:0]$768
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$2533
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2534_CMP
    connect \Y $procmux$2533_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $eq $procmux$2534_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'11
    connect \Y $procmux$2534_CMP
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$2535
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2533_Y
    connect \S $logic_and$hyperram.v:1078$1606_Y
    connect \Y $procmux$2535_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$2537
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2535_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1084$290_EN[0:0]$771
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$2542
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3932
    connect \B $eq$hyperram.v:1084$1607_Y
    connect \S $procmux$2534_CMP
    connect \Y $procmux$2542_Y
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$2544
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3934
    connect \B $procmux$2542_Y
    connect \S $logic_and$hyperram.v:1078$1606_Y
    connect \Y $procmux$2544_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$2546
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3936
    connect \B $procmux$2544_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1084$290_CHECK[0:0]$770
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$2550
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1018$1531_Y
    connect \Y $procmux$2550_Y
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$2552
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2550_Y
    connect \S $logic_and$hyperram.v:1078$1606_Y
    connect \Y $procmux$2552_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$2554
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2552_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1085$291_EN[0:0]$773
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$2558
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3938
    connect \B $eq$hyperram.v:1085$1608_Y
    connect \S $eq$hyperram.v:1018$1531_Y
    connect \Y $procmux$2558_Y
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$2560
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3940
    connect \B $procmux$2558_Y
    connect \S $logic_and$hyperram.v:1078$1606_Y
    connect \Y $procmux$2560_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$2562
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3942
    connect \B $procmux$2560_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1085$291_CHECK[0:0]$772
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$2565
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2566_CMP
    connect \Y $procmux$2565_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $eq $procmux$2566_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $procmux$2566_CMP
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$2567
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2565_Y
    connect \S $logic_and$hyperram.v:1078$1606_Y
    connect \Y $procmux$2567_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$2569
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2567_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1086$292_EN[0:0]$775
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$2572
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3944
    connect \B $eq$hyperram.v:1086$1609_Y
    connect \S $procmux$2566_CMP
    connect \Y $procmux$2572_Y
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$2574
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3946
    connect \B $procmux$2572_Y
    connect \S $logic_and$hyperram.v:1078$1606_Y
    connect \Y $procmux$2574_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$2576
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3948
    connect \B $procmux$2574_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1086$292_CHECK[0:0]$774
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$2578
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:240$345_Y
    connect \Y $procmux$2578_Y
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$2580
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2578_Y
    connect \S $logic_and$hyperram.v:1078$1606_Y
    connect \Y $procmux$2580_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$2582
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2580_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1087$293_EN[0:0]$777
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1083.4-1088.11"
  cell $mux $procmux$2584
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3950
    connect \B $eq$hyperram.v:1087$1610_Y
    connect \S $eq$hyperram.v:240$345_Y
    connect \Y $procmux$2584_Y
  end
  attribute \src "hyperram.v:1078.7-1078.99|hyperram.v:1078.3-1089.6"
  cell $mux $procmux$2586
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3952
    connect \B $procmux$2584_Y
    connect \S $logic_and$hyperram.v:1078$1606_Y
    connect \Y $procmux$2586_Y
  end
  attribute \src "hyperram.v:1068.6-1068.28|hyperram.v:1068.2-1090.5"
  cell $mux $procmux$2588
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3954
    connect \B $procmux$2586_Y
    connect \S $logic_and$hyperram.v:1035$1563_Y
    connect \Y $0$formal$hyperram.v:1087$293_CHECK[0:0]$776
  end
  attribute \src "hyperram.v:1094.7-1094.86|hyperram.v:1094.3-1099.6"
  cell $mux $procmux$2590
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1094$1623_Y
    connect \Y $procmux$2590_Y
  end
  attribute \src "hyperram.v:1093.6-1093.45|hyperram.v:1093.2-1100.5"
  cell $mux $procmux$2592
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2590_Y
    connect \S $logic_and$hyperram.v:1093$1614_Y
    connect \Y $0$formal$hyperram.v:1095$294_EN[0:0]$779
  end
  attribute \src "hyperram.v:1094.7-1094.86|hyperram.v:1094.3-1099.6"
  cell $mux $procmux$2594
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3956
    connect \B $eq$hyperram.v:1095$1624_Y
    connect \S $logic_and$hyperram.v:1094$1623_Y
    connect \Y $procmux$2594_Y
  end
  attribute \src "hyperram.v:1093.6-1093.45|hyperram.v:1093.2-1100.5"
  cell $mux $procmux$2596
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3958
    connect \B $procmux$2594_Y
    connect \S $logic_and$hyperram.v:1093$1614_Y
    connect \Y $0$formal$hyperram.v:1095$294_CHECK[0:0]$778
  end
  attribute \src "hyperram.v:1094.7-1094.86|hyperram.v:1094.3-1099.6"
  cell $mux $procmux$2602
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3960
    connect \B $eq$hyperram.v:1096$1625_Y
    connect \S $logic_and$hyperram.v:1094$1623_Y
    connect \Y $procmux$2602_Y
  end
  attribute \src "hyperram.v:1093.6-1093.45|hyperram.v:1093.2-1100.5"
  cell $mux $procmux$2604
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3962
    connect \B $procmux$2602_Y
    connect \S $logic_and$hyperram.v:1093$1614_Y
    connect \Y $0$formal$hyperram.v:1096$295_CHECK[0:0]$780
  end
  attribute \src "hyperram.v:1094.7-1094.86|hyperram.v:1094.3-1099.6"
  cell $mux $procmux$2610
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3964
    connect \B $eq$hyperram.v:1097$1626_Y
    connect \S $logic_and$hyperram.v:1094$1623_Y
    connect \Y $procmux$2610_Y
  end
  attribute \src "hyperram.v:1093.6-1093.45|hyperram.v:1093.2-1100.5"
  cell $mux $procmux$2612
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3966
    connect \B $procmux$2610_Y
    connect \S $logic_and$hyperram.v:1093$1614_Y
    connect \Y $0$formal$hyperram.v:1097$296_CHECK[0:0]$782
  end
  attribute \src "hyperram.v:1094.7-1094.86|hyperram.v:1094.3-1099.6"
  cell $mux $procmux$2618
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3968
    connect \B $eq$hyperram.v:1098$1628_Y
    connect \S $logic_and$hyperram.v:1094$1623_Y
    connect \Y $procmux$2618_Y
  end
  attribute \src "hyperram.v:1093.6-1093.45|hyperram.v:1093.2-1100.5"
  cell $mux $procmux$2620
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$3970
    connect \B $procmux$2618_Y
    connect \S $logic_and$hyperram.v:1093$1614_Y
    connect \Y $0$formal$hyperram.v:1098$297_CHECK[0:0]$784
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:357.4-363.11"
  cell $pmux $procmux$2624
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \dataw_r
    connect \S { $eq$hyperram.v:1024$1541_Y $eq$hyperram.v:297$368_Y $eq$hyperram.v:1006$1497_Y $eq$hyperram.v:240$344_Y }
    connect \Y $procmux$2624_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:343.5-367.12"
  cell $pmux $procmux$2629
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B { $procmux$2632_Y $procmux$2624_Y }
    connect \S { $eq$hyperram.v:1002$1486_Y $eq$hyperram.v:1005$1495_Y }
    connect \Y \hb_dq_o
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:345.4-353.11"
  cell $pmux $procmux$2632
    parameter \S_WIDTH 6
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \CA_r
    connect \S { $eq$hyperram.v:1003$1488_Y $procmux$2637_CMP $eq$hyperram.v:1024$1541_Y $eq$hyperram.v:297$368_Y $eq$hyperram.v:1006$1497_Y $eq$hyperram.v:240$344_Y }
    connect \Y $procmux$2632_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:345.4-353.11"
  cell $eq $procmux$2637_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 3'100
    connect \Y $procmux$2637_CMP
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2641
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B \hb_dq_i
    connect \S $eq$hyperram.v:1018$1531_Y
    connect \Y $procmux$2641_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2643
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B $procmux$2641_Y
    connect \S $logic_or$hyperram.v:309$372_Y
    connect \Y $procmux$2643_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2645
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B { 8'00000000 $procmux$2643_Y }
    connect \S { $0$past$hyperram.v:1071$180$0[0:0]$573 $eq$hyperram.v:1015$1526_Y }
    connect \Y $procmux$2645_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2649
    parameter \WIDTH 8
    connect \A $procmux$2645_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [15:8]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2651
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B \hb_dq_i
    connect \S $procmux$2566_CMP
    connect \Y $procmux$2651_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2653
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B $procmux$2651_Y
    connect \S $logic_or$hyperram.v:309$372_Y
    connect \Y $procmux$2653_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2655
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B { 8'00000000 $procmux$2653_Y }
    connect \S { $0$past$hyperram.v:1071$180$0[0:0]$573 $eq$hyperram.v:1015$1526_Y }
    connect \Y $procmux$2655_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2659
    parameter \WIDTH 8
    connect \A $procmux$2655_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [7:0]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2663
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B \hb_dq_i
    connect \S $procmux$2534_CMP
    connect \Y $procmux$2663_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2665
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B $procmux$2663_Y
    connect \S $logic_or$hyperram.v:309$372_Y
    connect \Y $procmux$2665_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2667
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B { 8'00000000 $procmux$2665_Y }
    connect \S { $0$past$hyperram.v:1071$180$0[0:0]$573 $eq$hyperram.v:1015$1526_Y }
    connect \Y $procmux$2667_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2671
    parameter \WIDTH 8
    connect \A $procmux$2667_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [23:16]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2676
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B \hb_dq_i
    connect \S $eq$hyperram.v:1020$1532_Y
    connect \Y $procmux$2676_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2678
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B $procmux$2676_Y
    connect \S $logic_or$hyperram.v:309$372_Y
    connect \Y $procmux$2678_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2680
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B { 8'00000000 $procmux$2678_Y }
    connect \S { $0$past$hyperram.v:1071$180$0[0:0]$573 $eq$hyperram.v:1015$1526_Y }
    connect \Y $procmux$2680_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2684
    parameter \WIDTH 8
    connect \A $procmux$2680_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [31:24]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2687
    parameter \WIDTH 1
    connect \A $ternary$hyperram.v:287$367_Y [0]
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\bus_clk_r[0:0]
  end
  attribute \src "hyperram.v:311.10-311.20|hyperram.v:311.6-313.9"
  cell $mux $procmux$2689
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $sub$hyperram.v:312$374_Y [2:0]
    connect \S $ne$hyperram.v:245$348_Y
    connect \Y $procmux$2689_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2691
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $procmux$2689_Y
    connect \S $logic_or$hyperram.v:309$372_Y
    connect \Y $procmux$2691_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2693
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B { $procmux$2698_Y $procmux$2691_Y }
    connect \S { $eq$hyperram.v:1002$1486_Y $eq$hyperram.v:1015$1526_Y }
    connect \Y $procmux$2693_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:301.13-301.23|hyperram.v:301.9-304.23"
  cell $mux $procmux$2696
    parameter \WIDTH 3
    connect \A 3'100
    connect \B 3'010
    connect \S \CA_r [46]
    connect \Y $procmux$2696_Y
  end
  attribute \src "hyperram.v:297.9-297.25|hyperram.v:297.5-305.8"
  cell $mux $procmux$2698
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $procmux$2696_Y
    connect \S $eq$hyperram.v:297$368_Y
    connect \Y $procmux$2698_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2702
    parameter \WIDTH 3
    connect \A $procmux$2693_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\read_cnt_r[2:0]
  end
  attribute \src "hyperram.v:297.9-297.25|hyperram.v:297.5-305.8"
  cell $mux $procmux$2705
    parameter \WIDTH 1
    connect \A \rwds_2x_latency_r
    connect \B \hb_rwds_i
    connect \S $eq$hyperram.v:297$368_Y
    connect \Y $procmux$2705_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2707
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \rwds_2x_latency_r
    connect \B { 1'1 $procmux$2705_Y }
    connect \S { $eq$hyperram.v:1029$1559_Y $eq$hyperram.v:1002$1486_Y }
    connect \Y $procmux$2707_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2711
    parameter \WIDTH 1
    connect \A $procmux$2707_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\rwds_2x_latency_r[0:0]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $mux $procmux$2713
    parameter \WIDTH 1
    connect \A \rwds_r
    connect \B \hb_rwds_i
    connect \S $eq$hyperram.v:1015$1526_Y
    connect \Y $procmux$2713_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2716
    parameter \WIDTH 1
    connect \A $procmux$2713_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\rwds_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2724
    parameter \WIDTH 13
    connect \A \CA_r [15:3]
    connect \B 13'0000000000000
    connect \S $logic_and$hyperram.v:145$321_Y
    connect \Y $procmux$2724_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2726
    parameter \WIDTH 13
    connect \A \CA_r [15:3]
    connect \B $procmux$2724_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2726_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2729
    parameter \WIDTH 13
    connect \A $procmux$2726_Y
    connect \B 13'0000000000000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [15:3]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2737
    parameter \WIDTH 3
    connect \A \CA_r [2:0]
    connect \B \addr_i [2:0]
    connect \S $logic_and$hyperram.v:145$321_Y
    connect \Y $procmux$2737_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2739
    parameter \WIDTH 3
    connect \A \CA_r [2:0]
    connect \B $procmux$2737_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2739_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2742
    parameter \WIDTH 3
    connect \A $procmux$2739_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [2:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2750
    parameter \WIDTH 29
    connect \A \CA_r [44:16]
    connect \B \addr_i [31:3]
    connect \S $logic_and$hyperram.v:145$321_Y
    connect \Y $procmux$2750_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2752
    parameter \WIDTH 29
    connect \A \CA_r [44:16]
    connect \B $procmux$2750_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2752_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2755
    parameter \WIDTH 29
    connect \A $procmux$2752_Y
    connect \B 29'00000000000000000000000000000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [44:16]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2763
    parameter \WIDTH 1
    connect \A \CA_r [45]
    connect \B 1'1
    connect \S $logic_and$hyperram.v:145$321_Y
    connect \Y $procmux$2763_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2765
    parameter \WIDTH 1
    connect \A \CA_r [45]
    connect \B $procmux$2763_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2765_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2768
    parameter \WIDTH 1
    connect \A $procmux$2765_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [45]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2776
    parameter \WIDTH 1
    connect \A \CA_r [46]
    connect \B \regspace_i
    connect \S $logic_and$hyperram.v:145$321_Y
    connect \Y $procmux$2776_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2778
    parameter \WIDTH 1
    connect \A \CA_r [46]
    connect \B $procmux$2776_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2778_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2781
    parameter \WIDTH 1
    connect \A $procmux$2778_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [46]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2789
    parameter \WIDTH 1
    connect \A \CA_r [47]
    connect \B $not$hyperram.v:155$322_Y
    connect \S $logic_and$hyperram.v:145$321_Y
    connect \Y $procmux$2789_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2791
    parameter \WIDTH 1
    connect \A \CA_r [47]
    connect \B $procmux$2789_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2791_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2794
    parameter \WIDTH 1
    connect \A $procmux$2791_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [47]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$2797
    parameter \WIDTH 6
    connect \A { 2'00 \tcsh_r }
    connect \B $auto$wreduce.cc:454:run$3462 [5:0]
    connect \S $procmux$2798_CMP
    connect \Y $procmux$2797_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$2799
    parameter \S_WIDTH 7
    parameter \WIDTH 6
    connect \A \cycle_cnt_r
    connect \B { $procmux$2834_Y $procmux$2829_Y $procmux$2825_Y $procmux$2815_Y $procmux$2808_Y $procmux$2804_Y $procmux$2797_Y }
    connect \S { $eq$hyperram.v:1029$1559_Y $0$past$hyperram.v:1071$180$0[0:0]$573 $eq$hyperram.v:1002$1486_Y $eq$hyperram.v:1008$1504_Y $eq$hyperram.v:1005$1495_Y $eq$hyperram.v:1015$1526_Y $eq$hyperram.v:1026$1550_Y }
    connect \Y $procmux$2799_Y
  end
  attribute \src "hyperram.v:246.18-246.29|hyperram.v:246.14-248.8"
  cell $mux $procmux$2801
    parameter \WIDTH 6
    connect \A \cycle_cnt_r
    connect \B $auto$wreduce.cc:454:run$3462 [5:0]
    connect \S $procmux$2798_CMP
    connect \Y $procmux$2801_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$2804
    parameter \WIDTH 6
    connect \A $procmux$2801_Y
    connect \B { 2'00 \tpost_r }
    connect \S $logic_or$hyperram.v:240$346_Y
    connect \Y $procmux$2804_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:232.9-232.20|hyperram.v:232.5-237.8"
  cell $mux $procmux$2808
    parameter \WIDTH 6
    connect \A { 2'00 \tpost_r }
    connect \B $auto$wreduce.cc:454:run$3462 [5:0]
    connect \S $procmux$2798_CMP
    connect \Y $procmux$2808_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:218.10-218.17|hyperram.v:218.6-227.9"
  cell $mux $procmux$2812
    parameter \WIDTH 6
    connect \A 6'000011
    connect \B $auto$wreduce.cc:454:run$3463 [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$2812_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:215.9-215.20|hyperram.v:215.5-228.8"
  cell $mux $procmux$2815
    parameter \WIDTH 6
    connect \A $procmux$2812_Y
    connect \B $auto$wreduce.cc:454:run$3462 [5:0]
    connect \S $procmux$2798_CMP
    connect \Y $procmux$2815_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:202.11-202.21|hyperram.v:202.7-209.10"
  cell $mux $procmux$2819
    parameter \WIDTH 6
    connect \A \latency_cycles
    connect \B 6'000001
    connect \S \CA_r [46]
    connect \Y $procmux$2819_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:197.10-197.17|hyperram.v:197.6-210.9"
  cell $mux $procmux$2822
    parameter \WIDTH 6
    connect \A $procmux$2819_Y
    connect \B \latency_cycles
    connect \S \CA_r [47]
    connect \Y $procmux$2822_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:192.9-192.20|hyperram.v:192.5-211.8"
  cell $mux $procmux$2825
    parameter \WIDTH 6
    connect \A $procmux$2822_Y
    connect \B $auto$wreduce.cc:454:run$3462 [5:0]
    connect \S $procmux$2798_CMP
    connect \Y $procmux$2825_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:182.9-182.20|hyperram.v:182.5-187.8"
  cell $mux $procmux$2829
    parameter \WIDTH 6
    connect \A 6'000101
    connect \B $auto$wreduce.cc:454:run$3462 [5:0]
    connect \S $procmux$2798_CMP
    connect \Y $procmux$2829_Y
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$2834
    parameter \WIDTH 6
    connect \A $procmux$2801_Y
    connect \B { 2'00 \tpre_i }
    connect \S $logic_and$hyperram.v:164$328_Y
    connect \Y $procmux$2834_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2838
    parameter \WIDTH 6
    connect \A $procmux$2799_Y
    connect \B 6'000100
    connect \S \rst_i
    connect \Y $0\cycle_cnt_r[5:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$2841
    parameter \WIDTH 3
    connect \A 3'000
    connect \B \bus_state_r
    connect \S $procmux$2798_CMP
    connect \Y $procmux$2841_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$2843
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B { $procmux$2874_Y $procmux$2871_Y $procmux$2867_Y $procmux$2857_Y $procmux$2850_Y $procmux$2846_Y $procmux$2841_Y }
    connect \S { $eq$hyperram.v:1029$1559_Y $0$past$hyperram.v:1071$180$0[0:0]$573 $eq$hyperram.v:1002$1486_Y $eq$hyperram.v:1008$1504_Y $eq$hyperram.v:1005$1495_Y $eq$hyperram.v:1015$1526_Y $eq$hyperram.v:1026$1550_Y }
    connect \Y $procmux$2843_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$2846
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B 3'110
    connect \S $logic_or$hyperram.v:240$346_Y
    connect \Y $procmux$2846_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:232.9-232.20|hyperram.v:232.5-237.8"
  cell $mux $procmux$2850
    parameter \WIDTH 3
    connect \A 3'110
    connect \B \bus_state_r
    connect \S $procmux$2798_CMP
    connect \Y $procmux$2850_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:215.9-215.20|hyperram.v:215.5-228.8"
  cell $mux $procmux$2857
    parameter \WIDTH 3
    connect \A { 2'10 $auto$wreduce.cc:454:run$3461 [0] }
    connect \B \bus_state_r
    connect \S $procmux$2798_CMP
    connect \Y $procmux$2857_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:202.11-202.21|hyperram.v:202.7-209.10"
  cell $mux $procmux$2861
    parameter \WIDTH 3
    connect \A 3'011
    connect \B 3'100
    connect \S \CA_r [46]
    connect \Y $procmux$2861_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:197.10-197.17|hyperram.v:197.6-210.9"
  cell $mux $procmux$2864
    parameter \WIDTH 3
    connect \A $procmux$2861_Y
    connect \B 3'011
    connect \S \CA_r [47]
    connect \Y $procmux$2864_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:192.9-192.20|hyperram.v:192.5-211.8"
  cell $mux $procmux$2867
    parameter \WIDTH 3
    connect \A $procmux$2864_Y
    connect \B \bus_state_r
    connect \S $procmux$2798_CMP
    connect \Y $procmux$2867_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:182.9-182.20|hyperram.v:182.5-187.8"
  cell $mux $procmux$2871
    parameter \WIDTH 3
    connect \A 3'010
    connect \B \bus_state_r
    connect \S $procmux$2798_CMP
    connect \Y $procmux$2871_Y
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$2874
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B 3'001
    connect \S $logic_and$hyperram.v:164$328_Y
    connect \Y $procmux$2874_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2878
    parameter \WIDTH 3
    connect \A $procmux$2843_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\bus_state_r[2:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$2882
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B $logic_and$hyperram.v:245$349_Y
    connect \S $logic_or$hyperram.v:240$346_Y
    connect \Y $procmux$2882_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$2884
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B { $procmux$2886_Y $procmux$2882_Y }
    connect \S { $eq$hyperram.v:1029$1559_Y $eq$hyperram.v:1015$1526_Y }
    connect \Y $procmux$2884_Y
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2886
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B 1'0
    connect \S $logic_and$hyperram.v:145$321_Y
    connect \Y $procmux$2886_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2890
    parameter \WIDTH 1
    connect \A $procmux$2884_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\read_timeout_r[0:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$2893
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \busy_r
    connect \S $procmux$2798_CMP
    connect \Y $procmux$2893_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$2895
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \busy_r
    connect \B { $procmux$2897_Y $procmux$2893_Y }
    connect \S { $eq$hyperram.v:1029$1559_Y $eq$hyperram.v:1026$1550_Y }
    connect \Y $procmux$2895_Y
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2897
    parameter \WIDTH 1
    connect \A \busy_r
    connect \B 1'1
    connect \S $logic_and$hyperram.v:145$321_Y
    connect \Y $procmux$2897_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2901
    parameter \WIDTH 1
    connect \A $procmux$2895_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\busy_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2909
    parameter \WIDTH 4
    connect \A \sel_r
    connect \B \sel_i
    connect \S $logic_and$hyperram.v:145$321_Y
    connect \Y $procmux$2909_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2911
    parameter \WIDTH 4
    connect \A \sel_r
    connect \B $procmux$2909_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2911_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2914
    parameter \WIDTH 4
    connect \A $procmux$2911_Y
    connect \B 4'0000
    connect \S \rst_i
    connect \Y $0\sel_r[3:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2917
    parameter \WIDTH 1
    connect \A \valid_i
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\valid_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2925
    parameter \WIDTH 32
    connect \A \dataw_r
    connect \B \data_i
    connect \S $logic_and$hyperram.v:145$321_Y
    connect \Y $procmux$2925_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2927
    parameter \WIDTH 32
    connect \A \dataw_r
    connect \B $procmux$2925_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2927_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2930
    parameter \WIDTH 32
    connect \A $procmux$2927_Y
    connect \B 0
    connect \S \rst_i
    connect \Y $0\dataw_r[31:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$2938
    parameter \WIDTH 1
    connect \A \double_latency_r
    connect \B \double_latency_i
    connect \S $logic_and$hyperram.v:164$328_Y
    connect \Y $procmux$2938_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2940
    parameter \WIDTH 1
    connect \A \double_latency_r
    connect \B $procmux$2938_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2940_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2943
    parameter \WIDTH 1
    connect \A $procmux$2940_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\double_latency_r[0:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$2951
    parameter \WIDTH 1
    connect \A \fixed_latency_r
    connect \B \fixed_latency_i
    connect \S $logic_and$hyperram.v:164$328_Y
    connect \Y $procmux$2951_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2953
    parameter \WIDTH 1
    connect \A \fixed_latency_r
    connect \B $procmux$2951_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2953_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2956
    parameter \WIDTH 1
    connect \A $procmux$2953_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\fixed_latency_r[0:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$2964
    parameter \WIDTH 5
    connect \A \trmax_r
    connect \B $auto$wreduce.cc:454:run$3466 [4:0]
    connect \S $logic_and$hyperram.v:164$328_Y
    connect \Y $procmux$2964_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2966
    parameter \WIDTH 5
    connect \A \trmax_r
    connect \B $procmux$2964_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2966_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2969
    parameter \WIDTH 5
    connect \A $procmux$2966_Y
    connect \B 5'10100
    connect \S \rst_i
    connect \Y $0\trmax_r[4:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$2977
    parameter \WIDTH 4
    connect \A \tpost_r
    connect \B \tpost_i
    connect \S $logic_and$hyperram.v:164$328_Y
    connect \Y $procmux$2977_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2979
    parameter \WIDTH 4
    connect \A \tpost_r
    connect \B $procmux$2977_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2979_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2982
    parameter \WIDTH 4
    connect \A $procmux$2979_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tpost_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$2990
    parameter \WIDTH 4
    connect \A \tacc_r
    connect \B $ternary$hyperram.v:172$331_Y [3:0]
    connect \S $logic_and$hyperram.v:164$328_Y
    connect \Y $procmux$2990_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2992
    parameter \WIDTH 4
    connect \A \tacc_r
    connect \B $procmux$2990_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$2992_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2995
    parameter \WIDTH 4
    connect \A $procmux$2992_Y
    connect \B 4'0110
    connect \S \rst_i
    connect \Y $0\tacc_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3003
    parameter \WIDTH 4
    connect \A \tpre_r
    connect \B \tpre_i
    connect \S $logic_and$hyperram.v:164$328_Y
    connect \Y $procmux$3003_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3005
    parameter \WIDTH 4
    connect \A \tpre_r
    connect \B $procmux$3003_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$3005_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3008
    parameter \WIDTH 4
    connect \A $procmux$3005_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tpre_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3016
    parameter \WIDTH 4
    connect \A \tcsh_r
    connect \B \tcsh_i
    connect \S $logic_and$hyperram.v:164$328_Y
    connect \Y $procmux$3016_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3018
    parameter \WIDTH 4
    connect \A \tcsh_r
    connect \B $procmux$3016_Y
    connect \S $eq$hyperram.v:1029$1559_Y
    connect \Y $procmux$3018_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3021
    parameter \WIDTH 4
    connect \A $procmux$3018_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tcsh_r[3:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:95.7-95.14|hyperram.v:95.3-100.6"
  cell $mux $procmux$3024
    parameter \WIDTH 6
    connect \A $ternary$hyperram.v:99$314_Y [5:0]
    connect \B $auto$wreduce.cc:454:run$3468 [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$3024_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:87.7-87.14|hyperram.v:87.3-92.6"
  cell $mux $procmux$3028
    parameter \WIDTH 6
    connect \A $ternary$hyperram.v:91$306_Y [5:0]
    connect \B $auto$wreduce.cc:454:run$3467 [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$3028_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:84.6-84.21|hyperram.v:84.2-101.5"
  cell $mux $procmux$3030
    parameter \WIDTH 6
    connect \A $procmux$3024_Y
    connect \B $procmux$3028_Y
    connect \S \fixed_latency_r
    connect \Y \latency_cycles
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $reduce_bool $reduce_bool$hyperram.v:0$318
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $procmux$2798_CMP
  end
  attribute \src "hyperram.v:164.9-164.22"
  cell $reduce_or $reduce_or$hyperram.v:164$323
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $reduce_or$hyperram.v:164$323_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1365
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 8
    connect \A \CA_r
    connect \B { 1'0 $auto$wreduce.cc:454:run$3459 [9:0] }
    connect \Y $shiftx$hyperram.v:0$1365_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1369
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 8
    connect \A \dataw_r
    connect \B { 1'0 $auto$wreduce.cc:454:run$3459 [9:0] }
    connect \Y $shiftx$hyperram.v:0$1369_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1379
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \sel_r
    connect \B \cycle_cnt_r
    connect \Y $auto$wreduce.cc:454:run$3452 [0]
  end
  attribute \src "hyperram.v:1010.55-1010.94"
  cell $sub $sub$hyperram.v:1010$1509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$3455 [7:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [7:0] }
  end
  attribute \src "hyperram.v:1010.55-1010.105"
  cell $sub $sub$hyperram.v:1010$1511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [7:0] }
    connect \B $auto$wreduce.cc:454:run$3453 [0]
    connect \Y $sub$hyperram.v:1010$1511_Y
  end
  attribute \src "hyperram.v:1012.54-1012.94"
  cell $sub $sub$hyperram.v:1012$1516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$3457 [7:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [7:0] }
  end
  attribute \src "hyperram.v:1012.54-1012.105"
  cell $sub $sub$hyperram.v:1012$1518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [7:0] }
    connect \B $auto$wreduce.cc:454:run$3453 [0]
    connect \Y $sub$hyperram.v:1012$1518_Y
  end
  attribute \src "hyperram.v:1016.51-1016.66"
  cell $sub $sub$hyperram.v:1016$1529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$3458 [6:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [6:0] }
  end
  attribute \src "hyperram.v:143.21-143.36"
  cell $sub $sub$hyperram.v:143$319
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$3462 [5:0]
  end
  attribute \src "hyperram.v:221.22-221.41"
  cell $sub $sub$hyperram.v:221$341
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \trmax_r 1'0 }
    connect \B 2'10
    connect \Y $auto$wreduce.cc:454:run$3463 [5:0]
  end
  attribute \src "hyperram.v:312.21-312.35"
  cell $sub $sub$hyperram.v:312$374
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $sub$hyperram.v:312$374_Y [2:0]
  end
  attribute \src "hyperram.v:89.43-89.62"
  cell $sub $sub$hyperram.v:89$299
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \tacc_r 2'00 }
    connect \B 2'10
    connect \Y $auto$wreduce.cc:454:run$3464 [5:0]
  end
  attribute \src "hyperram.v:89.69-89.93"
  cell $sub $sub$hyperram.v:89$300
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \tacc_r 1'0 }
    connect \B 2'10
    connect \Y { $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [4:0] }
  end
  attribute \src "hyperram.v:91.43-91.66"
  cell $sub $sub$hyperram.v:91$303
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A $auto$wreduce.cc:454:run$3464 [5:0]
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$3465 [5:0]
  end
  attribute \src "hyperram.v:91.73-91.101"
  cell $sub $sub$hyperram.v:91$305
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A { $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [4:0] }
    connect \B 1'1
    connect \Y $sub$hyperram.v:91$305_Y [5:0]
  end
  attribute \src "hyperram.v:172.16-172.56"
  cell $mux $ternary$hyperram.v:172$331
    parameter \WIDTH 4
    connect \A 4'0010
    connect \B \tacc_i
    connect \S $ge$hyperram.v:172$329_Y
    connect \Y $ternary$hyperram.v:172$331_Y [3:0]
  end
  attribute \src "hyperram.v:174.17-174.65"
  cell $mux $ternary$hyperram.v:174$334
    parameter \WIDTH 5
    connect \A 5'00100
    connect \B \trmax_i
    connect \S $ge$hyperram.v:174$332_Y
    connect \Y $auto$wreduce.cc:454:run$3466 [4:0]
  end
  attribute \src "hyperram.v:287.16-287.43"
  cell $mux $ternary$hyperram.v:287$367
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \hb_clkn_o
    connect \S \clk_active
    connect \Y $ternary$hyperram.v:287$367_Y [0]
  end
  attribute \src "hyperram.v:335.20-335.89"
  cell $mux $ternary$hyperram.v:335$387
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $not$hyperram.v:335$386_Y [0]
    connect \S $logic_and$hyperram.v:335$383_Y
    connect \Y \hb_rwds_o
  end
  attribute \src "hyperram.v:89.22-89.95"
  cell $mux $ternary$hyperram.v:89$301
    parameter \WIDTH 6
    connect \A { $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [4:0] }
    connect \B $auto$wreduce.cc:454:run$3464 [5:0]
    connect \S \double_latency_r
    connect \Y $auto$wreduce.cc:454:run$3467 [5:0]
  end
  attribute \src "hyperram.v:91.22-91.103"
  cell $mux $ternary$hyperram.v:91$306
    parameter \WIDTH 6
    connect \A $sub$hyperram.v:91$305_Y [5:0]
    connect \B $auto$wreduce.cc:454:run$3465 [5:0]
    connect \S \double_latency_r
    connect \Y $ternary$hyperram.v:91$306_Y [5:0]
  end
  attribute \src "hyperram.v:97.22-97.96"
  cell $mux $ternary$hyperram.v:97$309
    parameter \WIDTH 6
    connect \A { $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [4:0] }
    connect \B $auto$wreduce.cc:454:run$3464 [5:0]
    connect \S \rwds_2x_latency_r
    connect \Y $auto$wreduce.cc:454:run$3468 [5:0]
  end
  attribute \src "hyperram.v:99.22-99.104"
  cell $mux $ternary$hyperram.v:99$314
    parameter \WIDTH 6
    connect \A $sub$hyperram.v:91$305_Y [5:0]
    connect \B $auto$wreduce.cc:454:run$3465 [5:0]
    connect \S \rwds_2x_latency_r
    connect \Y $ternary$hyperram.v:99$314_Y [5:0]
  end
  attribute \src "hyperram.v:1036.3-1036.39"
  cell $assert \_busy_
    connect \A $formal$hyperram.v:1036$280_CHECK
    connect \EN $formal$hyperram.v:854$229_EN
  end
  attribute \src "hyperram.v:965.4-965.135"
  cell $assert \_ca_then_write_latency_
    connect \A $formal$hyperram.v:965$259_CHECK
    connect \EN $formal$hyperram.v:965$259_EN
  end
  attribute \src "hyperram.v:997.4-997.66"
  cell $assert \_cycle_cnt_
    connect \A $formal$hyperram.v:997$268_CHECK
    connect \EN $formal$hyperram.v:997$268_EN
  end
  attribute \src "hyperram.v:1069.3-1069.41"
  cell $assert \_data_o_
    connect \A $formal$hyperram.v:1053$285_CHECK
    connect \EN $formal$hyperram.v:854$229_EN
  end
  attribute \src "hyperram.v:1072.4-1072.44"
  cell $assert \_datar_r_clear_
    connect \A $formal$hyperram.v:1072$289_CHECK
    connect \EN $formal$hyperram.v:1072$289_EN
  end
  attribute \src "hyperram.v:1039.4-1039.40"
  cell $assert \_entering_busy_
    connect \A $formal$hyperram.v:1039$281_CHECK
    connect \EN $formal$hyperram.v:1039$281_EN
  end
  attribute \src "hyperram.v:987.4-987.50"
  cell $assert \_exit_read_
    connect \A $formal$hyperram.v:987$266_CHECK
    connect \EN $formal$hyperram.v:987$266_EN
  end
  attribute \src "hyperram.v:1042.4-1042.39"
  cell $assert \_exiting_busy_
    connect \A $formal$hyperram.v:1042$282_CHECK
    connect \EN $formal$hyperram.v:1042$282_EN
  end
  attribute \src "hyperram.v:949.5-949.60"
  cell $assert \_hb_clk_active_
    connect \A $formal$hyperram.v:949$255_CHECK
    connect \EN $formal$hyperram.v:949$255_EN
  end
  attribute \src "hyperram.v:947.4-947.52"
  cell $assert \_hb_clk_clkn_
    connect \A $formal$hyperram.v:947$254_CHECK
    connect \EN $formal$hyperram.v:944$251_EN
  end
  attribute \src "hyperram.v:945.4-945.38"
  cell $assert \_hb_clk_low_
    connect \A $formal$hyperram.v:945$252_CHECK
    connect \EN $formal$hyperram.v:944$251_EN
  end
  attribute \src "hyperram.v:946.4-946.39"
  cell $assert \_hb_clkn_low_
    connect \A $formal$hyperram.v:946$253_CHECK
    connect \EN $formal$hyperram.v:944$251_EN
  end
  attribute \src "hyperram.v:944.4-944.34"
  cell $assert \_hb_csn_
    connect \A $formal$hyperram.v:944$251_CHECK
    connect \EN $formal$hyperram.v:944$251_EN
  end
  attribute \src "hyperram.v:891.4-891.37"
  cell $assert \_hb_dq_noen_
    connect \A $formal$hyperram.v:891$242_CHECK
    connect \EN $formal$hyperram.v:891$242_EN
  end
  attribute \src "hyperram.v:889.4-889.38"
  cell $assert \_hb_dq_oen_
    connect \A $formal$hyperram.v:889$241_CHECK
    connect \EN $formal$hyperram.v:889$241_EN
  end
  attribute \src "hyperram.v:937.3-937.43"
  cell $assert \_hb_rstn_active_
    connect \A $formal$hyperram.v:937$249_CHECK
    connect \EN $formal$hyperram.v:937$249_EN
  end
  attribute \src "hyperram.v:939.3-939.42"
  cell $assert \_hb_rstn_nactive_
    connect \A $formal$hyperram.v:939$250_CHECK
    connect \EN $formal$hyperram.v:939$250_EN
  end
  attribute \src "hyperram.v:925.4-925.41"
  cell $assert \_hb_rwds_noen_
    connect \A $formal$hyperram.v:925$246_CHECK
    connect \EN $formal$hyperram.v:925$246_EN
  end
  attribute \src "hyperram.v:931.5-931.42"
  cell $assert \_hb_rwds_o_low_
    connect \A $formal$hyperram.v:931$248_CHECK
    connect \EN $formal$hyperram.v:931$248_EN
  end
  attribute \src "hyperram.v:929.5-929.64"
  cell $assert \_hb_rwds_o_sel_
    connect \A $formal$hyperram.v:929$247_CHECK
    connect \EN $formal$hyperram.v:929$247_EN
  end
  attribute \src "hyperram.v:923.4-923.42"
  cell $assert \_hb_rwds_oen_
    connect \A $formal$hyperram.v:923$245_CHECK
    connect \EN $formal$hyperram.v:923$245_EN
  end
  attribute \src "hyperram.v:955.3-955.55"
  cell $assert \_idle_after_rst_
    connect \A $formal$hyperram.v:955$256_CHECK
    connect \EN $formal$hyperram.v:955$256_EN
  end
  attribute \src "hyperram.v:959.4-959.83"
  cell $assert \_idle_then_pre_
    connect \A $formal$hyperram.v:959$257_CHECK
    connect \EN $formal$hyperram.v:959$257_EN
  end
  attribute \src "hyperram.v:972.5-972.89"
  cell $assert \_latency_then_read_
    connect \A $formal$hyperram.v:972$261_CHECK
    connect \EN $formal$hyperram.v:972$261_EN
  end
  attribute \src "hyperram.v:974.5-974.91"
  cell $assert \_latency_then_write_
    connect \A $formal$hyperram.v:974$262_CHECK
    connect \EN $formal$hyperram.v:974$262_EN
  end
  attribute \src "hyperram.v:1003.4-1003.48"
  cell $assert \_load_cnt_ca_
    connect \A $formal$hyperram.v:1003$270_CHECK
    connect \EN $formal$hyperram.v:1003$270_EN
  end
  attribute \src "hyperram.v:1010.5-1010.106"
  cell $assert \_load_cnt_fixed_latency_
    connect \A $formal$hyperram.v:1010$272_CHECK
    connect \EN $formal$hyperram.v:1010$272_EN
  end
  attribute \src "hyperram.v:1030.4-1030.55"
  cell $assert \_load_cnt_idle_
    connect \A $formal$hyperram.v:1030$279_CHECK
    connect \EN $formal$hyperram.v:1030$279_EN
  end
  attribute \src "hyperram.v:1027.4-1027.56"
  cell $assert \_load_cnt_post_
    connect \A $formal$hyperram.v:1027$278_CHECK
    connect \EN $formal$hyperram.v:1027$278_EN
  end
  attribute \src "hyperram.v:1000.4-1000.54"
  cell $assert \_load_cnt_pre_
    connect \A $formal$hyperram.v:1000$269_CHECK
    connect \EN $formal$hyperram.v:1000$269_EN
  end
  attribute \src "hyperram.v:1016.4-1016.68"
  cell $assert \_load_cnt_read_tout_
    connect \A $formal$hyperram.v:1016$274_CHECK
    connect \EN $formal$hyperram.v:1016$274_EN
  end
  attribute \src "hyperram.v:1012.5-1012.106"
  cell $assert \_load_cnt_rwds_latency_
    connect \A $formal$hyperram.v:1012$273_CHECK
    connect \EN $formal$hyperram.v:1012$273_EN
  end
  attribute \src "hyperram.v:1024.4-1024.54"
  cell $assert \_load_cnt_write_mem_
    connect \A $formal$hyperram.v:1024$277_CHECK
    connect \EN $formal$hyperram.v:1024$277_EN
  end
  attribute \src "hyperram.v:1006.4-1006.53"
  cell $assert \_load_cnt_write_reg_
    connect \A $formal$hyperram.v:1006$271_CHECK
    connect \EN $formal$hyperram.v:1006$271_EN
  end
  attribute \src "hyperram.v:1020.5-1020.54"
  cell $assert \_load_rd_cnt_read_mem_
    connect \A $formal$hyperram.v:1020$276_CHECK
    connect \EN $formal$hyperram.v:1020$276_EN
  end
  attribute \src "hyperram.v:1018.5-1018.54"
  cell $assert \_load_rd_cnt_read_reg_
    connect \A $formal$hyperram.v:1018$275_CHECK
    connect \EN $formal$hyperram.v:1018$275_EN
  end
  attribute \src "hyperram.v:1048.4-1048.37"
  cell $assert \_not_ready_
    connect \A $formal$hyperram.v:1048$284_CHECK
    connect \EN $formal$hyperram.v:1048$284_EN
  end
  attribute \src "hyperram.v:981.4-981.84"
  cell $assert \_post_then_idle_
    connect \A $formal$hyperram.v:981$264_CHECK
    connect \EN $formal$hyperram.v:981$264_EN
  end
  attribute \src "hyperram.v:962.4-962.79"
  cell $assert \_pre_then_ca_
    connect \A $formal$hyperram.v:962$258_CHECK
    connect \EN $formal$hyperram.v:962$258_EN
  end
  attribute \src "hyperram.v:978.4-978.84"
  cell $assert \_read_then_post_
    connect \A $formal$hyperram.v:978$263_CHECK
    connect \EN $formal$hyperram.v:978$263_EN
  end
  attribute \src "hyperram.v:1059.5-1059.50"
  cell $assert \_read_timeout_0_
    connect \A $formal$hyperram.v:1059$287_CHECK
    connect \EN $formal$hyperram.v:1059$287_EN
  end
  attribute \src "hyperram.v:1057.5-1057.49"
  cell $assert \_read_timeout_1_
    connect \A $formal$hyperram.v:1057$286_CHECK
    connect \EN $formal$hyperram.v:1057$286_EN
  end
  attribute \src "hyperram.v:1045.4-1045.42"
  cell $assert \_ready_till_busop_
    connect \A $formal$hyperram.v:1045$283_CHECK
    connect \EN $formal$hyperram.v:1045$283_EN
  end
  attribute \src "hyperram.v:990.4-990.51"
  cell $assert \_start_hb_op_
    connect \A $formal$hyperram.v:990$267_CHECK
    connect \EN $formal$hyperram.v:990$267_EN
  end
  attribute \src "hyperram.v:984.4-984.65"
  cell $assert \_state_change_
    connect \A $formal$hyperram.v:984$265_CHECK
    connect \EN $formal$hyperram.v:984$265_EN
  end
  attribute \src "hyperram.v:1095.4-1095.55"
  cell $assert \_store_data_wr_
    connect \A $formal$hyperram.v:1095$294_CHECK
    connect \EN $formal$hyperram.v:1095$294_EN
  end
  attribute \src "hyperram.v:1098.4-1098.55"
  cell $assert \_store_rd_wr_
    connect \A $formal$hyperram.v:1098$297_CHECK
    connect \EN $formal$hyperram.v:1095$294_EN
  end
  attribute \src "hyperram.v:1097.4-1097.62"
  cell $assert \_store_reg_acc_
    connect \A $formal$hyperram.v:1097$296_CHECK
    connect \EN $formal$hyperram.v:1095$294_EN
  end
  attribute \src "hyperram.v:1096.4-1096.49"
  cell $assert \_store_sel_
    connect \A $formal$hyperram.v:1096$295_CHECK
    connect \EN $formal$hyperram.v:1095$294_EN
  end
  attribute \src "hyperram.v:860.3-860.43"
  cell $assert \_tacc_gte_2_
    connect \A $formal$hyperram.v:860$230_CHECK
    connect \EN $formal$hyperram.v:854$229_EN
  end
  attribute \src "hyperram.v:877.5-877.51"
  cell $assert \_tacc_load_
    connect \A $formal$hyperram.v:877$237_CHECK
    connect \EN $formal$hyperram.v:877$237_EN
  end
  attribute \src "hyperram.v:879.5-879.46"
  cell $assert \_tacc_past_
    connect \A $formal$hyperram.v:879$238_CHECK
    connect \EN $formal$hyperram.v:879$238_EN
  end
  attribute \src "hyperram.v:867.4-867.48"
  cell $assert \_tcsh_load_
    connect \A $formal$hyperram.v:867$232_CHECK
    connect \EN $formal$hyperram.v:867$232_EN
  end
  attribute \src "hyperram.v:869.4-869.51"
  cell $assert \_tpost_load_
    connect \A $formal$hyperram.v:869$234_CHECK
    connect \EN $formal$hyperram.v:867$232_EN
  end
  attribute \src "hyperram.v:868.4-868.48"
  cell $assert \_tpre_load_
    connect \A $formal$hyperram.v:868$233_CHECK
    connect \EN $formal$hyperram.v:867$232_EN
  end
  attribute \src "hyperram.v:861.3-861.48"
  cell $assert \_trmax_gte_4_
    connect \A $formal$hyperram.v:861$231_CHECK
    connect \EN $formal$hyperram.v:854$229_EN
  end
  attribute \src "hyperram.v:872.5-872.54"
  cell $assert \_trmax_load_
    connect \A $formal$hyperram.v:872$235_CHECK
    connect \EN $formal$hyperram.v:872$235_EN
  end
  attribute \src "hyperram.v:874.5-874.51"
  cell $assert \_trmax_past_
    connect \A $formal$hyperram.v:874$236_CHECK
    connect \EN $formal$hyperram.v:874$236_EN
  end
  attribute \src "hyperram.v:968.4-968.86"
  cell $assert \_write_then_post_
    connect \A $formal$hyperram.v:968$260_CHECK
    connect \EN $formal$hyperram.v:968$260_EN
  end
  connect $auto$wreduce.cc:454:run$3452 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3453 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3454 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3455 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$3456 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$3457 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$3458 [31:7] 25'0000000000000000000000000
  connect $auto$wreduce.cc:454:run$3459 [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$3461 [2:1] 2'10
  connect $auto$wreduce.cc:454:run$3464 [30:6] { $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] $auto$wreduce.cc:454:run$3464 [31] }
  connect $sub$hyperram.v:1010$1509_Y [30:8] { $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] $sub$hyperram.v:1010$1509_Y [31] }
  connect $sub$hyperram.v:1012$1516_Y [30:8] { $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] $sub$hyperram.v:1012$1516_Y [31] }
  connect $sub$hyperram.v:1016$1529_Y [30:7] { $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] $sub$hyperram.v:1016$1529_Y [31] }
  connect $sub$hyperram.v:89$300_Y [30:5] { $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] $sub$hyperram.v:89$300_Y [31] }
  connect \data_o \datar_r
  connect \datar_0 \datar_r [7:0]
  connect \datar_1 \datar_r [15:8]
  connect \datar_2 \datar_r [23:16]
  connect \datar_3 \datar_r [31:24]
  connect \hb_clk_o \bus_clk_r
  connect \hb_data_out \hb_dq_o
  connect \read_op \CA_r [47]
  connect \read_timeout_o \read_timeout_r
  connect \reg_access \CA_r [46]
end
