
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.33

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.10 source latency float_adder_pipereg_1to2_exp_larger_148[3]$_SDFF_PP0_/CK ^
  -0.10 target latency float_adder_pipereg_2to3_exp_larger_156[3]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_0to1_w_en_137$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_1to2_w_en_144$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    9.65    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   34.45    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_13_0_clk/A (CLKBUF_X3)
     9   13.40    0.01    0.05    0.10 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
                                         clknet_4_13_0_clk (net)
                  0.01    0.00    0.10 ^ float_adder_pipereg_0to1_w_en_137$_SDFF_PP0_/CK (DFF_X1)
     1    0.98    0.01    0.08    0.18 v float_adder_pipereg_0to1_w_en_137$_SDFF_PP0_/Q (DFF_X1)
                                         float_adder_pipereg_0to1_w_en_137 (net)
                  0.01    0.00    0.18 v _1075_/A2 (AND2_X1)
     1    1.24    0.01    0.03    0.21 v _1075_/ZN (AND2_X1)
                                         _0077_ (net)
                  0.01    0.00    0.21 v float_adder_pipereg_1to2_w_en_144$_SDFF_PP0_/D (DFF_X1)
                                  0.21   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    9.65    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   34.45    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_15_0_clk/A (CLKBUF_X3)
    10   15.22    0.02    0.05    0.10 ^ clkbuf_4_15_0_clk/Z (CLKBUF_X3)
                                         clknet_4_15_0_clk (net)
                  0.02    0.00    0.10 ^ float_adder_pipereg_1to2_w_en_144$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.10   clock reconvergence pessimism
                          0.00    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.21   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_aligned_mant_msb_159[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp5899[7]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    9.65    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   34.45    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_2_0_clk/A (CLKBUF_X3)
    10   15.32    0.02    0.05    0.10 ^ clkbuf_4_2_0_clk/Z (CLKBUF_X3)
                                         clknet_4_2_0_clk (net)
                  0.02    0.00    0.10 ^ float_adder_pipereg_2to3_aligned_mant_msb_159[0]$_SDFF_PP0_/CK (DFF_X1)
     2    5.07    0.02    0.08    0.18 ^ float_adder_pipereg_2to3_aligned_mant_msb_159[0]$_SDFF_PP0_/QN (DFF_X1)
                                         _0707_ (net)
                  0.02    0.00    0.18 ^ _0810_/A (INV_X1)
     1    3.47    0.01    0.01    0.19 v _0810_/ZN (INV_X1)
                                         _0187_ (net)
                  0.01    0.00    0.19 v _0811_/A3 (NOR3_X2)
     2    4.57    0.03    0.05    0.25 ^ _0811_/ZN (NOR3_X2)
                                         _0188_ (net)
                  0.03    0.00    0.25 ^ _0828_/B (XNOR2_X1)
     1    1.13    0.02    0.04    0.29 ^ _0828_/ZN (XNOR2_X1)
                                         _0201_ (net)
                  0.02    0.00    0.29 ^ _0829_/A2 (AND2_X1)
     1    3.72    0.01    0.04    0.33 ^ _0829_/ZN (AND2_X1)
                                         _0701_ (net)
                  0.01    0.00    0.33 ^ _1387_/B (HA_X1)
     3    6.01    0.04    0.07    0.40 ^ _1387_/S (HA_X1)
                                         _0703_ (net)
                  0.04    0.00    0.40 ^ _1239_/A (OAI21_X1)
     2    4.48    0.02    0.03    0.43 v _1239_/ZN (OAI21_X1)
                                         _0447_ (net)
                  0.02    0.00    0.43 v _1277_/A2 (NOR2_X1)
     1    3.68    0.02    0.04    0.47 ^ _1277_/ZN (NOR2_X1)
                                         _0481_ (net)
                  0.02    0.00    0.47 ^ _1278_/A4 (NOR4_X2)
     1    3.42    0.01    0.02    0.49 v _1278_/ZN (NOR4_X2)
                                         _0482_ (net)
                  0.01    0.00    0.49 v _1280_/A (AOI221_X2)
     4    8.32    0.06    0.09    0.58 ^ _1280_/ZN (AOI221_X2)
                                         _0484_ (net)
                  0.06    0.00    0.58 ^ _1297_/A1 (NOR2_X1)
     1    0.99    0.01    0.01    0.59 v _1297_/ZN (NOR2_X1)
                                         _0499_ (net)
                  0.01    0.00    0.59 v _1298_/A3 (AND3_X1)
     2    2.73    0.01    0.04    0.62 v _1298_/ZN (AND3_X1)
                                         _0500_ (net)
                  0.01    0.00    0.62 v _1299_/A3 (OR3_X1)
     1    1.02    0.01    0.08    0.70 v _1299_/ZN (OR3_X1)
                                         _0501_ (net)
                  0.01    0.00    0.70 v _1301_/A2 (AND3_X1)
     1    1.35    0.01    0.03    0.74 v _1301_/ZN (AND3_X1)
                                         _0160_ (net)
                  0.01    0.00    0.74 v tmp5899[7]$_SDFF_PP0_/D (DFF_X2)
                                  0.74   data arrival time

                          1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock source latency
     1    9.65    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   34.45    0.03    0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.05 ^ clkbuf_4_10_0_clk/A (CLKBUF_X3)
    14   16.98    0.02    0.05    1.10 ^ clkbuf_4_10_0_clk/Z (CLKBUF_X3)
                                         clknet_4_10_0_clk (net)
                  0.02    0.00    1.10 ^ tmp5899[7]$_SDFF_PP0_/CK (DFF_X2)
                          0.00    1.10   clock reconvergence pessimism
                         -0.04    1.07   library setup time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_aligned_mant_msb_159[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp5899[7]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    9.65    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   34.45    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.05 ^ clkbuf_4_2_0_clk/A (CLKBUF_X3)
    10   15.32    0.02    0.05    0.10 ^ clkbuf_4_2_0_clk/Z (CLKBUF_X3)
                                         clknet_4_2_0_clk (net)
                  0.02    0.00    0.10 ^ float_adder_pipereg_2to3_aligned_mant_msb_159[0]$_SDFF_PP0_/CK (DFF_X1)
     2    5.07    0.02    0.08    0.18 ^ float_adder_pipereg_2to3_aligned_mant_msb_159[0]$_SDFF_PP0_/QN (DFF_X1)
                                         _0707_ (net)
                  0.02    0.00    0.18 ^ _0810_/A (INV_X1)
     1    3.47    0.01    0.01    0.19 v _0810_/ZN (INV_X1)
                                         _0187_ (net)
                  0.01    0.00    0.19 v _0811_/A3 (NOR3_X2)
     2    4.57    0.03    0.05    0.25 ^ _0811_/ZN (NOR3_X2)
                                         _0188_ (net)
                  0.03    0.00    0.25 ^ _0828_/B (XNOR2_X1)
     1    1.13    0.02    0.04    0.29 ^ _0828_/ZN (XNOR2_X1)
                                         _0201_ (net)
                  0.02    0.00    0.29 ^ _0829_/A2 (AND2_X1)
     1    3.72    0.01    0.04    0.33 ^ _0829_/ZN (AND2_X1)
                                         _0701_ (net)
                  0.01    0.00    0.33 ^ _1387_/B (HA_X1)
     3    6.01    0.04    0.07    0.40 ^ _1387_/S (HA_X1)
                                         _0703_ (net)
                  0.04    0.00    0.40 ^ _1239_/A (OAI21_X1)
     2    4.48    0.02    0.03    0.43 v _1239_/ZN (OAI21_X1)
                                         _0447_ (net)
                  0.02    0.00    0.43 v _1277_/A2 (NOR2_X1)
     1    3.68    0.02    0.04    0.47 ^ _1277_/ZN (NOR2_X1)
                                         _0481_ (net)
                  0.02    0.00    0.47 ^ _1278_/A4 (NOR4_X2)
     1    3.42    0.01    0.02    0.49 v _1278_/ZN (NOR4_X2)
                                         _0482_ (net)
                  0.01    0.00    0.49 v _1280_/A (AOI221_X2)
     4    8.32    0.06    0.09    0.58 ^ _1280_/ZN (AOI221_X2)
                                         _0484_ (net)
                  0.06    0.00    0.58 ^ _1297_/A1 (NOR2_X1)
     1    0.99    0.01    0.01    0.59 v _1297_/ZN (NOR2_X1)
                                         _0499_ (net)
                  0.01    0.00    0.59 v _1298_/A3 (AND3_X1)
     2    2.73    0.01    0.04    0.62 v _1298_/ZN (AND3_X1)
                                         _0500_ (net)
                  0.01    0.00    0.62 v _1299_/A3 (OR3_X1)
     1    1.02    0.01    0.08    0.70 v _1299_/ZN (OR3_X1)
                                         _0501_ (net)
                  0.01    0.00    0.70 v _1301_/A2 (AND3_X1)
     1    1.35    0.01    0.03    0.74 v _1301_/ZN (AND3_X1)
                                         _0160_ (net)
                  0.01    0.00    0.74 v tmp5899[7]$_SDFF_PP0_/D (DFF_X2)
                                  0.74   data arrival time

                          1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock source latency
     1    9.65    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   34.45    0.03    0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.05 ^ clkbuf_4_10_0_clk/A (CLKBUF_X3)
    14   16.98    0.02    0.05    1.10 ^ clkbuf_4_10_0_clk/Z (CLKBUF_X3)
                                         clknet_4_10_0_clk (net)
                  0.02    0.00    1.10 ^ tmp5899[7]$_SDFF_PP0_/CK (DFF_X2)
                          0.00    1.10   clock reconvergence pessimism
                         -0.04    1.07   library setup time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.1380757838487625

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6955

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
8.176824569702148

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7809

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_2to3_aligned_mant_msb_159[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: tmp5899[7]$_SDFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_2_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ float_adder_pipereg_2to3_aligned_mant_msb_159[0]$_SDFF_PP0_/CK (DFF_X1)
   0.08    0.18 ^ float_adder_pipereg_2to3_aligned_mant_msb_159[0]$_SDFF_PP0_/QN (DFF_X1)
   0.01    0.19 v _0810_/ZN (INV_X1)
   0.05    0.25 ^ _0811_/ZN (NOR3_X2)
   0.04    0.29 ^ _0828_/ZN (XNOR2_X1)
   0.04    0.33 ^ _0829_/ZN (AND2_X1)
   0.07    0.40 ^ _1387_/S (HA_X1)
   0.03    0.43 v _1239_/ZN (OAI21_X1)
   0.04    0.47 ^ _1277_/ZN (NOR2_X1)
   0.02    0.49 v _1278_/ZN (NOR4_X2)
   0.09    0.58 ^ _1280_/ZN (AOI221_X2)
   0.01    0.59 v _1297_/ZN (NOR2_X1)
   0.04    0.62 v _1298_/ZN (AND3_X1)
   0.08    0.70 v _1299_/ZN (OR3_X1)
   0.03    0.74 v _1301_/ZN (AND3_X1)
   0.00    0.74 v tmp5899[7]$_SDFF_PP0_/D (DFF_X2)
           0.74   data arrival time

   1.00    1.00   clock clk (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.10 ^ clkbuf_4_10_0_clk/Z (CLKBUF_X3)
   0.00    1.10 ^ tmp5899[7]$_SDFF_PP0_/CK (DFF_X2)
   0.00    1.10   clock reconvergence pessimism
  -0.04    1.07   library setup time
           1.07   data required time
---------------------------------------------------------
           1.07   data required time
          -0.74   data arrival time
---------------------------------------------------------
           0.33   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: float_adder_pipereg_0to1_w_en_137$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_adder_pipereg_1to2_w_en_144$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_13_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ float_adder_pipereg_0to1_w_en_137$_SDFF_PP0_/CK (DFF_X1)
   0.08    0.18 v float_adder_pipereg_0to1_w_en_137$_SDFF_PP0_/Q (DFF_X1)
   0.03    0.21 v _1075_/ZN (AND2_X1)
   0.00    0.21 v float_adder_pipereg_1to2_w_en_144$_SDFF_PP0_/D (DFF_X1)
           0.21   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_15_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ float_adder_pipereg_1to2_w_en_144$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.10   clock reconvergence pessimism
   0.00    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.21   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.7358

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.3317

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
45.080185

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.08e-03   5.33e-05   1.22e-05   1.14e-03  46.6%
Combinational          3.71e-04   3.43e-04   2.07e-05   7.35e-04  29.9%
Clock                  2.37e-04   3.39e-04   9.41e-07   5.77e-04  23.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.69e-03   7.35e-04   3.39e-05   2.46e-03 100.0%
                          68.7%      29.9%       1.4%
