#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd869c07840 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v0x7fd869c17f80_0 .var "clk", 0 0;
v0x7fd869c18030_0 .net "data", 7 0, v0x7fd869c17b80_0;  1 drivers
v0x7fd869c180c0_0 .net "dataComplete", 0 0, v0x7fd869c17c30_0;  1 drivers
v0x7fd869c18190_0 .var "reset", 0 0;
v0x7fd869c18240_0 .var "rxd", 0 0;
S_0x7fd869c079a0 .scope module, "uart1" "UARTReceive" 2 26, 3 1 0, S_0x7fd869c07840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rxd"
    .port_info 3 /OUTPUT 1 "dataComplete"
    .port_info 4 /OUTPUT 8 "data"
v0x7fd869c07bd0_0 .net "clk", 0 0, v0x7fd869c17f80_0;  1 drivers
v0x7fd869c17ae0_0 .var "counter", 7 0;
v0x7fd869c17b80_0 .var "data", 7 0;
v0x7fd869c17c30_0 .var "dataComplete", 0 0;
v0x7fd869c17cd0_0 .net "reset", 0 0, v0x7fd869c18190_0;  1 drivers
v0x7fd869c17db0_0 .net "rxd", 0 0, v0x7fd869c18240_0;  1 drivers
v0x7fd869c17e50_0 .var "state", 7 0;
E_0x7fd869c02fd0 .event posedge, v0x7fd869c17cd0_0, v0x7fd869c07bd0_0;
    .scope S_0x7fd869c079a0;
T_0 ;
    %vpi_call 3 19 "$monitor", "At time %t, reset = %h, rxd = %h, state = %h, counter = %h, dataComplete = %h, data = %h", $time, v0x7fd869c17cd0_0, v0x7fd869c17db0_0, v0x7fd869c17e50_0, v0x7fd869c17ae0_0, v0x7fd869c17c30_0, v0x7fd869c17b80_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fd869c079a0;
T_1 ;
    %wait E_0x7fd869c02fd0;
    %load/vec4 v0x7fd869c17cd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd869c17e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd869c17c30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd869c17b80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd869c17ae0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fd869c17e50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd869c17c30_0, 0;
    %load/vec4 v0x7fd869c17ae0_0;
    %pad/u 32;
    %cmpi/u 22, 0, 32;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7fd869c17db0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd869c17ae0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x7fd869c17ae0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fd869c17ae0_0, 0;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fd869c17e50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd869c17ae0_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fd869c17e50_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x7fd869c17db0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd869c17c30_0, 0;
T_1.10 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd869c17e50_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x7fd869c17ae0_0;
    %pad/u 32;
    %cmpi/u 44, 0, 32;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v0x7fd869c17ae0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fd869c17ae0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd869c17ae0_0, 0;
    %load/vec4 v0x7fd869c17db0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x7fd869c17e50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x7fd869c17b80_0, 4, 5;
    %load/vec4 v0x7fd869c17e50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fd869c17e50_0, 0;
T_1.13 ;
T_1.9 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd869c07840;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd869c18190_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fd869c07840;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd869c17f80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fd869c07840;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x7fd869c17f80_0;
    %nor/r;
    %store/vec4 v0x7fd869c17f80_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fd869c07840;
T_5 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd869c18240_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd869c18190_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd869c18190_0, 0, 1;
    %delay 19, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd869c18240_0, 0, 1;
    %delay 600, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd869c18240_0, 0, 1;
    %delay 3500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd869c18240_0, 0, 1;
    %delay 600, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "UART_tb.sv";
    "UARTReceive.sv";
