Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Aug  8 03:41:37 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file voting_proc_timing_summary_routed.rpt -pb voting_proc_timing_summary_routed.pb -rpx voting_proc_timing_summary_routed.rpx -warn_on_violation
| Design       : voting_proc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   22          
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (6)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: TAG/secret_reg/output_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.330        0.000                      0                 1040        0.024        0.000                      0                 1040        4.500        0.000                       0                   507  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.330        0.000                      0                 1040        0.024        0.000                      0                 1040        4.500        0.000                       0                   507  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[5][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 2.246ns (43.433%)  route 2.925ns (56.567%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.122     8.817    WB/sat_adder/CO[0]
    SLICE_X5Y48          LUT2 (Prop_lut2_I0_O)        0.367     9.184 r  WB/sat_adder/vote_table[0][11]_i_1/O
                         net (fo=20, routed)          1.143    10.327    MEM/DMEM/vote_table_reg[19][15]_0[11]
    SLICE_X9Y51          FDCE                                         r  MEM/DMEM/vote_table_reg[5][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.441    14.782    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X9Y51          FDCE                                         r  MEM/DMEM/vote_table_reg[5][11]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X9Y51          FDCE (Setup_fdce_C_D)       -0.269    14.657    MEM/DMEM/vote_table_reg[5][11]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[6][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 2.247ns (42.923%)  route 2.988ns (57.077%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.164     8.859    WB/sat_adder/CO[0]
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.368     9.227 r  WB/sat_adder/vote_table[0][3]_i_1/O
                         net (fo=20, routed)          1.164    10.391    MEM/DMEM/vote_table_reg[19][15]_0[3]
    SLICE_X12Y45         FDCE                                         r  MEM/DMEM/vote_table_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.450    14.791    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X12Y45         FDCE                                         r  MEM/DMEM/vote_table_reg[6][3]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y45         FDCE (Setup_fdce_C_D)       -0.239    14.777    MEM/DMEM/vote_table_reg[6][3]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[19][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 2.252ns (41.325%)  route 3.198ns (58.675%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.164     8.859    WB/sat_adder/CO[0]
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.373     9.232 r  WB/sat_adder/vote_table[0][2]_i_1/O
                         net (fo=20, routed)          1.374    10.606    MEM/DMEM/vote_table_reg[19][15]_0[2]
    SLICE_X5Y49          FDCE                                         r  MEM/DMEM/vote_table_reg[19][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.518    14.859    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  MEM/DMEM/vote_table_reg[19][2]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X5Y49          FDCE (Setup_fdce_C_D)       -0.105    14.992    MEM/DMEM/vote_table_reg[19][2]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[6][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 2.246ns (43.245%)  route 2.948ns (56.755%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.160     8.855    WB/sat_adder/CO[0]
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.367     9.222 r  WB/sat_adder/vote_table[0][1]_i_1/O
                         net (fo=20, routed)          1.128    10.350    MEM/DMEM/vote_table_reg[19][15]_0[1]
    SLICE_X11Y44         FDCE                                         r  MEM/DMEM/vote_table_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.451    14.792    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  MEM/DMEM/vote_table_reg[6][1]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y44         FDCE (Setup_fdce_C_D)       -0.269    14.748    MEM/DMEM/vote_table_reg[6][1]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 2.246ns (43.997%)  route 2.859ns (56.003%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.160     8.855    WB/sat_adder/CO[0]
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.367     9.222 r  WB/sat_adder/vote_table[0][1]_i_1/O
                         net (fo=20, routed)          1.039    10.261    MEM/DMEM/vote_table_reg[19][15]_0[1]
    SLICE_X9Y50          FDCE                                         r  MEM/DMEM/vote_table_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.441    14.782    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X9Y50          FDCE                                         r  MEM/DMEM/vote_table_reg[0][1]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X9Y50          FDCE (Setup_fdce_C_D)       -0.249    14.677    MEM/DMEM/vote_table_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -10.261    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.425ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[6][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 2.278ns (44.040%)  route 2.895ns (55.960%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.103     8.798    WB/sat_adder/CO[0]
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.399     9.197 r  WB/sat_adder/vote_table[0][5]_i_1/O
                         net (fo=20, routed)          1.131    10.329    MEM/DMEM/vote_table_reg[19][15]_0[5]
    SLICE_X11Y44         FDCE                                         r  MEM/DMEM/vote_table_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.451    14.792    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X11Y44         FDCE                                         r  MEM/DMEM/vote_table_reg[6][5]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y44         FDCE (Setup_fdce_C_D)       -0.263    14.754    MEM/DMEM/vote_table_reg[6][5]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  4.425    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[17][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 2.246ns (43.517%)  route 2.915ns (56.483%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.160     8.855    WB/sat_adder/CO[0]
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.367     9.222 r  WB/sat_adder/vote_table[0][1]_i_1/O
                         net (fo=20, routed)          1.096    10.317    MEM/DMEM/vote_table_reg[19][15]_0[1]
    SLICE_X9Y44          FDCE                                         r  MEM/DMEM/vote_table_reg[17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.450    14.791    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  MEM/DMEM/vote_table_reg[17][1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X9Y44          FDCE (Setup_fdce_C_D)       -0.269    14.747    MEM/DMEM/vote_table_reg[17][1]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.437ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[7][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 2.278ns (44.113%)  route 2.886ns (55.887%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.103     8.798    WB/sat_adder/CO[0]
    SLICE_X5Y47          LUT2 (Prop_lut2_I0_O)        0.399     9.197 r  WB/sat_adder/vote_table[0][5]_i_1/O
                         net (fo=20, routed)          1.123    10.320    MEM/DMEM/vote_table_reg[19][15]_0[5]
    SLICE_X11Y45         FDCE                                         r  MEM/DMEM/vote_table_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.451    14.792    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X11Y45         FDCE                                         r  MEM/DMEM/vote_table_reg[7][5]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X11Y45         FDCE (Setup_fdce_C_D)       -0.260    14.757    MEM/DMEM/vote_table_reg[7][5]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.437    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[18][11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 2.246ns (44.537%)  route 2.797ns (55.463%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.122     8.817    WB/sat_adder/CO[0]
    SLICE_X5Y48          LUT2 (Prop_lut2_I0_O)        0.367     9.184 r  WB/sat_adder/vote_table[0][11]_i_1/O
                         net (fo=20, routed)          1.015    10.199    MEM/DMEM/vote_table_reg[19][15]_0[11]
    SLICE_X9Y52          FDCE                                         r  MEM/DMEM/vote_table_reg[18][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.441    14.782    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X9Y52          FDCE                                         r  MEM/DMEM/vote_table_reg[18][11]/C
                         clock pessimism              0.180    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X9Y52          FDCE (Setup_fdce_C_D)       -0.283    14.643    MEM/DMEM/vote_table_reg[18][11]
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MEM/DMEM/vote_table_reg[18][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 2.246ns (43.517%)  route 2.915ns (56.483%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.160     8.855    WB/sat_adder/CO[0]
    SLICE_X5Y46          LUT2 (Prop_lut2_I0_O)        0.367     9.222 r  WB/sat_adder/vote_table[0][1]_i_1/O
                         net (fo=20, routed)          1.096    10.317    MEM/DMEM/vote_table_reg[19][15]_0[1]
    SLICE_X8Y44          FDCE                                         r  MEM/DMEM/vote_table_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.450    14.791    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X8Y44          FDCE                                         r  MEM/DMEM/vote_table_reg[18][1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)       -0.233    14.783    MEM/DMEM/vote_table_reg[18][1]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 MEM/DMEM/vote_table_reg[17][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WB/data_curr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.310ns (71.932%)  route 0.121ns (28.068%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.592     1.475    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X6Y50          FDCE                                         r  MEM/DMEM/vote_table_reg[17][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDCE (Prop_fdce_C_Q)         0.148     1.623 r  MEM/DMEM/vote_table_reg[17][8]/Q
                         net (fo=1, routed)           0.121     1.744    MEM/DMEM/vote_table_reg[17][8]
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.098     1.842 r  MEM/DMEM/data_curr[8]_i_3/O
                         net (fo=1, routed)           0.000     1.842    MEM/DMEM/data_curr[8]_i_3_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.064     1.906 r  MEM/DMEM/data_curr_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.906    WB/D[8]
    SLICE_X6Y49          FDCE                                         r  WB/data_curr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.865     1.992    WB/clk_IBUF_BUFG
    SLICE_X6Y49          FDCE                                         r  WB/data_curr_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y49          FDCE (Hold_fdce_C_D)         0.134     1.882    WB/data_curr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MEM/DMEM/vote_table_reg[19][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WB/data_curr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.300ns (67.699%)  route 0.143ns (32.301%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.594     1.477    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X5Y49          FDCE                                         r  MEM/DMEM/vote_table_reg[19][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.128     1.605 r  MEM/DMEM/vote_table_reg[19][9]/Q
                         net (fo=1, routed)           0.143     1.748    MEM/DMEM/vote_table_reg[19][9]
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.098     1.846 r  MEM/DMEM/data_curr[9]_i_3/O
                         net (fo=1, routed)           0.000     1.846    MEM/DMEM/data_curr[9]_i_3_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I1_O)      0.074     1.920 r  MEM/DMEM/data_curr_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.920    WB/D[9]
    SLICE_X5Y50          FDCE                                         r  WB/data_curr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.863     1.990    WB/clk_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  WB/data_curr_reg[9]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.105     1.851    WB/data_curr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 debounce_counter5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  debounce_counter5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  debounce_counter5_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    debounce_counter5_reg_n_0_[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  debounce_counter5_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.889    debounce_counter5_reg[0]_i_3_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.943 r  debounce_counter5_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    debounce_counter5_reg[4]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  debounce_counter5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.864     1.992    clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  debounce_counter5_reg[4]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    debounce_counter5_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 debounce_counter5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  debounce_counter5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  debounce_counter5_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    debounce_counter5_reg_n_0_[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  debounce_counter5_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.889    debounce_counter5_reg[0]_i_3_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.954 r  debounce_counter5_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.954    debounce_counter5_reg[4]_i_1_n_5
    SLICE_X1Y50          FDRE                                         r  debounce_counter5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.864     1.992    clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  debounce_counter5_reg[6]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    debounce_counter5_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 debounce_counter5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  debounce_counter5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  debounce_counter5_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    debounce_counter5_reg_n_0_[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  debounce_counter5_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.889    debounce_counter5_reg[0]_i_3_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.979 r  debounce_counter5_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.979    debounce_counter5_reg[4]_i_1_n_6
    SLICE_X1Y50          FDRE                                         r  debounce_counter5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.864     1.992    clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  debounce_counter5_reg[5]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    debounce_counter5_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 debounce_counter5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  debounce_counter5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  debounce_counter5_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    debounce_counter5_reg_n_0_[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  debounce_counter5_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.889    debounce_counter5_reg[0]_i_3_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.979 r  debounce_counter5_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.979    debounce_counter5_reg[4]_i_1_n_4
    SLICE_X1Y50          FDRE                                         r  debounce_counter5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.864     1.992    clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  debounce_counter5_reg[7]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    debounce_counter5_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 debounce_counter5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter5_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  debounce_counter5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  debounce_counter5_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    debounce_counter5_reg_n_0_[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  debounce_counter5_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.889    debounce_counter5_reg[0]_i_3_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  debounce_counter5_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    debounce_counter5_reg[4]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.982 r  debounce_counter5_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.982    debounce_counter5_reg[8]_i_1_n_7
    SLICE_X1Y51          FDRE                                         r  debounce_counter5_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.864     1.992    clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  debounce_counter5_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.853    debounce_counter5_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MEM/DMEM/vote_table_reg[0][13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WB/data_curr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.293ns (57.771%)  route 0.214ns (42.229%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.596     1.479    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X0Y49          FDCE                                         r  MEM/DMEM/vote_table_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  MEM/DMEM/vote_table_reg[0][13]/Q
                         net (fo=1, routed)           0.104     1.724    MEM/DMEM/vote_table_reg[0][13]
    SLICE_X2Y49          LUT6 (Prop_lut6_I4_O)        0.045     1.769 r  MEM/DMEM/data_curr[13]_i_7/O
                         net (fo=1, routed)           0.110     1.879    MEM/DMEM/data_curr[13]_i_7_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I5_O)        0.045     1.924 r  MEM/DMEM/data_curr[13]_i_2/O
                         net (fo=1, routed)           0.000     1.924    MEM/DMEM/data_curr[13]_i_2_n_0
    SLICE_X5Y50          MUXF7 (Prop_muxf7_I0_O)      0.062     1.986 r  MEM/DMEM/data_curr_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.986    WB/D[13]
    SLICE_X5Y50          FDCE                                         r  WB/data_curr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.863     1.990    WB/clk_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  WB/data_curr_reg[13]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.105     1.851    WB/data_curr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 SECRET_MEM/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SECRET_MEM/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.594     1.477    SECRET_MEM/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  SECRET_MEM/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  SECRET_MEM/addr_reg[2]/Q
                         net (fo=6, routed)           0.087     1.706    SECRET_MEM/addr_reg_n_0_[2]
    SLICE_X2Y41          LUT6 (Prop_lut6_I2_O)        0.045     1.751 r  SECRET_MEM/addr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.751    SECRET_MEM/plusOp[5]
    SLICE_X2Y41          FDRE                                         r  SECRET_MEM/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.865     1.992    SECRET_MEM/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  SECRET_MEM/addr_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.121     1.611    SECRET_MEM/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 debounce_counter5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_counter5_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  debounce_counter5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  debounce_counter5_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    debounce_counter5_reg_n_0_[3]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  debounce_counter5_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.889    debounce_counter5_reg[0]_i_3_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  debounce_counter5_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.928    debounce_counter5_reg[4]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.993 r  debounce_counter5_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.993    debounce_counter5_reg[8]_i_1_n_5
    SLICE_X1Y51          FDRE                                         r  debounce_counter5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.864     1.992    clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  debounce_counter5_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.853    debounce_counter5_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y38    button_sync2_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y38    button_sync2_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y38    button_sync3_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y38    button_sync3_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y38    button_sync4_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y38    button_sync4_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51    button_sync5_0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y51    button_sync5_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y38    button_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    button_sync2_0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    button_sync2_0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    button_sync2_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    button_sync2_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    button_sync3_0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    button_sync3_0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    button_sync3_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    button_sync3_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    button_sync4_0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    button_sync4_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    button_sync2_0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    button_sync2_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    button_sync2_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    button_sync2_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    button_sync3_0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    button_sync3_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    button_sync3_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    button_sync3_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    button_sync4_0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    button_sync4_0_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.371ns  (logic 6.005ns (48.545%)  route 6.365ns (51.455%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.102     8.797    WB_n_5
    SLICE_X5Y48          LUT3 (Prop_lut3_I1_O)        0.402     9.199 r  led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.604    13.803    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.724    17.527 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.527    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.944ns  (logic 5.756ns (48.190%)  route 6.188ns (51.810%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.624     9.319    WB/CO[0]
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.373     9.692 r  WB/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.904    13.596    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    17.100 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.100    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.769ns  (logic 5.770ns (49.026%)  route 5.999ns (50.974%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.203     8.898    WB/CO[0]
    SLICE_X5Y49          LUT4 (Prop_lut4_I2_O)        0.373     9.271 r  WB/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.136    13.408    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    16.926 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.926    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.691ns  (logic 5.759ns (49.263%)  route 5.932ns (50.737%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          0.978     8.673    WB/CO[0]
    SLICE_X5Y49          LUT4 (Prop_lut4_I2_O)        0.373     9.046 r  WB/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.294    13.340    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    16.847 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.847    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.492ns  (logic 5.992ns (52.139%)  route 5.500ns (47.861%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.656     9.351    WB_n_5
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.401     9.752 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.185    12.937    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.712    16.649 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.649    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.297ns  (logic 5.983ns (52.960%)  route 5.314ns (47.040%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.320     9.015    WB_n_5
    SLICE_X3Y46          LUT4 (Prop_lut4_I2_O)        0.401     9.416 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.334    12.750    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.703    16.453 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.453    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.207ns  (logic 5.996ns (53.503%)  route 5.211ns (46.497%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.325     9.020    WB_n_5
    SLICE_X5Y48          LUT4 (Prop_lut4_I2_O)        0.401     9.421 r  led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.226    12.647    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.716    16.363 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.363    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.193ns  (logic 5.999ns (53.600%)  route 5.194ns (46.400%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.624     9.319    WB_n_5
    SLICE_X5Y47          LUT4 (Prop_lut4_I2_O)        0.403     9.722 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.910    12.632    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.717    16.349 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.349    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.065ns  (logic 5.758ns (52.040%)  route 5.307ns (47.960%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.320     9.015    WB_n_5
    SLICE_X5Y46          LUT4 (Prop_lut4_I2_O)        0.373     9.388 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.327    12.715    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    16.221 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.221    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/tally_curr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.902ns  (logic 5.777ns (52.993%)  route 5.125ns (47.007%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.635     5.156    WB/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  WB/tally_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.419     5.575 r  WB/tally_curr_reg[1]/Q
                         net (fo=2, routed)           0.659     6.234    WB/sat_adder/Q[1]
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.297     6.531 r  WB/sat_adder/led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.531    WB/sat_adder/led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.081 r  WB/sat_adder/led_OBUF[3]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.081    WB/sat_adder/led_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.195 r  WB/sat_adder/led_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.195    WB/sat_adder/led_OBUF[7]_inst_i_2_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.309 r  WB/sat_adder/led_OBUF[11]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.309    WB/sat_adder/led_OBUF[11]_inst_i_2_n_0
    SLICE_X4Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.423 r  WB/sat_adder/led_OBUF[15]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.424    WB/sat_adder/led_OBUF[15]_inst_i_2_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.695 r  WB/sat_adder/led_OBUF[15]_inst_i_3/CO[0]
                         net (fo=32, routed)          1.356     9.051    WB/CO[0]
    SLICE_X5Y46          LUT4 (Prop_lut4_I2_O)        0.373     9.424 r  WB/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.109    12.533    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    16.058 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.058    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TAG/secret_reg/output_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TAG/tag_gen/swap_inst/seg2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.186ns (39.949%)  route 0.280ns (60.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.593     1.476    TAG/secret_reg/clk_IBUF_BUFG
    SLICE_X5Y43          FDCE                                         r  TAG/secret_reg/output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  TAG/secret_reg/output_reg[19]/Q
                         net (fo=9, routed)           0.178     1.796    TAG/secret_reg/output_reg[19]_0
    SLICE_X5Y43          LUT3 (Prop_lut3_I2_O)        0.045     1.841 r  TAG/secret_reg/seg2_reg[0]_i_1/O
                         net (fo=1, routed)           0.101     1.942    TAG/tag_gen/swap_inst/tag_valid_curr_i_2
    SLICE_X6Y43          LDCE                                         r  TAG/tag_gen/swap_inst/seg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TAG/record_curr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TAG/tag_gen/swap_inst/seg1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.187ns (30.230%)  route 0.432ns (69.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.595     1.478    TAG/clk_IBUF_BUFG
    SLICE_X3Y44          FDCE                                         r  TAG/record_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDCE (Prop_fdce_C_Q)         0.141     1.619 f  TAG/record_curr_reg[2]/Q
                         net (fo=3, routed)           0.269     1.888    TAG/secret_reg/Q[2]
    SLICE_X5Y43          LUT3 (Prop_lut3_I0_O)        0.046     1.934 r  TAG/secret_reg/seg1_reg[0]_i_1/O
                         net (fo=1, routed)           0.162     2.097    TAG/tag_gen/swap_inst/tag_valid_curr_i_3
    SLICE_X6Y43          LDCE                                         r  TAG/tag_gen/swap_inst/seg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounced_button5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.417ns (62.172%)  route 0.862ns (37.828%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  debounced_button5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  debounced_button5_reg/Q
                         net (fo=17, routed)          0.516     2.134    debounced_button5
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.045     2.179 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.346     2.525    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.756 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.756    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounced_button5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.653ns  (logic 1.396ns (52.621%)  route 1.257ns (47.379%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  debounced_button5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  debounced_button5_reg/Q
                         net (fo=17, routed)          0.455     2.073    debounced_button5
    SLICE_X5Y48          LUT4 (Prop_lut4_I1_O)        0.045     2.118 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.802     2.920    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.130 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.130    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounced_button5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.388ns (51.661%)  route 1.299ns (48.339%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  debounced_button5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  debounced_button5_reg/Q
                         net (fo=17, routed)          0.516     2.134    debounced_button5
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.045     2.179 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.783     2.962    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.164 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.164    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounced_button5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.396ns (51.462%)  route 1.316ns (48.538%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  debounced_button5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  debounced_button5_reg/Q
                         net (fo=17, routed)          0.459     2.077    debounced_button5
    SLICE_X5Y48          LUT4 (Prop_lut4_I1_O)        0.045     2.122 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.857     2.980    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.189 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.189    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounced_button5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.804ns  (logic 1.467ns (52.296%)  route 1.338ns (47.704%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  debounced_button5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  debounced_button5_reg/Q
                         net (fo=17, routed)          0.505     2.123    debounced_button5
    SLICE_X5Y47          LUT4 (Prop_lut4_I1_O)        0.045     2.168 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.833     3.001    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.281     4.282 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.282    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/addr_curr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.425ns (50.689%)  route 1.387ns (49.311%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.596     1.479    WB/clk_IBUF_BUFG
    SLICE_X2Y47          FDCE                                         r  WB/addr_curr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.164     1.643 r  WB/addr_curr_reg[4]/Q
                         net (fo=21, routed)          0.330     1.973    WB/WB_write_addr[4]
    SLICE_X5Y49          LUT4 (Prop_lut4_I0_O)        0.045     2.018 r  WB/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.057     3.075    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.291 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.291    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WB/data_curr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.632ns (57.037%)  route 1.229ns (42.963%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.593     1.476    WB/clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  WB/data_curr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  WB/data_curr_reg[0]/Q
                         net (fo=1, routed)           0.157     1.774    WB/sat_adder/vote_table_reg[19][15][0]
    SLICE_X4Y46          LUT2 (Prop_lut2_I1_O)        0.045     1.819 r  WB/sat_adder/led_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.819    WB/sat_adder/led_OBUF[3]_inst_i_6_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.889 r  WB/sat_adder/led_OBUF[3]_inst_i_2/O[0]
                         net (fo=2, routed)           0.239     2.128    WB_n_17
    SLICE_X5Y46          LUT4 (Prop_lut4_I3_O)        0.105     2.233 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.833     3.066    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.271     4.337 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.337    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounced_button5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.979ns  (logic 1.458ns (48.952%)  route 1.521ns (51.048%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  debounced_button5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  debounced_button5_reg/Q
                         net (fo=17, routed)          0.516     2.134    debounced_button5
    SLICE_X3Y46          LUT4 (Prop_lut4_I1_O)        0.045     2.179 r  led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.005     3.184    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.272     4.456 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.456    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           417 Endpoints
Min Delay           417 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[12][13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.689ns  (logic 1.453ns (21.719%)  route 5.236ns (78.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=411, routed)         5.236     6.689    MEM/DMEM/AR[0]
    SLICE_X6Y51          FDCE                                         f  MEM/DMEM/vote_table_reg[12][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.508     4.849    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  MEM/DMEM/vote_table_reg[12][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[12][14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.689ns  (logic 1.453ns (21.719%)  route 5.236ns (78.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=411, routed)         5.236     6.689    MEM/DMEM/AR[0]
    SLICE_X6Y51          FDCE                                         f  MEM/DMEM/vote_table_reg[12][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.508     4.849    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  MEM/DMEM/vote_table_reg[12][14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[12][15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.689ns  (logic 1.453ns (21.719%)  route 5.236ns (78.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=411, routed)         5.236     6.689    MEM/DMEM/AR[0]
    SLICE_X6Y51          FDCE                                         f  MEM/DMEM/vote_table_reg[12][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.508     4.849    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  MEM/DMEM/vote_table_reg[12][15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[12][9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.689ns  (logic 1.453ns (21.719%)  route 5.236ns (78.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=411, routed)         5.236     6.689    MEM/DMEM/AR[0]
    SLICE_X6Y51          FDCE                                         f  MEM/DMEM/vote_table_reg[12][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.508     4.849    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  MEM/DMEM/vote_table_reg[12][9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[1][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.689ns  (logic 1.453ns (21.719%)  route 5.236ns (78.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=411, routed)         5.236     6.689    MEM/DMEM/AR[0]
    SLICE_X7Y51          FDCE                                         f  MEM/DMEM/vote_table_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.508     4.849    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  MEM/DMEM/vote_table_reg[1][11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[1][12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.689ns  (logic 1.453ns (21.719%)  route 5.236ns (78.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=411, routed)         5.236     6.689    MEM/DMEM/AR[0]
    SLICE_X7Y51          FDCE                                         f  MEM/DMEM/vote_table_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.508     4.849    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  MEM/DMEM/vote_table_reg[1][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[1][15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.689ns  (logic 1.453ns (21.719%)  route 5.236ns (78.281%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=411, routed)         5.236     6.689    MEM/DMEM/AR[0]
    SLICE_X7Y51          FDCE                                         f  MEM/DMEM/vote_table_reg[1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.508     4.849    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  MEM/DMEM/vote_table_reg[1][15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[5][10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.463ns  (logic 1.453ns (22.478%)  route 5.011ns (77.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=411, routed)         5.011     6.463    MEM/DMEM/AR[0]
    SLICE_X11Y52         FDCE                                         f  MEM/DMEM/vote_table_reg[5][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.442     4.783    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MEM/DMEM/vote_table_reg[5][10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[5][12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.463ns  (logic 1.453ns (22.478%)  route 5.011ns (77.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=411, routed)         5.011     6.463    MEM/DMEM/AR[0]
    SLICE_X11Y52         FDCE                                         f  MEM/DMEM/vote_table_reg[5][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.442     4.783    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  MEM/DMEM/vote_table_reg[5][12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            MEM/DMEM/vote_table_reg[9][12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.463ns  (logic 1.453ns (22.478%)  route 5.011ns (77.522%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=411, routed)         5.011     6.463    MEM/DMEM/AR[0]
    SLICE_X10Y52         FDCE                                         f  MEM/DMEM/vote_table_reg[9][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.442     4.783    MEM/DMEM/clk_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  MEM/DMEM/vote_table_reg[9][12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TAG/tag_gen/swap_inst/seg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            MEM/tag_valid_curr_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.268ns (53.134%)  route 0.236ns (46.866%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          LDCE                         0.000     0.000 r  TAG/tag_gen/swap_inst/seg2_reg[0]/G
    SLICE_X6Y43          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  TAG/tag_gen/swap_inst/seg2_reg[0]/Q
                         net (fo=1, routed)           0.127     0.305    TAG/secret_reg/seg2[0]
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.045     0.350 r  TAG/secret_reg/tag_valid_curr_i_2/O
                         net (fo=1, routed)           0.109     0.459    TAG/secret_reg/tag_valid_curr_i_2_n_0
    SLICE_X5Y45          LUT4 (Prop_lut4_I0_O)        0.045     0.504 r  TAG/secret_reg/tag_valid_curr_i_1/O
                         net (fo=1, routed)           0.000     0.504    MEM/tag_valid_curr
    SLICE_X5Y45          FDCE                                         r  MEM/tag_valid_curr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.864     1.991    MEM/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  MEM/tag_valid_curr_reg/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            button_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.219ns (25.044%)  route 0.656ns (74.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btn1_IBUF_inst/O
                         net (fo=1, routed)           0.656     0.876    btn1_IBUF
    SLICE_X3Y38          FDRE                                         r  button_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  button_sync_0_reg/C

Slack:                    inf
  Source:                 btn3
                            (input port)
  Destination:            button_sync3_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.221ns (23.431%)  route 0.721ns (76.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn3 (IN)
                         net (fo=0)                   0.000     0.000    btn3
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btn3_IBUF_inst/O
                         net (fo=1, routed)           0.721     0.941    btn3_IBUF
    SLICE_X4Y38          FDRE                                         r  button_sync3_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  button_sync3_0_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SECRET_MEM/addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.221ns (23.432%)  route 0.722ns (76.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=411, routed)         0.722     0.943    SECRET_MEM/AR[0]
    SLICE_X3Y41          FDRE                                         r  SECRET_MEM/addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.865     1.992    SECRET_MEM/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  SECRET_MEM/addr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SECRET_MEM/addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.221ns (23.432%)  route 0.722ns (76.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=411, routed)         0.722     0.943    SECRET_MEM/AR[0]
    SLICE_X3Y41          FDRE                                         r  SECRET_MEM/addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.865     1.992    SECRET_MEM/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  SECRET_MEM/addr_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SECRET_MEM/addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.221ns (23.432%)  route 0.722ns (76.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=411, routed)         0.722     0.943    SECRET_MEM/AR[0]
    SLICE_X3Y41          FDRE                                         r  SECRET_MEM/addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.865     1.992    SECRET_MEM/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  SECRET_MEM/addr_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SECRET_MEM/addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.221ns (23.432%)  route 0.722ns (76.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=411, routed)         0.722     0.943    SECRET_MEM/AR[0]
    SLICE_X3Y41          FDRE                                         r  SECRET_MEM/addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.865     1.992    SECRET_MEM/clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  SECRET_MEM/addr_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SECRET_MEM/addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.221ns (23.432%)  route 0.722ns (76.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=411, routed)         0.722     0.943    SECRET_MEM/AR[0]
    SLICE_X2Y41          FDRE                                         r  SECRET_MEM/addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.865     1.992    SECRET_MEM/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  SECRET_MEM/addr_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SECRET_MEM/addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.221ns (23.432%)  route 0.722ns (76.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=411, routed)         0.722     0.943    SECRET_MEM/AR[0]
    SLICE_X2Y41          FDRE                                         r  SECRET_MEM/addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.865     1.992    SECRET_MEM/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  SECRET_MEM/addr_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SECRET_MEM/addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.221ns (23.432%)  route 0.722ns (76.568%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=411, routed)         0.722     0.943    SECRET_MEM/AR[0]
    SLICE_X2Y41          FDRE                                         r  SECRET_MEM/addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.865     1.992    SECRET_MEM/clk_IBUF_BUFG
    SLICE_X2Y41          FDRE                                         r  SECRET_MEM/addr_reg[6]/C





