<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: 32-bit Computation Instructions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.0.2</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__NMSIS__Core__DSP__Intrinsic__32B__COMPUTATION.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">32-bit Computation Instructions<div class="ingroups"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic.html">Intrinsic Functions for SIMD Instructions</a> &raquo; <a class="el" href="group__NMSIS__Core__DSP__Intrinsic__NON__SIMD.html">Non-SIMD Instructions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>32-bit Computation Instructions  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga636b734793493bbcf7a61dfa55749e82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__32B__COMPUTATION.html#ga636b734793493bbcf7a61dfa55749e82">__RV_MAXW</a> (int a, int b)</td></tr>
<tr class="memdesc:ga636b734793493bbcf7a61dfa55749e82"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAXW (32-bit Signed Word Maximum)  <a href="#ga636b734793493bbcf7a61dfa55749e82">More...</a><br /></td></tr>
<tr class="separator:ga636b734793493bbcf7a61dfa55749e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a38a5ee2cab1dd916cf4745c86a77e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__32B__COMPUTATION.html#ga60a38a5ee2cab1dd916cf4745c86a77e">__RV_MINW</a> (int a, int b)</td></tr>
<tr class="memdesc:ga60a38a5ee2cab1dd916cf4745c86a77e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MINW (32-bit Signed Word Minimum)  <a href="#ga60a38a5ee2cab1dd916cf4745c86a77e">More...</a><br /></td></tr>
<tr class="separator:ga60a38a5ee2cab1dd916cf4745c86a77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab76bac5299a9c41ce034594a704a126b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__32B__COMPUTATION.html#gab76bac5299a9c41ce034594a704a126b">__RV_MULR64</a> (unsigned long a, unsigned long b)</td></tr>
<tr class="memdesc:gab76bac5299a9c41ce034594a704a126b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MULR64 (Multiply Word Unsigned to 64-bit Data)  <a href="#gab76bac5299a9c41ce034594a704a126b">More...</a><br /></td></tr>
<tr class="separator:gab76bac5299a9c41ce034594a704a126b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bfdde5df211d5aa20cf406736d2ea1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__32B__COMPUTATION.html#ga70bfdde5df211d5aa20cf406736d2ea1">__RV_MULSR64</a> (long a, long b)</td></tr>
<tr class="memdesc:ga70bfdde5df211d5aa20cf406736d2ea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MULSR64 (Multiply Word Signed to 64-bit Data)  <a href="#ga70bfdde5df211d5aa20cf406736d2ea1">More...</a><br /></td></tr>
<tr class="separator:ga70bfdde5df211d5aa20cf406736d2ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga162b41b571bd84dcd8860437417544dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__32B__COMPUTATION.html#ga162b41b571bd84dcd8860437417544dd">__RV_RADDW</a> (int a, int b)</td></tr>
<tr class="memdesc:ga162b41b571bd84dcd8860437417544dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RADDW (32-bit Signed Halving Addition)  <a href="#ga162b41b571bd84dcd8860437417544dd">More...</a><br /></td></tr>
<tr class="separator:ga162b41b571bd84dcd8860437417544dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19388580ce1a2cc1afee60f9d73e60c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__32B__COMPUTATION.html#gad19388580ce1a2cc1afee60f9d73e60c">__RV_RSUBW</a> (int a, int b)</td></tr>
<tr class="memdesc:gad19388580ce1a2cc1afee60f9d73e60c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RSUBW (32-bit Signed Halving Subtraction)  <a href="#gad19388580ce1a2cc1afee60f9d73e60c">More...</a><br /></td></tr>
<tr class="separator:gad19388580ce1a2cc1afee60f9d73e60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8c7e0a31ab014db941c83a0a704da8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__32B__COMPUTATION.html#gad8c7e0a31ab014db941c83a0a704da8d">__RV_URADDW</a> (unsigned int a, unsigned int b)</td></tr>
<tr class="memdesc:gad8c7e0a31ab014db941c83a0a704da8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">URADDW (32-bit Unsigned Halving Addition)  <a href="#gad8c7e0a31ab014db941c83a0a704da8d">More...</a><br /></td></tr>
<tr class="separator:gad8c7e0a31ab014db941c83a0a704da8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80c041da49050e0469a6e945f5df1fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DSP__Intrinsic__32B__COMPUTATION.html#gaf80c041da49050e0469a6e945f5df1fd">__RV_URSUBW</a> (unsigned int a, unsigned int b)</td></tr>
<tr class="memdesc:gaf80c041da49050e0469a6e945f5df1fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">URSUBW (32-bit Unsigned Halving Subtraction)  <a href="#gaf80c041da49050e0469a6e945f5df1fd">More...</a><br /></td></tr>
<tr class="separator:gaf80c041da49050e0469a6e945f5df1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>32-bit Computation Instructions </p>
<p>there are 8 32-bit Computation Instructions </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga636b734793493bbcf7a61dfa55749e82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga636b734793493bbcf7a61dfa55749e82">&#9670;&nbsp;</a></span>__RV_MAXW()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long __RV_MAXW </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MAXW (32-bit Signed Word Maximum) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">MAXW Rd, Rs1, Rs2</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Get the larger value from the 32-bit contents of two general registers.</p>
<p><b>Description</b>:<br />
This instruction compares two signed 32-bit integers stored in Rs1 and Rs2, picks the larger value as the result, and writes the result to Rd.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line"><span class="keywordflow">if</span> (Rs1.W[0] &gt;= Rs2.W[0]) {</div><div class="line">  Rd = SE(Rs1.W[0]);</div><div class="line">} <span class="keywordflow">else</span> {</div><div class="line">  Rd = SE(Rs2.W[0]);</div><div class="line">}</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>int type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l05784">5784</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;{</div><div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;maxw %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga60a38a5ee2cab1dd916cf4745c86a77e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60a38a5ee2cab1dd916cf4745c86a77e">&#9670;&nbsp;</a></span>__RV_MINW()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long __RV_MINW </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MINW (32-bit Signed Word Minimum) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">MINW Rd, Rs1, Rs2</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Get the smaller value from the 32-bit contents of two general registers.</p>
<p><b>Description</b>:<br />
This instruction compares two signed 32-bit integers stored in Rs1 and Rs2, picks the smaller value as the result, and writes the result to Rd.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line"><span class="keywordflow">if</span> (Rs1.W[0] &gt;= Rs2.W[0]) { Rd = SE(Rs2.W[0]); } <span class="keywordflow">else</span> { Rd = SE(Rs1.W[0]); }</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>int type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l05820">5820</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;{</div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;minw %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gab76bac5299a9c41ce034594a704a126b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab76bac5299a9c41ce034594a704a126b">&#9670;&nbsp;</a></span>__RV_MULR64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long long __RV_MULR64 </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MULR64 (Multiply Word Unsigned to 64-bit Data) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">MULR64 Rd, Rs1, Rs2</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Multiply the 32-bit unsigned integer contents of two registers and write the 64-bit result.</p>
<p><b>RV32 Description</b>:<br />
This instruction multiplies the 32-bit content of Rs1 with that of Rs2 and writes the 64-bit multiplication result to an even/odd pair of registers containing Rd. Rd(4,1) index d determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the result and the even <code>2d</code> register of the pair contains the low 32-bit of the result. The lower 32-bit contents of Rs1 and Rs2 are treated as unsigned integers.</p>
<p><b>RV64 Description</b>:<br />
This instruction multiplies the lower 32-bit content of Rs1 with that of Rs2 and writes the 64-bit multiplication result to Rd. The lower 32-bit contents of Rs1 and Rs2 are treated as unsigned integers.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">RV32:</div><div class="line">Mresult = CONCAT(1`b0,Rs1) u* CONCAT(1`b0,Rs2);</div><div class="line">R[Rd(4,1).1(0)][31:0] = Mresult[63:32];</div><div class="line">R[Rd(4,1).0(0)][31:0] = Mresult[31:0];</div><div class="line">RV64:</div><div class="line">Rd = Mresult[63:0];</div><div class="line">Mresult = CONCAT(1`b0,Rs1.W[0]) u* CONCAT(1`b0,Rs2.W[0]);</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l05918">5918</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;{</div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mulr64 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga70bfdde5df211d5aa20cf406736d2ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70bfdde5df211d5aa20cf406736d2ea1">&#9670;&nbsp;</a></span>__RV_MULSR64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long long __RV_MULSR64 </td>
          <td>(</td>
          <td class="paramtype">long&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">long&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MULSR64 (Multiply Word Signed to 64-bit Data) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">MULSR64 Rd, Rs1, Rs2</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Multiply the 32-bit signed integer contents of two registers and write the 64-bit result.</p>
<p><b>RV32 Description</b>:<br />
This instruction multiplies the lower 32-bit content of Rs1 with the lower 32-bit content of Rs2 and writes the 64-bit multiplication result to an even/odd pair of registers containing Rd. Rd(4,1) index d determines the even/odd pair group of the two registers. Specifically, the register pair includes register 2d and 2d+1. The odd <code>2d+1</code> register of the pair contains the high 32-bit of the result and the even <code>2d</code> register of the pair contains the low 32-bit of the result. The lower 32-bit contents of Rs1 and Rs2 are treated as signed integers.</p>
<p><b>RV64 Description</b>:<br />
This instruction multiplies the lower 32-bit content of Rs1 with the lower 32-bit content of Rs2 and writes the 64-bit multiplication result to Rd. The lower 32-bit contents of Rs1 and Rs2 are treated as signed integers.</p>
<p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">RV32:</div><div class="line">Mresult = Ra s* Rb;</div><div class="line">R[Rd(4,1).1(0)][31:0] = Mresult[63:32];</div><div class="line">R[Rd(4,1).0(0)][31:0] = Mresult[31:0];</div><div class="line">RV64:</div><div class="line">Mresult = Ra.W[0] s* Rb.W[0];</div><div class="line">Rd = Mresult[63:0];</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>long type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>long type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in long long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l05970">5970</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;{</div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;mulsr64 %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga162b41b571bd84dcd8860437417544dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga162b41b571bd84dcd8860437417544dd">&#9670;&nbsp;</a></span>__RV_RADDW()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long __RV_RADDW </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RADDW (32-bit Signed Halving Addition) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">RADDW Rd, Rs1, Rs2</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Add 32-bit signed integers and the results are halved to avoid overflow or saturation.</p>
<p><b>Description</b>:<br />
This instruction adds the first 32-bit signed integer in Rs1 with the first 32-bit signed integer in Rs2. The result is first arithmetically right-shifted by 1 bit and then sign-extended and written to Rd.</p>
<p><b>Examples</b>:<br />
</p><div class="fragment"><div class="line">* Rs1 = 0x7FFFFFFF, Rs2 = 0x7FFFFFFF, Rd = 0x7FFFFFFF</div><div class="line">* Rs1 = 0x80000000, Rs2 = 0x80000000, Rd = 0x80000000</div><div class="line">* Rs1 = 0x40000000, Rs2 = 0x80000000, Rd = 0xE0000000</div></div><!-- fragment --><p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">RV32:</div><div class="line">Rd[31:0] = (Rs1[31:0] + Rs2[31:0]) s&gt;&gt; 1;</div><div class="line">RV64:</div><div class="line">resw[31:0] = (Rs1[31:0] + Rs2[31:0]) s&gt;&gt; 1;</div><div class="line">Rd[63:0] = SE(resw[31:0]);</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>int type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l06445">6445</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;{</div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;raddw %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad19388580ce1a2cc1afee60f9d73e60c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad19388580ce1a2cc1afee60f9d73e60c">&#9670;&nbsp;</a></span>__RV_RSUBW()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long __RV_RSUBW </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RSUBW (32-bit Signed Halving Subtraction) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">RSUBW Rd, Rs1, Rs2</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Subtract 32-bit signed integers and the result is halved to avoid overflow or saturation.</p>
<p><b>Description</b>:<br />
This instruction subtracts the first 32-bit signed integer in Rs2 from the first 32-bit signed integer in Rs1. The result is first arithmetically right-shifted by 1 bit and then sign-extended and written to Rd.</p>
<p><b>Examples</b>:<br />
</p><div class="fragment"><div class="line">* Rs1 = 0x7FFFFFFF, Rs2 = 0x80000000, Rd = 0x7FFFFFFF</div><div class="line">* Rs1 = 0x80000000, Rs2 = 0x7FFFFFFF, Rd = 0x80000000</div><div class="line">* Rs1 = 0x80000000, Rs2 = 0x40000000, Rd = 0xA0000000</div></div><!-- fragment --><p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">RV32:</div><div class="line">Rd[31:0] = (Rs1[31:0] - Rs2[31:0]) s&gt;&gt; 1;</div><div class="line">RV64:</div><div class="line">resw[31:0] = (Rs1[31:0] - Rs2[31:0]) s&gt;&gt; 1;</div><div class="line">Rd[63:0] = SE(resw[31:0]);</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>int type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l06864">6864</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;{</div><div class="line"><a name="l06866"></a><span class="lineno"> 6866</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;rsubw %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l06869"></a><span class="lineno"> 6869</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad8c7e0a31ab014db941c83a0a704da8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8c7e0a31ab014db941c83a0a704da8d">&#9670;&nbsp;</a></span>__RV_URADDW()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_URADDW </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>URADDW (32-bit Unsigned Halving Addition) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">URADDW Rd, Rs1, Rs2</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Add 32-bit unsigned integers and the results are halved to avoid overflow or saturation.</p>
<p><b>Description</b>:<br />
This instruction adds the first 32-bit unsigned integer in Rs1 with the first 32-bit unsigned integer in Rs2. The result is first logically right-shifted by 1 bit and then sign-extended and written to Rd.</p>
<p><b>Examples</b>:<br />
</p><div class="fragment"><div class="line">* Ra = 0x7FFFFFFF, Rb = 0x7FFFFFFF Rt = 0x7FFFFFFF</div><div class="line">* Ra = 0x80000000, Rb = 0x80000000 Rt = 0x80000000</div><div class="line">* Ra = 0x40000000, Rb = 0x80000000 Rt = 0x60000000</div></div><!-- fragment --><p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">* RV32:</div><div class="line">Rd[31:0] = (Rs1[31:0] + Rs2[31:0]) u&gt;&gt; 1;</div><div class="line">* RV64:</div><div class="line">resw[31:0] = (Rs1[31:0] + Rs2[31:0]) u&gt;&gt; 1;</div><div class="line">Rd[63:0] = SE(resw[31:0]);</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned int type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l13037">13037</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l13038"></a><span class="lineno">13038</span>&#160;{</div><div class="line"><a name="l13039"></a><span class="lineno">13039</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l13040"></a><span class="lineno">13040</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;uraddw %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div><div class="line"><a name="l13041"></a><span class="lineno">13041</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l13042"></a><span class="lineno">13042</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf80c041da49050e0469a6e945f5df1fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf80c041da49050e0469a6e945f5df1fd">&#9670;&nbsp;</a></span>__RV_URSUBW()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long __RV_URSUBW </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>URSUBW (32-bit Unsigned Halving Subtraction) </p>
<p><b>Type</b>: DSP</p>
<p><b>Syntax</b>:<br />
</p><div class="fragment"><div class="line">URSUBW Rd, Rs1, Rs2</div></div><!-- fragment --><p><b>Purpose</b>:<br />
Subtract 32-bit unsigned integers and the result is halved to avoid overflow or saturation.</p>
<p><b>Description</b>:<br />
This instruction subtracts the first 32-bit signed integer in Rs2 from the first 32-bit signed integer in Rs1. The result is first logically right-shifted by 1 bit and then sign-extended and written to Rd.</p>
<p><b>Examples</b>:<br />
</p><div class="fragment"><div class="line">* Ra = 0x7FFFFFFF, Rb = 0x80000000 Rt = 0xFFFFFFFF</div><div class="line">* Ra = 0x80000000, Rb = 0x7FFFFFFF Rt = 0x00000000</div><div class="line">* Ra = 0x80000000, Rb = 0x40000000 Rt = 0x20000000</div></div><!-- fragment --><p><b>Operations</b>:<br />
</p><div class="fragment"><div class="line">* RV32:</div><div class="line">Rd[31:0] = (Rs1[31:0] - Rs2[31:0]) u&gt;&gt; 1;</div><div class="line">* RV64:</div><div class="line">resw[31:0] = (Rs1[31:0] - Rs2[31:0]) u&gt;&gt; 1;</div><div class="line">Rd[63:0] = SE(resw[31:0]);</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">a</td><td>unsigned int type of value stored in a </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">b</td><td>unsigned int type of value stored in b </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>value stored in unsigned long type </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__dsp_8h_source.html#l13429">13429</a> of file <a class="el" href="core__feature__dsp_8h_source.html">core_feature_dsp.h</a>.</p>

<p class="reference">References <a class="el" href="nmsis__gcc_8h_source.html#l00059">__ASM</a>.</p>
<div class="fragment"><div class="line"><a name="l13430"></a><span class="lineno">13430</span>&#160;{</div><div class="line"><a name="l13431"></a><span class="lineno">13431</span>&#160;    <span class="keyword">register</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> result;</div><div class="line"><a name="l13432"></a><span class="lineno">13432</span>&#160;    <a class="code" href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a> <span class="keyword">volatile</span>(<span class="stringliteral">&quot;ursubw %0, %1, %2&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>(result) : <span class="stringliteral">&quot;r&quot;</span>(a), <span class="stringliteral">&quot;r&quot;</span>(b));</div><div class="line"><a name="l13433"></a><span class="lineno">13433</span>&#160;    <span class="keywordflow">return</span> result;</div><div class="line"><a name="l13434"></a><span class="lineno">13434</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CompilerControl_html_ga1378040bcf22428955c6e3ce9c2053cd"><div class="ttname"><a href="group__NMSIS__Core__CompilerControl.html#ga1378040bcf22428955c6e3ce9c2053cd">__ASM</a></div><div class="ttdeci">#define __ASM</div><div class="ttdoc">Pass information from the compiler to the assembler. </div><div class="ttdef"><b>Definition:</b> <a href="nmsis__gcc_8h_source.html#l00059">nmsis_gcc.h:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Jan 20 2022 04:53:35 for NMSIS-Core by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
