#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Nov 14 21:53:07 2017
# Process ID: 4263
# Current directory: /home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.runs/synth_1
# Command line: vivado -log MIPS_CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPS_CPU.tcl
# Log file: /home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.runs/synth_1/MIPS_CPU.vds
# Journal file: /home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source MIPS_CPU.tcl -notrace
Command: synth_design -top MIPS_CPU -part xc7a100tfgg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4289 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1184.840 ; gain = 75.984 ; free physical = 5939 ; free virtual = 25702
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPS_CPU' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:44]
INFO: [Synth 8-3491] module 'PC' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:39' bound to instance 'PC_0' of component 'PC' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:209]
INFO: [Synth 8-638] synthesizing module 'PC' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:46]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:50]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:63]
INFO: [Synth 8-4471] merging register 'en_reg' into 'en_o_reg' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element en_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:46]
INFO: [Synth 8-3491] module 'IF_to_ID' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:38' bound to instance 'IF_to_ID_0' of component 'IF_to_ID' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:213]
INFO: [Synth 8-638] synthesizing module 'IF_to_ID' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:47]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'IF_to_ID' (2#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:47]
INFO: [Synth 8-3491] module 'ID' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:41' bound to instance 'ID_0' of component 'ID' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:218]
INFO: [Synth 8-638] synthesizing module 'ID' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element funct_o_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:77]
WARNING: [Synth 8-6014] Unused sequential element reg_wt_en_o_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'ID' (3#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:59]
INFO: [Synth 8-3491] module 'ID_to_EX' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:38' bound to instance 'ID_to_EX_0' of component 'ID_to_EX' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:228]
INFO: [Synth 8-638] synthesizing module 'ID_to_EX' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:55]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'ID_to_EX' (4#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:55]
INFO: [Synth 8-3491] module 'EX' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:39' bound to instance 'EX_0' of component 'EX' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:237]
INFO: [Synth 8-638] synthesizing module 'EX' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'EX' (5#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:52]
INFO: [Synth 8-3491] module 'EX_to_MEM' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:38' bound to instance 'EX_to_MEM_0' of component 'EX_to_MEM' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:244]
INFO: [Synth 8-638] synthesizing module 'EX_to_MEM' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:49]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'EX_to_MEM' (6#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX_to_MEM.vhd:49]
INFO: [Synth 8-3491] module 'MEM' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:39' bound to instance 'MEM_0' of component 'MEM' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:249]
INFO: [Synth 8-638] synthesizing module 'MEM' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'MEM' (7#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM.vhd:49]
INFO: [Synth 8-3491] module 'MEM_to_WB' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:38' bound to instance 'MEM_to_WB_0' of component 'MEM_to_WB' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:254]
INFO: [Synth 8-638] synthesizing module 'MEM_to_WB' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:49]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'MEM_to_WB' (8#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MEM_to_WB.vhd:49]
INFO: [Synth 8-3491] module 'REGISTERS' declared at '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:42' bound to instance 'REGISTERS_0' of component 'REGISTERS' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:259]
INFO: [Synth 8-638] synthesizing module 'REGISTERS' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:57]
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'REGISTERS' (9#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/REGISTERS.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'MIPS_CPU' (10#1) [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/MIPS_CPU.vhd:44]
WARNING: [Synth 8-3331] design REGISTERS has unconnected port rst
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[31]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[30]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[29]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[28]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[27]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[26]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[25]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[24]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[23]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[22]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[21]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[20]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[19]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[18]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[17]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[16]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[15]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[14]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[13]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[12]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[11]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[10]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[9]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[8]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[7]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[6]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[5]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[4]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[3]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[2]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[1]
WARNING: [Synth 8-3331] design ID has unconnected port pc_i[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1227.340 ; gain = 118.484 ; free physical = 5945 ; free virtual = 25710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1227.340 ; gain = 118.484 ; free physical = 5945 ; free virtual = 25711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1235.344 ; gain = 126.488 ; free physical = 5945 ; free virtual = 25711
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element pc_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:67]
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Synth 8-5546] ROM "reg_wt_data_o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'reg_rd_en_1_reg' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:153]
WARNING: [Synth 8-327] inferring latch for variable 'extended_imm_reg' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:158]
WARNING: [Synth 8-327] inferring latch for variable 'reg_rd_en_2_reg' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID.vhd:156]
WARNING: [Synth 8-327] inferring latch for variable 'reg_wt_data_o_reg' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/EX.vhd:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.359 ; gain = 142.504 ; free physical = 5929 ; free virtual = 25697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 5     
	  38 Input      2 Bit        Muxes := 1     
	  38 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module IF_to_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ID 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	  38 Input      2 Bit        Muxes := 1     
	  38 Input      1 Bit        Muxes := 1     
Module ID_to_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module EX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module EX_to_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MEM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module MEM_to_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module REGISTERS 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ID_to_EX_0/funct_o_reg[5:0]' into 'ID_to_EX_0/op_o_reg[5:0]' [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element IF_to_ID_0/pc_o_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/IF_to_ID.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element ID_to_EX_0/funct_o_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/ID_to_EX.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element PC_0/pc_reg was removed.  [/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.srcs/sources_1/new/PC.vhd:67]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\PC_0/pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\PC_0/pc_reg[1] )
WARNING: [Synth 8-3332] Sequential element (ID_0/reg_rd_en_1_reg) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[15]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[14]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[13]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[12]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[11]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[10]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[9]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[8]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[7]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[6]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[5]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[4]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[3]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[2]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[1]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/extended_imm_reg[0]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (ID_0/reg_rd_en_2_reg) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[31]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[30]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[29]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[28]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[27]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[26]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[25]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[24]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[23]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[22]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[21]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[20]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[19]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[18]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[17]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[16]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[15]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[14]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[13]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[12]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[11]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[10]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[9]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[8]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[7]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[6]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[5]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[4]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[3]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[2]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[1]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (EX_0/reg_wt_data_o_reg[0]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[31]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[30]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[29]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[28]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[27]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[26]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[25]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[24]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[23]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[22]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[21]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[20]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[19]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[18]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[17]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[16]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[15]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[14]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[13]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[12]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[11]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[10]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[9]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[8]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[7]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[6]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[5]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[4]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[3]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[2]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[1]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_1_o_reg[0]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[31]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[30]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[29]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[28]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[27]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[26]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[25]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[24]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[23]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[22]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[21]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[20]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[19]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[18]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[17]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[16]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[15]) is unused and will be removed from module MIPS_CPU.
WARNING: [Synth 8-3332] Sequential element (REGISTERS_0/reg_rd_data_2_o_reg[14]) is unused and will be removed from module MIPS_CPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.703 ; gain = 247.848 ; free physical = 5760 ; free virtual = 25549
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.703 ; gain = 247.848 ; free physical = 5760 ; free virtual = 25548
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1365.719 ; gain = 256.863 ; free physical = 5759 ; free virtual = 25547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1365.719 ; gain = 256.863 ; free physical = 5759 ; free virtual = 25548
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1365.719 ; gain = 256.863 ; free physical = 5759 ; free virtual = 25548
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1365.719 ; gain = 256.863 ; free physical = 5759 ; free virtual = 25548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1365.719 ; gain = 256.863 ; free physical = 5759 ; free virtual = 25548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1365.719 ; gain = 256.863 ; free physical = 5759 ; free virtual = 25548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1365.719 ; gain = 256.863 ; free physical = 5759 ; free virtual = 25548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    32|
|4     |FDRE   |    61|
|5     |IBUF   |     2|
|6     |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   137|
|2     |  PC_0   |PC     |   101|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1365.719 ; gain = 256.863 ; free physical = 5759 ; free virtual = 25548
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 353 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1365.719 ; gain = 256.863 ; free physical = 5760 ; free virtual = 25548
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1365.727 ; gain = 256.863 ; free physical = 5760 ; free virtual = 25548
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

43 Infos, 151 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1438.719 ; gain = 343.461 ; free physical = 5686 ; free virtual = 25487
INFO: [Common 17-1381] The checkpoint '/home/zhanghuimeng/Computer_Architecture/ThinpadProject/ThinpadProject.runs/synth_1/MIPS_CPU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1462.730 ; gain = 0.000 ; free physical = 5686 ; free virtual = 25487
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 21:53:31 2017...
