Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/media/user/Data/Documents/FPGA/Nexys3/test_vga/stimulus_isim_beh.exe" -prj "/media/user/Data/Documents/FPGA/Nexys3/test_vga/stimulus_beh.prj" "work.stimulus" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/media/user/Data/Documents/FPGA/Nexys3/test_vga/hvsync_generator.v" into library work
Analyzing Verilog file "/media/user/Data/Documents/FPGA/Nexys3/test_vga/project0_demo.v" into library work
WARNING:HDLCompiler:751 - "/media/user/Data/Documents/FPGA/Nexys3/test_vga/project0_demo.v" Line 26: Redeclaration of ansi port vga_R is not allowed
Analyzing Verilog file "/media/user/Data/Documents/FPGA/Nexys3/test_vga/stimulus.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95476 KB
Fuse CPU Usage: 1410 ms
Compiling module hvsync_generator
Compiling module project0_demo
Compiling module stimulus
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /media/user/Data/Documents/FPGA/Nexys3/test_vga/stimulus_isim_beh.exe
Fuse Memory Usage: 393564 KB
Fuse CPU Usage: 1420 ms
GCC CPU Usage: 180 ms
