$date
	Thu Nov 10 21:13:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_decoder_tb $end
$var wire 3 ! ALUControl [2:0] $end
$var reg 2 " ALUOp [1:0] $end
$var reg 3 # funct3 [2:0] $end
$var reg 1 $ funct7b5 $end
$var reg 1 % opb5 $end
$scope module dut $end
$var wire 2 & ALUOp [1:0] $end
$var wire 3 ' funct3 [2:0] $end
$var wire 1 $ funct7b5 $end
$var wire 1 % opb5 $end
$var reg 3 ( ALUControl [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
bx '
b0 &
x%
x$
bx #
b0 "
b0 !
$end
#10
b1 !
b1 (
b1 "
b1 &
#20
0%
0$
b0 #
b0 '
#30
1%
1$
#40
b10 #
b10 '
#50
b110 #
b110 '
#60
b111 #
b111 '
