// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="parseEvents,hls_ip_2018_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z007sclg225-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.307000,HLS_SYN_LAT=10006,HLS_SYN_TPT=none,HLS_SYN_MEM=480,HLS_SYN_DSP=0,HLS_SYN_FF=711,HLS_SYN_LUT=1843}" *)

module parseEvents (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_dout,
        data_empty_n,
        data_read,
        eventsArraySize,
        eventSlice_din,
        eventSlice_full_n,
        eventSlice_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state9 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] data_dout;
input   data_empty_n;
output   data_read;
input  [31:0] eventsArraySize;
output  [31:0] eventSlice_din;
input   eventSlice_full_n;
output   eventSlice_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_read;
reg eventSlice_write;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] glPLActiveSliceIdx_V;
reg   [5:0] glPLSlice0_V_0_address0;
reg    glPLSlice0_V_0_ce0;
reg    glPLSlice0_V_0_we0;
wire   [179:0] glPLSlice0_V_0_q0;
wire   [5:0] glPLSlice0_V_0_address1;
reg    glPLSlice0_V_0_ce1;
wire   [179:0] glPLSlice0_V_0_q1;
reg   [5:0] glPLSlice0_V_1_address0;
reg    glPLSlice0_V_1_ce0;
reg    glPLSlice0_V_1_we0;
wire   [179:0] glPLSlice0_V_1_q0;
wire   [5:0] glPLSlice0_V_1_address1;
reg    glPLSlice0_V_1_ce1;
wire   [179:0] glPLSlice0_V_1_q1;
reg   [5:0] glPLSlice0_V_2_address0;
reg    glPLSlice0_V_2_ce0;
reg    glPLSlice0_V_2_we0;
wire   [179:0] glPLSlice0_V_2_q0;
wire   [5:0] glPLSlice0_V_2_address1;
reg    glPLSlice0_V_2_ce1;
wire   [179:0] glPLSlice0_V_2_q1;
reg   [5:0] glPLSlice0_V_3_address0;
reg    glPLSlice0_V_3_ce0;
reg    glPLSlice0_V_3_we0;
wire   [179:0] glPLSlice0_V_3_q0;
wire   [5:0] glPLSlice0_V_3_address1;
reg    glPLSlice0_V_3_ce1;
wire   [179:0] glPLSlice0_V_3_q1;
reg   [5:0] glPLSlice0_V_4_address0;
reg    glPLSlice0_V_4_ce0;
reg    glPLSlice0_V_4_we0;
wire   [179:0] glPLSlice0_V_4_q0;
wire   [5:0] glPLSlice0_V_4_address1;
reg    glPLSlice0_V_4_ce1;
wire   [179:0] glPLSlice0_V_4_q1;
reg   [5:0] glPLSlice0_V_5_address0;
reg    glPLSlice0_V_5_ce0;
reg    glPLSlice0_V_5_we0;
wire   [179:0] glPLSlice0_V_5_q0;
wire   [5:0] glPLSlice0_V_5_address1;
reg    glPLSlice0_V_5_ce1;
wire   [179:0] glPLSlice0_V_5_q1;
reg   [5:0] glPLSlice0_V_6_address0;
reg    glPLSlice0_V_6_ce0;
reg    glPLSlice0_V_6_we0;
wire   [179:0] glPLSlice0_V_6_q0;
wire   [5:0] glPLSlice0_V_6_address1;
reg    glPLSlice0_V_6_ce1;
wire   [179:0] glPLSlice0_V_6_q1;
reg   [5:0] glPLSlice0_V_7_address0;
reg    glPLSlice0_V_7_ce0;
reg    glPLSlice0_V_7_we0;
wire   [179:0] glPLSlice0_V_7_q0;
wire   [5:0] glPLSlice0_V_7_address1;
reg    glPLSlice0_V_7_ce1;
wire   [179:0] glPLSlice0_V_7_q1;
reg   [5:0] glPLSlice0_V_8_address0;
reg    glPLSlice0_V_8_ce0;
reg    glPLSlice0_V_8_we0;
wire   [179:0] glPLSlice0_V_8_q0;
wire   [5:0] glPLSlice0_V_8_address1;
reg    glPLSlice0_V_8_ce1;
wire   [179:0] glPLSlice0_V_8_q1;
reg   [5:0] glPLSlice0_V_9_address0;
reg    glPLSlice0_V_9_ce0;
reg    glPLSlice0_V_9_we0;
wire   [179:0] glPLSlice0_V_9_q0;
wire   [5:0] glPLSlice0_V_9_address1;
reg    glPLSlice0_V_9_ce1;
wire   [179:0] glPLSlice0_V_9_q1;
reg   [5:0] glPLSlice0_V_10_address0;
reg    glPLSlice0_V_10_ce0;
reg    glPLSlice0_V_10_we0;
wire   [179:0] glPLSlice0_V_10_q0;
wire   [5:0] glPLSlice0_V_10_address1;
reg    glPLSlice0_V_10_ce1;
wire   [179:0] glPLSlice0_V_10_q1;
reg   [5:0] glPLSlice0_V_11_address0;
reg    glPLSlice0_V_11_ce0;
reg    glPLSlice0_V_11_we0;
wire   [179:0] glPLSlice0_V_11_q0;
wire   [5:0] glPLSlice0_V_11_address1;
reg    glPLSlice0_V_11_ce1;
wire   [179:0] glPLSlice0_V_11_q1;
reg   [5:0] glPLSlice0_V_12_address0;
reg    glPLSlice0_V_12_ce0;
reg    glPLSlice0_V_12_we0;
wire   [179:0] glPLSlice0_V_12_q0;
wire   [5:0] glPLSlice0_V_12_address1;
reg    glPLSlice0_V_12_ce1;
wire   [179:0] glPLSlice0_V_12_q1;
reg   [5:0] glPLSlice0_V_13_address0;
reg    glPLSlice0_V_13_ce0;
reg    glPLSlice0_V_13_we0;
wire   [179:0] glPLSlice0_V_13_q0;
wire   [5:0] glPLSlice0_V_13_address1;
reg    glPLSlice0_V_13_ce1;
wire   [179:0] glPLSlice0_V_13_q1;
reg   [5:0] glPLSlice0_V_14_address0;
reg    glPLSlice0_V_14_ce0;
reg    glPLSlice0_V_14_we0;
wire   [179:0] glPLSlice0_V_14_q0;
wire   [5:0] glPLSlice0_V_14_address1;
reg    glPLSlice0_V_14_ce1;
wire   [179:0] glPLSlice0_V_14_q1;
reg   [5:0] glPLSlice0_V_15_address0;
reg    glPLSlice0_V_15_ce0;
reg    glPLSlice0_V_15_we0;
wire   [179:0] glPLSlice0_V_15_q0;
wire   [5:0] glPLSlice0_V_15_address1;
reg    glPLSlice0_V_15_ce1;
wire   [179:0] glPLSlice0_V_15_q1;
reg   [5:0] glPLSlice1_V_0_address0;
reg    glPLSlice1_V_0_ce0;
reg    glPLSlice1_V_0_we0;
wire   [179:0] glPLSlice1_V_0_q0;
wire   [5:0] glPLSlice1_V_0_address1;
reg    glPLSlice1_V_0_ce1;
wire   [179:0] glPLSlice1_V_0_q1;
reg   [5:0] glPLSlice1_V_1_address0;
reg    glPLSlice1_V_1_ce0;
reg    glPLSlice1_V_1_we0;
wire   [179:0] glPLSlice1_V_1_q0;
wire   [5:0] glPLSlice1_V_1_address1;
reg    glPLSlice1_V_1_ce1;
wire   [179:0] glPLSlice1_V_1_q1;
reg   [5:0] glPLSlice1_V_2_address0;
reg    glPLSlice1_V_2_ce0;
reg    glPLSlice1_V_2_we0;
wire   [179:0] glPLSlice1_V_2_q0;
wire   [5:0] glPLSlice1_V_2_address1;
reg    glPLSlice1_V_2_ce1;
wire   [179:0] glPLSlice1_V_2_q1;
reg   [5:0] glPLSlice1_V_3_address0;
reg    glPLSlice1_V_3_ce0;
reg    glPLSlice1_V_3_we0;
wire   [179:0] glPLSlice1_V_3_q0;
wire   [5:0] glPLSlice1_V_3_address1;
reg    glPLSlice1_V_3_ce1;
wire   [179:0] glPLSlice1_V_3_q1;
reg   [5:0] glPLSlice1_V_4_address0;
reg    glPLSlice1_V_4_ce0;
reg    glPLSlice1_V_4_we0;
wire   [179:0] glPLSlice1_V_4_q0;
wire   [5:0] glPLSlice1_V_4_address1;
reg    glPLSlice1_V_4_ce1;
wire   [179:0] glPLSlice1_V_4_q1;
reg   [5:0] glPLSlice1_V_5_address0;
reg    glPLSlice1_V_5_ce0;
reg    glPLSlice1_V_5_we0;
wire   [179:0] glPLSlice1_V_5_q0;
wire   [5:0] glPLSlice1_V_5_address1;
reg    glPLSlice1_V_5_ce1;
wire   [179:0] glPLSlice1_V_5_q1;
reg   [5:0] glPLSlice1_V_6_address0;
reg    glPLSlice1_V_6_ce0;
reg    glPLSlice1_V_6_we0;
wire   [179:0] glPLSlice1_V_6_q0;
wire   [5:0] glPLSlice1_V_6_address1;
reg    glPLSlice1_V_6_ce1;
wire   [179:0] glPLSlice1_V_6_q1;
reg   [5:0] glPLSlice1_V_7_address0;
reg    glPLSlice1_V_7_ce0;
reg    glPLSlice1_V_7_we0;
wire   [179:0] glPLSlice1_V_7_q0;
wire   [5:0] glPLSlice1_V_7_address1;
reg    glPLSlice1_V_7_ce1;
wire   [179:0] glPLSlice1_V_7_q1;
reg   [5:0] glPLSlice1_V_8_address0;
reg    glPLSlice1_V_8_ce0;
reg    glPLSlice1_V_8_we0;
wire   [179:0] glPLSlice1_V_8_q0;
wire   [5:0] glPLSlice1_V_8_address1;
reg    glPLSlice1_V_8_ce1;
wire   [179:0] glPLSlice1_V_8_q1;
reg   [5:0] glPLSlice1_V_9_address0;
reg    glPLSlice1_V_9_ce0;
reg    glPLSlice1_V_9_we0;
wire   [179:0] glPLSlice1_V_9_q0;
wire   [5:0] glPLSlice1_V_9_address1;
reg    glPLSlice1_V_9_ce1;
wire   [179:0] glPLSlice1_V_9_q1;
reg   [5:0] glPLSlice1_V_10_address0;
reg    glPLSlice1_V_10_ce0;
reg    glPLSlice1_V_10_we0;
wire   [179:0] glPLSlice1_V_10_q0;
wire   [5:0] glPLSlice1_V_10_address1;
reg    glPLSlice1_V_10_ce1;
wire   [179:0] glPLSlice1_V_10_q1;
reg   [5:0] glPLSlice1_V_11_address0;
reg    glPLSlice1_V_11_ce0;
reg    glPLSlice1_V_11_we0;
wire   [179:0] glPLSlice1_V_11_q0;
wire   [5:0] glPLSlice1_V_11_address1;
reg    glPLSlice1_V_11_ce1;
wire   [179:0] glPLSlice1_V_11_q1;
reg   [5:0] glPLSlice1_V_12_address0;
reg    glPLSlice1_V_12_ce0;
reg    glPLSlice1_V_12_we0;
wire   [179:0] glPLSlice1_V_12_q0;
wire   [5:0] glPLSlice1_V_12_address1;
reg    glPLSlice1_V_12_ce1;
wire   [179:0] glPLSlice1_V_12_q1;
reg   [5:0] glPLSlice1_V_13_address0;
reg    glPLSlice1_V_13_ce0;
reg    glPLSlice1_V_13_we0;
wire   [179:0] glPLSlice1_V_13_q0;
wire   [5:0] glPLSlice1_V_13_address1;
reg    glPLSlice1_V_13_ce1;
wire   [179:0] glPLSlice1_V_13_q1;
reg   [5:0] glPLSlice1_V_14_address0;
reg    glPLSlice1_V_14_ce0;
reg    glPLSlice1_V_14_we0;
wire   [179:0] glPLSlice1_V_14_q0;
wire   [5:0] glPLSlice1_V_14_address1;
reg    glPLSlice1_V_14_ce1;
wire   [179:0] glPLSlice1_V_14_q1;
reg   [5:0] glPLSlice1_V_15_address0;
reg    glPLSlice1_V_15_ce0;
reg    glPLSlice1_V_15_we0;
wire   [179:0] glPLSlice1_V_15_q0;
wire   [5:0] glPLSlice1_V_15_address1;
reg    glPLSlice1_V_15_ce1;
wire   [179:0] glPLSlice1_V_15_q1;
reg   [5:0] glPLSlice2_V_0_address0;
reg    glPLSlice2_V_0_ce0;
reg    glPLSlice2_V_0_we0;
wire   [179:0] glPLSlice2_V_0_q0;
wire   [5:0] glPLSlice2_V_0_address1;
reg    glPLSlice2_V_0_ce1;
wire   [179:0] glPLSlice2_V_0_q1;
reg   [5:0] glPLSlice2_V_1_address0;
reg    glPLSlice2_V_1_ce0;
reg    glPLSlice2_V_1_we0;
wire   [179:0] glPLSlice2_V_1_q0;
wire   [5:0] glPLSlice2_V_1_address1;
reg    glPLSlice2_V_1_ce1;
wire   [179:0] glPLSlice2_V_1_q1;
reg   [5:0] glPLSlice2_V_2_address0;
reg    glPLSlice2_V_2_ce0;
reg    glPLSlice2_V_2_we0;
wire   [179:0] glPLSlice2_V_2_q0;
wire   [5:0] glPLSlice2_V_2_address1;
reg    glPLSlice2_V_2_ce1;
wire   [179:0] glPLSlice2_V_2_q1;
reg   [5:0] glPLSlice2_V_3_address0;
reg    glPLSlice2_V_3_ce0;
reg    glPLSlice2_V_3_we0;
wire   [179:0] glPLSlice2_V_3_q0;
wire   [5:0] glPLSlice2_V_3_address1;
reg    glPLSlice2_V_3_ce1;
wire   [179:0] glPLSlice2_V_3_q1;
reg   [5:0] glPLSlice2_V_4_address0;
reg    glPLSlice2_V_4_ce0;
reg    glPLSlice2_V_4_we0;
wire   [179:0] glPLSlice2_V_4_q0;
wire   [5:0] glPLSlice2_V_4_address1;
reg    glPLSlice2_V_4_ce1;
wire   [179:0] glPLSlice2_V_4_q1;
reg   [5:0] glPLSlice2_V_5_address0;
reg    glPLSlice2_V_5_ce0;
reg    glPLSlice2_V_5_we0;
wire   [179:0] glPLSlice2_V_5_q0;
wire   [5:0] glPLSlice2_V_5_address1;
reg    glPLSlice2_V_5_ce1;
wire   [179:0] glPLSlice2_V_5_q1;
reg   [5:0] glPLSlice2_V_6_address0;
reg    glPLSlice2_V_6_ce0;
reg    glPLSlice2_V_6_we0;
wire   [179:0] glPLSlice2_V_6_q0;
wire   [5:0] glPLSlice2_V_6_address1;
reg    glPLSlice2_V_6_ce1;
wire   [179:0] glPLSlice2_V_6_q1;
reg   [5:0] glPLSlice2_V_7_address0;
reg    glPLSlice2_V_7_ce0;
reg    glPLSlice2_V_7_we0;
wire   [179:0] glPLSlice2_V_7_q0;
wire   [5:0] glPLSlice2_V_7_address1;
reg    glPLSlice2_V_7_ce1;
wire   [179:0] glPLSlice2_V_7_q1;
reg   [5:0] glPLSlice2_V_8_address0;
reg    glPLSlice2_V_8_ce0;
reg    glPLSlice2_V_8_we0;
wire   [179:0] glPLSlice2_V_8_q0;
wire   [5:0] glPLSlice2_V_8_address1;
reg    glPLSlice2_V_8_ce1;
wire   [179:0] glPLSlice2_V_8_q1;
reg   [5:0] glPLSlice2_V_9_address0;
reg    glPLSlice2_V_9_ce0;
reg    glPLSlice2_V_9_we0;
wire   [179:0] glPLSlice2_V_9_q0;
wire   [5:0] glPLSlice2_V_9_address1;
reg    glPLSlice2_V_9_ce1;
wire   [179:0] glPLSlice2_V_9_q1;
reg   [5:0] glPLSlice2_V_10_address0;
reg    glPLSlice2_V_10_ce0;
reg    glPLSlice2_V_10_we0;
wire   [179:0] glPLSlice2_V_10_q0;
wire   [5:0] glPLSlice2_V_10_address1;
reg    glPLSlice2_V_10_ce1;
wire   [179:0] glPLSlice2_V_10_q1;
reg   [5:0] glPLSlice2_V_11_address0;
reg    glPLSlice2_V_11_ce0;
reg    glPLSlice2_V_11_we0;
wire   [179:0] glPLSlice2_V_11_q0;
wire   [5:0] glPLSlice2_V_11_address1;
reg    glPLSlice2_V_11_ce1;
wire   [179:0] glPLSlice2_V_11_q1;
reg   [5:0] glPLSlice2_V_12_address0;
reg    glPLSlice2_V_12_ce0;
reg    glPLSlice2_V_12_we0;
wire   [179:0] glPLSlice2_V_12_q0;
wire   [5:0] glPLSlice2_V_12_address1;
reg    glPLSlice2_V_12_ce1;
wire   [179:0] glPLSlice2_V_12_q1;
reg   [5:0] glPLSlice2_V_13_address0;
reg    glPLSlice2_V_13_ce0;
reg    glPLSlice2_V_13_we0;
wire   [179:0] glPLSlice2_V_13_q0;
wire   [5:0] glPLSlice2_V_13_address1;
reg    glPLSlice2_V_13_ce1;
wire   [179:0] glPLSlice2_V_13_q1;
reg   [5:0] glPLSlice2_V_14_address0;
reg    glPLSlice2_V_14_ce0;
reg    glPLSlice2_V_14_we0;
wire   [179:0] glPLSlice2_V_14_q0;
wire   [5:0] glPLSlice2_V_14_address1;
reg    glPLSlice2_V_14_ce1;
wire   [179:0] glPLSlice2_V_14_q1;
reg   [5:0] glPLSlice2_V_15_address0;
reg    glPLSlice2_V_15_ce0;
reg    glPLSlice2_V_15_we0;
wire   [179:0] glPLSlice2_V_15_q0;
wire   [5:0] glPLSlice2_V_15_address1;
reg    glPLSlice2_V_15_ce1;
wire   [179:0] glPLSlice2_V_15_q1;
reg   [15:0] glCnt;
reg    data_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] tmp_3_reg_2590;
reg    eventSlice_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_3_reg_2590_pp0_iter2_reg;
reg   [30:0] p_019_rec_reg_1397;
wire   [0:0] tmp_s_fu_1475_p2;
reg   [0:0] tmp_s_reg_2578;
wire   [0:0] tmp_7_fu_1481_p2;
reg   [0:0] tmp_7_reg_2582;
wire   [0:0] tmp_9_fu_1487_p2;
reg   [0:0] tmp_9_reg_2586;
wire   [0:0] tmp_3_fu_1497_p2;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
reg    ap_block_state8_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_3_reg_2590_pp0_iter1_reg;
wire   [30:0] i_fu_1502_p2;
reg   [30:0] i_reg_2594;
wire   [0:0] tmp_27_fu_1508_p2;
reg   [0:0] tmp_27_reg_2599;
reg   [0:0] tmp_27_reg_2599_pp0_iter1_reg;
reg   [0:0] tmp_27_reg_2599_pp0_iter2_reg;
reg   [8:0] y_reg_2604;
reg    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state7_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
reg   [8:0] y_reg_2604_pp0_iter1_reg;
reg   [8:0] y_reg_2604_pp0_iter2_reg;
reg   [0:0] tmp_13_reg_2610;
reg   [7:0] tmp_8_reg_2614;
reg   [6:0] tmp_11_reg_2619;
reg   [3:0] tmp_14_reg_2624;
reg   [3:0] arrayNo3_reg_2629;
reg   [3:0] arrayNo3_reg_2629_pp0_iter1_reg;
reg   [5:0] newIndex6_reg_2636;
reg   [5:0] newIndex6_reg_2636_pp0_iter1_reg;
wire  signed [8:0] tmp_12_fu_1612_p3;
reg  signed [8:0] tmp_12_reg_2641;
wire   [3:0] tmp_15_fu_1629_p1;
reg   [3:0] tmp_15_reg_2650;
reg   [5:0] glPLSlice2_V_0_addr_reg_2655;
reg   [5:0] glPLSlice2_V_1_addr_reg_2660;
reg   [5:0] glPLSlice2_V_2_addr_reg_2665;
reg   [5:0] glPLSlice2_V_3_addr_reg_2670;
reg   [5:0] glPLSlice2_V_4_addr_reg_2675;
reg   [5:0] glPLSlice2_V_5_addr_reg_2680;
reg   [5:0] glPLSlice2_V_6_addr_reg_2685;
reg   [5:0] glPLSlice2_V_7_addr_reg_2690;
reg   [5:0] glPLSlice2_V_8_addr_reg_2695;
reg   [5:0] glPLSlice2_V_9_addr_reg_2700;
reg   [5:0] glPLSlice2_V_10_addr_reg_2705;
reg   [5:0] glPLSlice2_V_11_addr_reg_2710;
reg   [5:0] glPLSlice2_V_12_addr_reg_2715;
reg   [5:0] glPLSlice2_V_13_addr_reg_2720;
reg   [5:0] glPLSlice2_V_14_addr_reg_2725;
reg   [5:0] glPLSlice2_V_15_addr_reg_2730;
reg   [5:0] glPLSlice1_V_0_addr_reg_2735;
reg   [5:0] glPLSlice1_V_1_addr_reg_2740;
reg   [5:0] glPLSlice1_V_2_addr_reg_2745;
reg   [5:0] glPLSlice1_V_3_addr_reg_2750;
reg   [5:0] glPLSlice1_V_4_addr_reg_2755;
reg   [5:0] glPLSlice1_V_5_addr_reg_2760;
reg   [5:0] glPLSlice1_V_6_addr_reg_2765;
reg   [5:0] glPLSlice1_V_7_addr_reg_2770;
reg   [5:0] glPLSlice1_V_8_addr_reg_2775;
reg   [5:0] glPLSlice1_V_9_addr_reg_2780;
reg   [5:0] glPLSlice1_V_10_addr_reg_2785;
reg   [5:0] glPLSlice1_V_11_addr_reg_2790;
reg   [5:0] glPLSlice1_V_12_addr_reg_2795;
reg   [5:0] glPLSlice1_V_13_addr_reg_2800;
reg   [5:0] glPLSlice1_V_14_addr_reg_2805;
reg   [5:0] glPLSlice1_V_15_addr_reg_2810;
reg   [5:0] glPLSlice0_V_0_addr_reg_2815;
reg   [5:0] glPLSlice0_V_1_addr_reg_2820;
reg   [5:0] glPLSlice0_V_2_addr_reg_2825;
reg   [5:0] glPLSlice0_V_3_addr_reg_2830;
reg   [5:0] glPLSlice0_V_4_addr_reg_2835;
reg   [5:0] glPLSlice0_V_5_addr_reg_2840;
reg   [5:0] glPLSlice0_V_6_addr_reg_2845;
reg   [5:0] glPLSlice0_V_7_addr_reg_2850;
reg   [5:0] glPLSlice0_V_8_addr_reg_2855;
reg   [5:0] glPLSlice0_V_9_addr_reg_2860;
reg   [5:0] glPLSlice0_V_10_addr_reg_2865;
reg   [5:0] glPLSlice0_V_11_addr_reg_2870;
reg   [5:0] glPLSlice0_V_12_addr_reg_2875;
reg   [5:0] glPLSlice0_V_13_addr_reg_2880;
reg   [5:0] glPLSlice0_V_14_addr_reg_2885;
reg   [5:0] glPLSlice0_V_15_addr_reg_2890;
wire   [31:0] tmp_58_fu_2403_p1;
reg   [31:0] tmp_58_reg_3135;
wire   [31:0] tmp2_fu_2489_p2;
reg   [31:0] tmp2_reg_3140;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
reg   [1:0] ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_1384_p8;
wire   [0:0] tmp_fu_1439_p2;
wire   [0:0] tmp_1_fu_1445_p2;
wire   [0:0] tmp_2_fu_1451_p2;
reg   [30:0] ap_phi_mux_p_019_rec_phi_fu_1401_p4;
wire   [63:0] newIndex5_fu_1640_p1;
wire   [63:0] newIndex4_fu_1660_p1;
wire   [63:0] newIndex2_fu_1680_p1;
wire   [63:0] newIndex7_fu_2315_p1;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] tmp_36_fu_2541_p2;
reg   [15:0] i_op_assign_fu_254;
wire   [15:0] localCnt_fu_2531_p2;
wire   [3:0] grp_fu_1417_p2;
reg   [179:0] tmp_57_fu_1879_p4;
reg   [179:0] tmp_45_fu_2084_p4;
reg   [179:0] tmp_30_fu_2289_p4;
wire   [9:0] xNewIdx_V_fu_1633_p2;
wire   [31:0] i_cast_fu_1493_p1;
wire   [8:0] x_fu_1514_p4;
wire   [9:0] tmp_34_cast_fu_1572_p1;
wire   [9:0] tmp_28_fu_1576_p2;
wire   [9:0] tmp_10_fu_1602_p3;
wire  signed [9:0] tmp_14_cast_fu_1619_p1;
wire   [9:0] p_0505_0_i_fu_1623_p2;
wire   [9:0] tmp_12_cast_fu_1609_p1;
wire   [5:0] grp_fu_1408_p4;
wire   [179:0] tmpData_V_2_fu_1700_p18;
wire  signed [31:0] tmp_27_cast_fu_1738_p1;
wire   [31:0] index_assign_9_s_fu_1749_p2;
wire   [8:0] grp_fu_1421_p2;
wire  signed [31:0] index_assign_9_1_cas_fu_1763_p1;
wire   [8:0] grp_fu_1426_p2;
wire  signed [31:0] index_assign_9_2_cas_fu_1775_p1;
wire   [0:0] tmp_49_fu_1779_p3;
wire   [0:0] tmp_48_fu_1767_p3;
wire   [0:0] tmp_47_fu_1755_p3;
wire   [0:0] tmp_46_fu_1741_p3;
wire   [3:0] p_Result_16_3_fu_1787_p5;
wire   [3:0] tmpTmpData_V_2_fu_1799_p2;
wire   [0:0] tmp_50_fu_1805_p1;
wire   [63:0] p_Repl2_5_fu_1809_p1;
wire   [0:0] tmp_52_fu_1823_p3;
reg   [179:0] tmp_51_fu_1813_p4;
wire   [63:0] p_Repl2_5_1_fu_1831_p1;
wire   [0:0] tmp_54_fu_1845_p3;
reg   [179:0] tmp_53_fu_1835_p4;
wire   [63:0] p_Repl2_5_2_fu_1853_p1;
wire   [0:0] tmp_56_fu_1867_p3;
reg   [179:0] tmp_55_fu_1857_p4;
wire   [63:0] p_Repl2_5_3_fu_1875_p1;
wire   [179:0] tmpData_V_1_fu_1905_p18;
wire  signed [31:0] tmp_22_cast_fu_1943_p1;
wire   [31:0] index_assign_5_s_fu_1954_p2;
wire  signed [31:0] index_assign_5_1_cas_fu_1968_p1;
wire  signed [31:0] index_assign_5_2_cas_fu_1980_p1;
wire   [0:0] tmp_37_fu_1984_p3;
wire   [0:0] tmp_35_fu_1972_p3;
wire   [0:0] tmp_34_fu_1960_p3;
wire   [0:0] tmp_32_fu_1946_p3;
wire   [3:0] p_Result_14_3_fu_1992_p5;
wire   [3:0] tmpTmpData_V_1_fu_2004_p2;
wire   [0:0] tmp_38_fu_2010_p1;
wire   [63:0] p_Repl2_4_fu_2014_p1;
wire   [0:0] tmp_40_fu_2028_p3;
reg   [179:0] tmp_39_fu_2018_p4;
wire   [63:0] p_Repl2_4_1_fu_2036_p1;
wire   [0:0] tmp_42_fu_2050_p3;
reg   [179:0] tmp_41_fu_2040_p4;
wire   [63:0] p_Repl2_4_2_fu_2058_p1;
wire   [0:0] tmp_44_fu_2072_p3;
reg   [179:0] tmp_43_fu_2062_p4;
wire   [63:0] p_Repl2_4_3_fu_2080_p1;
wire   [179:0] tmpData_V_fu_2110_p18;
wire  signed [31:0] tmp_18_cast_fu_2148_p1;
wire   [31:0] index_assign_1_s_fu_2159_p2;
wire  signed [31:0] index_assign_1_1_cas_fu_2173_p1;
wire  signed [31:0] index_assign_1_2_cas_fu_2185_p1;
wire   [0:0] tmp_19_fu_2189_p3;
wire   [0:0] tmp_18_fu_2177_p3;
wire   [0:0] tmp_17_fu_2165_p3;
wire   [0:0] tmp_16_fu_2151_p3;
wire   [3:0] p_Result_12_3_fu_2197_p5;
wire   [3:0] tmpTmpData_V_fu_2209_p2;
wire   [0:0] tmp_20_fu_2215_p1;
wire   [63:0] p_Repl2_2_fu_2219_p1;
wire   [0:0] tmp_22_fu_2233_p3;
reg   [179:0] tmp_21_fu_2223_p4;
wire   [63:0] p_Repl2_2_1_fu_2241_p1;
wire   [0:0] tmp_24_fu_2255_p3;
reg   [179:0] tmp_23_fu_2245_p4;
wire   [63:0] p_Repl2_2_2_fu_2263_p1;
wire   [0:0] tmp_26_fu_2277_p3;
reg   [179:0] tmp_25_fu_2267_p4;
wire   [63:0] p_Repl2_2_3_fu_2285_p1;
wire   [179:0] tmp_29_fu_2366_p18;
wire   [179:0] tmp_31_fu_2407_p18;
wire   [179:0] tmp_33_fu_2448_p18;
wire   [31:0] tmp_59_fu_2444_p1;
wire   [31:0] tmp_60_fu_2485_p1;
wire   [16:0] tmp_40_cast_fu_2498_p1;
wire   [16:0] i_op_assign_1_fu_2502_p3;
wire   [16:0] i_op_assign_7_pn_fu_2509_p3;
wire   [31:0] i_op_assign_7_pn_cas_fu_2516_p1;
wire   [31:0] tmp1_fu_2520_p2;
wire    ap_CS_fsm_state9;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_972;
reg    ap_condition_978;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 glPLActiveSliceIdx_V = 2'd0;
#0 glCnt = 16'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_0_address0),
    .ce0(glPLSlice0_V_0_ce0),
    .we0(glPLSlice0_V_0_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_0_q0),
    .address1(glPLSlice0_V_0_address1),
    .ce1(glPLSlice0_V_0_ce1),
    .q1(glPLSlice0_V_0_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_1_address0),
    .ce0(glPLSlice0_V_1_ce0),
    .we0(glPLSlice0_V_1_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_1_q0),
    .address1(glPLSlice0_V_1_address1),
    .ce1(glPLSlice0_V_1_ce1),
    .q1(glPLSlice0_V_1_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_2_address0),
    .ce0(glPLSlice0_V_2_ce0),
    .we0(glPLSlice0_V_2_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_2_q0),
    .address1(glPLSlice0_V_2_address1),
    .ce1(glPLSlice0_V_2_ce1),
    .q1(glPLSlice0_V_2_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_3_address0),
    .ce0(glPLSlice0_V_3_ce0),
    .we0(glPLSlice0_V_3_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_3_q0),
    .address1(glPLSlice0_V_3_address1),
    .ce1(glPLSlice0_V_3_ce1),
    .q1(glPLSlice0_V_3_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_4_address0),
    .ce0(glPLSlice0_V_4_ce0),
    .we0(glPLSlice0_V_4_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_4_q0),
    .address1(glPLSlice0_V_4_address1),
    .ce1(glPLSlice0_V_4_ce1),
    .q1(glPLSlice0_V_4_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_5_address0),
    .ce0(glPLSlice0_V_5_ce0),
    .we0(glPLSlice0_V_5_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_5_q0),
    .address1(glPLSlice0_V_5_address1),
    .ce1(glPLSlice0_V_5_ce1),
    .q1(glPLSlice0_V_5_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_6_address0),
    .ce0(glPLSlice0_V_6_ce0),
    .we0(glPLSlice0_V_6_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_6_q0),
    .address1(glPLSlice0_V_6_address1),
    .ce1(glPLSlice0_V_6_ce1),
    .q1(glPLSlice0_V_6_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_7_address0),
    .ce0(glPLSlice0_V_7_ce0),
    .we0(glPLSlice0_V_7_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_7_q0),
    .address1(glPLSlice0_V_7_address1),
    .ce1(glPLSlice0_V_7_ce1),
    .q1(glPLSlice0_V_7_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_8_address0),
    .ce0(glPLSlice0_V_8_ce0),
    .we0(glPLSlice0_V_8_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_8_q0),
    .address1(glPLSlice0_V_8_address1),
    .ce1(glPLSlice0_V_8_ce1),
    .q1(glPLSlice0_V_8_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_9_address0),
    .ce0(glPLSlice0_V_9_ce0),
    .we0(glPLSlice0_V_9_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_9_q0),
    .address1(glPLSlice0_V_9_address1),
    .ce1(glPLSlice0_V_9_ce1),
    .q1(glPLSlice0_V_9_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_10_address0),
    .ce0(glPLSlice0_V_10_ce0),
    .we0(glPLSlice0_V_10_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_10_q0),
    .address1(glPLSlice0_V_10_address1),
    .ce1(glPLSlice0_V_10_ce1),
    .q1(glPLSlice0_V_10_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_11_address0),
    .ce0(glPLSlice0_V_11_ce0),
    .we0(glPLSlice0_V_11_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_11_q0),
    .address1(glPLSlice0_V_11_address1),
    .ce1(glPLSlice0_V_11_ce1),
    .q1(glPLSlice0_V_11_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_12_address0),
    .ce0(glPLSlice0_V_12_ce0),
    .we0(glPLSlice0_V_12_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_12_q0),
    .address1(glPLSlice0_V_12_address1),
    .ce1(glPLSlice0_V_12_ce1),
    .q1(glPLSlice0_V_12_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_13_address0),
    .ce0(glPLSlice0_V_13_ce0),
    .we0(glPLSlice0_V_13_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_13_q0),
    .address1(glPLSlice0_V_13_address1),
    .ce1(glPLSlice0_V_13_ce1),
    .q1(glPLSlice0_V_13_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_14_address0),
    .ce0(glPLSlice0_V_14_ce0),
    .we0(glPLSlice0_V_14_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_14_q0),
    .address1(glPLSlice0_V_14_address1),
    .ce1(glPLSlice0_V_14_ce1),
    .q1(glPLSlice0_V_14_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice0_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice0_V_15_address0),
    .ce0(glPLSlice0_V_15_ce0),
    .we0(glPLSlice0_V_15_we0),
    .d0(tmp_30_fu_2289_p4),
    .q0(glPLSlice0_V_15_q0),
    .address1(glPLSlice0_V_15_address1),
    .ce1(glPLSlice0_V_15_ce1),
    .q1(glPLSlice0_V_15_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_0_address0),
    .ce0(glPLSlice1_V_0_ce0),
    .we0(glPLSlice1_V_0_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_0_q0),
    .address1(glPLSlice1_V_0_address1),
    .ce1(glPLSlice1_V_0_ce1),
    .q1(glPLSlice1_V_0_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_1_address0),
    .ce0(glPLSlice1_V_1_ce0),
    .we0(glPLSlice1_V_1_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_1_q0),
    .address1(glPLSlice1_V_1_address1),
    .ce1(glPLSlice1_V_1_ce1),
    .q1(glPLSlice1_V_1_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_2_address0),
    .ce0(glPLSlice1_V_2_ce0),
    .we0(glPLSlice1_V_2_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_2_q0),
    .address1(glPLSlice1_V_2_address1),
    .ce1(glPLSlice1_V_2_ce1),
    .q1(glPLSlice1_V_2_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_3_address0),
    .ce0(glPLSlice1_V_3_ce0),
    .we0(glPLSlice1_V_3_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_3_q0),
    .address1(glPLSlice1_V_3_address1),
    .ce1(glPLSlice1_V_3_ce1),
    .q1(glPLSlice1_V_3_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_4_address0),
    .ce0(glPLSlice1_V_4_ce0),
    .we0(glPLSlice1_V_4_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_4_q0),
    .address1(glPLSlice1_V_4_address1),
    .ce1(glPLSlice1_V_4_ce1),
    .q1(glPLSlice1_V_4_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_5_address0),
    .ce0(glPLSlice1_V_5_ce0),
    .we0(glPLSlice1_V_5_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_5_q0),
    .address1(glPLSlice1_V_5_address1),
    .ce1(glPLSlice1_V_5_ce1),
    .q1(glPLSlice1_V_5_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_6_address0),
    .ce0(glPLSlice1_V_6_ce0),
    .we0(glPLSlice1_V_6_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_6_q0),
    .address1(glPLSlice1_V_6_address1),
    .ce1(glPLSlice1_V_6_ce1),
    .q1(glPLSlice1_V_6_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_7_address0),
    .ce0(glPLSlice1_V_7_ce0),
    .we0(glPLSlice1_V_7_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_7_q0),
    .address1(glPLSlice1_V_7_address1),
    .ce1(glPLSlice1_V_7_ce1),
    .q1(glPLSlice1_V_7_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_8_address0),
    .ce0(glPLSlice1_V_8_ce0),
    .we0(glPLSlice1_V_8_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_8_q0),
    .address1(glPLSlice1_V_8_address1),
    .ce1(glPLSlice1_V_8_ce1),
    .q1(glPLSlice1_V_8_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_9_address0),
    .ce0(glPLSlice1_V_9_ce0),
    .we0(glPLSlice1_V_9_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_9_q0),
    .address1(glPLSlice1_V_9_address1),
    .ce1(glPLSlice1_V_9_ce1),
    .q1(glPLSlice1_V_9_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_10_address0),
    .ce0(glPLSlice1_V_10_ce0),
    .we0(glPLSlice1_V_10_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_10_q0),
    .address1(glPLSlice1_V_10_address1),
    .ce1(glPLSlice1_V_10_ce1),
    .q1(glPLSlice1_V_10_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_11_address0),
    .ce0(glPLSlice1_V_11_ce0),
    .we0(glPLSlice1_V_11_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_11_q0),
    .address1(glPLSlice1_V_11_address1),
    .ce1(glPLSlice1_V_11_ce1),
    .q1(glPLSlice1_V_11_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_12_address0),
    .ce0(glPLSlice1_V_12_ce0),
    .we0(glPLSlice1_V_12_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_12_q0),
    .address1(glPLSlice1_V_12_address1),
    .ce1(glPLSlice1_V_12_ce1),
    .q1(glPLSlice1_V_12_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_13_address0),
    .ce0(glPLSlice1_V_13_ce0),
    .we0(glPLSlice1_V_13_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_13_q0),
    .address1(glPLSlice1_V_13_address1),
    .ce1(glPLSlice1_V_13_ce1),
    .q1(glPLSlice1_V_13_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_14_address0),
    .ce0(glPLSlice1_V_14_ce0),
    .we0(glPLSlice1_V_14_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_14_q0),
    .address1(glPLSlice1_V_14_address1),
    .ce1(glPLSlice1_V_14_ce1),
    .q1(glPLSlice1_V_14_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice1_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice1_V_15_address0),
    .ce0(glPLSlice1_V_15_ce0),
    .we0(glPLSlice1_V_15_we0),
    .d0(tmp_45_fu_2084_p4),
    .q0(glPLSlice1_V_15_q0),
    .address1(glPLSlice1_V_15_address1),
    .ce1(glPLSlice1_V_15_ce1),
    .q1(glPLSlice1_V_15_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_0_address0),
    .ce0(glPLSlice2_V_0_ce0),
    .we0(glPLSlice2_V_0_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_0_q0),
    .address1(glPLSlice2_V_0_address1),
    .ce1(glPLSlice2_V_0_ce1),
    .q1(glPLSlice2_V_0_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_1_address0),
    .ce0(glPLSlice2_V_1_ce0),
    .we0(glPLSlice2_V_1_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_1_q0),
    .address1(glPLSlice2_V_1_address1),
    .ce1(glPLSlice2_V_1_ce1),
    .q1(glPLSlice2_V_1_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_2_address0),
    .ce0(glPLSlice2_V_2_ce0),
    .we0(glPLSlice2_V_2_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_2_q0),
    .address1(glPLSlice2_V_2_address1),
    .ce1(glPLSlice2_V_2_ce1),
    .q1(glPLSlice2_V_2_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_3_address0),
    .ce0(glPLSlice2_V_3_ce0),
    .we0(glPLSlice2_V_3_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_3_q0),
    .address1(glPLSlice2_V_3_address1),
    .ce1(glPLSlice2_V_3_ce1),
    .q1(glPLSlice2_V_3_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_4_address0),
    .ce0(glPLSlice2_V_4_ce0),
    .we0(glPLSlice2_V_4_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_4_q0),
    .address1(glPLSlice2_V_4_address1),
    .ce1(glPLSlice2_V_4_ce1),
    .q1(glPLSlice2_V_4_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_5_address0),
    .ce0(glPLSlice2_V_5_ce0),
    .we0(glPLSlice2_V_5_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_5_q0),
    .address1(glPLSlice2_V_5_address1),
    .ce1(glPLSlice2_V_5_ce1),
    .q1(glPLSlice2_V_5_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_6_address0),
    .ce0(glPLSlice2_V_6_ce0),
    .we0(glPLSlice2_V_6_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_6_q0),
    .address1(glPLSlice2_V_6_address1),
    .ce1(glPLSlice2_V_6_ce1),
    .q1(glPLSlice2_V_6_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_7_address0),
    .ce0(glPLSlice2_V_7_ce0),
    .we0(glPLSlice2_V_7_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_7_q0),
    .address1(glPLSlice2_V_7_address1),
    .ce1(glPLSlice2_V_7_ce1),
    .q1(glPLSlice2_V_7_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_8_address0),
    .ce0(glPLSlice2_V_8_ce0),
    .we0(glPLSlice2_V_8_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_8_q0),
    .address1(glPLSlice2_V_8_address1),
    .ce1(glPLSlice2_V_8_ce1),
    .q1(glPLSlice2_V_8_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_9_address0),
    .ce0(glPLSlice2_V_9_ce0),
    .we0(glPLSlice2_V_9_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_9_q0),
    .address1(glPLSlice2_V_9_address1),
    .ce1(glPLSlice2_V_9_ce1),
    .q1(glPLSlice2_V_9_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_10_address0),
    .ce0(glPLSlice2_V_10_ce0),
    .we0(glPLSlice2_V_10_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_10_q0),
    .address1(glPLSlice2_V_10_address1),
    .ce1(glPLSlice2_V_10_ce1),
    .q1(glPLSlice2_V_10_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_11_address0),
    .ce0(glPLSlice2_V_11_ce0),
    .we0(glPLSlice2_V_11_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_11_q0),
    .address1(glPLSlice2_V_11_address1),
    .ce1(glPLSlice2_V_11_ce1),
    .q1(glPLSlice2_V_11_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_12_address0),
    .ce0(glPLSlice2_V_12_ce0),
    .we0(glPLSlice2_V_12_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_12_q0),
    .address1(glPLSlice2_V_12_address1),
    .ce1(glPLSlice2_V_12_ce1),
    .q1(glPLSlice2_V_12_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_13_address0),
    .ce0(glPLSlice2_V_13_ce0),
    .we0(glPLSlice2_V_13_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_13_q0),
    .address1(glPLSlice2_V_13_address1),
    .ce1(glPLSlice2_V_13_ce1),
    .q1(glPLSlice2_V_13_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_14_address0),
    .ce0(glPLSlice2_V_14_ce0),
    .we0(glPLSlice2_V_14_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_14_q0),
    .address1(glPLSlice2_V_14_address1),
    .ce1(glPLSlice2_V_14_ce1),
    .q1(glPLSlice2_V_14_q1)
);

parseEvents_glPLSbkb #(
    .DataWidth( 180 ),
    .AddressRange( 60 ),
    .AddressWidth( 6 ))
glPLSlice2_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(glPLSlice2_V_15_address0),
    .ce0(glPLSlice2_V_15_ce0),
    .we0(glPLSlice2_V_15_we0),
    .d0(tmp_57_fu_1879_p4),
    .q0(glPLSlice2_V_15_q0),
    .address1(glPLSlice2_V_15_address1),
    .ce1(glPLSlice2_V_15_ce1),
    .q1(glPLSlice2_V_15_q1)
);

parseEvents_mux_1Xh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 180 ),
    .din9_WIDTH( 180 ),
    .din10_WIDTH( 180 ),
    .din11_WIDTH( 180 ),
    .din12_WIDTH( 180 ),
    .din13_WIDTH( 180 ),
    .din14_WIDTH( 180 ),
    .din15_WIDTH( 180 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_1Xh4_U1(
    .din0(glPLSlice2_V_0_q0),
    .din1(glPLSlice2_V_1_q0),
    .din2(glPLSlice2_V_2_q0),
    .din3(glPLSlice2_V_3_q0),
    .din4(glPLSlice2_V_4_q0),
    .din5(glPLSlice2_V_5_q0),
    .din6(glPLSlice2_V_6_q0),
    .din7(glPLSlice2_V_7_q0),
    .din8(glPLSlice2_V_8_q0),
    .din9(glPLSlice2_V_9_q0),
    .din10(glPLSlice2_V_10_q0),
    .din11(glPLSlice2_V_11_q0),
    .din12(glPLSlice2_V_12_q0),
    .din13(glPLSlice2_V_13_q0),
    .din14(glPLSlice2_V_14_q0),
    .din15(glPLSlice2_V_15_q0),
    .din16(grp_fu_1417_p2),
    .dout(tmpData_V_2_fu_1700_p18)
);

parseEvents_mux_1Xh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 180 ),
    .din9_WIDTH( 180 ),
    .din10_WIDTH( 180 ),
    .din11_WIDTH( 180 ),
    .din12_WIDTH( 180 ),
    .din13_WIDTH( 180 ),
    .din14_WIDTH( 180 ),
    .din15_WIDTH( 180 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_1Xh4_U2(
    .din0(glPLSlice1_V_0_q0),
    .din1(glPLSlice1_V_1_q0),
    .din2(glPLSlice1_V_2_q0),
    .din3(glPLSlice1_V_3_q0),
    .din4(glPLSlice1_V_4_q0),
    .din5(glPLSlice1_V_5_q0),
    .din6(glPLSlice1_V_6_q0),
    .din7(glPLSlice1_V_7_q0),
    .din8(glPLSlice1_V_8_q0),
    .din9(glPLSlice1_V_9_q0),
    .din10(glPLSlice1_V_10_q0),
    .din11(glPLSlice1_V_11_q0),
    .din12(glPLSlice1_V_12_q0),
    .din13(glPLSlice1_V_13_q0),
    .din14(glPLSlice1_V_14_q0),
    .din15(glPLSlice1_V_15_q0),
    .din16(grp_fu_1417_p2),
    .dout(tmpData_V_1_fu_1905_p18)
);

parseEvents_mux_1Xh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 180 ),
    .din9_WIDTH( 180 ),
    .din10_WIDTH( 180 ),
    .din11_WIDTH( 180 ),
    .din12_WIDTH( 180 ),
    .din13_WIDTH( 180 ),
    .din14_WIDTH( 180 ),
    .din15_WIDTH( 180 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_1Xh4_U3(
    .din0(glPLSlice0_V_0_q0),
    .din1(glPLSlice0_V_1_q0),
    .din2(glPLSlice0_V_2_q0),
    .din3(glPLSlice0_V_3_q0),
    .din4(glPLSlice0_V_4_q0),
    .din5(glPLSlice0_V_5_q0),
    .din6(glPLSlice0_V_6_q0),
    .din7(glPLSlice0_V_7_q0),
    .din8(glPLSlice0_V_8_q0),
    .din9(glPLSlice0_V_9_q0),
    .din10(glPLSlice0_V_10_q0),
    .din11(glPLSlice0_V_11_q0),
    .din12(glPLSlice0_V_12_q0),
    .din13(glPLSlice0_V_13_q0),
    .din14(glPLSlice0_V_14_q0),
    .din15(glPLSlice0_V_15_q0),
    .din16(grp_fu_1417_p2),
    .dout(tmpData_V_fu_2110_p18)
);

parseEvents_mux_1Xh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 180 ),
    .din9_WIDTH( 180 ),
    .din10_WIDTH( 180 ),
    .din11_WIDTH( 180 ),
    .din12_WIDTH( 180 ),
    .din13_WIDTH( 180 ),
    .din14_WIDTH( 180 ),
    .din15_WIDTH( 180 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_1Xh4_U4(
    .din0(glPLSlice0_V_1_q1),
    .din1(glPLSlice0_V_2_q1),
    .din2(glPLSlice0_V_3_q1),
    .din3(glPLSlice0_V_4_q1),
    .din4(glPLSlice0_V_5_q1),
    .din5(glPLSlice0_V_6_q1),
    .din6(glPLSlice0_V_7_q1),
    .din7(glPLSlice0_V_8_q1),
    .din8(glPLSlice0_V_9_q1),
    .din9(glPLSlice0_V_10_q1),
    .din10(glPLSlice0_V_11_q1),
    .din11(glPLSlice0_V_12_q1),
    .din12(glPLSlice0_V_13_q1),
    .din13(glPLSlice0_V_14_q1),
    .din14(glPLSlice0_V_15_q1),
    .din15(glPLSlice0_V_0_q1),
    .din16(arrayNo3_reg_2629_pp0_iter1_reg),
    .dout(tmp_29_fu_2366_p18)
);

parseEvents_mux_1Xh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 180 ),
    .din9_WIDTH( 180 ),
    .din10_WIDTH( 180 ),
    .din11_WIDTH( 180 ),
    .din12_WIDTH( 180 ),
    .din13_WIDTH( 180 ),
    .din14_WIDTH( 180 ),
    .din15_WIDTH( 180 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_1Xh4_U5(
    .din0(glPLSlice1_V_1_q1),
    .din1(glPLSlice1_V_2_q1),
    .din2(glPLSlice1_V_3_q1),
    .din3(glPLSlice1_V_4_q1),
    .din4(glPLSlice1_V_5_q1),
    .din5(glPLSlice1_V_6_q1),
    .din6(glPLSlice1_V_7_q1),
    .din7(glPLSlice1_V_8_q1),
    .din8(glPLSlice1_V_9_q1),
    .din9(glPLSlice1_V_10_q1),
    .din10(glPLSlice1_V_11_q1),
    .din11(glPLSlice1_V_12_q1),
    .din12(glPLSlice1_V_13_q1),
    .din13(glPLSlice1_V_14_q1),
    .din14(glPLSlice1_V_15_q1),
    .din15(glPLSlice1_V_0_q1),
    .din16(arrayNo3_reg_2629_pp0_iter1_reg),
    .dout(tmp_31_fu_2407_p18)
);

parseEvents_mux_1Xh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 180 ),
    .din1_WIDTH( 180 ),
    .din2_WIDTH( 180 ),
    .din3_WIDTH( 180 ),
    .din4_WIDTH( 180 ),
    .din5_WIDTH( 180 ),
    .din6_WIDTH( 180 ),
    .din7_WIDTH( 180 ),
    .din8_WIDTH( 180 ),
    .din9_WIDTH( 180 ),
    .din10_WIDTH( 180 ),
    .din11_WIDTH( 180 ),
    .din12_WIDTH( 180 ),
    .din13_WIDTH( 180 ),
    .din14_WIDTH( 180 ),
    .din15_WIDTH( 180 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 180 ))
parseEvents_mux_1Xh4_U6(
    .din0(glPLSlice2_V_1_q1),
    .din1(glPLSlice2_V_2_q1),
    .din2(glPLSlice2_V_3_q1),
    .din3(glPLSlice2_V_4_q1),
    .din4(glPLSlice2_V_5_q1),
    .din5(glPLSlice2_V_6_q1),
    .din6(glPLSlice2_V_7_q1),
    .din7(glPLSlice2_V_8_q1),
    .din8(glPLSlice2_V_9_q1),
    .din9(glPLSlice2_V_10_q1),
    .din10(glPLSlice2_V_11_q1),
    .din11(glPLSlice2_V_12_q1),
    .din12(glPLSlice2_V_13_q1),
    .din13(glPLSlice2_V_14_q1),
    .din14(glPLSlice2_V_15_q1),
    .din15(glPLSlice2_V_0_q1),
    .din16(arrayNo3_reg_2629_pp0_iter1_reg),
    .dout(tmp_33_fu_2448_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((tmp_fu_1439_p2 == 1'd1)) begin
            glPLActiveSliceIdx_V <= 2'd1;
        end else if (((tmp_fu_1439_p2 == 1'd0) & (tmp_1_fu_1445_p2 == 1'd1))) begin
            glPLActiveSliceIdx_V <= 2'd2;
        end else if ((1'b1 == ap_condition_972)) begin
            glPLActiveSliceIdx_V <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_reg_2590 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_019_rec_reg_1397 <= i_reg_2594;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_019_rec_reg_1397 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_3_reg_2590 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        arrayNo3_reg_2629 <= {{data_dout[20:17]}};
        newIndex6_reg_2636 <= {{tmp_28_fu_1576_p2[9:4]}};
        tmp_11_reg_2619 <= {{data_dout[10:4]}};
        tmp_13_reg_2610 <= data_dout[32'd1];
        tmp_14_reg_2624 <= {{data_dout[5:2]}};
        tmp_8_reg_2614 <= {{data_dout[24:17]}};
        y_reg_2604 <= {{data_dout[10:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        arrayNo3_reg_2629_pp0_iter1_reg <= arrayNo3_reg_2629;
        newIndex6_reg_2636_pp0_iter1_reg <= newIndex6_reg_2636;
        y_reg_2604_pp0_iter1_reg <= y_reg_2604;
        y_reg_2604_pp0_iter2_reg <= y_reg_2604_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_reg_2590_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glCnt <= tmp_36_fu_2541_p2;
        i_op_assign_fu_254 <= localCnt_fu_2531_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_0_addr_reg_2815 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_10_addr_reg_2865 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_11_addr_reg_2870 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_12_addr_reg_2875 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_13_addr_reg_2880 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_14_addr_reg_2885 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_15_addr_reg_2890 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_1_addr_reg_2820 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_2_addr_reg_2825 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_3_addr_reg_2830 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_4_addr_reg_2835 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_5_addr_reg_2840 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_6_addr_reg_2845 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_7_addr_reg_2850 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_8_addr_reg_2855 <= newIndex2_fu_1680_p1;
        glPLSlice0_V_9_addr_reg_2860 <= newIndex2_fu_1680_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_0_addr_reg_2735 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_10_addr_reg_2785 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_11_addr_reg_2790 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_12_addr_reg_2795 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_13_addr_reg_2800 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_14_addr_reg_2805 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_15_addr_reg_2810 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_1_addr_reg_2740 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_2_addr_reg_2745 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_3_addr_reg_2750 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_4_addr_reg_2755 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_5_addr_reg_2760 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_6_addr_reg_2765 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_7_addr_reg_2770 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_8_addr_reg_2775 <= newIndex4_fu_1660_p1;
        glPLSlice1_V_9_addr_reg_2780 <= newIndex4_fu_1660_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_0_addr_reg_2655 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_10_addr_reg_2705 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_11_addr_reg_2710 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_12_addr_reg_2715 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_13_addr_reg_2720 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_14_addr_reg_2725 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_15_addr_reg_2730 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_1_addr_reg_2660 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_2_addr_reg_2665 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_3_addr_reg_2670 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_4_addr_reg_2675 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_5_addr_reg_2680 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_6_addr_reg_2685 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_7_addr_reg_2690 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_8_addr_reg_2695 <= newIndex5_fu_1640_p1;
        glPLSlice2_V_9_addr_reg_2700 <= newIndex5_fu_1640_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        i_reg_2594 <= i_fu_1502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_3_reg_2590_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp2_reg_3140 <= tmp2_fu_2489_p2;
        tmp_58_reg_3135 <= tmp_58_fu_2403_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_12_reg_2641[8 : 2] <= tmp_12_fu_1612_p3[8 : 2];
        tmp_15_reg_2650[3 : 2] <= tmp_15_fu_1629_p1[3 : 2];
        tmp_27_reg_2599_pp0_iter1_reg <= tmp_27_reg_2599;
        tmp_27_reg_2599_pp0_iter2_reg <= tmp_27_reg_2599_pp0_iter1_reg;
        tmp_3_reg_2590 <= tmp_3_fu_1497_p2;
        tmp_3_reg_2590_pp0_iter1_reg <= tmp_3_reg_2590;
        tmp_3_reg_2590_pp0_iter2_reg <= tmp_3_reg_2590_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_fu_1497_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_27_reg_2599 <= tmp_27_fu_1508_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_7_reg_2582 <= tmp_7_fu_1481_p2;
        tmp_9_reg_2586 <= tmp_9_fu_1487_p2;
        tmp_s_reg_2578 <= tmp_s_fu_1475_p2;
    end
end

always @ (*) begin
    if ((tmp_3_fu_1497_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        if ((1'b1 == ap_condition_978)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_1384_p8 = glPLActiveSliceIdx_V;
        end else if ((1'b1 == ap_condition_972)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_1384_p8 = 2'd0;
        end else if (((tmp_fu_1439_p2 == 1'd0) & (tmp_1_fu_1445_p2 == 1'd1))) begin
            ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_1384_p8 = 2'd2;
        end else if ((tmp_fu_1439_p2 == 1'd1)) begin
            ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_1384_p8 = 2'd1;
        end else begin
            ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_1384_p8 = 'bx;
        end
    end else begin
        ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_1384_p8 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_3_reg_2590 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_019_rec_phi_fu_1401_p4 = i_reg_2594;
    end else begin
        ap_phi_mux_p_019_rec_phi_fu_1401_p4 = p_019_rec_reg_1397;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_3_reg_2590 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_blk_n = data_empty_n;
    end else begin
        data_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_3_reg_2590 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_read = 1'b1;
    end else begin
        data_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_3_reg_2590_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eventSlice_blk_n = eventSlice_full_n;
    end else begin
        eventSlice_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_reg_2590_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        eventSlice_write = 1'b1;
    end else begin
        eventSlice_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_0_address0 = glPLSlice0_V_0_addr_reg_2815;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_0_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_0_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_0_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_0_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd0))) begin
        glPLSlice0_V_0_we0 = 1'b1;
    end else begin
        glPLSlice0_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_10_address0 = glPLSlice0_V_10_addr_reg_2865;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_10_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_10_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_10_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_10_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd10))) begin
        glPLSlice0_V_10_we0 = 1'b1;
    end else begin
        glPLSlice0_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_11_address0 = glPLSlice0_V_11_addr_reg_2870;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_11_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_11_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_11_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_11_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd11))) begin
        glPLSlice0_V_11_we0 = 1'b1;
    end else begin
        glPLSlice0_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_12_address0 = glPLSlice0_V_12_addr_reg_2875;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_12_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_12_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_12_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_12_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd12))) begin
        glPLSlice0_V_12_we0 = 1'b1;
    end else begin
        glPLSlice0_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_13_address0 = glPLSlice0_V_13_addr_reg_2880;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_13_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_13_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_13_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_13_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd13))) begin
        glPLSlice0_V_13_we0 = 1'b1;
    end else begin
        glPLSlice0_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_14_address0 = glPLSlice0_V_14_addr_reg_2885;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_14_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_14_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_14_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_14_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd14))) begin
        glPLSlice0_V_14_we0 = 1'b1;
    end else begin
        glPLSlice0_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_15_address0 = glPLSlice0_V_15_addr_reg_2890;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_15_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_15_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_15_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_15_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd15))) begin
        glPLSlice0_V_15_we0 = 1'b1;
    end else begin
        glPLSlice0_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_1_address0 = glPLSlice0_V_1_addr_reg_2820;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_1_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_1_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_1_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_1_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd1))) begin
        glPLSlice0_V_1_we0 = 1'b1;
    end else begin
        glPLSlice0_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_2_address0 = glPLSlice0_V_2_addr_reg_2825;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_2_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_2_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_2_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_2_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd2))) begin
        glPLSlice0_V_2_we0 = 1'b1;
    end else begin
        glPLSlice0_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_3_address0 = glPLSlice0_V_3_addr_reg_2830;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_3_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_3_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_3_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_3_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd3))) begin
        glPLSlice0_V_3_we0 = 1'b1;
    end else begin
        glPLSlice0_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_4_address0 = glPLSlice0_V_4_addr_reg_2835;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_4_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_4_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_4_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_4_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd4))) begin
        glPLSlice0_V_4_we0 = 1'b1;
    end else begin
        glPLSlice0_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_5_address0 = glPLSlice0_V_5_addr_reg_2840;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_5_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_5_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_5_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_5_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd5))) begin
        glPLSlice0_V_5_we0 = 1'b1;
    end else begin
        glPLSlice0_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_6_address0 = glPLSlice0_V_6_addr_reg_2845;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_6_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_6_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_6_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_6_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd6))) begin
        glPLSlice0_V_6_we0 = 1'b1;
    end else begin
        glPLSlice0_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_7_address0 = glPLSlice0_V_7_addr_reg_2850;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_7_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_7_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_7_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_7_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd7))) begin
        glPLSlice0_V_7_we0 = 1'b1;
    end else begin
        glPLSlice0_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_8_address0 = glPLSlice0_V_8_addr_reg_2855;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_8_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_8_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_8_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_8_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd8))) begin
        glPLSlice0_V_8_we0 = 1'b1;
    end else begin
        glPLSlice0_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice0_V_9_address0 = glPLSlice0_V_9_addr_reg_2860;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice0_V_9_address0 = newIndex2_fu_1680_p1;
        end else begin
            glPLSlice0_V_9_address0 = 'bx;
        end
    end else begin
        glPLSlice0_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice0_V_9_ce0 = 1'b1;
    end else begin
        glPLSlice0_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice0_V_9_ce1 = 1'b1;
    end else begin
        glPLSlice0_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_13_reg_2610 == 1'd1) & (tmp_s_reg_2578 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd9))) begin
        glPLSlice0_V_9_we0 = 1'b1;
    end else begin
        glPLSlice0_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_0_address0 = glPLSlice1_V_0_addr_reg_2735;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_0_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_0_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_0_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_0_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd0))) begin
        glPLSlice1_V_0_we0 = 1'b1;
    end else begin
        glPLSlice1_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_10_address0 = glPLSlice1_V_10_addr_reg_2785;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_10_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_10_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_10_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_10_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd10))) begin
        glPLSlice1_V_10_we0 = 1'b1;
    end else begin
        glPLSlice1_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_11_address0 = glPLSlice1_V_11_addr_reg_2790;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_11_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_11_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_11_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_11_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd11))) begin
        glPLSlice1_V_11_we0 = 1'b1;
    end else begin
        glPLSlice1_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_12_address0 = glPLSlice1_V_12_addr_reg_2795;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_12_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_12_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_12_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_12_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd12))) begin
        glPLSlice1_V_12_we0 = 1'b1;
    end else begin
        glPLSlice1_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_13_address0 = glPLSlice1_V_13_addr_reg_2800;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_13_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_13_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_13_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_13_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd13))) begin
        glPLSlice1_V_13_we0 = 1'b1;
    end else begin
        glPLSlice1_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_14_address0 = glPLSlice1_V_14_addr_reg_2805;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_14_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_14_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_14_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_14_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd14))) begin
        glPLSlice1_V_14_we0 = 1'b1;
    end else begin
        glPLSlice1_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_15_address0 = glPLSlice1_V_15_addr_reg_2810;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_15_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_15_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_15_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_15_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd15))) begin
        glPLSlice1_V_15_we0 = 1'b1;
    end else begin
        glPLSlice1_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_1_address0 = glPLSlice1_V_1_addr_reg_2740;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_1_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_1_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_1_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_1_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd1))) begin
        glPLSlice1_V_1_we0 = 1'b1;
    end else begin
        glPLSlice1_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_2_address0 = glPLSlice1_V_2_addr_reg_2745;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_2_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_2_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_2_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_2_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd2))) begin
        glPLSlice1_V_2_we0 = 1'b1;
    end else begin
        glPLSlice1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_3_address0 = glPLSlice1_V_3_addr_reg_2750;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_3_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_3_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_3_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_3_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd3))) begin
        glPLSlice1_V_3_we0 = 1'b1;
    end else begin
        glPLSlice1_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_4_address0 = glPLSlice1_V_4_addr_reg_2755;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_4_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_4_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_4_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_4_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd4))) begin
        glPLSlice1_V_4_we0 = 1'b1;
    end else begin
        glPLSlice1_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_5_address0 = glPLSlice1_V_5_addr_reg_2760;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_5_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_5_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_5_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_5_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd5))) begin
        glPLSlice1_V_5_we0 = 1'b1;
    end else begin
        glPLSlice1_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_6_address0 = glPLSlice1_V_6_addr_reg_2765;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_6_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_6_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_6_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_6_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd6))) begin
        glPLSlice1_V_6_we0 = 1'b1;
    end else begin
        glPLSlice1_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_7_address0 = glPLSlice1_V_7_addr_reg_2770;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_7_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_7_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_7_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_7_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd7))) begin
        glPLSlice1_V_7_we0 = 1'b1;
    end else begin
        glPLSlice1_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_8_address0 = glPLSlice1_V_8_addr_reg_2775;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_8_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_8_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_8_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_8_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd8))) begin
        glPLSlice1_V_8_we0 = 1'b1;
    end else begin
        glPLSlice1_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice1_V_9_address0 = glPLSlice1_V_9_addr_reg_2780;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice1_V_9_address0 = newIndex4_fu_1660_p1;
        end else begin
            glPLSlice1_V_9_address0 = 'bx;
        end
    end else begin
        glPLSlice1_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice1_V_9_ce0 = 1'b1;
    end else begin
        glPLSlice1_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice1_V_9_ce1 = 1'b1;
    end else begin
        glPLSlice1_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_7_reg_2582 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd9))) begin
        glPLSlice1_V_9_we0 = 1'b1;
    end else begin
        glPLSlice1_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_0_address0 = glPLSlice2_V_0_addr_reg_2655;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_0_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_0_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_0_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_0_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd0))) begin
        glPLSlice2_V_0_we0 = 1'b1;
    end else begin
        glPLSlice2_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_10_address0 = glPLSlice2_V_10_addr_reg_2705;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_10_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_10_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_10_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_10_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd10))) begin
        glPLSlice2_V_10_we0 = 1'b1;
    end else begin
        glPLSlice2_V_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_11_address0 = glPLSlice2_V_11_addr_reg_2710;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_11_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_11_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_11_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_11_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd11))) begin
        glPLSlice2_V_11_we0 = 1'b1;
    end else begin
        glPLSlice2_V_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_12_address0 = glPLSlice2_V_12_addr_reg_2715;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_12_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_12_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_12_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_12_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd12))) begin
        glPLSlice2_V_12_we0 = 1'b1;
    end else begin
        glPLSlice2_V_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_13_address0 = glPLSlice2_V_13_addr_reg_2720;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_13_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_13_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_13_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_13_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd13))) begin
        glPLSlice2_V_13_we0 = 1'b1;
    end else begin
        glPLSlice2_V_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_14_address0 = glPLSlice2_V_14_addr_reg_2725;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_14_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_14_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_14_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_14_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd14))) begin
        glPLSlice2_V_14_we0 = 1'b1;
    end else begin
        glPLSlice2_V_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_15_address0 = glPLSlice2_V_15_addr_reg_2730;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_15_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_15_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_15_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_15_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd15))) begin
        glPLSlice2_V_15_we0 = 1'b1;
    end else begin
        glPLSlice2_V_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_1_address0 = glPLSlice2_V_1_addr_reg_2660;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_1_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_1_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_1_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_1_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd1))) begin
        glPLSlice2_V_1_we0 = 1'b1;
    end else begin
        glPLSlice2_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_2_address0 = glPLSlice2_V_2_addr_reg_2665;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_2_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_2_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_2_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_2_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd2))) begin
        glPLSlice2_V_2_we0 = 1'b1;
    end else begin
        glPLSlice2_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_3_address0 = glPLSlice2_V_3_addr_reg_2670;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_3_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_3_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_3_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_3_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd3))) begin
        glPLSlice2_V_3_we0 = 1'b1;
    end else begin
        glPLSlice2_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_4_address0 = glPLSlice2_V_4_addr_reg_2675;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_4_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_4_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_4_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_4_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd4))) begin
        glPLSlice2_V_4_we0 = 1'b1;
    end else begin
        glPLSlice2_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_5_address0 = glPLSlice2_V_5_addr_reg_2680;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_5_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_5_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_5_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_5_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd5))) begin
        glPLSlice2_V_5_we0 = 1'b1;
    end else begin
        glPLSlice2_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_6_address0 = glPLSlice2_V_6_addr_reg_2685;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_6_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_6_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_6_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_6_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd6))) begin
        glPLSlice2_V_6_we0 = 1'b1;
    end else begin
        glPLSlice2_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_7_address0 = glPLSlice2_V_7_addr_reg_2690;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_7_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_7_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_7_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_7_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd7))) begin
        glPLSlice2_V_7_we0 = 1'b1;
    end else begin
        glPLSlice2_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_8_address0 = glPLSlice2_V_8_addr_reg_2695;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_8_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_8_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_8_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_8_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd8))) begin
        glPLSlice2_V_8_we0 = 1'b1;
    end else begin
        glPLSlice2_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            glPLSlice2_V_9_address0 = glPLSlice2_V_9_addr_reg_2700;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            glPLSlice2_V_9_address0 = newIndex5_fu_1640_p1;
        end else begin
            glPLSlice2_V_9_address0 = 'bx;
        end
    end else begin
        glPLSlice2_V_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        glPLSlice2_V_9_ce0 = 1'b1;
    end else begin
        glPLSlice2_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        glPLSlice2_V_9_ce1 = 1'b1;
    end else begin
        glPLSlice2_V_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_7_reg_2582 == 1'd0) & (tmp_s_reg_2578 == 1'd0) & (tmp_13_reg_2610 == 1'd1) & (tmp_9_reg_2586 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (grp_fu_1417_p2 == 4'd9))) begin
        glPLSlice2_V_9_we0 = 1'b1;
    end else begin
        glPLSlice2_V_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_3_fu_1497_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_3_fu_1497_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((tmp_3_reg_2590_pp0_iter2_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((tmp_3_reg_2590_pp0_iter2_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((tmp_3_reg_2590_pp0_iter2_reg == 1'd1) & (eventSlice_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((tmp_3_reg_2590 == 1'd1) & (data_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((tmp_3_reg_2590 == 1'd1) & (data_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage1_iter0 = ((tmp_3_reg_2590 == 1'd1) & (data_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp0_stage0_iter3 = ((tmp_3_reg_2590_pp0_iter2_reg == 1'd1) & (eventSlice_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_972 = ((tmp_1_fu_1445_p2 == 1'd0) & (tmp_fu_1439_p2 == 1'd0) & (tmp_2_fu_1451_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_978 = ((tmp_2_fu_1451_p2 == 1'd0) & (tmp_1_fu_1445_p2 == 1'd0) & (tmp_fu_1439_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign eventSlice_din = (tmp2_reg_3140 + tmp1_fu_2520_p2);

assign glPLSlice0_V_0_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_10_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_11_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_12_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_13_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_14_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_15_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_1_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_2_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_3_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_4_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_5_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_6_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_7_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_8_address1 = newIndex7_fu_2315_p1;

assign glPLSlice0_V_9_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_0_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_10_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_11_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_12_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_13_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_14_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_15_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_1_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_2_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_3_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_4_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_5_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_6_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_7_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_8_address1 = newIndex7_fu_2315_p1;

assign glPLSlice1_V_9_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_0_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_10_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_11_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_12_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_13_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_14_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_15_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_1_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_2_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_3_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_4_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_5_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_6_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_7_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_8_address1 = newIndex7_fu_2315_p1;

assign glPLSlice2_V_9_address1 = newIndex7_fu_2315_p1;

assign grp_fu_1408_p4 = {{xNewIdx_V_fu_1633_p2[9:4]}};

assign grp_fu_1417_p2 = (tmp_14_reg_2624 + tmp_15_reg_2650);

assign grp_fu_1421_p2 = (tmp_12_reg_2641 | 9'd2);

assign grp_fu_1426_p2 = (tmp_12_reg_2641 | 9'd3);

assign i_cast_fu_1493_p1 = ap_phi_mux_p_019_rec_phi_fu_1401_p4;

assign i_fu_1502_p2 = (ap_phi_mux_p_019_rec_phi_fu_1401_p4 + 31'd1);

assign i_op_assign_1_fu_2502_p3 = {{y_reg_2604_pp0_iter2_reg}, {8'd0}};

assign i_op_assign_7_pn_cas_fu_2516_p1 = i_op_assign_7_pn_fu_2509_p3;

assign i_op_assign_7_pn_fu_2509_p3 = ((tmp_27_reg_2599_pp0_iter2_reg[0:0] === 1'b1) ? tmp_40_cast_fu_2498_p1 : i_op_assign_1_fu_2502_p3);

assign index_assign_1_1_cas_fu_2173_p1 = $signed(grp_fu_1421_p2);

assign index_assign_1_2_cas_fu_2185_p1 = $signed(grp_fu_1426_p2);

assign index_assign_1_s_fu_2159_p2 = (tmp_18_cast_fu_2148_p1 | 32'd1);

assign index_assign_5_1_cas_fu_1968_p1 = $signed(grp_fu_1421_p2);

assign index_assign_5_2_cas_fu_1980_p1 = $signed(grp_fu_1426_p2);

assign index_assign_5_s_fu_1954_p2 = (tmp_22_cast_fu_1943_p1 | 32'd1);

assign index_assign_9_1_cas_fu_1763_p1 = $signed(grp_fu_1421_p2);

assign index_assign_9_2_cas_fu_1775_p1 = $signed(grp_fu_1426_p2);

assign index_assign_9_s_fu_1749_p2 = (tmp_27_cast_fu_1738_p1 | 32'd1);

assign localCnt_fu_2531_p2 = (16'd1 + i_op_assign_fu_254);

assign newIndex2_fu_1680_p1 = grp_fu_1408_p4;

assign newIndex4_fu_1660_p1 = grp_fu_1408_p4;

assign newIndex5_fu_1640_p1 = grp_fu_1408_p4;

assign newIndex7_fu_2315_p1 = newIndex6_reg_2636_pp0_iter1_reg;

assign p_0505_0_i_fu_1623_p2 = ($signed(tmp_10_fu_1602_p3) - $signed(tmp_14_cast_fu_1619_p1));

assign p_Repl2_2_1_fu_2241_p1 = tmp_22_fu_2233_p3;

assign p_Repl2_2_2_fu_2263_p1 = tmp_24_fu_2255_p3;

assign p_Repl2_2_3_fu_2285_p1 = tmp_26_fu_2277_p3;

assign p_Repl2_2_fu_2219_p1 = tmp_20_fu_2215_p1;

assign p_Repl2_4_1_fu_2036_p1 = tmp_40_fu_2028_p3;

assign p_Repl2_4_2_fu_2058_p1 = tmp_42_fu_2050_p3;

assign p_Repl2_4_3_fu_2080_p1 = tmp_44_fu_2072_p3;

assign p_Repl2_4_fu_2014_p1 = tmp_38_fu_2010_p1;

assign p_Repl2_5_1_fu_1831_p1 = tmp_52_fu_1823_p3;

assign p_Repl2_5_2_fu_1853_p1 = tmp_54_fu_1845_p3;

assign p_Repl2_5_3_fu_1875_p1 = tmp_56_fu_1867_p3;

assign p_Repl2_5_fu_1809_p1 = tmp_50_fu_1805_p1;

assign p_Result_12_3_fu_2197_p5 = {{{{tmp_19_fu_2189_p3}, {tmp_18_fu_2177_p3}}, {tmp_17_fu_2165_p3}}, {tmp_16_fu_2151_p3}};

assign p_Result_14_3_fu_1992_p5 = {{{{tmp_37_fu_1984_p3}, {tmp_35_fu_1972_p3}}, {tmp_34_fu_1960_p3}}, {tmp_32_fu_1946_p3}};

assign p_Result_16_3_fu_1787_p5 = {{{{tmp_49_fu_1779_p3}, {tmp_48_fu_1767_p3}}, {tmp_47_fu_1755_p3}}, {tmp_46_fu_1741_p3}};

assign tmp1_fu_2520_p2 = (tmp_58_reg_3135 + i_op_assign_7_pn_cas_fu_2516_p1);

assign tmp2_fu_2489_p2 = (tmp_59_fu_2444_p1 + tmp_60_fu_2485_p1);

assign tmpTmpData_V_1_fu_2004_p2 = (4'd1 + p_Result_14_3_fu_1992_p5);

assign tmpTmpData_V_2_fu_1799_p2 = (4'd1 + p_Result_16_3_fu_1787_p5);

assign tmpTmpData_V_fu_2209_p2 = (4'd1 + p_Result_12_3_fu_2197_p5);

assign tmp_10_fu_1602_p3 = {{tmp_8_reg_2614}, {2'd0}};

assign tmp_12_cast_fu_1609_p1 = y_reg_2604;

assign tmp_12_fu_1612_p3 = {{tmp_11_reg_2619}, {2'd0}};

assign tmp_14_cast_fu_1619_p1 = tmp_12_fu_1612_p3;

assign tmp_15_fu_1629_p1 = p_0505_0_i_fu_1623_p2[3:0];

assign tmp_16_fu_2151_p3 = tmpData_V_fu_2110_p18[tmp_18_cast_fu_2148_p1];

assign tmp_17_fu_2165_p3 = tmpData_V_fu_2110_p18[index_assign_1_s_fu_2159_p2];

assign tmp_18_cast_fu_2148_p1 = tmp_12_reg_2641;

assign tmp_18_fu_2177_p3 = tmpData_V_fu_2110_p18[index_assign_1_1_cas_fu_2173_p1];

assign tmp_19_fu_2189_p3 = tmpData_V_fu_2110_p18[index_assign_1_2_cas_fu_2185_p1];

assign tmp_1_fu_1445_p2 = ((glPLActiveSliceIdx_V == 2'd1) ? 1'b1 : 1'b0);

assign tmp_20_fu_2215_p1 = tmpTmpData_V_fu_2209_p2[0:0];

always @ (*) begin
    tmp_21_fu_2223_p4 = tmpData_V_fu_2110_p18;
    tmp_21_fu_2223_p4[tmp_18_cast_fu_2148_p1] = |(p_Repl2_2_fu_2219_p1);
end

assign tmp_22_cast_fu_1943_p1 = tmp_12_reg_2641;

assign tmp_22_fu_2233_p3 = tmpTmpData_V_fu_2209_p2[32'd1];

always @ (*) begin
    tmp_23_fu_2245_p4 = tmp_21_fu_2223_p4;
    tmp_23_fu_2245_p4[index_assign_1_s_fu_2159_p2] = |(p_Repl2_2_1_fu_2241_p1);
end

assign tmp_24_fu_2255_p3 = tmpTmpData_V_fu_2209_p2[32'd2];

always @ (*) begin
    tmp_25_fu_2267_p4 = tmp_23_fu_2245_p4;
    tmp_25_fu_2267_p4[index_assign_1_1_cas_fu_2173_p1] = |(p_Repl2_2_2_fu_2263_p1);
end

assign tmp_26_fu_2277_p3 = tmpTmpData_V_fu_2209_p2[32'd3];

assign tmp_27_cast_fu_1738_p1 = tmp_12_reg_2641;

assign tmp_27_fu_1508_p2 = ((ap_phi_mux_p_019_rec_phi_fu_1401_p4 == 31'd0) ? 1'b1 : 1'b0);

assign tmp_28_fu_1576_p2 = (10'd1 + tmp_34_cast_fu_1572_p1);

assign tmp_2_fu_1451_p2 = ((glPLActiveSliceIdx_V == 2'd2) ? 1'b1 : 1'b0);

always @ (*) begin
    tmp_30_fu_2289_p4 = tmp_25_fu_2267_p4;
    tmp_30_fu_2289_p4[index_assign_1_2_cas_fu_2185_p1] = |(p_Repl2_2_3_fu_2285_p1);
end

assign tmp_32_fu_1946_p3 = tmpData_V_1_fu_1905_p18[tmp_22_cast_fu_1943_p1];

assign tmp_34_cast_fu_1572_p1 = x_fu_1514_p4;

assign tmp_34_fu_1960_p3 = tmpData_V_1_fu_1905_p18[index_assign_5_s_fu_1954_p2];

assign tmp_35_fu_1972_p3 = tmpData_V_1_fu_1905_p18[index_assign_5_1_cas_fu_1968_p1];

assign tmp_36_fu_2541_p2 = (16'd1 + glCnt);

assign tmp_37_fu_1984_p3 = tmpData_V_1_fu_1905_p18[index_assign_5_2_cas_fu_1980_p1];

assign tmp_38_fu_2010_p1 = tmpTmpData_V_1_fu_2004_p2[0:0];

always @ (*) begin
    tmp_39_fu_2018_p4 = tmpData_V_1_fu_1905_p18;
    tmp_39_fu_2018_p4[tmp_22_cast_fu_1943_p1] = |(p_Repl2_4_fu_2014_p1);
end

assign tmp_3_fu_1497_p2 = (($signed(i_cast_fu_1493_p1) < $signed(eventsArraySize)) ? 1'b1 : 1'b0);

assign tmp_40_cast_fu_2498_p1 = i_op_assign_fu_254;

assign tmp_40_fu_2028_p3 = tmpTmpData_V_1_fu_2004_p2[32'd1];

always @ (*) begin
    tmp_41_fu_2040_p4 = tmp_39_fu_2018_p4;
    tmp_41_fu_2040_p4[index_assign_5_s_fu_1954_p2] = |(p_Repl2_4_1_fu_2036_p1);
end

assign tmp_42_fu_2050_p3 = tmpTmpData_V_1_fu_2004_p2[32'd2];

always @ (*) begin
    tmp_43_fu_2062_p4 = tmp_41_fu_2040_p4;
    tmp_43_fu_2062_p4[index_assign_5_1_cas_fu_1968_p1] = |(p_Repl2_4_2_fu_2058_p1);
end

assign tmp_44_fu_2072_p3 = tmpTmpData_V_1_fu_2004_p2[32'd3];

always @ (*) begin
    tmp_45_fu_2084_p4 = tmp_43_fu_2062_p4;
    tmp_45_fu_2084_p4[index_assign_5_2_cas_fu_1980_p1] = |(p_Repl2_4_3_fu_2080_p1);
end

assign tmp_46_fu_1741_p3 = tmpData_V_2_fu_1700_p18[tmp_27_cast_fu_1738_p1];

assign tmp_47_fu_1755_p3 = tmpData_V_2_fu_1700_p18[index_assign_9_s_fu_1749_p2];

assign tmp_48_fu_1767_p3 = tmpData_V_2_fu_1700_p18[index_assign_9_1_cas_fu_1763_p1];

assign tmp_49_fu_1779_p3 = tmpData_V_2_fu_1700_p18[index_assign_9_2_cas_fu_1775_p1];

assign tmp_50_fu_1805_p1 = tmpTmpData_V_2_fu_1799_p2[0:0];

always @ (*) begin
    tmp_51_fu_1813_p4 = tmpData_V_2_fu_1700_p18;
    tmp_51_fu_1813_p4[tmp_27_cast_fu_1738_p1] = |(p_Repl2_5_fu_1809_p1);
end

assign tmp_52_fu_1823_p3 = tmpTmpData_V_2_fu_1799_p2[32'd1];

always @ (*) begin
    tmp_53_fu_1835_p4 = tmp_51_fu_1813_p4;
    tmp_53_fu_1835_p4[index_assign_9_s_fu_1749_p2] = |(p_Repl2_5_1_fu_1831_p1);
end

assign tmp_54_fu_1845_p3 = tmpTmpData_V_2_fu_1799_p2[32'd2];

always @ (*) begin
    tmp_55_fu_1857_p4 = tmp_53_fu_1835_p4;
    tmp_55_fu_1857_p4[index_assign_9_1_cas_fu_1763_p1] = |(p_Repl2_5_2_fu_1853_p1);
end

assign tmp_56_fu_1867_p3 = tmpTmpData_V_2_fu_1799_p2[32'd3];

always @ (*) begin
    tmp_57_fu_1879_p4 = tmp_55_fu_1857_p4;
    tmp_57_fu_1879_p4[index_assign_9_2_cas_fu_1775_p1] = |(p_Repl2_5_3_fu_1875_p1);
end

assign tmp_58_fu_2403_p1 = tmp_29_fu_2366_p18[31:0];

assign tmp_59_fu_2444_p1 = tmp_31_fu_2407_p18[31:0];

assign tmp_60_fu_2485_p1 = tmp_33_fu_2448_p18[31:0];

assign tmp_7_fu_1481_p2 = ((ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_1384_p8 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_9_fu_1487_p2 = ((ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_1384_p8 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_fu_1439_p2 = ((glPLActiveSliceIdx_V == 2'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_1475_p2 = ((ap_phi_mux_glPLActiveSliceIdx_V_2_phi_fu_1384_p8 == 2'd0) ? 1'b1 : 1'b0);

assign xNewIdx_V_fu_1633_p2 = (tmp_12_cast_fu_1609_p1 + p_0505_0_i_fu_1623_p2);

assign x_fu_1514_p4 = {{data_dout[25:17]}};

always @ (posedge ap_clk) begin
    tmp_12_reg_2641[1:0] <= 2'b00;
    tmp_15_reg_2650[1:0] <= 2'b00;
end

endmodule //parseEvents
