// Seed: 313704043
module module_0 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    id_10,
    output uwire id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri id_6,
    input tri id_7,
    output uwire id_8
);
  assign id_3 = id_1;
  wire id_11;
  assign module_1.type_3 = 0;
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    output supply1 id_4,
    output tri id_5
);
  wire id_7;
  assign id_5 = 1;
  supply0 id_8 = id_3;
  wand id_9;
  id_10(
      .id_0(-1), .id_1(id_9), .id_2(-1 ^ id_9)
  );
  always disable id_11;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_8,
      id_4,
      id_8,
      id_8,
      id_3,
      id_1,
      id_5
  );
endmodule
