<div id="pf92" class="pf w0 h0" data-page-no="92"><div class="pc pc92 w0 h0"><img class="bi x13 y1819 w2 he8" alt="" src="bg92.png"/><div class="t m0 x13 h7 y15a ff3 fs4 fc0 sc0 ls0 ws0">CHAPTER<span class="_ _2"> </span>11.<span class="_ _22"> </span>SOFTW<span class="_ _2c"></span>ARE<span class="_ _2"> </span>INTERRUPTS<span class="_ _5"> </span>AND<span class="_ _2"> </span>EXCEPTIONS</div><div class="t m0 x13 h7 y38 ff3 fs4 fc0 sc0 ls0 ws0">from<span class="_ _13"> </span>a<span class="_ _12"> </span>protected address, the<span class="_ _12"> </span>system<span class="_ _13"> </span>generates<span class="_ _13"> </span>an<span class="_ _12"> </span>“Instruction access<span class="_ _12"> </span>fault” exception</div><div class="t m0 x13 h7 yed ff3 fs4 fc0 sc0 ls0 ws0">(<span class="ff5">mstatus</span>.<span class="ff5">EXCCODE</span>=1).</div><div class="t m0 x14 h7 yee ff3 fs4 fc0 sc0 ls0 ws0">Whenev<span class="_ _1"></span>er<span class="_ _2"> </span>an<span class="_ _2"> </span>exception<span class="_ _2"> </span>is<span class="_ _2"> </span>generated,<span class="_ _2"> </span>the<span class="_ _2"> </span>RISC-V<span class="_ _2"> </span>CPU:</div><div class="t m0 x14 h7 yd35 ff4 fs4 fc0 sc0 ls0 ws0">•<span class="_ _f"> </span><span class="ff3">Sav<span class="_ _8"></span>es<span class="_ _2"> </span>the<span class="_ _2"> </span>current<span class="_ _2"> </span>program<span class="_ _2"> </span>coun<span class="_ _8"></span>ter<span class="_ _2"> </span>into<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">mepc<span class="_ _2"> </span></span>CSR.</span></div><div class="t m0 x14 h7 y181a ff4 fs4 fc0 sc0 ls0 ws0">•<span class="_ _f"> </span><span class="ff3">Sets<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">mcause<span class="_ _2"> </span></span>CSR<span class="_ _2"> </span>with<span class="_ _2"> </span>the<span class="_ _2"> </span>co<span class="_ _4"></span>de<span class="_ _2"> </span>that<span class="_ _2"> </span>identiﬁes<span class="_ _5"> </span>the<span class="_ _2"> </span>exception<span class="_ _2"> </span>source.</span></div><div class="t m0 x14 h7 y49f ff4 fs4 fc0 sc0 ls0 ws0">•<span class="_ _f"> </span><span class="ff3">Sav<span class="_ _8"></span>es<span class="_ _2"> </span>the<span class="_ _2"> </span>current<span class="_ _2"> </span>mode<span class="_ _2"> </span>into<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">mstatus</span>.<span class="ff5">MPP<span class="_ _2"> </span></span>CSR<span class="_ _2"> </span>ﬁeld.</span></div><div class="t m0 x14 h7 y181b ff4 fs4 fc0 sc0 ls0 ws0">•<span class="_ _f"> </span><span class="ff3">Changes<span class="_ _2"> </span>the<span class="_ _2"> </span>mo<span class="_ _4"></span>de<span class="_ _2"> </span>to<span class="_ _2"> </span>Machine<span class="_ _5"> </span>mo<span class="_ _4"></span>de.</span></div><div class="t m0 x14 h7 y181c ff4 fs4 fc0 sc0 ls0 ws0">•<span class="_ _f"> </span><span class="ff3">Sets<span class="_ _3"> </span>the<span class="_ _a"> </span>program<span class="_ _3"> </span>counter<span class="_ _d"> </span>to<span class="_ _3"> </span>redirect<span class="_ _a"> </span>the<span class="_ _3"> </span>execution<span class="_ _a"> </span>to<span class="_ _3"> </span>the<span class="_ _a"> </span>exception<span class="_ _a"> </span>handling</span></div><div class="t m0 x1c h7 y181d ff3 fs4 fc0 sc0 ls0 ws0">routine.</div><div class="t m0 x14 h7 y21 ff3 fs4 fc0 sc0 ls0 ws0">Some<span class="_ _a"> </span>exceptions<span class="_ _a"> </span>ma<span class="_ _1"></span>y<span class="_ _a"> </span>also<span class="_ _a"> </span>set<span class="_ _a"> </span>the<span class="_ _a"> </span>Machine<span class="_ _d"> </span>T<span class="_ _7"></span>rap<span class="_ _a"> </span>V<span class="_ _7"></span>alue<span class="_ _a"> </span>(<span class="ff5">mtval</span>)<span class="_ _a"> </span>CSR<span class="_ _a"> </span>with<span class="_ _a"> </span>extra</div><div class="t m0 x13 h7 y22 ff3 fs4 fc0 sc0 ls0 ws0">information<span class="_ _5"> </span>ab<span class="_ _4"></span>out the<span class="_ _2"> </span>exception.<span class="_ _3"> </span>F<span class="_ _7"></span>or<span class="_ _5"> </span>example,<span class="_ _2"> </span>when<span class="_ _5"> </span>a<span class="_ _5"> </span>load<span class="_ _2"> </span>or<span class="_ _5"> </span>store<span class="_ _5"> </span>access<span class="_ _5"> </span>exception</div><div class="t m0 x13 h7 y23 ff3 fs4 fc0 sc0 ls0 ws0">o<span class="_ _4"></span>ccurs,<span class="_ _5"> </span>the<span class="_ _2"> </span><span class="ff5">mtval<span class="_ _2"> </span></span>CSR<span class="_ _2"> </span>is<span class="_ _2"> </span>set<span class="_ _2"> </span>with<span class="_ _2"> </span>the<span class="_ _2"> </span>faulting<span class="_ _2"> </span>virtual<span class="_ _2"> </span>address.</div><div class="t m0 x14 h7 y24 ff3 fs4 fc0 sc0 ls0 ws0">Dep<span class="_ _4"></span>ending<span class="_ _d"> </span>on<span class="_ _3"> </span>the<span class="_ _a"> </span>exception,<span class="_ _c"> </span>it<span class="_ _a"> </span>may<span class="_ _a"> </span>mak<span class="_ _1"></span>e<span class="_ _a"> </span>sense<span class="_ _3"> </span>to<span class="_ _a"> </span>ﬁx<span class="_ _3"> </span>the<span class="_ _a"> </span>problem<span class="_ _3"> </span>that<span class="_ _a"> </span>caused</div><div class="t m0 x13 h7 y25 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>exception<span class="_ _d"> </span>and<span class="_ _d"> </span>return<span class="_ _2"> </span>the<span class="_ _d"> </span>execution<span class="_ _d"> </span>to<span class="_ _2"> </span>the<span class="_ _d"> </span>softw<span class="_ _8"></span>are<span class="_ _d"> </span>that<span class="_ _2"> </span>caused<span class="_ _d"> </span>the<span class="_ _d"> </span>exception<span class="_ _2"> </span>to</div><div class="t m0 x13 h7 y26 ff3 fs4 fc0 sc0 ls0 ws0">con<span class="_ _1"></span>tin<span class="_ _1"></span>ue its execution.<span class="_ _3"> </span>Page faults are examples of exceptions that can b<span class="_ _4"></span>e handled by</div><div class="t m0 x13 h7 y27 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _5"> </span>system,<span class="_ _2"> </span>so<span class="_ _2"> </span>the<span class="_ _5"> </span>softw<span class="_ _8"></span>are<span class="_ _2"> </span>that<span class="_ _2"> </span>caused<span class="_ _5"> </span>the<span class="_ _2"> </span>exception<span class="_ _2"> </span>ma<span class="_ _8"></span>y<span class="_ _2"> </span>contin<span class="_ _8"></span>ue<span class="_ _2"> </span>its<span class="_ _5"> </span>execution.<span class="_ _c"> </span>In</div><div class="t m0 x13 h7 y28 ff3 fs4 fc0 sc0 ls0 ws0">these<span class="_ _12"> </span>cases, handling<span class="_ _12"> </span>the<span class="_ _12"> </span>exception<span class="_ _13"> </span>is<span class="_ _12"> </span>usually<span class="_ _13"> </span>similar<span class="_ _12"> </span>to<span class="_ _13"> </span>handling<span class="_ _12"> </span>an<span class="_ _12"> </span>external in<span class="_ _8"></span>terrupt,</div><div class="t m0 x13 h7 y29 ff8 fs4 fc0 sc0 ls0 ws0">i.e.<span class="_ _1b"> </span><span class="ff3">the exception handling routine must sa<span class="_ _1"></span>v<span class="_ _1"></span>e the context, handle the exception,<span class="_ _5"> </span>and,</span></div><div class="t m0 x13 h7 y2a ff3 fs4 fc0 sc0 ls0 ws0">ﬁnally<span class="_ _7"></span>,<span class="_ _f"> </span>recov<span class="_ _8"></span>er<span class="_ _c"> </span>the<span class="_ _c"> </span>context<span class="_ _c"> </span>so<span class="_ _c"> </span>the<span class="_ _c"> </span>softw<span class="_ _8"></span>are<span class="_ _c"> </span>running<span class="_ _f"> </span>on<span class="_ _c"> </span>the<span class="_ _c"> </span>CPU<span class="_ _c"> </span>may<span class="_ _c"> </span>con<span class="_ _1"></span>tinue<span class="_ _3"> </span>its</div><div class="t m0 x13 h7 y2b ff3 fs4 fc0 sc0 ls0 ws0">execution.<span class="_ _31"> </span>In<span class="_ _f"> </span>cases<span class="_ _f"> </span>where<span class="_ _11"> </span>illegal<span class="_ _f"> </span>op<span class="_ _4"></span>erations<span class="_ _c"> </span>generate<span class="_ _11"> </span>exceptions,<span class="_ _11"> </span>and<span class="_ _f"> </span>there<span class="_ _11"> </span>is<span class="_ _f"> </span>no</div><div class="t m0 x13 h7 y2c ff3 fs4 fc0 sc0 ls0 ws0">kno<span class="_ _1"></span>wn<span class="_ _5"> </span>wa<span class="_ _8"></span>y<span class="_ _2"> </span>to<span class="_ _5"> </span>recov<span class="_ _8"></span>er<span class="_ _2"> </span>from<span class="_ _5"> </span>the<span class="_ _2"> </span>problem,<span class="_ _2"> </span>the<span class="_ _5"> </span>op<span class="_ _4"></span>erating<span class="_ _5"> </span>system<span class="_ _2"> </span>ma<span class="_ _8"></span>y<span class="_ _2"> </span>kill<span class="_ _2"> </span>the<span class="_ _5"> </span>oﬀending</div><div class="t m0 x13 h7 y2d ff3 fs4 fc0 sc0 ls0 ws0">pro<span class="_ _4"></span>cess,<span class="_ _5"> </span><span class="ff8">i.e.</span>,<span class="_ _2"> </span>the<span class="_ _2"> </span>pro<span class="_ _4"></span>cess<span class="_ _5"> </span>that<span class="_ _2"> </span>tried<span class="_ _2"> </span>to<span class="_ _2"> </span>execute<span class="_ _2"> </span>the<span class="_ _2"> </span>illegal<span class="_ _2"> </span>op<span class="_ _4"></span>eration.</div><div class="t m0 x13 ha y181e ff6 fs6 fc0 sc0 ls0 ws0">11.5.4<span class="_ _17"> </span>Handling<span class="_ _c"> </span>system<span class="_ _c"> </span>calls</div><div class="t m0 x13 h7 y181f ff3 fs4 fc0 sc0 ls0 ws0">As<span class="_ _3"> </span>discussed<span class="_ _c"> </span>in<span class="_ _3"> </span>Section<span class="_ _3"> </span>6.7.4,<span class="_ _f"> </span>in<span class="_ _3"> </span>RISC-V,<span class="_ _c"> </span>the<span class="_ _3"> </span>user<span class="_ _c"> </span>co<span class="_ _4"></span>de<span class="_ _a"> </span>may<span class="_ _3"> </span>inv<span class="_ _8"></span>oke<span class="_ _a"> </span>the<span class="_ _c"> </span>op<span class="_ _4"></span>erating</div><div class="t m0 x13 h7 y1820 ff3 fs4 fc0 sc0 ls0 ws0">system,<span class="_ _c"> </span><span class="ff8">i.e.</span>,<span class="_ _c"> </span>p<span class="_ _4"></span>erform<span class="_ _3"> </span>a<span class="_ _c"> </span>system<span class="_ _3"> </span>call,<span class="_ _c"> </span>by<span class="_ _3"> </span>executing<span class="_ _3"> </span>the<span class="_ _c"> </span>en<span class="_ _1"></span>vironmen<span class="_ _1"></span>t<span class="_ _3"> </span>call<span class="_ _c"> </span>(<span class="ff5">ecall</span>)<span class="_ _3"> </span>in-</div><div class="t m0 x13 h7 y1821 ff3 fs4 fc0 sc0 ls0 ws0">struction.<span class="_ _10"> </span>This<span class="_ _a"> </span>instruction<span class="_ _3"> </span>generates<span class="_ _a"> </span>a<span class="_ _3"> </span>softw<span class="_ _8"></span>are<span class="_ _3"> </span>in<span class="_ _8"></span>terrupt,<span class="_ _c"> </span>whic<span class="_ _1"></span>h<span class="_ _a"> </span>inv<span class="_ _8"></span>okes<span class="_ _a"> </span>the<span class="_ _a"> </span>inter-</div><div class="t m0 x13 h7 y1822 ff3 fs4 fc0 sc0 ls0 ws0">rupt<span class="_ _5"> </span>and<span class="_ _5"> </span>exception<span class="_ _5"> </span>handling<span class="_ _5"> </span>mechanism.<span class="_ _3"> </span>In<span class="_ _5"> </span>case<span class="_ _5"> </span>an<span class="_ _2"> </span><span class="ff5">ecall<span class="_ _5"> </span></span>instruction<span class="_ _5"> </span>is<span class="_ _5"> </span>executed<span class="_ _5"> </span>on</div><div class="t m0 x13 h7 y1823 ff3 fs4 fc0 sc0 ls0 ws0">the User/Application<span class="_ _5"> </span>mo<span class="_ _4"></span>de,<span class="_ _5"> </span>the<span class="_ _5"> </span>hardware sets the<span class="_ _5"> </span><span class="ff5">mcause</span>.<span class="ff5">INTERRUPT<span class="_ _5"> </span></span>CSR<span class="_ _5"> </span>ﬁeld<span class="_ _5"> </span>with</div><div class="t m0 x13 h7 y1824 ff3 fs4 fc0 sc0 ls0 ws0">zero and<span class="_ _5"> </span>the<span class="_ _5"> </span><span class="ff5">mcause</span>.<span class="ff5">EXCCODE<span class="_ _5"> </span></span>CSR<span class="_ _5"> </span>ﬁeld<span class="_ _5"> </span>with<span class="_ _5"> </span>eight.<span class="_ _a"> </span>Hence,<span class="_ _2"> </span>if the<span class="_ _5"> </span>interrupt/exception</div><div class="t m0 x13 h7 y1825 ff3 fs4 fc0 sc0 ls0 ws0">handling<span class="_ _2"> </span>mechanism<span class="_ _5"> </span>is<span class="_ _2"> </span>conﬁgured<span class="_ _d"> </span>in<span class="_ _2"> </span>direct<span class="_ _2"> </span>mo<span class="_ _4"></span>de,<span class="_ _2"> </span>the<span class="_ _2"> </span>main<span class="_ _2"> </span>interrupt<span class="_ _5"> </span>service<span class="_ _2"> </span>routine</div><div class="t m0 x13 h7 y1826 ff3 fs4 fc0 sc0 ls0 ws0">ma<span class="_ _1"></span>y<span class="_ _a"> </span>identify<span class="_ _a"> </span>a<span class="_ _3"> </span>call<span class="_ _3"> </span>to<span class="_ _a"> </span>the<span class="_ _3"> </span>op<span class="_ _4"></span>erating<span class="_ _a"> </span>system<span class="_ _3"> </span>by<span class="_ _a"> </span>comparing<span class="_ _a"> </span>the<span class="_ _3"> </span>v<span class="_ _8"></span>alue<span class="_ _3"> </span>at<span class="_ _3"> </span>the<span class="_ _a"> </span><span class="ff5">mcause</span></div><div class="t m0 x13 h7 y1827 ff3 fs4 fc0 sc0 ls0 ws0">register<span class="_ _2"> </span>with<span class="_ _2"> </span>eigh<span class="_ _1"></span>t.</div><div class="t m0 x14 h7 y1828 ff3 fs4 fc0 sc0 ls0 ws0">Whenev<span class="_ _1"></span>er<span class="_ _c"> </span>an<span class="_ _c"> </span>exception<span class="_ _f"> </span>or<span class="_ _c"> </span>a<span class="_ _f"> </span>soft<span class="_ _1"></span>w<span class="_ _1"></span>are<span class="_ _c"> </span>interrupt<span class="_ _c"> </span>occurs,<span class="_ _11"> </span>the<span class="_ _c"> </span>system<span class="_ _f"> </span>records<span class="_ _c"> </span>the</div><div class="t m0 x13 h7 y1829 ff3 fs4 fc0 sc0 ls0 ws0">program<span class="_ _5"> </span>counter<span class="_ _5"> </span>conten<span class="_ _8"></span>ts<span class="_ _2"> </span>on<span class="_ _2"> </span><span class="ff5">mepc<span class="_ _5"> </span></span>CSR.<span class="_ _2"> </span>After<span class="_ _2"> </span>handling<span class="_ _2"> </span>an<span class="_ _5"> </span>exception,<span class="_ _2"> </span>for<span class="_ _2"> </span>example,<span class="_ _2"> </span>a</div><div class="t m0 x13 h7 y182a ff3 fs4 fc0 sc0 ls0 ws0">page<span class="_ _2"> </span>fault,<span class="_ _2"> </span>the<span class="_ _2"> </span>system<span class="_ _5"> </span>may<span class="_ _2"> </span>return<span class="_ _5"> </span>the<span class="_ _2"> </span>execution<span class="_ _2"> </span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>same<span class="_ _2"> </span>instruction<span class="_ _2"> </span>that<span class="_ _2"> </span>caused</div><div class="t m0 x13 h7 y182b ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _5"> </span>exception,<span class="_ _2"> </span>so<span class="_ _5"> </span>it<span class="_ _2"> </span>ma<span class="_ _1"></span>y<span class="_ _5"> </span>try<span class="_ _2"> </span>to<span class="_ _5"> </span>p<span class="_ _4"></span>erform<span class="_ _5"> </span>its<span class="_ _5"> </span>op<span class="_ _4"></span>eration<span class="_ _5"> </span>again.<span class="_ _c"> </span>Nonetheless,<span class="_ _5"> </span>on<span class="_ _2"> </span>soft<span class="_ _1"></span>w<span class="_ _1"></span>are</div><div class="t m0 x13 h7 y182c ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>terrupts,<span class="_ _2"> </span>the<span class="_ _2"> </span>system<span class="_ _d"> </span>m<span class="_ _1"></span>ust<span class="_ _2"> </span>not<span class="_ _2"> </span>return<span class="_ _2"> </span>the<span class="_ _d"> </span>execution<span class="_ _2"> </span>to<span class="_ _2"> </span>the<span class="_ _d"> </span>same<span class="_ _2"> </span>instruction;<span class="_ _2"> </span>other-</div><div class="t m0 x13 h7 y182d ff3 fs4 fc0 sc0 ls0 ws0">wise, it w<span class="_ _8"></span>ould inv<span class="_ _8"></span>oke<span class="_ _12"> </span>the op<span class="_ _4"></span>erating system<span class="_ _12"> </span>again.<span class="_ _c"> </span>In this<span class="_ _13"> </span>case, the system m<span class="_ _8"></span>ust return</div><div class="t m0 x13 h7 y182e ff3 fs4 fc0 sc0 ls0 ws0">to the subsequent instruction.<span class="_ _3"> </span>T<span class="_ _7"></span>o do<span class="_ _5"> </span>so,<span class="_ _5"> </span>the softw<span class="_ _8"></span>are interrupt handling routine must</div><div class="t m0 x13 h7 y182f ff3 fs4 fc0 sc0 ls0 ws0">adjust<span class="_ _d"> </span>the<span class="_ _a"> </span>v<span class="_ _8"></span>alue<span class="_ _a"> </span>in<span class="_ _d"> </span><span class="ff5">mepc<span class="_ _a"> </span></span>to<span class="_ _a"> </span>p<span class="_ _4"></span>oin<span class="_ _8"></span>t<span class="_ _d"> </span>to<span class="_ _a"> </span>the<span class="_ _a"> </span>next<span class="_ _d"> </span>instruction<span class="_ _a"> </span>b<span class="_ _4"></span>efore<span class="_ _d"> </span>executing<span class="_ _a"> </span>the<span class="_ _d"> </span><span class="ff5">mret</span></div><div class="t m0 x13 h7 y1830 ff3 fs4 fc0 sc0 ls0 ws0">instruction.</div><div class="t m0 x14 h7 y1831 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _a"> </span>following<span class="_ _d"> </span>co<span class="_ _4"></span>de<span class="_ _a"> </span>shows<span class="_ _d"> </span>how<span class="_ _a"> </span>to<span class="_ _a"> </span>adjust<span class="_ _a"> </span>the<span class="_ _3"> </span><span class="ff5">mepc<span class="_ _a"> </span></span>CSR<span class="_ _a"> </span>to<span class="_ _3"> </span>p<span class="_ _4"></span>oin<span class="_ _8"></span>t<span class="_ _a"> </span>to<span class="_ _3"> </span>the<span class="_ _a"> </span>next<span class="_ _a"> </span>in-</div><div class="t m0 x13 h7 y10af ff3 fs4 fc0 sc0 ls0 ws0">struction<span class="_ _2"> </span>b<span class="_ _4"></span>efore<span class="_ _5"> </span>executing<span class="_ _2"> </span>the<span class="_ _2"> </span><span class="ff5">mret<span class="_ _2"> </span></span>instruction.</div><div class="t m0 x140 h8 y1832 ff24 fs12 fc0 sc0 ls0 ws0">1<span class="_ _98"> </span><span class="ff5 fs4">#<span class="_ _e"> </span>Adjusting<span class="_ _11"> </span>MEPC<span class="_ _e"> </span>so<span class="_ _e"> </span>mret<span class="_ _e"> </span>returns<span class="_ _11"> </span>to<span class="_ _e"> </span>the<span class="_ _e"> </span>instruction</span></div><div class="t m0 x140 h8 y1833 ff24 fs12 fc0 sc0 ls0 ws0">2<span class="_ _98"> </span><span class="ff5 fs4">#<span class="_ _e"> </span>placed<span class="_ _11"> </span>after<span class="_ _e"> </span>the<span class="_ _e"> </span>ecall<span class="_ _e"> </span>instruction<span class="_ _11"> </span>that</span></div><div class="t m0 x140 h8 y1834 ff24 fs12 fc0 sc0 ls0 ws0">3<span class="_ _98"> </span><span class="ff5 fs4">#<span class="_ _e"> </span>generated<span class="_ _11"> </span>the<span class="_ _e"> </span>software<span class="_ _e"> </span>interrupt</span></div><div class="t m0 x140 h8 y1835 ff24 fs12 fc0 sc0 ls0 ws0">4<span class="_ _98"> </span><span class="ff5 fs4">csrr<span class="_ _e"> </span>a1,<span class="_ _11"> </span>mepc<span class="_ _85"> </span>#<span class="_ _e"> </span>load<span class="_ _e"> </span>mepc<span class="_ _e"> </span>into<span class="_ _11"> </span>a1</span></div><div class="t m0 x140 h8 y1836 ff24 fs12 fc0 sc0 ls0 ws0">5<span class="_ _98"> </span><span class="ff5 fs4">addi<span class="_ _e"> </span>a1,<span class="_ _11"> </span>a1,<span class="_ _e"> </span>4<span class="_ _e"> </span>#<span class="_ _e"> </span>adds<span class="_ _11"> </span>4<span class="_ _e"> </span>to<span class="_ _e"> </span>a1</span></div><div class="t m0 x140 h8 y1837 ff24 fs12 fc0 sc0 ls0 ws0">6<span class="_ _98"> </span><span class="ff5 fs4">csrw<span class="_ _e"> </span>mepc,<span class="_ _11"> </span>a1<span class="_ _85"> </span>#<span class="_ _e"> </span>writes<span class="_ _e"> </span>the<span class="_ _e"> </span>new<span class="_ _11"> </span>address<span class="_ _e"> </span>to<span class="_ _e"> </span>mepc</span></div><div class="t m0 x43 h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _c"> </span>August<span class="_ _5"> </span>26,<span class="_ _d"> </span>2021)<span class="_ _62"> </span>132</span></div><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:368.331000px;bottom:734.217000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:375.914000px;bottom:714.015000px;width:22.056000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:232.922000px;bottom:694.367000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:361.274000px;bottom:676.379000px;width:22.056000px;height:8.911000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:433.906000px;bottom:602.157000px;width:22.057000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:215.266000px;bottom:578.800000px;width:22.056000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:403.092000px;bottom:495.114000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf57" data-dest-detail='[87,"XYZ",90.709,270.576,null]'><div class="d m1" style="border-style:none;position:absolute;left:243.620000px;bottom:412.971000px;width:22.471000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:439.867000px;bottom:364.596000px;width:22.056000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:265.438000px;bottom:352.641000px;width:22.056000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",136.063,723.196,null]'><div class="d m1" style="border-style:none;position:absolute;left:397.572000px;bottom:341.240000px;width:107.991000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:287.748000px;bottom:293.142000px;width:22.057000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfe" data-dest-detail='[14,"XYZ",136.063,532.778,null]'><div class="d m1" style="border-style:none;position:absolute;left:374.650000px;bottom:197.501000px;width:22.056000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:185.308000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
