### Hello world 👋


- 🔭 I worked (hard!) on my PhD in Computer Engineering @ Politecnico di Torino on "System-Level-Test techniques for Automotive SoCs"
- M.Sc. in Embedded Systems Engineering @ Politecnico di Torino, Italy, A.Y. 2020.
- Erasmus Student @ Chalmers University of Technology during A.Y. 2019/2020
- 🌱 I’m currently learning.
- 👯 I’m looking to collaborate on Real-Time Operating Systems.

<!--
**franout/franout** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...




- ⚡ Fun fact: ...
-->

## 𝗠𝘆 𝗧𝗲𝗰𝗸 𝗦𝘁𝗮𝗰𝗸
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c&logoColor=white)
![Shell](https://img.shields.io/badge/Shell_Script-121011?style=for-the-badge&logo=gnu-bash&logoColor=white)
![AssemblyScript](https://img.shields.io/badge/assembly%20script-%23000000.svg?style=for-the-badge&logo=assemblyscript&logoColor=white)

![Ansible](https://img.shields.io/badge/ansible-%231A1918.svg?style=for-the-badge&logo=ansible&logoColor=white)
![Git](https://img.shields.io/badge/-Git-%23F05032?style=flat-square&logo=git&logoColor=%23ffffff)
![GitLab](https://img.shields.io/badge/-GitLab-FCA121?style=flat-square&logo=gitlab)
![GitHub](https://img.shields.io/badge/github-%23121011.svg?style=for-the-badge&logo=github&logoColor=white)

TCL - System Verilog - Verilog - VHDL 


## 𝗦𝘁𝗮𝘁𝘀

![franout's github stats](https://github-readme-stats.vercel.app/api?username=franout&show_icons=true&theme=dracula)


[![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=franout&layout=compact&text_color=daf7dc&bg_color=151515)](https://github.com/franout/github-readme-stats)
