INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/2level_comb/2level_comb.sim/sim_1/synth/timing/xsim/Circuit_test_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog Projects/2level_comb/2level_comb.srcs/sim_1/new/Circuit_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Circuit_test
