0.7
2020.2
May  7 2023
15:24:31
E:/FPGA-project/divider_even/vivado_prj/divider_even/divider_even.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
E:/FPGA-project/divider_even/vivado_prj/divider_even/divider_even.srcs/sim_1/new/tb_divider_even.v,1706619474,verilog,,,,tb_divider_even,,,,,,,,
E:/FPGA-project/divider_even/vivado_prj/divider_even/divider_even.srcs/sources_1/new/divider_even.v,1706621490,verilog,,E:/FPGA-project/divider_even/vivado_prj/divider_even/divider_even.srcs/sim_1/new/tb_divider_even.v,,divider_even,,,,,,,,
