Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1_AR76722 (lin64) Build 3428450 Thu Jan 13 11:43:02 MST 2022
| Date              : Sun Apr  9 23:49:05 2023
| Host              : ws35 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_clock_utilization -verbose -file clock_utilization.txt
| Design            : FB1_uB
| Device            : xcvu19p-fsva3824
| Speed File        : -1  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
| Design State      : Routed
-------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Device Cell Placement Summary for Global Clock g19
29. Device Cell Placement Summary for Global Clock g20
30. Device Cell Placement Summary for Global Clock g21
31. Device Cell Placement Summary for Global Clock g22
32. Device Cell Placement Summary for Global Clock g23
33. Device Cell Placement Summary for Global Clock g24
34. Device Cell Placement Summary for Global Clock g25
35. Device Cell Placement Summary for Global Clock g26
36. Device Cell Placement Summary for Global Clock g27
37. Device Cell Placement Summary for Global Clock g28
38. Device Cell Placement Summary for Global Clock g29
39. Device Cell Placement Summary for Global Clock g30
40. Device Cell Placement Summary for Global Clock g31
41. Device Cell Placement Summary for Global Clock g32
42. Device Cell Placement Summary for Global Clock g33
43. Device Cell Placement Summary for Global Clock g34
44. Device Cell Placement Summary for Global Clock g35
45. Device Cell Placement Summary for Global Clock g36
46. Clock Region Cell Placement per Global Clock: Region X4Y1
47. Clock Region Cell Placement per Global Clock: Region X5Y1
48. Clock Region Cell Placement per Global Clock: Region X6Y1
49. Clock Region Cell Placement per Global Clock: Region X7Y1
50. Clock Region Cell Placement per Global Clock: Region X8Y1
51. Clock Region Cell Placement per Global Clock: Region X4Y2
52. Clock Region Cell Placement per Global Clock: Region X5Y2
53. Clock Region Cell Placement per Global Clock: Region X6Y2
54. Clock Region Cell Placement per Global Clock: Region X7Y2
55. Clock Region Cell Placement per Global Clock: Region X8Y2
56. Clock Region Cell Placement per Global Clock: Region X4Y3
57. Clock Region Cell Placement per Global Clock: Region X5Y3
58. Clock Region Cell Placement per Global Clock: Region X6Y3
59. Clock Region Cell Placement per Global Clock: Region X7Y3
60. Clock Region Cell Placement per Global Clock: Region X4Y4
61. Clock Region Cell Placement per Global Clock: Region X5Y4
62. Clock Region Cell Placement per Global Clock: Region X6Y4
63. Clock Region Cell Placement per Global Clock: Region X7Y4
64. Clock Region Cell Placement per Global Clock: Region X8Y4
65. Clock Region Cell Placement per Global Clock: Region X7Y6
66. Clock Region Cell Placement per Global Clock: Region X8Y6
67. Clock Region Cell Placement per Global Clock: Region X2Y7
68. Clock Region Cell Placement per Global Clock: Region X3Y7
69. Clock Region Cell Placement per Global Clock: Region X4Y7
70. Clock Region Cell Placement per Global Clock: Region X5Y7
71. Clock Region Cell Placement per Global Clock: Region X6Y7
72. Clock Region Cell Placement per Global Clock: Region X7Y7
73. Clock Region Cell Placement per Global Clock: Region X8Y7
74. Clock Region Cell Placement per Global Clock: Region X3Y8
75. Clock Region Cell Placement per Global Clock: Region X4Y8
76. Clock Region Cell Placement per Global Clock: Region X7Y8
77. Clock Region Cell Placement per Global Clock: Region X8Y8
78. Clock Region Cell Placement per Global Clock: Region X7Y9
79. Clock Region Cell Placement per Global Clock: Region X8Y9
80. Clock Region Cell Placement per Global Clock: Region X4Y10
81. Clock Region Cell Placement per Global Clock: Region X5Y10
82. Clock Region Cell Placement per Global Clock: Region X6Y10
83. Clock Region Cell Placement per Global Clock: Region X7Y10
84. Clock Region Cell Placement per Global Clock: Region X8Y10
85. Clock Region Cell Placement per Global Clock: Region X4Y11
86. Clock Region Cell Placement per Global Clock: Region X5Y11
87. Clock Region Cell Placement per Global Clock: Region X6Y11
88. Clock Region Cell Placement per Global Clock: Region X7Y11
89. Clock Region Cell Placement per Global Clock: Region X8Y11
90. Clock Region Cell Placement per Global Clock: Region X2Y12
91. Clock Region Cell Placement per Global Clock: Region X3Y12
92. Clock Region Cell Placement per Global Clock: Region X4Y12
93. Clock Region Cell Placement per Global Clock: Region X5Y12
94. Clock Region Cell Placement per Global Clock: Region X6Y12
95. Clock Region Cell Placement per Global Clock: Region X7Y12
96. Clock Region Cell Placement per Global Clock: Region X1Y13
97. Clock Region Cell Placement per Global Clock: Region X2Y13
98. Clock Region Cell Placement per Global Clock: Region X3Y13
99. Clock Region Cell Placement per Global Clock: Region X4Y13
100. Clock Region Cell Placement per Global Clock: Region X5Y13
101. Clock Region Cell Placement per Global Clock: Region X6Y13
102. Clock Region Cell Placement per Global Clock: Region X7Y13
103. Clock Region Cell Placement per Global Clock: Region X2Y14
104. Clock Region Cell Placement per Global Clock: Region X3Y14
105. Clock Region Cell Placement per Global Clock: Region X4Y14
106. Clock Region Cell Placement per Global Clock: Region X5Y14
107. Clock Region Cell Placement per Global Clock: Region X6Y14
108. Clock Region Cell Placement per Global Clock: Region X7Y14
109. Clock Region Cell Placement per Global Clock: Region X7Y15
110. Clock Region Cell Placement per Global Clock: Region X8Y15
111. Clock Region Cell Placement per Global Clock: Region X0Y16
112. Clock Region Cell Placement per Global Clock: Region X1Y16
113. Clock Region Cell Placement per Global Clock: Region X2Y16
114. Clock Region Cell Placement per Global Clock: Region X3Y16
115. Clock Region Cell Placement per Global Clock: Region X4Y16
116. Clock Region Cell Placement per Global Clock: Region X5Y16
117. Clock Region Cell Placement per Global Clock: Region X6Y16
118. Clock Region Cell Placement per Global Clock: Region X7Y16
119. Clock Region Cell Placement per Global Clock: Region X8Y16
120. Clock Region Cell Placement per Global Clock: Region X0Y17
121. Clock Region Cell Placement per Global Clock: Region X1Y17
122. Clock Region Cell Placement per Global Clock: Region X2Y17
123. Clock Region Cell Placement per Global Clock: Region X3Y17
124. Clock Region Cell Placement per Global Clock: Region X4Y17
125. Clock Region Cell Placement per Global Clock: Region X5Y17
126. Clock Region Cell Placement per Global Clock: Region X6Y17
127. Clock Region Cell Placement per Global Clock: Region X7Y17
128. Clock Region Cell Placement per Global Clock: Region X0Y18
129. Clock Region Cell Placement per Global Clock: Region X1Y18
130. Clock Region Cell Placement per Global Clock: Region X2Y18
131. Clock Region Cell Placement per Global Clock: Region X3Y18
132. Clock Region Cell Placement per Global Clock: Region X4Y18
133. Clock Region Cell Placement per Global Clock: Region X5Y18
134. Clock Region Cell Placement per Global Clock: Region X6Y18
135. Clock Region Cell Placement per Global Clock: Region X7Y18
136. Clock Region Cell Placement per Global Clock: Region X0Y19
137. Clock Region Cell Placement per Global Clock: Region X1Y19
138. Clock Region Cell Placement per Global Clock: Region X2Y19
139. Clock Region Cell Placement per Global Clock: Region X3Y19
140. Clock Region Cell Placement per Global Clock: Region X4Y19
141. Clock Region Cell Placement per Global Clock: Region X5Y19
142. Clock Region Cell Placement per Global Clock: Region X6Y19
143. Clock Region Cell Placement per Global Clock: Region X7Y19

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |   19 |       976 |   0 |            9 |      1 |
| BUFGCE_DIV |    6 |       160 |   6 |            6 |      0 |
| BUFGCTRL   |    0 |       320 |   0 |            0 |      0 |
| BUFG_GT    |   13 |       480 |   0 |            1 |      0 |
| MMCM       |    1 |        40 |   1 |            0 |      0 |
| PLL        |    6 |        80 |   6 |            0 |      5 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+-------------------+------------------+--------------+---------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint        | Site             | Clock Region | Root    | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                               | Driver Pin                                                                                                                                                                                                                                                                                                                                                                              | Net                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------+-----------------+-------------------+------------------+--------------+---------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFGCE/O        | None              | BUFGCE_X1Y167    | X7Y6         | X7Y7    |                   |                 8 |       13227 |               0 |        8.000 | haps_infra_clk_umr3                 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                                                                               |
| g1        | src0      | BUFGCE/O        | None              | BUFGCE_X1Y145    | X7Y6         | X7Y6    |                   |                 1 |          10 |               0 |        8.000 | haps_infra_clk_umr3                 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0_BUFG_inst/O                                                                                                                                                                                                                                                                   | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0_BUFGCE                                                                                                                                                                                                                                                     |
| g2        | src1      | BUFGCE/O        | X7Y6              | BUFGCE_X1Y164    | X7Y6         | X7Y8(U) |                   |                35 |        5908 |               6 |       10.000 | haps_infra_clk_100                  | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                                                                      |
| g3        | src2      | BUFG_GT/O       | None              | BUFG_GT_X0Y207   | X8Y8         | X8Y8    |                   |                 3 |        5119 |               0 |        5.333 | txoutclk_out[2]                     | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk                                                                                                                                                                                                                                   |
| g4        | src2      | BUFG_GT/O       | None              | BUFG_GT_X0Y206   | X8Y8         | X8Y8    |                   |                 1 |           7 |               0 |        5.333 | txoutclk_out[2]                     | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_sync_clk_0/O                                                                                                                                                                                                                                                      | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/sync_clk                                                                                                                                                                                                                                               |
| g5        | src3      | BUFGCE/O        | X7Y1              | BUFGCE_X1Y38     | X7Y1         | X7Y1    |                   |                 1 |        2856 |               0 |        3.333 | hstdm_txclkdiv2_local               | hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O                                                                                                                                                                                                                                                                                                                                     | hstdm_clkgen_1200_bank60/txclkdiv2                                                                                                                                                                                                                                                                                                                                   |
| g6        | src4      | BUFG_GT/O       | None              | BUFG_GT_X0Y204   | X8Y8         | X8Y8    |                   |                 2 |        2829 |               0 |        5.333 | rxoutclk_out[2]                     | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g7        | src5      | BUFGCE/O        | None              | BUFGCE_X1Y155    | X7Y6         | X8Y8    |                   |                 2 |        1885 |               0 |      100.000 | haps_infra_clk_10                   | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                                                                                                                                                                                                                                                      |
| g8        | src6      | BUFG_GT/O       | None              | BUFG_GT_X0Y150   | X8Y6         | X7Y5    |                   |                 3 |        1367 |               0 |              |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                     |
| g9        | src7      | BUFG_GT/O       | None              | BUFG_GT_X0Y43    | X8Y1         | X6Y5    |                   |                 4 |        1367 |               0 |              |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                     |
| g10       | src8      | BUFG_GT/O       | None              | BUFG_GT_X0Y386   | X8Y16        | X7Y12   |                   |                 3 |        1367 |               0 |              |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                     |
| g11       | src9      | BUFG_GT/O       | None              | BUFG_GT_X0Y271   | X8Y11        | X7Y10   |                   |                 3 |        1367 |               0 |              |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                     |
| g12       | src10     | BUFG_GT/O       | None              | BUFG_GT_X0Y152   | X8Y6         | X7Y6    |                   |                 3 |         775 |               0 |              |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                       | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                           |
| g13       | src11     | BUFG_GT/O       | None              | BUFG_GT_X0Y27    | X8Y1         | X7Y2    |                   |                 4 |         770 |               0 |              |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                       | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                           |
| g14       | src12     | BUFG_GT/O       | None              | BUFG_GT_X0Y406   | X8Y16        | X7Y15   |                   |                 3 |         770 |               0 |              |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                       | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                           |
| g15       | src13     | BUFG_GT/O       | None              | BUFG_GT_X0Y285   | X8Y11        | X7Y10   |                   |                 3 |         770 |               0 |              |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                       | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                           |
| g16       | src14     | BUFGCE/O        | None              | BUFGCE_X1Y148    | X7Y6         | X7Y8    |                   |                 5 |         610 |               0 |       20.000 | haps_infra_clk_50_2_sync            | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                                                                               |
| g17       | src14     | BUFGCE/O        | None              | BUFGCE_X1Y162    | X7Y6         | X7Y6    |                   |                 1 |           4 |               0 |       20.000 | haps_infra_clk_50_2_sync            | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFG_inst/O                                                                                                                                                                                                                                                                   | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFGCE                                                                                                                                                                                                                                                     |
| g18       | src15     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y68* | BUFGCE_DIV_X0Y68 | X0Y17        | X0Y17   |                   |                 1 |         347 |               0 |        6.668 | hstdm_rxclk_1200_bank36_block3_div4 | hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O                                                                                                                                                                                                                                                                                                                               | hstdm_clkgen_1200_rx_bank36_block3/rxclkdiv4                                                                                                                                                                                                                                                                                                                         |
| g19       | src15     | BUFGCE/O        | X0Y17             | BUFGCE_X0Y408    | X0Y17        | X0Y17   |                   |                 1 |         252 |               4 |        3.334 | hstdm_rxclk_1200_bank36_block3_div2 | hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O                                                                                                                                                                                                                                                                                                                               | hstdm_clkgen_1200_rx_bank36_block3/fifo_rd_clk                                                                                                                                                                                                                                                                                                                       |
| g20       | src16     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y72* | BUFGCE_DIV_X0Y72 | X0Y18        | X0Y18   |                   |                 1 |         347 |               0 |        6.668 | hstdm_rxclk_1200_bank37_block4_div4 | hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O                                                                                                                                                                                                                                                                                                                               | hstdm_clkgen_1200_rx_bank37_block4/rxclkdiv4                                                                                                                                                                                                                                                                                                                         |
| g21       | src16     | BUFGCE/O        | X0Y18             | BUFGCE_X0Y432    | X0Y18        | X0Y18   |                   |                 1 |         252 |               4 |        3.334 | hstdm_rxclk_1200_bank37_block4_div2 | hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O                                                                                                                                                                                                                                                                                                                               | hstdm_clkgen_1200_rx_bank37_block4/fifo_rd_clk                                                                                                                                                                                                                                                                                                                       |
| g22       | src17     | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y76* | BUFGCE_DIV_X0Y76 | X0Y19        | X0Y19   |                   |                 1 |         347 |               0 |        6.668 | hstdm_rxclk_1200_bank38_block5_div4 | hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O                                                                                                                                                                                                                                                                                                                               | hstdm_clkgen_1200_rx_bank38_block5/rxclkdiv4                                                                                                                                                                                                                                                                                                                         |
| g23       | src17     | BUFGCE/O        | X0Y19             | BUFGCE_X0Y456    | X0Y19        | X0Y19   |                   |                 1 |         252 |               4 |        3.334 | hstdm_rxclk_1200_bank38_block5_div2 | hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O                                                                                                                                                                                                                                                                                                                               | hstdm_clkgen_1200_rx_bank38_block5/fifo_rd_clk                                                                                                                                                                                                                                                                                                                       |
| g24       | src18     | BUFGCE_DIV/O    | BUFGCE_DIV_X1Y48* | BUFGCE_DIV_X1Y48 | X7Y12        | X7Y12   |                   |                 1 |         347 |               0 |        6.668 | hstdm_rxclk_1200_bank71_block2_div4 | hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O                                                                                                                                                                                                                                                                                                                               | hstdm_clkgen_1200_rx_bank71_block2/rxclkdiv4                                                                                                                                                                                                                                                                                                                         |
| g25       | src18     | BUFGCE/O        | X7Y12             | BUFGCE_X1Y288    | X7Y12        | X7Y12   |                   |                 1 |         249 |               4 |        3.334 | hstdm_rxclk_1200_bank71_block2_div2 | hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O                                                                                                                                                                                                                                                                                                                               | hstdm_clkgen_1200_rx_bank71_block2/fifo_rd_clk                                                                                                                                                                                                                                                                                                                       |
| g26       | src19     | BUFGCE_DIV/O    | BUFGCE_DIV_X1Y4*  | BUFGCE_DIV_X1Y4  | X7Y1         | X7Y1    |                   |                 1 |         314 |               0 |        6.668 | hstdm_rxclk_1200_bank60_block7_div4 | hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O                                                                                                                                                                                                                                                                                                                               | hstdm_clkgen_1200_rx_bank60_block7/rxclkdiv4                                                                                                                                                                                                                                                                                                                         |
| g27       | src19     | BUFGCE/O        | X7Y1              | BUFGCE_X1Y24     | X7Y1         | X7Y1    |                   |                 1 |         126 |               2 |        3.334 | hstdm_rxclk_1200_bank60_block7_div2 | hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O                                                                                                                                                                                                                                                                                                                               | hstdm_clkgen_1200_rx_bank60_block7/fifo_rd_clk                                                                                                                                                                                                                                                                                                                       |
| g28       | src20     | BUFGCE_DIV/O    | BUFGCE_DIV_X1Y40* | BUFGCE_DIV_X1Y40 | X7Y10        | X7Y10   |                   |                 1 |         314 |               0 |        6.668 | hstdm_rxclk_1200_bank69_block1_div4 | hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O                                                                                                                                                                                                                                                                                                                               | hstdm_clkgen_1200_rx_bank69_block1/rxclkdiv4                                                                                                                                                                                                                                                                                                                         |
| g29       | src20     | BUFGCE/O        | X7Y10             | BUFGCE_X1Y240    | X7Y10        | X7Y10   |                   |                 1 |         126 |               2 |        3.334 | hstdm_rxclk_1200_bank69_block1_div2 | hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O                                                                                                                                                                                                                                                                                                                               | hstdm_clkgen_1200_rx_bank69_block1/fifo_rd_clk                                                                                                                                                                                                                                                                                                                       |
| g30       | src21     | BUFGCE/O        | None              | BUFGCE_X1Y249    | X7Y10        | X4Y9    |                   |                18 |         236 |               0 |      500.000 | clk                                 | clk_bufg/O                                                                                                                                                                                                                                                                                                                                                                              | clkz                                                                                                                                                                                                                                                                                                                                                                 |
| g31       | src22     | BUFGCE/O        | None              | BUFGCE_X1Y154    | X7Y6         | X8Y8    |                   |                 2 |         166 |               0 |        5.000 | haps_infra_clk_200                  | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O                                                                                                                                                                                                                                                                                    | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                                                                                                                                                                                                                                                               |
| g32       | src23     | BUFGCE/O        | X7Y6              | BUFGCE_X1Y157    | X7Y6         | X3Y7    |                   |                 2 |          33 |               0 |     1000.000 | afpga_lock_clk                      | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O                                                                                                                                                                                                                                                                                             | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/ufpga_lock_clk_o                                                                                                                                                                                                                                                                                           |
| g33       | src24     | BUFG_GT/O       | None              | BUFG_GT_X0Y208   | X8Y8         | X8Y8    |                   |                 1 |           3 |               0 |       10.000 | gt1_refclk                          | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O                                                                                                                                                                                                                                                            | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/socket_clk\\.gt_refclk_fabric                                                                                                                                                                                                                                   |
| g34       | src25     | BUFGCE/O        | None              | BUFGCE_X1Y173    | X7Y7         | X7Y7    | n/a               |                 8 |           0 |           11217 |          n/a | n/a                                 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O                                                                                                                                                                                                                                             | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o                                                                                                                                                                                                                                       |
| g35       | src26     | BUFGCE/O        | None              | BUFGCE_X1Y161    | X7Y6         | X7Y8(U) | n/a               |                 1 |           0 |               1 |       10.000 | clkfbout_clk_wiz_0                  | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_bufg_clkfb/O                                                                                                                                                                                                                                                                                   | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg                                                                                                                                                                                                                                                       |
| g36       | src27     | BUFG_GT/O       | X8Y8              | BUFG_GT_X0Y199   | X8Y8         | X7Y6    | n/a               |                 1 |           0 |               1 |       10.000 | ref_clk_p                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O                                                                                                                                                                                                                                                                                                                | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                                                                                                                                                                                                                                                               |
+-----------+-----------+-----------------+-------------------+------------------+--------------+---------+-------------------+-------------------+-------------+-----------------+--------------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** In Constraint column, symbol '*' indicates multiple constraint types applied to the driver. Please check for potential conflicts.
**** In Root column, symbol '(U)' indicates that the Root value matches the USER_CLOCK_ROOT (user-assigned root)


3. Global Clock Source Details
------------------------------

+-----------+-----------+----------------------------+------------------------+------------------------+--------------+-------------+-----------------+---------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin            | Constraint             | Site                   | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                        | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
+-----------+-----------+----------------------------+------------------------+------------------------+--------------+-------------+-----------------+---------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | MMCME4_ADV/CLKOUT1         | MMCM_X1Y6              | MMCM_X1Y6              | X7Y6         |           2 |               0 |               8.000 | haps_infra_clk_umr3                 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src0      | g1        | MMCME4_ADV/CLKOUT1         | MMCM_X1Y6              | MMCM_X1Y6              | X7Y6         |           2 |               0 |               8.000 | haps_infra_clk_umr3                 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src1      | g2        | MMCME4_ADV/CLKOUT2         | MMCM_X1Y6              | MMCM_X1Y6              | X7Y6         |           1 |               0 |              10.000 | haps_infra_clk_100                  | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src2      | g3        | GTYE4_CHANNEL/TXOUTCLK     | GTYE4_CHANNEL_X0Y34    | GTYE4_CHANNEL_X0Y34    | X8Y8         |           3 |               0 |               5.333 | txoutclk_out[2]                     | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src2      | g4        | GTYE4_CHANNEL/TXOUTCLK     | GTYE4_CHANNEL_X0Y34    | GTYE4_CHANNEL_X0Y34    | X8Y8         |           3 |               0 |               5.333 | txoutclk_out[2]                     | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[2] |
| src3      | g5        | PLLE4_ADV/CLKOUT1          | PLL_X1Y2               | PLL_X1Y2               | X7Y1         |           1 |               0 |               3.333 | hstdm_txclkdiv2_local               | hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| src4      | g6        | GTYE4_CHANNEL/RXOUTCLK     | GTYE4_CHANNEL_X0Y34    | GTYE4_CHANNEL_X0Y34    | X8Y8         |           2 |               0 |               5.333 | rxoutclk_out[2]                     | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[2] |
| src5      | g7        | MMCME4_ADV/CLKOUT6         | MMCM_X1Y6              | MMCM_X1Y6              | X7Y6         |           1 |               0 |             100.000 | haps_infra_clk_10                   | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src6      | g8        | GTYE4_CHANNEL/RXOUTCLK     | GTYE4_CHANNEL_X0Y25    | GTYE4_CHANNEL_X0Y25    | X8Y6         |           2 |               0 |                     |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                    |
| src7      | g9        | GTYE4_CHANNEL/RXOUTCLK     | GTYE4_CHANNEL_X0Y5     | GTYE4_CHANNEL_X0Y5     | X8Y1         |           2 |               0 |                     |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                    |
| src8      | g10       | GTYE4_CHANNEL/RXOUTCLK     | GTYE4_CHANNEL_X0Y65    | GTYE4_CHANNEL_X0Y65    | X8Y16        |           2 |               0 |                     |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                    |
| src9      | g11       | GTYE4_CHANNEL/RXOUTCLK     | GTYE4_CHANNEL_X0Y45    | GTYE4_CHANNEL_X0Y45    | X8Y11        |           2 |               0 |                     |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                                                                                    |
| src10     | g12       | GTYE4_CHANNEL/TXOUTCLK     | GTYE4_CHANNEL_X0Y25    | GTYE4_CHANNEL_X0Y25    | X8Y6         |           2 |               0 |                     |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                    |
| src11     | g13       | GTYE4_CHANNEL/TXOUTCLK     | GTYE4_CHANNEL_X0Y5     | GTYE4_CHANNEL_X0Y5     | X8Y1         |           2 |               0 |                     |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                    |
| src12     | g14       | GTYE4_CHANNEL/TXOUTCLK     | GTYE4_CHANNEL_X0Y65    | GTYE4_CHANNEL_X0Y65    | X8Y16        |           2 |               0 |                     |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                    |
| src13     | g15       | GTYE4_CHANNEL/TXOUTCLK     | GTYE4_CHANNEL_X0Y45    | GTYE4_CHANNEL_X0Y45    | X8Y11        |           2 |               0 |                     |                                     | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                                    |
| src14     | g16       | MMCME4_ADV/CLKOUT4         | MMCM_X1Y6              | MMCM_X1Y6              | X7Y6         |           2 |               0 |              20.000 | haps_infra_clk_50_2_sync            | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src14     | g17       | MMCME4_ADV/CLKOUT4         | MMCM_X1Y6              | MMCM_X1Y6              | X7Y6         |           2 |               0 |              20.000 | haps_infra_clk_50_2_sync            | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src15     | g18       | RX_BITSLICE/FIFO_WRCLK_OUT | BITSLICE_RX_TX_X0Y910  | BITSLICE_RX_TX_X0Y910  | X0Y17        |           2 |               0 |               3.334 | hstdm_rxclk_1200_bank36_block3_div2 | hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| src15     | g19       | RX_BITSLICE/FIFO_WRCLK_OUT | BITSLICE_RX_TX_X0Y910  | BITSLICE_RX_TX_X0Y910  | X0Y17        |           2 |               0 |               3.334 | hstdm_rxclk_1200_bank36_block3_div2 | hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| src16     | g20       | RX_BITSLICE/FIFO_WRCLK_OUT | BITSLICE_RX_TX_X0Y962  | BITSLICE_RX_TX_X0Y962  | X0Y18        |           2 |               0 |               3.334 | hstdm_rxclk_1200_bank37_block4_div2 | hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| src16     | g21       | RX_BITSLICE/FIFO_WRCLK_OUT | BITSLICE_RX_TX_X0Y962  | BITSLICE_RX_TX_X0Y962  | X0Y18        |           2 |               0 |               3.334 | hstdm_rxclk_1200_bank37_block4_div2 | hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| src17     | g22       | RX_BITSLICE/FIFO_WRCLK_OUT | BITSLICE_RX_TX_X0Y1014 | BITSLICE_RX_TX_X0Y1014 | X0Y19        |           2 |               0 |               3.334 | hstdm_rxclk_1200_bank38_block5_div2 | hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| src17     | g23       | RX_BITSLICE/FIFO_WRCLK_OUT | BITSLICE_RX_TX_X0Y1014 | BITSLICE_RX_TX_X0Y1014 | X0Y19        |           2 |               0 |               3.334 | hstdm_rxclk_1200_bank38_block5_div2 | hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| src18     | g24       | RX_BITSLICE/FIFO_WRCLK_OUT | BITSLICE_RX_TX_X1Y643  | BITSLICE_RX_TX_X1Y643  | X7Y12        |           2 |               0 |               3.334 | hstdm_rxclk_1200_bank71_block2_div2 | hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| src18     | g25       | RX_BITSLICE/FIFO_WRCLK_OUT | BITSLICE_RX_TX_X1Y643  | BITSLICE_RX_TX_X1Y643  | X7Y12        |           2 |               0 |               3.334 | hstdm_rxclk_1200_bank71_block2_div2 | hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| src19     | g26       | RX_BITSLICE/FIFO_WRCLK_OUT | BITSLICE_RX_TX_X1Y78   | BITSLICE_RX_TX_X1Y78   | X7Y1         |           2 |               0 |               3.334 | hstdm_rxclk_1200_bank60_block7_div2 | hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| src19     | g27       | RX_BITSLICE/FIFO_WRCLK_OUT | BITSLICE_RX_TX_X1Y78   | BITSLICE_RX_TX_X1Y78   | X7Y1         |           2 |               0 |               3.334 | hstdm_rxclk_1200_bank60_block7_div2 | hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| src20     | g28       | RX_BITSLICE/FIFO_WRCLK_OUT | BITSLICE_RX_TX_X1Y552  | BITSLICE_RX_TX_X1Y552  | X7Y10        |           2 |               0 |               3.334 | hstdm_rxclk_1200_bank69_block1_div2 | hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| src20     | g29       | RX_BITSLICE/FIFO_WRCLK_OUT | BITSLICE_RX_TX_X1Y552  | BITSLICE_RX_TX_X1Y552  | X7Y10        |           2 |               0 |               3.334 | hstdm_rxclk_1200_bank69_block1_div2 | hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| src21     | g30       | IBUFCTRL/O                 | IOB_X1Y548             | IOB_X1Y548             | X7Y10        |           1 |               0 |             500.000 | clk                                 | clk_ibufgds/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | clk_ibufgds/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| src22     | g31       | MMCME4_ADV/CLKOUT3         | MMCM_X1Y6              | MMCM_X1Y6              | X7Y6         |           1 |               0 |               5.000 | haps_infra_clk_200                  | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src23     | g32       | IBUFCTRL/O                 | IOB_X1Y360             | IOB_X1Y360             | X7Y6         |           1 |               0 |            1000.000 | afpga_lock_clk                      | AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | AFPGA_LOCK_CLK_I_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| src24     | g33       | IBUFDS_GTE4/ODIV2          | GTYE4_COMMON_X0Y8      | GTYE4_COMMON_X0Y8      | X8Y8         |           2 |               0 |              10.000 | gt1_refclk                          | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| src25     | g34       | FDPE/Q                     | None                   | SLICE_X350Y403         | X7Y6         |           1 |               0 |                     |                                     | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src26     | g35       | MMCME4_ADV/CLKFBOUT        | MMCM_X1Y6              | MMCM_X1Y6              | X7Y6         |           1 |               0 |              10.000 | clkfbout_clk_wiz_0                  | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| src27     | g36       | IBUFDS_GTE4/ODIV2          | GTYE4_COMMON_X0Y8      | GTYE4_COMMON_X0Y8      | X8Y8         |           2 |               0 |              10.000 | ref_clk_p                           | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------+----------------------------+------------------------+------------------------+--------------+-------------+-----------------+---------------------+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint          | Site/BEL                          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                        | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
| 0        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y25 | GTYE4_CHANNEL_X0Y25/GTYE4_CHANNEL | X8Y6         |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                    - Static -
| 1        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y24 | GTYE4_CHANNEL_X0Y24/GTYE4_CHANNEL | X8Y6         |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                    - Static -
| 2        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y5  | GTYE4_CHANNEL_X0Y5/GTYE4_CHANNEL  | X8Y1         |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                    - Static -
| 3        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y4  | GTYE4_CHANNEL_X0Y4/GTYE4_CHANNEL  | X8Y1         |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                    - Static -
| 4        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y65 | GTYE4_CHANNEL_X0Y65/GTYE4_CHANNEL | X8Y16        |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                    - Static -
| 5        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y64 | GTYE4_CHANNEL_X0Y64/GTYE4_CHANNEL | X8Y16        |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                    - Static -
| 6        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y45 | GTYE4_CHANNEL_X0Y45/GTYE4_CHANNEL | X8Y11        |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]                                                                                    - Static -
| 7        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y44 | GTYE4_CHANNEL_X0Y44/GTYE4_CHANNEL | X8Y11        |          15 |               0 |              |                              | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS                                                                                    | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1]                                                                                    - Static -
| 8        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y32 | GTYE4_CHANNEL_X0Y32/GTYE4_CHANNEL | X8Y8         |          15 |               0 |        5.333 | GTYE4_CHANNEL_TXOUTCLKPCS[0] | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0] - Static -
| 9        | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y33 | GTYE4_CHANNEL_X0Y33/GTYE4_CHANNEL | X8Y8         |          15 |               0 |        5.333 | GTYE4_CHANNEL_TXOUTCLKPCS[1] | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[1] - Static -
| 10       | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y34 | GTYE4_CHANNEL_X0Y34/GTYE4_CHANNEL | X8Y8         |          15 |               0 |        5.333 | GTYE4_CHANNEL_TXOUTCLKPCS[2] | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[2] - Static -
| 11       | GTYE4_CHANNEL/TXOUTCLKPCS | GTYE4_CHANNEL_X0Y35 | GTYE4_CHANNEL_X0Y35/GTYE4_CHANNEL | X8Y8         |          15 |               0 |        5.333 | GTYE4_CHANNEL_TXOUTCLKPCS[3] | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLKPCS[3] - Static -
+----------+---------------------------+---------------------+-----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |     6 |    24 |     2 |    24 |     1 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     1 |     2 |
| X8Y1              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |     4 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y2              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y3              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |     4 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y4              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y4              |     1 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y6              |     9 |    24 |     9 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     1 |     1 |     0 |     2 |
| X8Y6              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y7              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y7              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y7              |     5 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y7              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y8              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y8              |     4 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y8              |     9 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     5 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y9              |     6 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y9              |     8 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y10             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y10             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y10             |     6 |    24 |     2 |    24 |     1 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y10             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y11             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y11             |     4 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y11             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    24 |     0 |     0 |     0 |     0 |
| X0Y12             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y12             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y12             |     3 |    24 |     1 |    24 |     1 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y12             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y13             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y13             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y13             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y13             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y14             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y14             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y14             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y14             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y14             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y14             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y14             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y14             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y14             |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y15             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y15             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y15             |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y15             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y16             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y16             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y16             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y16             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y16             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y16             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y16             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y16             |     3 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y16             |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     2 |    24 |     0 |     0 |     0 |     0 |
| X0Y17             |     4 |    24 |     1 |    24 |     1 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y17             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y17             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y17             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y17             |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y17             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y17             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y17             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y17             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y18             |     3 |    24 |     1 |    24 |     1 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y18             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y18             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y18             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y18             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y18             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y18             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y18             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y18             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y19             |     3 |    24 |     1 |    24 |     1 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y19             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y19             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y19             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y19             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X5Y19             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y19             |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y19             |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X8Y19             |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y0              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y0              |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y0              |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y0              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y0              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y1              |      1 |      24 |     70 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y1              |      1 |      24 |      1 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y1              |      1 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y1              |      6 |      24 |   3545 |   47040 |     12 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y1              |      3 |      24 |     36 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      2 |       4 |      0 |       0 |
| X0Y2              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y2              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y2              |      1 |      24 |     31 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y2              |      1 |      24 |      4 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y2              |      2 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y2              |      4 |      24 |    299 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y2              |      3 |      24 |    236 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y3              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y3              |      1 |      24 |      2 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y3              |      1 |      24 |      2 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y3              |      3 |      24 |      5 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y3              |      4 |      24 |   1943 |   47040 |     27 |    5280 |      4 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y3              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y4              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y4              |      1 |      24 |      3 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y4              |      1 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y4              |      1 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y4              |      3 |      24 |      7 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y4              |      1 |      24 |      1 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y5              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y5              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y5              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y5              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y5              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y5              |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y5              |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y5              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y5              |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y6              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y6              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y6              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y6              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y6              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y6              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y6              |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y6              |      9 |      24 |   2575 |   47040 |     36 |    5280 |      4 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y6              |      4 |      24 |    435 |   32640 |      0 |    4800 |      1 |      48 |      0 |       0 |      0 |      24 |      2 |       4 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y7              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y7              |      1 |      24 |      2 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y7              |      2 |      24 |     11 |   48000 |      1 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y7              |      2 |      24 |      4 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y7              |      1 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y7              |      3 |      24 |    126 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y7              |      5 |      24 |    774 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y7              |      4 |      24 |    390 |   32640 |      0 |    4800 |     21 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y8              |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y8              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y8              |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y8              |      2 |      24 |     32 |   48000 |     56 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y8              |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y8              |      0 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y8              |      0 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y8              |      4 |      24 |   5780 |   47040 |     70 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y8              |      9 |      24 |  11500 |   32640 |    141 |    4800 |     48 |      48 |      0 |       0 |      0 |      24 |      4 |       4 |      0 |       1 |
| X0Y9              |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y9              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y9              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y9              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y9              |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y9              |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y9              |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y9              |      6 |      24 |   2371 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y9              |      8 |      24 |   4942 |   32640 |     25 |    4800 |     32 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y10             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y10             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y10             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y10             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y10             |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y10             |      2 |      24 |      2 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y10             |      2 |      24 |      4 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y10             |      6 |      24 |    705 |   45120 |     12 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y10             |      3 |      24 |   1825 |   32640 |     27 |    4800 |      4 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y11             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y11             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y11             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y11             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y11             |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y11             |      1 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y11             |      1 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y11             |      4 |      24 |      5 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y11             |      3 |      24 |    638 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      2 |       4 |      0 |       0 |
| X0Y12             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y12             |      0 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y12             |      1 |      24 |      4 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y12             |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y12             |      1 |      24 |      1 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y12             |      1 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y12             |      1 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y12             |      3 |      24 |    837 |   47040 |     20 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y12             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y13             |      0 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y13             |      1 |      24 |      4 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y13             |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y13             |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y13             |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y13             |      1 |      24 |      1 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y13             |      1 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y13             |      1 |      24 |      1 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y13             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y14             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y14             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y14             |      1 |      24 |      1 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y14             |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y14             |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y14             |      1 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y14             |      1 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y14             |      1 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y14             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y15             |      0 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y15             |      0 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y15             |      0 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y15             |      0 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y15             |      3 |      24 |      4 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y15             |      3 |      24 |   2290 |   32640 |     27 |    4800 |      4 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y16             |      1 |      24 |      3 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y16             |      2 |      24 |      1 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y16             |      2 |      24 |      1 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y16             |      2 |      24 |      4 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y16             |      2 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y16             |      1 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y16             |      1 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y16             |      3 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y16             |      3 |      24 |    178 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      2 |       4 |      0 |       0 |
| X0Y17             |      4 |      24 |    844 |   47040 |     20 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y17             |      2 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y17             |      2 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y17             |      2 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y17             |      2 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y17             |      1 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y17             |      1 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y17             |      1 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y17             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y18             |      3 |      24 |    841 |   47040 |     20 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y18             |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y18             |      1 |      24 |      4 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y18             |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y18             |      1 |      24 |      0 |   48000 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y18             |      1 |      24 |      0 |   46080 |      0 |    6240 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y18             |      1 |      24 |      0 |   49920 |      0 |    6240 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y18             |      1 |      24 |      0 |   47040 |      0 |    5280 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y18             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y19             |      3 |      24 |    841 |   45120 |     20 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X1Y19             |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X2Y19             |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X3Y19             |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X4Y19             |      1 |      24 |      0 |   46080 |      0 |    4800 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X5Y19             |      1 |      24 |      0 |   44160 |      0 |    5280 |      0 |      24 |      0 |      16 |      0 |      24 |      0 |       0 |      0 |       0 |
| X6Y19             |      1 |      24 |      0 |   48000 |      0 |    5280 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X7Y19             |      1 |      24 |      0 |   45120 |      0 |    4320 |      0 |      24 |      0 |       0 |      0 |      24 |      0 |       0 |      0 |       0 |
| X8Y19             |      0 |      24 |      0 |   32640 |      0 |    4800 |      0 |      48 |      0 |       0 |      0 |      24 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8 |
+-----+----+----+----+----+----+----+----+----+----+
| Y19 |  3 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  0 |
| Y18 |  3 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  0 |
| Y17 |  4 |  2 |  2 |  2 |  2 |  1 |  1 |  1 |  0 |
| Y16 |  1 |  2 |  2 |  2 |  2 |  1 |  1 |  3 |  3 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  3 |  3 |
| Y14 |  0 |  0 |  1 |  1 |  2 |  1 |  1 |  2 |  0 |
| Y13 |  0 |  1 |  1 |  1 |  2 |  1 |  1 |  2 |  0 |
| Y12 |  0 |  0 |  1 |  1 |  2 |  1 |  1 |  4 |  0 |
| Y11 |  0 |  0 |  0 |  0 |  1 |  1 |  1 |  5 |  3 |
| Y10 |  0 |  0 |  0 |  0 |  1 |  2 |  2 |  7 |  3 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  6 |  8 |
| Y8  |  0 |  0 |  0 |  2 |  1 |  0 |  0 |  6 | 10 |
| Y7  |  0 |  0 |  1 |  2 |  2 |  1 |  4 |  7 |  6 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | 13 |  6 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |  1 |  1 |  2 |  3 |  1 |
| Y3  |  0 |  0 |  0 |  0 |  1 |  1 |  3 |  4 |  0 |
| Y2  |  0 |  0 |  0 |  0 |  1 |  1 |  2 |  4 |  3 |
| Y1  |  0 |  0 |  0 |  0 |  1 |  1 |  1 |  6 |  3 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
+-----+----+----+----+----+----+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y1              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X7Y1              |    5 |    24 | 20.83 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X8Y1              |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X7Y2              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X8Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X7Y3              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X8Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X7Y4              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    2 |    24 |  8.33 |
| X8Y4              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X7Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X8Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y6              |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y6              |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X7Y6              |   16 |    24 | 66.67 |    9 |    24 | 37.50 |    2 |    24 |  8.33 |    6 |    24 | 25.00 |
| X8Y6              |    6 |    24 | 25.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X4Y7              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y7              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X7Y7              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    5 |    24 | 20.83 |    5 |    24 | 20.83 |
| X8Y7              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X0Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X7Y8              |    2 |    24 |  8.33 |    4 |    24 | 16.67 |    4 |    24 | 16.67 |    5 |    24 | 20.83 |
| X8Y8              |    5 |    24 | 20.83 |    9 |    24 | 37.50 |    2 |    24 |  8.33 |    5 |    24 | 20.83 |
| X0Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X5Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X7Y9              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X8Y9              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X5Y10             |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y10             |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y10             |    1 |    24 |  4.17 |    6 |    24 | 25.00 |    2 |    24 |  8.33 |    4 |    24 | 16.67 |
| X8Y10             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y11             |    3 |    24 | 12.50 |    4 |    24 | 16.67 |    2 |    24 |  8.33 |    2 |    24 |  8.33 |
| X8Y11             |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y12             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y12             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y12             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y12             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y12             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y12             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X8Y12             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y13             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y13             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y13             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y13             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y13             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y13             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y13             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X8Y13             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y14             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y14             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y14             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y14             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y14             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y14             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    2 |    24 |  8.33 |
| X8Y14             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y15             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y15             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    3 |    24 | 12.50 |
| X8Y15             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y16             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y16             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y16             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y16             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y16             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y16             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y16             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y16             |    3 |    24 | 12.50 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |
| X8Y16             |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y17             |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y17             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y17             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y17             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y17             |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y17             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y17             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y17             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X8Y17             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y18             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y18             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y18             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y18             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y18             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y18             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y18             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y18             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X8Y18             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y19             |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y19             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y19             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y19             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y19             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y19             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y19             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y19             |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X8Y19             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| g0        | BUFGCE/O        | X7Y6              | haps_infra_clk_umr3 |       8.000 | {0.000 4.000} | X7Y7     |       13218 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2 |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----------+-------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7       | X8    | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----------+-------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       10 |  1438 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     5820 |  4599 |                     1 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 764 |   281 |                     1 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 305 |     1 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |     0 |                     0 |
+-----+----+----+----+----+----+----+----+----------+-------+-----------------------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                              |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| g1        | BUFGCE/O        | X7Y6              | haps_infra_clk_umr3 |       8.000 | {0.000 4.000} | X7Y6     |          10 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0_BUFGCE |
+-----------+-----------------+-------------------+---------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 10 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+------------+----+-----------------------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                             |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
| g2        | BUFGCE/O        | X7Y6              | haps_infra_clk_100 |      10.000 | {0.000 5.000} | X7Y8(U)  |        5896 |        0 |              6 |       12 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+------+----+----+----+----+----+----+----------+------+-----------------------+
|     | X0   | X1 | X2 | X3 | X4 | X5 | X6 | X7       | X8   | HORIZONTAL PROG DELAY |
+-----+------+----+----+----+----+----+----+----------+------+-----------------------+
| Y19 |  268 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y18 |  268 |  0 |  4 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y17 |  267 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y16 |    0 |  1 |  1 |  4 |  0 |  0 |  0 |        0 |  149 |                     0 |
| Y15 |    0 |  0 |  0 |  0 |  0 |  0 |  0 |        1 |  201 |                     1 |
| Y14 |    0 |  0 |  1 |  0 |  0 |  0 |  0 |        0 |    0 |                     2 |
| Y13 |    0 |  4 |  0 |  0 |  0 |  1 |  0 |        1 |    0 |                     3 |
| Y12 |    0 |  0 |  4 |  0 |  1 |  0 |  0 |      268 |    0 |                     4 |
| Y11 |    0 |  0 |  0 |  0 |  0 |  0 |  0 |        3 |  235 |                     5 |
| Y10 |    0 |  0 |  0 |  0 |  0 |  0 |  0 |      277 |  110 |                     6 |
| Y9  |    0 |  0 |  0 |  0 |  0 |  0 |  0 |     2353 |  243 |                     7 |
| Y8  |    0 |  0 |  0 |  0 |  0 |  0 |  0 |   (R) 28 |    0 |                     7 |
| Y7  |    0 |  0 |  0 |  0 |  4 |  0 |  0 |        5 |    0 |                     6 |
| Y6  |    0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 504 |   74 |                     5 |
| Y5  |    0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
| Y4  |    0 |  0 |  0 |  0 |  0 |  0 |  0 |        5 |    0 |                     3 |
| Y3  |    0 |  0 |  0 |  0 |  0 |  0 |  5 |      111 |    0 |                     2 |
| Y2  |    0 |  0 |  0 |  0 |  0 |  0 |  0 |       16 |  190 |                     1 |
| Y1  |    0 |  0 |  0 |  0 |  0 |  0 |  0 |      272 |   35 |                     0 |
| Y0  |    0 |  0 |  0 |  0 |  0 |  0 |  0 |        0 |    0 |                     0 |
+-----+------+----+----+----+----+----+----+----------+------+-----------------------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X8Y8              | txoutclk_out[2] |       5.333 | {0.000 2.667} | X8Y8     |        5115 |        0 |              0 |        4 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8           | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         1370 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 3625 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          124 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                    |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X8Y8              | txoutclk_out[2] |       5.333 | {0.000 2.667} | X8Y8     |           3 |        0 |              0 |        4 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/sync_clk |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 7 |                     1 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                 | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
| g5        | BUFGCE/O        | X7Y1              | hstdm_txclkdiv2_local |       3.333 | {0.000 1.667} | X7Y1     |        2856 |        0 |              0 |        0 | hstdm_clkgen_1200_bank60/txclkdiv2 |
+-----------+-----------------+-------------------+-----------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7           | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 2856 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+--------------+----+-----------------------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g6        | BUFG_GT/O       | X8Y8              | rxoutclk_out[2] |       5.333 | {0.000 2.667} | X8Y8     |        2821 |        0 |              0 |        4 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8           | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          765 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 2060 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |            0 |                     0 |
+-----+----+----+----+----+----+----+----+----+--------------+-----------------------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock             | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                             |
+-----------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
| g7        | BUFGCE/O        | X7Y6              | haps_infra_clk_10 |     100.000 | {0.000 50.000} | X8Y8     |        1885 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7 |
+-----------+-----------------+-------------------+-------------------+-------------+----------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | X8       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      766 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 | (R) 1119 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |        0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |        0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+----------+-----------------------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X8Y6              |       |             |               | X7Y5     |        1363 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  1360 |  (D) 3 |                     1 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     2 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X8Y1              |       |             |               | X6Y5     |        1363 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+-------+-------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6    | X7    | X8     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+-------+-------+--------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  2 |     0 |     0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |     0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  1355 |      0 |                     2 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      5 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |  (D) 3 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     0 |      0 |                     0 |
+-----+----+----+----+----+----+----+-------+-------+--------+-----------------------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g10       | BUFG_GT/O       | X8Y16             |       |             |               | X7Y12    |        1363 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 4 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |   1357 |                     1 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     4 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X8Y11             |       |             |               | X7Y10    |        1363 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+---------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 10 |                     1 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |    1351 |                     1 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     4 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+---------+-----------------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g12       | BUFG_GT/O       | X8Y6              |       |             |               | X7Y6     |         771 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+---------+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7      | X8       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+---------+----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       5 |        0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 432 |  (D) 336 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |        0 |                     0 |
+-----+----+----+----+----+----+----+----+---------+----------+-----------------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g13       | BUFG_GT/O       | X8Y1              |       |             |               | X7Y2     |         766 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+---------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7      | X8     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+---------+--------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     484 |      0 |                     1 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 268 |     11 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |  (D) 5 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |       0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+---------+--------+-----------------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X8Y16             |       |             |               | X7Y15    |         766 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+---------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 18 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 3 |     747 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+---------+-----------------------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                        |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X8Y11             |       |             |               | X7Y10    |         766 |        0 |              0 |        2 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8       | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 370 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 3 |      395 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |        0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+----------+-----------------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| g16       | BUFGCE/O        | X7Y6              | haps_infra_clk_50_2_sync |      20.000 | {0.000 10.000} | X7Y8     |         605 |        0 |              0 |        5 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5 |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+------+--------+------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6   | X7     | X8   | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+------+--------+------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |  388 |                     1 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |  (R) 2 |   89 |                     1 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  126 |      0 |    5 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |  (D) 0 |    0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |    0 |      0 |    0 |                     0 |
+-----+----+----+----+----+----+----+------+--------+------+-----------------------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                    | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                              |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
| g17       | BUFGCE/O        | X7Y6              | haps_infra_clk_50_2_sync |      20.000 | {0.000 10.000} | X7Y6     |           4 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFGCE |
+-----------+-----------------+-------------------+--------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-----------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7        | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-----------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 4 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-----------+----+-----------------------+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                          |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| g18       | BUFGCE_DIV/O    | X0Y17             | hstdm_rxclk_1200_bank36_block3_div4 |       6.668 | {0.000 3.334} | X0Y17    |         347 |        0 |              0 |        0 | hstdm_clkgen_1200_rx_bank36_block3/rxclkdiv4 |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+
|     | X0          | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8 | HORIZONTAL PROG DELAY |
+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+
| Y19 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y18 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y17 | (R) (D) 347 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y16 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y15 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y14 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y13 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y12 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y11 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y10 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y9  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y8  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y7  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y6  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y5  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y4  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y3  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y2  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y1  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y0  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+


28. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                            |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| g19       | BUFGCE/O        | X0Y17             | hstdm_rxclk_1200_bank36_block3_div2 |       3.334 | {0.000 1.666} | X0Y17    |         256 |        0 |              0 |        0 | hstdm_clkgen_1200_rx_bank36_block3/fifo_rd_clk |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+
|     | X0          | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8 | HORIZONTAL PROG DELAY |
+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+
| Y19 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y18 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y17 | (R) (D) 256 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y16 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y15 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y14 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y13 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y12 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y11 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y10 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y9  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y8  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y7  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y6  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y5  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y4  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y3  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y2  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y1  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y0  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+


29. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                          |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| g20       | BUFGCE_DIV/O    | X0Y18             | hstdm_rxclk_1200_bank37_block4_div4 |       6.668 | {0.000 3.334} | X0Y18    |         347 |        0 |              0 |        0 | hstdm_clkgen_1200_rx_bank37_block4/rxclkdiv4 |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+
|     | X0          | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8 | HORIZONTAL PROG DELAY |
+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+
| Y19 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y18 | (R) (D) 347 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y17 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y16 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y15 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y14 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y13 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y12 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y11 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y10 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y9  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y8  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y7  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y6  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y5  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y4  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y3  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y2  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y1  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y0  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+


30. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                            |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| g21       | BUFGCE/O        | X0Y18             | hstdm_rxclk_1200_bank37_block4_div2 |       3.334 | {0.000 1.666} | X0Y18    |         256 |        0 |              0 |        0 | hstdm_clkgen_1200_rx_bank37_block4/fifo_rd_clk |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+
|     | X0          | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8 | HORIZONTAL PROG DELAY |
+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+
| Y19 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y18 | (R) (D) 256 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y17 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y16 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y15 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y14 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y13 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y12 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y11 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y10 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y9  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y8  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y7  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y6  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y5  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y4  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y3  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y2  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y1  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y0  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+


31. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                          |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| g22       | BUFGCE_DIV/O    | X0Y19             | hstdm_rxclk_1200_bank38_block5_div4 |       6.668 | {0.000 3.334} | X0Y19    |         347 |        0 |              0 |        0 | hstdm_clkgen_1200_rx_bank38_block5/rxclkdiv4 |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+
|     | X0          | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8 | HORIZONTAL PROG DELAY |
+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+
| Y19 | (R) (D) 347 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y18 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y17 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y16 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y15 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y14 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y13 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y12 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y11 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y10 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y9  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y8  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y7  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y6  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y5  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y4  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y3  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y2  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y1  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y0  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+


32. Device Cell Placement Summary for Global Clock g23
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                            |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| g23       | BUFGCE/O        | X0Y19             | hstdm_rxclk_1200_bank38_block5_div2 |       3.334 | {0.000 1.666} | X0Y19    |         256 |        0 |              0 |        0 | hstdm_clkgen_1200_rx_bank38_block5/fifo_rd_clk |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+
|     | X0          | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8 | HORIZONTAL PROG DELAY |
+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+
| Y19 | (R) (D) 256 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y18 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y17 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y16 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y15 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y14 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y13 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y12 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y11 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y10 |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y9  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y8  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y7  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y6  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y5  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y4  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y3  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y2  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y1  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
| Y0  |           0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |                     0 |
+-----+-------------+----+----+----+----+----+----+----+----+-----------------------+


33. Device Cell Placement Summary for Global Clock g24
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                          |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| g24       | BUFGCE_DIV/O    | X7Y12             | hstdm_rxclk_1200_bank71_block2_div4 |       6.668 | {0.000 3.334} | X7Y12    |         347 |        0 |              0 |        0 | hstdm_clkgen_1200_rx_bank71_block2/rxclkdiv4 |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 347 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+


34. Device Cell Placement Summary for Global Clock g25
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                            |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| g25       | BUFGCE/O        | X7Y12             | hstdm_rxclk_1200_bank71_block2_div2 |       3.334 | {0.000 1.666} | X7Y12    |         253 |        0 |              0 |        0 | hstdm_clkgen_1200_rx_bank71_block2/fifo_rd_clk |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 253 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+


35. Device Cell Placement Summary for Global Clock g26
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                          |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| g26       | BUFGCE_DIV/O    | X7Y1              | hstdm_rxclk_1200_bank60_block7_div4 |       6.668 | {0.000 3.334} | X7Y1     |         314 |        0 |              0 |        0 | hstdm_clkgen_1200_rx_bank60_block7/rxclkdiv4 |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 314 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+


36. Device Cell Placement Summary for Global Clock g27
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                            |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| g27       | BUFGCE/O        | X7Y1              | hstdm_rxclk_1200_bank60_block7_div2 |       3.334 | {0.000 1.666} | X7Y1     |         128 |        0 |              0 |        0 | hstdm_clkgen_1200_rx_bank60_block7/fifo_rd_clk |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 128 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+


37. Device Cell Placement Summary for Global Clock g28
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                          |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
| g28       | BUFGCE_DIV/O    | X7Y10             | hstdm_rxclk_1200_bank69_block1_div4 |       6.668 | {0.000 3.334} | X7Y10    |         314 |        0 |              0 |        0 | hstdm_clkgen_1200_rx_bank69_block1/rxclkdiv4 |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 314 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+


38. Device Cell Placement Summary for Global Clock g29
------------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                            |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
| g29       | BUFGCE/O        | X7Y10             | hstdm_rxclk_1200_bank69_block1_div2 |       3.334 | {0.000 1.666} | X7Y10    |         128 |        0 |              0 |        0 | hstdm_clkgen_1200_rx_bank69_block1/fifo_rd_clk |
+-----------+-----------------+-------------------+-------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 128 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+-------------+----+-----------------------+


39. Device Cell Placement Summary for Global Clock g30
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+-----------------+----------+-------------+----------+----------------+----------+------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net  |
+-----------+-----------------+-------------------+-------+-------------+-----------------+----------+-------------+----------+----------------+----------+------+
| g30       | BUFGCE/O        | X7Y10             | clk   |     500.000 | {0.000 250.000} | X4Y9     |         236 |        0 |              0 |        0 | clkz |
+-----------+-----------------+-------------------+-------+-------------+-----------------+----------+-------------+----------+----------------+----------+------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-----+-------+----+----+--------+----+-----------------------+
|     | X0 | X1 | X2 | X3  | X4    | X5 | X6 | X7     | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+-----+-------+----+----+--------+----+-----------------------+
| Y19 |  0 |  0 |  0 |   0 |     0 |  0 |  0 |      0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |   0 |     0 |  0 |  0 |      0 |  0 |                     0 |
| Y17 |  4 |  0 |  0 |   0 |     0 |  0 |  0 |      0 |  0 |                     0 |
| Y16 |  3 |  0 |  0 |   0 |     0 |  0 |  0 |      0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |   0 |     0 |  0 |  0 |      0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |   0 |     0 |  0 |  0 |      0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |   0 |     0 |  0 |  0 |      0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |   0 |     0 |  0 |  0 |      0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |   0 |     0 |  0 |  0 |      2 |  0 |                     5 |
| Y10 |  0 |  0 |  0 |   0 |     0 |  0 |  4 |  (D) 1 |  0 |                     6 |
| Y9  |  0 |  0 |  0 |   0 | (R) 0 |  0 |  0 |      0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  56 |     0 |  0 |  0 |      0 |  0 |                     5 |
| Y7  |  0 |  0 |  2 |  11 |     0 |  0 |  0 |      0 |  0 |                     4 |
| Y6  |  0 |  0 |  0 |   0 |     0 |  0 |  0 |      0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |   0 |     0 |  0 |  0 |      0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |   0 |     3 |  0 |  0 |      0 |  1 |                     1 |
| Y3  |  0 |  0 |  0 |   0 |     2 |  2 |  0 |     24 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |   0 |    31 |  4 |  0 |     15 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |   0 |    70 |  1 |  0 |      0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |   0 |     0 |  0 |  0 |      0 |  0 |                     0 |
+-----+----+----+----+-----+-------+----+----+--------+----+-----------------------+


40. Device Cell Placement Summary for Global Clock g31
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                    |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
| g31       | BUFGCE/O        | X7Y6              | haps_infra_clk_200 |       5.000 | {0.000 2.500} | X8Y8     |         166 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4 |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | X8      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |      25 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 | (R) 141 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |       0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |       0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+---------+-----------------------+


41. Device Cell Placement Summary for Global Clock g32
------------------------------------------------------

+-----------+-----------------+-------------------+----------------+-------------+-----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock          | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                        |
+-----------+-----------------+-------------------+----------------+-------------+-----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------+
| g32       | BUFGCE/O        | X7Y6              | afpga_lock_clk |    1000.000 | {0.000 500.000} | X3Y7     |          33 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/ufpga_lock_clk_o |
+-----------+-----------------+-------------------+----------------+-------------+-----------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+-------+----+----+----+--------+----+-----------------------+
|     | X0 | X1 | X2 | X3    | X4 | X5 | X6 | X7     | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+-------+----+----+----+--------+----+-----------------------+
| Y19 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |    32 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 | (R) 1 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |  (D) 0 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |     0 |  0 |  0 |  0 |      0 |  0 |                     0 |
+-----+----+----+----+-------+----+----+----+--------+----+-----------------------+


42. Device Cell Placement Summary for Global Clock g33
------------------------------------------------------

+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
| g33       | BUFG_GT/O       | X8Y8              | gt1_refclk |      10.000 | {0.000 5.000} | X8Y8     |           3 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/socket_clk\\.gt_refclk_fabric |
+-----------+-----------------+-------------------+------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 | X8        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 3 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |         0 |                     0 |
+-----+----+----+----+----+----+----+----+----+-----------+-----------------------+


43. Device Cell Placement Summary for Global Clock g34
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                            |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
| g34       | BUFGCE/O        | X7Y7              |       |             |               | X7Y7     |       11217 |        0 |              0 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------------+-------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7          | X8    | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------------+-------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          10 |   949 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |        5750 |  3632 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  5 | (R) (D) 732 |   117 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          22 |     0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |           0 |     0 |                     0 |
+-----+----+----+----+----+----+----+----+-------------+-------+-----------------------+


44. Device Cell Placement Summary for Global Clock g35
------------------------------------------------------

+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock              | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                            |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
| g35       | BUFGCE/O        | X7Y6              | clkfbout_clk_wiz_0 |      10.000 | {0.000 5.000} | X7Y8(U)  |           0 |        0 |              1 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg |
+-----------+-----------------+-------------------+--------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+----+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | X8 | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+----+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 0 |  0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 1 |  0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |  0 |                     0 |
+-----+----+----+----+----+----+----+----+--------+----+-----------------------+


45. Device Cell Placement Summary for Global Clock g36
------------------------------------------------------

+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                    |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
| g36       | BUFG_GT/O       | X8Y8              | ref_clk_p |      10.000 | {0.000 5.000} | X7Y6     |           0 |        0 |              1 |        0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1 |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7    | X8     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+
| Y19 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y18 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y17 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y16 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y15 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y14 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y13 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y12 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 0 |                     0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 1 |      0 |                     0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     0 |
+-----+----+----+----+----+----+----+----+-------+--------+-----------------------+


46. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30       | 9     | BUFGCE/O        | None       |          70 |               0 | 70 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


47. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30       | 9     | BUFGCE/O        | None       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


48. Clock Region Cell Placement per Global Clock: Region X6Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9+       | 19    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


49. Clock Region Cell Placement per Global Clock: Region X7Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint       | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6             |         271 |               1 |  259 |      4 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g5        | 14    | BUFGCE/O        | X7Y1             |        2856 |               0 | 2856 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_bank60/txclkdiv2                                                                                                                                                                                                                                                                               |
| g9+       | 19    | BUFG_GT/O       | None             |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g13+      | 3     | BUFG_GT/O       | None             |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g26       | 23    | BUFGCE_DIV/O    | BUFGCE_DIV_X1Y4* |         314 |               0 |  312 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_rx_bank60_block7/rxclkdiv4                                                                                                                                                                                                                                                                     |
| g27       | 0     | BUFGCE/O        | X7Y1             |         126 |               2 |  118 |      8 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_rx_bank60_block7/fifo_rd_clk                                                                                                                                                                                                                                                                   |
+-----------+-------+-----------------+------------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


50. Clock Region Cell Placement per Global Clock: Region X8Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |          35 |               0 | 32 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9        | 19    | BUFG_GT/O       | None       |           3 |               0 |  1 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g13       | 3     | BUFG_GT/O       | None       |           5 |               0 |  3 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


51. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30       | 9     | BUFGCE/O        | None       |          31 |               0 | 31 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


52. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30       | 9     | BUFGCE/O        | None       |           4 |               0 |  4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


53. Clock Region Cell Placement per Global Clock: Region X6Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9+       | 19    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


54. Clock Region Cell Placement per Global Clock: Region X7Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |          16 |               0 |  16 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9+       | 19    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g13       | 3     | BUFG_GT/O       | None       |         268 |               0 | 268 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g30       | 9     | BUFGCE/O        | None       |          15 |               0 |  15 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X8Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |         190 |               0 | 190 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9        | 19    | BUFG_GT/O       | None       |           5 |               0 |   5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g13       | 3     | BUFG_GT/O       | None       |          11 |               0 |  11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


56. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30       | 9     | BUFGCE/O        | None       |           2 |               0 |  2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


57. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30       | 9     | BUFGCE/O        | None       |           2 |               0 |  2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


58. Clock Region Cell Placement per Global Clock: Region X6Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           5 |               0 |  5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9+       | 19    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


59. Clock Region Cell Placement per Global Clock: Region X7Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |         111 |               0 |  108 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9        | 19    | BUFG_GT/O       | None       |        1355 |               0 | 1335 |     18 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g13       | 3     | BUFG_GT/O       | None       |         484 |               0 |  476 |      6 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g30       | 9     | BUFGCE/O        | None       |          24 |               0 |   24 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


60. Clock Region Cell Placement per Global Clock: Region X4Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30       | 9     | BUFGCE/O        | None       |           3 |               0 |  3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


61. Clock Region Cell Placement per Global Clock: Region X5Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


62. Clock Region Cell Placement per Global Clock: Region X6Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9+       | 19    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


63. Clock Region Cell Placement per Global Clock: Region X7Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           5 |               0 |  5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g8        | 6     | BUFG_GT/O       | None       |           2 |               0 |  2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


64. Clock Region Cell Placement per Global Clock: Region X8Y4
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30       | 9     | BUFGCE/O        | None       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


65. Clock Region Cell Placement per Global Clock: Region X7Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |         305 |               0 |  296 |      9 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                           |
| g2        | 20    | BUFGCE/O        | X7Y6       |         504 |               0 |  501 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g7+       | 11    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                                                                                                                                                                                                  |
| g8        | 6     | BUFG_GT/O       | None       |        1360 |               0 | 1340 |     18 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g12       | 8     | BUFG_GT/O       | None       |         432 |               0 |  424 |      6 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g16+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                           |
| g31+      | 10    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                                                                                                                                                                                                           |
| g32+      | 13    | BUFGCE/O        | X7Y6       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/ufpga_lock_clk_o                                                                                                                                                                                                                                       |
| g1        | 1     | BUFGCE/O        | None       |          10 |               0 |   10 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0_BUFGCE                                                                                                                                                                                                 |
| g17       | 18    | BUFGCE/O        | None       |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFGCE                                                                                                                                                                                                 |
| g34       | 5     | BUFGCE/O        | None       |           0 |              22 |   22 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o                                                                                                                                                                                   |
| g35       | 17    | BUFGCE/O        | None       |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg                                                                                                                                                                                                   |
| g36       | 7     | BUFG_GT/O       | X8Y8       |           0 |               1 |    0 |      0 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


66. Clock Region Cell Placement per Global Clock: Region X8Y6
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |           1 |               0 |   0 |      0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                           |
| g2        | 20    | BUFGCE/O        | X7Y6       |          74 |               0 |  70 |      0 |    1 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g7+       | 11    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                                                                                                                                                                                                  |
| g8        | 6     | BUFG_GT/O       | None       |           3 |               0 |   1 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g12       | 8     | BUFG_GT/O       | None       |         336 |               0 | 334 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g31+      | 10    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                                                                                                                                                                                                           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


67. Clock Region Cell Placement per Global Clock: Region X2Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30       | 9     | BUFGCE/O        | None       |           2 |               0 |  2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


68. Clock Region Cell Placement per Global Clock: Region X3Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------+
| g30       | 9     | BUFGCE/O        | None       |          11 |               0 | 11 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                       |
| g32       | 13    | BUFGCE/O        | X7Y6       |           1 |               0 |  0 |      1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/ufpga_lock_clk_o |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


69. Clock Region Cell Placement per Global Clock: Region X4Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           4 |               0 |  4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


70. Clock Region Cell Placement per Global Clock: Region X5Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


71. Clock Region Cell Placement per Global Clock: Region X6Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g9+       | 19    | BUFG_GT/O       | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g16       | 4     | BUFGCE/O        | None       |         126 |               0 | 126 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                           |
| g34       | 5     | BUFGCE/O        | None       |           0 |               5 |   5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o                                                                                                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


72. Clock Region Cell Placement per Global Clock: Region X7Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |         764 |               0 | 764 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                     |
| g2        | 20    | BUFGCE/O        | X7Y6       |           5 |               0 |   5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                            |
| g12       | 8     | BUFG_GT/O       | None       |           5 |               0 |   5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk |
| g16+      | 4     | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                     |
| g34       | 5     | BUFGCE/O        | None       |           0 |             732 | 732 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o                                                             |
| g35+      | 17    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg                                                                             |
| g36+      | 7     | BUFG_GT/O       | X8Y8       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


73. Clock Region Cell Placement per Global Clock: Region X8Y7
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |         281 |               0 | 270 |      0 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                             |
| g3        | 15    | BUFG_GT/O       | None       |         124 |               0 | 115 |      0 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk |
| g7+       | 11    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                    |
| g16       | 4     | BUFGCE/O        | None       |           5 |               0 |   5 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                             |
| g31+      | 10    | BUFGCE/O        | None       |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                             |
| g34       | 5     | BUFGCE/O        | None       |           0 |             117 | 117 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


74. Clock Region Cell Placement per Global Clock: Region X3Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------+
| g30       | 9     | BUFGCE/O        | None       |          56 |               0 | 32 |     24 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                       |
| g32       | 13    | BUFGCE/O        | X7Y6       |          32 |               0 |  0 |     32 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/ufpga_lock_clk_o |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


75. Clock Region Cell Placement per Global Clock: Region X4Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


76. Clock Region Cell Placement per Global Clock: Region X7Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        5820 |               0 | 5750 |     70 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                         |
| g2        | 20    | BUFGCE/O        | X7Y6       |          28 |               0 |   28 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                |
| g16       | 4     | BUFGCE/O        | None       |           2 |               0 |    2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                         |
| g34       | 5     | BUFGCE/O        | None       |           0 |            5750 | 5750 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o |
| g35+      | 17    | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkfbout_clk_wiz_0_bufg                 |
| g36+      | 7     | BUFG_GT/O       | X8Y8       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


77. Clock Region Cell Placement per Global Clock: Region X8Y8
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        4599 |               0 | 4465 |    113 |   21 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                                                                               |
| g3        | 15    | BUFG_GT/O       | None       |        3625 |               0 | 3599 |      7 |   15 |    0 |   0 |  4 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk                                                                                                                                                                                                                                   |
| g6        | 12    | BUFG_GT/O       | None       |        2060 |               0 | 2032 |     21 |    3 |    0 |   0 |  4 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g7        | 11    | BUFGCE/O        | None       |        1119 |               0 | 1113 |      0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                                                                                                                                                                                                                                                      |
| g16       | 4     | BUFGCE/O        | None       |          89 |               0 |   84 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                                                                               |
| g31       | 10    | BUFGCE/O        | None       |         141 |               0 |  141 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                                                                                                                                                                                                                                                               |
| g4        | 14    | BUFG_GT/O       | None       |           7 |               0 |    3 |      0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/sync_clk                                                                                                                                                                                                                                               |
| g33       | 16    | BUFG_GT/O       | None       |           3 |               0 |    3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/socket_clk\\.gt_refclk_fabric                                                                                                                                                                                                                                   |
| g34       | 5     | BUFGCE/O        | None       |           0 |            3632 | 3632 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o                                                                                                                                                                                                                                       |
| g36+      | 7     | BUFG_GT/O       | X8Y8       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1                                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


78. Clock Region Cell Placement per Global Clock: Region X7Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |          10 |               0 |   10 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                           |
| g2        | 20    | BUFGCE/O        | X7Y6       |        2353 |               0 | 2353 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g10       | 2     | BUFG_GT/O       | None       |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g11       | 7     | BUFG_GT/O       | None       |           4 |               0 |    4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g16+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                           |
| g34       | 5     | BUFGCE/O        | None       |           0 |              10 |   10 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o                                                                                                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


79. Clock Region Cell Placement per Global Clock: Region X8Y9
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 23    | BUFGCE/O        | None       |        1438 |               0 | 1416 |      7 |   15 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk2                                                                                                                                                                                                                                                               |
| g2        | 20    | BUFGCE/O        | X7Y6       |         243 |               0 |  243 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                                                                      |
| g3        | 15    | BUFG_GT/O       | None       |        1370 |               0 | 1357 |      3 |   10 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket256\\.user_clk                                                                                                                                                                                                                                   |
| g6        | 12    | BUFG_GT/O       | None       |         765 |               0 |  753 |     11 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g7        | 11    | BUFGCE/O        | None       |         766 |               0 |  764 |      0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7                                                                                                                                                                                                                                                                      |
| g16       | 4     | BUFGCE/O        | None       |         388 |               0 |  384 |      4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk5                                                                                                                                                                                                                                                               |
| g31       | 10    | BUFGCE/O        | None       |          25 |               0 |   25 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/haps_infra_clk4                                                                                                                                                                                                                                                               |
| g34       | 5     | BUFGCE/O        | None       |           0 |             949 |  949 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o                                                                                                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


80. Clock Region Cell Placement per Global Clock: Region X4Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


81. Clock Region Cell Placement per Global Clock: Region X5Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9        | 19    | BUFG_GT/O       | None       |           2 |               0 |  2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


82. Clock Region Cell Placement per Global Clock: Region X6Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9+       | 19    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g30       | 9     | BUFGCE/O        | None       |           4 |               0 |  4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


83. Clock Region Cell Placement per Global Clock: Region X7Y10
--------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6              |         276 |               1 | 271 |      4 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g10+      | 2     | BUFG_GT/O       | None              |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g11+      | 7     | BUFG_GT/O       | None              |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g15       | 21    | BUFG_GT/O       | None              |           3 |               0 |   3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g28       | 23    | BUFGCE_DIV/O    | BUFGCE_DIV_X1Y40* |         314 |               0 | 312 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_rx_bank69_block1/rxclkdiv4                                                                                                                                                                                                                                                                     |
| g30       | 9     | BUFGCE/O        | None              |           1 |               0 |   1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
| g29       | 0     | BUFGCE/O        | X7Y10             |         126 |               2 | 118 |      8 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_rx_bank69_block1/fifo_rd_clk                                                                                                                                                                                                                                                                   |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


84. Clock Region Cell Placement per Global Clock: Region X8Y10
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |         110 |               0 |  107 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g11       | 7     | BUFG_GT/O       | None       |        1351 |               0 | 1331 |     18 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g15       | 21    | BUFG_GT/O       | None       |         395 |               0 |  387 |      6 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


85. Clock Region Cell Placement per Global Clock: Region X4Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


86. Clock Region Cell Placement per Global Clock: Region X5Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


87. Clock Region Cell Placement per Global Clock: Region X6Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


88. Clock Region Cell Placement per Global Clock: Region X7Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           3 |               0 |  3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g10+      | 2     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g11+      | 7     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g15+      | 21    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
| g30       | 9     | BUFGCE/O        | None       |           2 |               0 |  2 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                                                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


89. Clock Region Cell Placement per Global Clock: Region X8Y11
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |         235 |               0 | 232 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g11       | 7     | BUFG_GT/O       | None       |          10 |               0 |   8 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g15       | 21    | BUFG_GT/O       | None       |         370 |               0 | 368 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[3].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


90. Clock Region Cell Placement per Global Clock: Region X2Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           4 |               0 |  4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


91. Clock Region Cell Placement per Global Clock: Region X3Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


92. Clock Region Cell Placement per Global Clock: Region X4Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


93. Clock Region Cell Placement per Global Clock: Region X5Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


94. Clock Region Cell Placement per Global Clock: Region X6Y12
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


95. Clock Region Cell Placement per Global Clock: Region X7Y12
--------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6              |         267 |               1 | 261 |      4 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g10+      | 2     | BUFG_GT/O       | None              |           0 |               0 |   0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g24       | 23    | BUFGCE_DIV/O    | BUFGCE_DIV_X1Y48* |         347 |               0 | 343 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_rx_bank71_block2/rxclkdiv4                                                                                                                                                                                                                                                                     |
| g25       | 0     | BUFGCE/O        | X7Y12             |         249 |               4 | 233 |     16 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_rx_bank71_block2/fifo_rd_clk                                                                                                                                                                                                                                                                   |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Constraint column, symbol '*' indicates multiple constraint types applied to the clock driver. Please check for potential conflicts.
***** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


96. Clock Region Cell Placement per Global Clock: Region X1Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           4 |               0 |  4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


97. Clock Region Cell Placement per Global Clock: Region X2Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


98. Clock Region Cell Placement per Global Clock: Region X3Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


99. Clock Region Cell Placement per Global Clock: Region X4Y13
--------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


100. Clock Region Cell Placement per Global Clock: Region X5Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


101. Clock Region Cell Placement per Global Clock: Region X6Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


102. Clock Region Cell Placement per Global Clock: Region X7Y13
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g10+      | 2     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


103. Clock Region Cell Placement per Global Clock: Region X2Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


104. Clock Region Cell Placement per Global Clock: Region X3Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


105. Clock Region Cell Placement per Global Clock: Region X4Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


106. Clock Region Cell Placement per Global Clock: Region X5Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


107. Clock Region Cell Placement per Global Clock: Region X6Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


108. Clock Region Cell Placement per Global Clock: Region X7Y14
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g10+      | 2     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


109. Clock Region Cell Placement per Global Clock: Region X7Y15
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g10+      | 2     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g14       | 22    | BUFG_GT/O       | None       |           3 |               0 |  3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


110. Clock Region Cell Placement per Global Clock: Region X8Y15
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |         201 |               0 |  198 |      3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g10       | 2     | BUFG_GT/O       | None       |        1357 |               0 | 1337 |     18 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g14       | 22    | BUFG_GT/O       | None       |         747 |               0 |  739 |      6 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


111. Clock Region Cell Placement per Global Clock: Region X0Y16
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net  |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
| g30       | 9     | BUFGCE/O        | None       |           3 |               0 |  3 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


112. Clock Region Cell Placement per Global Clock: Region X1Y16
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


113. Clock Region Cell Placement per Global Clock: Region X2Y16
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           1 |               0 |  1 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


114. Clock Region Cell Placement per Global Clock: Region X3Y16
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           4 |               0 |  4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


115. Clock Region Cell Placement per Global Clock: Region X4Y16
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


116. Clock Region Cell Placement per Global Clock: Region X5Y16
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


117. Clock Region Cell Placement per Global Clock: Region X6Y16
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


118. Clock Region Cell Placement per Global Clock: Region X7Y16
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g10+      | 2     | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g14+      | 22    | BUFG_GT/O       | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


119. Clock Region Cell Placement per Global Clock: Region X8Y16
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                              |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |         149 |               0 | 146 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3                                                                                                                                                                                                                  |
| g10       | 2     | BUFG_GT/O       | None       |           4 |               0 |   2 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out |
| g14       | 22    | BUFG_GT/O       | None       |          18 |               0 |  16 |      0 |    0 |    0 |   0 |  2 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[2].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


120. Clock Region Cell Placement per Global Clock: Region X0Y17
---------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6              |         266 |               1 | 261 |      4 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g18       | 23    | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y68* |         347 |               0 | 343 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_rx_bank36_block3/rxclkdiv4                                                    |
| g19       | 0     | BUFGCE/O        | X0Y17             |         252 |               4 | 236 |     16 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_rx_bank36_block3/fifo_rd_clk                                                  |
| g30       | 9     | BUFGCE/O        | None              |           4 |               0 |   4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                            |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


121. Clock Region Cell Placement per Global Clock: Region X1Y17
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


122. Clock Region Cell Placement per Global Clock: Region X2Y17
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


123. Clock Region Cell Placement per Global Clock: Region X3Y17
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


124. Clock Region Cell Placement per Global Clock: Region X4Y17
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g30+      | 9     | BUFGCE/O        | None       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | clkz                                                                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


125. Clock Region Cell Placement per Global Clock: Region X5Y17
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


126. Clock Region Cell Placement per Global Clock: Region X6Y17
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


127. Clock Region Cell Placement per Global Clock: Region X7Y17
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


128. Clock Region Cell Placement per Global Clock: Region X0Y18
---------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6              |         267 |               1 | 262 |      4 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g20       | 23    | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y72* |         347 |               0 | 343 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_rx_bank37_block4/rxclkdiv4                                                    |
| g21       | 0     | BUFGCE/O        | X0Y18             |         252 |               4 | 236 |     16 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_rx_bank37_block4/fifo_rd_clk                                                  |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


129. Clock Region Cell Placement per Global Clock: Region X1Y18
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


130. Clock Region Cell Placement per Global Clock: Region X2Y18
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6       |           4 |               0 |  4 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


131. Clock Region Cell Placement per Global Clock: Region X3Y18
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


132. Clock Region Cell Placement per Global Clock: Region X4Y18
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


133. Clock Region Cell Placement per Global Clock: Region X5Y18
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


134. Clock Region Cell Placement per Global Clock: Region X6Y18
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


135. Clock Region Cell Placement per Global Clock: Region X7Y18
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


136. Clock Region Cell Placement per Global Clock: Region X0Y19
---------------------------------------------------------------

+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint        | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2        | 20    | BUFGCE/O        | X7Y6              |         267 |               1 | 262 |      4 |    0 |    0 |   0 |  0 |    0 |   1 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
| g22       | 23    | BUFGCE_DIV/O    | BUFGCE_DIV_X0Y76* |         347 |               0 | 343 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_rx_bank38_block5/rxclkdiv4                                                    |
| g23       | 0     | BUFGCE/O        | X0Y19             |         252 |               4 | 236 |     16 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | hstdm_clkgen_1200_rx_bank38_block5/fifo_rd_clk                                                  |
+-----------+-------+-----------------+-------------------+-------------+-----------------+-----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


137. Clock Region Cell Placement per Global Clock: Region X1Y19
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


138. Clock Region Cell Placement per Global Clock: Region X2Y19
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


139. Clock Region Cell Placement per Global Clock: Region X3Y19
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


140. Clock Region Cell Placement per Global Clock: Region X4Y19
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


141. Clock Region Cell Placement per Global Clock: Region X5Y19
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


142. Clock Region Cell Placement per Global Clock: Region X6Y19
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


143. Clock Region Cell Placement per Global Clock: Region X7Y19
---------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
| g2+       | 20    | BUFGCE/O        | X7Y6       |           0 |               0 |  0 |      0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


