Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
<<<<<<< HEAD
| Date         : Fri Nov  6 03:15:10 2020
| Host         : Amrish running 64-bit major release  (build 9200)
=======
| Date         : Tue Nov  3 20:46:32 2020
| Host         : DESKTOP-6N6MSBK running 64-bit major release  (build 9200)
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
<<<<<<< HEAD
5. checking no_input_delay (25)
6. checking no_output_delay (34)
=======
5. checking no_input_delay (24)
6. checking no_output_delay (27)
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


<<<<<<< HEAD
6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)
=======
6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
    -32.865     -580.327                    102                 3510        0.034        0.000                      0                 3510        4.500        0.000                       0                  1759  
=======
      3.705        0.000                      0                  177        0.147        0.000                      0                  177        4.500        0.000                       0                    85  
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
clk_0             -32.865     -580.327                    102                 3510        0.034        0.000                      0                 3510        4.500        0.000                       0                  1759  
=======
clk_0               3.705        0.000                      0                  177        0.147        0.000                      0                  177        4.500        0.000                       0                    85  
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

<<<<<<< HEAD
Setup :          102  Failing Endpoints,  Worst Slack      -32.865ns,  Total Violation     -580.327ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
=======
Setup :            0  Failing Endpoints,  Worst Slack        3.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (VIOLATED) :        -32.865ns  (required time - arrival time)
  Source:                 manual_tester/M_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[0]/D
=======
Slack (MET) :             3.705ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[1]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        42.858ns  (logic 28.332ns (66.107%)  route 14.526ns (33.893%))
  Logic Levels:           105  (CARRY4=84 DSP48E1=1 LUT2=1 LUT3=15 LUT6=4)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
=======
  Data Path Delay:        6.278ns  (logic 4.257ns (67.811%)  route 2.021ns (32.189%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.572     5.156    manual_tester/CLK
    SLICE_X55Y0          FDRE                                         r  manual_tester/M_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  manual_tester/M_b_q_reg[0]/Q
                         net (fo=53, routed)          0.476     6.089    manual_tester/alu/arithmeticUnit/s1_0[0]
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.213 r  manual_tester/alu/arithmeticUnit/s2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.213    manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.726 r  manual_tester/alu/arithmeticUnit/s2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.726    manual_tester/alu/arithmeticUnit/s2_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.843 r  manual_tester/alu/arithmeticUnit/s2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.843    manual_tester/alu/arithmeticUnit/s2_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  manual_tester/alu/arithmeticUnit/s2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.960    manual_tester/alu/arithmeticUnit/s2_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  manual_tester/alu/arithmeticUnit/s2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.077    manual_tester/alu/arithmeticUnit/s2_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.331 r  manual_tester/alu/arithmeticUnit/s1_i_1/CO[0]
                         net (fo=20, routed)          0.901     8.232    manual_tester/alu/arithmeticUnit/A[15]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.599 r  manual_tester/alu/arithmeticUnit/s1_i_236/O
                         net (fo=1, routed)           0.000     8.599    manual_tester/alu/arithmeticUnit/s1_i_236_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.149 r  manual_tester/alu/arithmeticUnit/s1_i_180/CO[3]
                         net (fo=1, routed)           0.000     9.149    manual_tester/alu/arithmeticUnit/s1_i_180_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  manual_tester/alu/arithmeticUnit/s1_i_121/CO[3]
                         net (fo=1, routed)           0.000     9.263    manual_tester/alu/arithmeticUnit/s1_i_121_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  manual_tester/alu/arithmeticUnit/s1_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.377    manual_tester/alu/arithmeticUnit/s1_i_57_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.491 r  manual_tester/alu/arithmeticUnit/s1_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.491    manual_tester/alu/arithmeticUnit/s1_i_16_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.648 r  manual_tester/alu/arithmeticUnit/s1_i_2/CO[1]
                         net (fo=20, routed)          0.631    10.279    manual_tester/alu/arithmeticUnit/A[14]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    10.608 r  manual_tester/alu/arithmeticUnit/s1_i_239/O
                         net (fo=1, routed)           0.000    10.608    manual_tester/alu/arithmeticUnit/s1_i_239_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.141 r  manual_tester/alu/arithmeticUnit/s1_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.141    manual_tester/alu/arithmeticUnit/s1_i_185_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.258 r  manual_tester/alu/arithmeticUnit/s1_i_126/CO[3]
                         net (fo=1, routed)           0.000    11.258    manual_tester/alu/arithmeticUnit/s1_i_126_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  manual_tester/alu/arithmeticUnit/s1_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.375    manual_tester/alu/arithmeticUnit/s1_i_62_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  manual_tester/alu/arithmeticUnit/s1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.492    manual_tester/alu/arithmeticUnit/s1_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.649 r  manual_tester/alu/arithmeticUnit/s1_i_3/CO[1]
                         net (fo=20, routed)          0.583    12.232    manual_tester/alu/arithmeticUnit/A[13]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    12.564 r  manual_tester/alu/arithmeticUnit/s1_i_242/O
                         net (fo=1, routed)           0.000    12.564    manual_tester/alu/arithmeticUnit/s1_i_242_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  manual_tester/alu/arithmeticUnit/s1_i_190/CO[3]
                         net (fo=1, routed)           0.000    13.114    manual_tester/alu/arithmeticUnit/s1_i_190_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  manual_tester/alu/arithmeticUnit/s1_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.228    manual_tester/alu/arithmeticUnit/s1_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  manual_tester/alu/arithmeticUnit/s1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.342    manual_tester/alu/arithmeticUnit/s1_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  manual_tester/alu/arithmeticUnit/s1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.456    manual_tester/alu/arithmeticUnit/s1_i_22_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.613 r  manual_tester/alu/arithmeticUnit/s1_i_4/CO[1]
                         net (fo=20, routed)          0.724    14.338    manual_tester/alu/arithmeticUnit/A[12]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    14.667 r  manual_tester/alu/arithmeticUnit/s1_i_245/O
                         net (fo=1, routed)           0.000    14.667    manual_tester/alu/arithmeticUnit/s1_i_245_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.217 r  manual_tester/alu/arithmeticUnit/s1_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.217    manual_tester/alu/arithmeticUnit/s1_i_195_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  manual_tester/alu/arithmeticUnit/s1_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.331    manual_tester/alu/arithmeticUnit/s1_i_136_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  manual_tester/alu/arithmeticUnit/s1_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.445    manual_tester/alu/arithmeticUnit/s1_i_72_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  manual_tester/alu/arithmeticUnit/s1_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.559    manual_tester/alu/arithmeticUnit/s1_i_25_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.716 r  manual_tester/alu/arithmeticUnit/s1_i_5/CO[1]
                         net (fo=20, routed)          0.669    16.385    manual_tester/alu/arithmeticUnit/A[11]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    16.714 r  manual_tester/alu/arithmeticUnit/s1_i_248/O
                         net (fo=1, routed)           0.000    16.714    manual_tester/alu/arithmeticUnit/s1_i_248_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.247 r  manual_tester/alu/arithmeticUnit/s1_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.247    manual_tester/alu/arithmeticUnit/s1_i_200_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  manual_tester/alu/arithmeticUnit/s1_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.364    manual_tester/alu/arithmeticUnit/s1_i_141_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  manual_tester/alu/arithmeticUnit/s1_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.481    manual_tester/alu/arithmeticUnit/s1_i_77_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.598 r  manual_tester/alu/arithmeticUnit/s1_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.598    manual_tester/alu/arithmeticUnit/s1_i_28_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.755 r  manual_tester/alu/arithmeticUnit/s1_i_6/CO[1]
                         net (fo=20, routed)          0.599    18.354    manual_tester/alu/arithmeticUnit/A[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    18.686 r  manual_tester/alu/arithmeticUnit/s1_i_251/O
                         net (fo=1, routed)           0.000    18.686    manual_tester/alu/arithmeticUnit/s1_i_251_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.236 r  manual_tester/alu/arithmeticUnit/s1_i_205/CO[3]
                         net (fo=1, routed)           0.000    19.236    manual_tester/alu/arithmeticUnit/s1_i_205_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.350 r  manual_tester/alu/arithmeticUnit/s1_i_146/CO[3]
                         net (fo=1, routed)           0.000    19.350    manual_tester/alu/arithmeticUnit/s1_i_146_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.464 r  manual_tester/alu/arithmeticUnit/s1_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.464    manual_tester/alu/arithmeticUnit/s1_i_82_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.578 r  manual_tester/alu/arithmeticUnit/s1_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.578    manual_tester/alu/arithmeticUnit/s1_i_31_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.735 r  manual_tester/alu/arithmeticUnit/s1_i_7/CO[1]
                         net (fo=20, routed)          0.658    20.394    manual_tester/alu/arithmeticUnit/A[9]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.723 r  manual_tester/alu/arithmeticUnit/s1_i_254/O
                         net (fo=1, routed)           0.000    20.723    manual_tester/alu/arithmeticUnit/s1_i_254_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.273 r  manual_tester/alu/arithmeticUnit/s1_i_210/CO[3]
                         net (fo=1, routed)           0.000    21.273    manual_tester/alu/arithmeticUnit/s1_i_210_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  manual_tester/alu/arithmeticUnit/s1_i_151/CO[3]
                         net (fo=1, routed)           0.000    21.387    manual_tester/alu/arithmeticUnit/s1_i_151_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  manual_tester/alu/arithmeticUnit/s1_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.501    manual_tester/alu/arithmeticUnit/s1_i_87_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  manual_tester/alu/arithmeticUnit/s1_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.615    manual_tester/alu/arithmeticUnit/s1_i_34_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.772 r  manual_tester/alu/arithmeticUnit/s1_i_8/CO[1]
                         net (fo=20, routed)          0.698    22.470    manual_tester/alu/arithmeticUnit/A[8]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.799 r  manual_tester/alu/arithmeticUnit/s1_i_257/O
                         net (fo=1, routed)           0.000    22.799    manual_tester/alu/arithmeticUnit/s1_i_257_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.349 r  manual_tester/alu/arithmeticUnit/s1_i_215/CO[3]
                         net (fo=1, routed)           0.000    23.349    manual_tester/alu/arithmeticUnit/s1_i_215_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.463 r  manual_tester/alu/arithmeticUnit/s1_i_156/CO[3]
                         net (fo=1, routed)           0.000    23.463    manual_tester/alu/arithmeticUnit/s1_i_156_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.577 r  manual_tester/alu/arithmeticUnit/s1_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.577    manual_tester/alu/arithmeticUnit/s1_i_92_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.691 r  manual_tester/alu/arithmeticUnit/s1_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.691    manual_tester/alu/arithmeticUnit/s1_i_37_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.848 r  manual_tester/alu/arithmeticUnit/s1_i_9/CO[1]
                         net (fo=20, routed)          0.843    24.691    manual_tester/alu/arithmeticUnit/A[7]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.020 r  manual_tester/alu/arithmeticUnit/s1_i_260/O
                         net (fo=1, routed)           0.000    25.020    manual_tester/alu/arithmeticUnit/s1_i_260_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.553 r  manual_tester/alu/arithmeticUnit/s1_i_220/CO[3]
                         net (fo=1, routed)           0.000    25.553    manual_tester/alu/arithmeticUnit/s1_i_220_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.670 r  manual_tester/alu/arithmeticUnit/s1_i_161/CO[3]
                         net (fo=1, routed)           0.000    25.670    manual_tester/alu/arithmeticUnit/s1_i_161_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.787 r  manual_tester/alu/arithmeticUnit/s1_i_97/CO[3]
                         net (fo=1, routed)           0.000    25.787    manual_tester/alu/arithmeticUnit/s1_i_97_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.904 r  manual_tester/alu/arithmeticUnit/s1_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.904    manual_tester/alu/arithmeticUnit/s1_i_40_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.061 r  manual_tester/alu/arithmeticUnit/s1_i_10/CO[1]
                         net (fo=20, routed)          0.705    26.767    manual_tester/alu/arithmeticUnit/A[6]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    27.099 r  manual_tester/alu/arithmeticUnit/s1_i_263/O
                         net (fo=1, routed)           0.000    27.099    manual_tester/alu/arithmeticUnit/s1_i_263_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.632 r  manual_tester/alu/arithmeticUnit/s1_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.632    manual_tester/alu/arithmeticUnit/s1_i_225_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.749 r  manual_tester/alu/arithmeticUnit/s1_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.749    manual_tester/alu/arithmeticUnit/s1_i_166_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.866 r  manual_tester/alu/arithmeticUnit/s1_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.866    manual_tester/alu/arithmeticUnit/s1_i_102_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.983 r  manual_tester/alu/arithmeticUnit/s1_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.983    manual_tester/alu/arithmeticUnit/s1_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.140 r  manual_tester/alu/arithmeticUnit/s1_i_11/CO[1]
                         net (fo=20, routed)          0.652    28.791    manual_tester/alu/arithmeticUnit/A[5]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    29.123 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_20/O
                         net (fo=1, routed)           0.000    29.123    manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.673 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.673    manual_tester/alu/arithmeticUnit/s2__972_carry_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.787 r  manual_tester/alu/arithmeticUnit/s1_i_171/CO[3]
                         net (fo=1, routed)           0.000    29.787    manual_tester/alu/arithmeticUnit/s1_i_171_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.901 r  manual_tester/alu/arithmeticUnit/s1_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.901    manual_tester/alu/arithmeticUnit/s1_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.015 r  manual_tester/alu/arithmeticUnit/s1_i_46/CO[3]
                         net (fo=1, routed)           0.009    30.024    manual_tester/alu/arithmeticUnit/s1_i_46_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.181 r  manual_tester/alu/arithmeticUnit/s1_i_12/CO[1]
                         net (fo=20, routed)          0.772    30.953    manual_tester/alu/arithmeticUnit/A[4]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    31.282 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_17/O
                         net (fo=1, routed)           0.000    31.282    manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.815 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.815    manual_tester/alu/arithmeticUnit/s2__972_carry_i_10_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.932 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    31.941    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  manual_tester/alu/arithmeticUnit/s1_i_112/CO[3]
                         net (fo=1, routed)           0.000    32.058    manual_tester/alu/arithmeticUnit/s1_i_112_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.175 r  manual_tester/alu/arithmeticUnit/s1_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.175    manual_tester/alu/arithmeticUnit/s1_i_49_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.332 r  manual_tester/alu/arithmeticUnit/s1_i_13/CO[1]
                         net (fo=20, routed)          0.731    33.063    manual_tester/alu/arithmeticUnit/A[3]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.395 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_13/O
                         net (fo=1, routed)           0.000    33.395    manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.945 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.945    manual_tester/alu/arithmeticUnit/s2__972_carry_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.059    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.173    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  manual_tester/alu/arithmeticUnit/s1_i_52/CO[3]
                         net (fo=1, routed)           0.009    34.296    manual_tester/alu/arithmeticUnit/s1_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.453 r  manual_tester/alu/arithmeticUnit/s1_i_14/CO[1]
                         net (fo=20, routed)          0.790    35.243    manual_tester/alu/arithmeticUnit/A[2]
    SLICE_X53Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.028 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.028    manual_tester/alu/arithmeticUnit/s2__972_carry_i_1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.142    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.256    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.370    manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.527 r  manual_tester/alu/arithmeticUnit/s1_i_15/CO[1]
                         net (fo=20, routed)          0.920    37.447    manual_tester/alu/arithmeticUnit/A[1]
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.329    37.776 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_4/O
                         net (fo=1, routed)           0.000    37.776    manual_tester/alu/arithmeticUnit/s2__972_carry_i_4_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.309 r  manual_tester/alu/arithmeticUnit/s2__972_carry/CO[3]
                         net (fo=1, routed)           0.009    38.318    manual_tester/alu/arithmeticUnit/s2__972_carry_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.435 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.435    manual_tester/alu/arithmeticUnit/s2__972_carry__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.552 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.552    manual_tester/alu/arithmeticUnit/s2__972_carry__1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.669 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.669    manual_tester/alu/arithmeticUnit/s2__972_carry__2_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.923 r  manual_tester/alu/arithmeticUnit/s2__972_carry__3/CO[0]
                         net (fo=1, routed)           0.523    39.446    manual_tester/alu/arithmeticUnit/A[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      4.084    43.530 r  manual_tester/alu/arithmeticUnit/s1/P[0]
                         net (fo=1, routed)           0.759    44.289    manual_tester/alu/arithmeticUnit/s1_n_105
    SLICE_X54Y29         LUT3 (Prop_lut3_I2_O)        0.124    44.413 r  manual_tester/alu/arithmeticUnit/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    44.413    manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.926 r  manual_tester/alu/arithmeticUnit/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    44.926    manual_tester/alu/arithmeticUnit/s0_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.043 r  manual_tester/alu/arithmeticUnit/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.043    manual_tester/alu/arithmeticUnit/s0_carry__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.160 r  manual_tester/alu/arithmeticUnit/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.160    manual_tester/alu/arithmeticUnit/s0_carry__1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    45.483 f  manual_tester/alu/arithmeticUnit/s0_carry__2/O[1]
                         net (fo=1, routed)           0.448    45.931    manual_tester/alu/arithmeticUnit/s[13]
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.306    46.237 r  manual_tester/alu/arithmeticUnit/M_out_q[13]_i_6/O
                         net (fo=2, routed)           0.958    47.195    manual_tester/alu/arithmeticUnit/M_out_q[13]_i_6_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    47.319 r  manual_tester/alu/arithmeticUnit/M_out_q[0]_i_6_comp/O
                         net (fo=1, routed)           0.286    47.605    manual_tester/alu/arithmeticUnit/M_out_q[0]_i_6_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    47.729 r  manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_comp/O
                         net (fo=1, routed)           0.161    47.890    manual_tester/alu/arithmeticUnit/M_out_q[0]_i_2_n_0
    SLICE_X52Y29         LUT6 (Prop_lut6_I4_O)        0.124    48.014 r  manual_tester/alu/arithmeticUnit/M_out_q[0]_i_1/O
                         net (fo=1, routed)           0.000    48.014    manual_tester/M_out_d[0]
    SLICE_X52Y29         FDRE                                         r  manual_tester/M_out_q_reg[0]/D
=======
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[1]
                         net (fo=1, routed)           1.368    10.609    manual_tester/alu/arithmeticUnit/s0_n_104
    SLICE_X58Y55         LUT4 (Prop_lut4_I0_O)        0.124    10.733 r  manual_tester/alu/arithmeticUnit/M_out_q[1]_i_4/O
                         net (fo=1, routed)           0.653    11.386    manual_tester/alu/arithmeticUnit/M_out_q[1]_i_4_n_0
    SLICE_X60Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.510 r  manual_tester/alu/arithmeticUnit/M_out_q[1]_i_1/O
                         net (fo=1, routed)           0.000    11.510    manual_tester/M_out_d[1]
    SLICE_X60Y55         FDRE                                         r  manual_tester/M_out_q_reg[1]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.441    14.846    manual_tester/CLK
    SLICE_X52Y29         FDRE                                         r  manual_tester/M_out_q_reg[0]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X52Y29         FDRE (Setup_fdre_C_D)        0.079    15.149    manual_tester/M_out_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -48.014    
  -------------------------------------------------------------------
                         slack                                -32.865    

Slack (VIOLATED) :        -32.222ns  (required time - arrival time)
  Source:                 manual_tester/M_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[11]/D
=======
                         net (fo=85, routed)          1.508    14.912    manual_tester/CLK
    SLICE_X60Y55         FDRE                                         r  manual_tester/M_out_q_reg[1]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y55         FDRE (Setup_fdre_C_D)        0.081    15.216    manual_tester/M_out_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                  3.705    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[13]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        42.236ns  (logic 28.084ns (66.492%)  route 14.152ns (33.508%))
  Logic Levels:           103  (CARRY4=83 DSP48E1=1 LUT2=2 LUT3=15 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
=======
  Data Path Delay:        6.211ns  (logic 4.257ns (68.540%)  route 1.954ns (31.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.572     5.156    manual_tester/CLK
    SLICE_X55Y0          FDRE                                         r  manual_tester/M_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  manual_tester/M_b_q_reg[0]/Q
                         net (fo=53, routed)          0.476     6.089    manual_tester/alu/arithmeticUnit/s1_0[0]
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.213 r  manual_tester/alu/arithmeticUnit/s2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.213    manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.726 r  manual_tester/alu/arithmeticUnit/s2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.726    manual_tester/alu/arithmeticUnit/s2_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.843 r  manual_tester/alu/arithmeticUnit/s2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.843    manual_tester/alu/arithmeticUnit/s2_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  manual_tester/alu/arithmeticUnit/s2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.960    manual_tester/alu/arithmeticUnit/s2_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  manual_tester/alu/arithmeticUnit/s2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.077    manual_tester/alu/arithmeticUnit/s2_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.331 r  manual_tester/alu/arithmeticUnit/s1_i_1/CO[0]
                         net (fo=20, routed)          0.901     8.232    manual_tester/alu/arithmeticUnit/A[15]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.599 r  manual_tester/alu/arithmeticUnit/s1_i_236/O
                         net (fo=1, routed)           0.000     8.599    manual_tester/alu/arithmeticUnit/s1_i_236_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.149 r  manual_tester/alu/arithmeticUnit/s1_i_180/CO[3]
                         net (fo=1, routed)           0.000     9.149    manual_tester/alu/arithmeticUnit/s1_i_180_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  manual_tester/alu/arithmeticUnit/s1_i_121/CO[3]
                         net (fo=1, routed)           0.000     9.263    manual_tester/alu/arithmeticUnit/s1_i_121_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  manual_tester/alu/arithmeticUnit/s1_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.377    manual_tester/alu/arithmeticUnit/s1_i_57_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.491 r  manual_tester/alu/arithmeticUnit/s1_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.491    manual_tester/alu/arithmeticUnit/s1_i_16_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.648 r  manual_tester/alu/arithmeticUnit/s1_i_2/CO[1]
                         net (fo=20, routed)          0.631    10.279    manual_tester/alu/arithmeticUnit/A[14]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    10.608 r  manual_tester/alu/arithmeticUnit/s1_i_239/O
                         net (fo=1, routed)           0.000    10.608    manual_tester/alu/arithmeticUnit/s1_i_239_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.141 r  manual_tester/alu/arithmeticUnit/s1_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.141    manual_tester/alu/arithmeticUnit/s1_i_185_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.258 r  manual_tester/alu/arithmeticUnit/s1_i_126/CO[3]
                         net (fo=1, routed)           0.000    11.258    manual_tester/alu/arithmeticUnit/s1_i_126_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  manual_tester/alu/arithmeticUnit/s1_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.375    manual_tester/alu/arithmeticUnit/s1_i_62_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  manual_tester/alu/arithmeticUnit/s1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.492    manual_tester/alu/arithmeticUnit/s1_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.649 r  manual_tester/alu/arithmeticUnit/s1_i_3/CO[1]
                         net (fo=20, routed)          0.583    12.232    manual_tester/alu/arithmeticUnit/A[13]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    12.564 r  manual_tester/alu/arithmeticUnit/s1_i_242/O
                         net (fo=1, routed)           0.000    12.564    manual_tester/alu/arithmeticUnit/s1_i_242_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  manual_tester/alu/arithmeticUnit/s1_i_190/CO[3]
                         net (fo=1, routed)           0.000    13.114    manual_tester/alu/arithmeticUnit/s1_i_190_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  manual_tester/alu/arithmeticUnit/s1_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.228    manual_tester/alu/arithmeticUnit/s1_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  manual_tester/alu/arithmeticUnit/s1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.342    manual_tester/alu/arithmeticUnit/s1_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  manual_tester/alu/arithmeticUnit/s1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.456    manual_tester/alu/arithmeticUnit/s1_i_22_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.613 r  manual_tester/alu/arithmeticUnit/s1_i_4/CO[1]
                         net (fo=20, routed)          0.724    14.338    manual_tester/alu/arithmeticUnit/A[12]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    14.667 r  manual_tester/alu/arithmeticUnit/s1_i_245/O
                         net (fo=1, routed)           0.000    14.667    manual_tester/alu/arithmeticUnit/s1_i_245_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.217 r  manual_tester/alu/arithmeticUnit/s1_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.217    manual_tester/alu/arithmeticUnit/s1_i_195_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  manual_tester/alu/arithmeticUnit/s1_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.331    manual_tester/alu/arithmeticUnit/s1_i_136_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  manual_tester/alu/arithmeticUnit/s1_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.445    manual_tester/alu/arithmeticUnit/s1_i_72_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  manual_tester/alu/arithmeticUnit/s1_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.559    manual_tester/alu/arithmeticUnit/s1_i_25_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.716 r  manual_tester/alu/arithmeticUnit/s1_i_5/CO[1]
                         net (fo=20, routed)          0.669    16.385    manual_tester/alu/arithmeticUnit/A[11]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    16.714 r  manual_tester/alu/arithmeticUnit/s1_i_248/O
                         net (fo=1, routed)           0.000    16.714    manual_tester/alu/arithmeticUnit/s1_i_248_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.247 r  manual_tester/alu/arithmeticUnit/s1_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.247    manual_tester/alu/arithmeticUnit/s1_i_200_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  manual_tester/alu/arithmeticUnit/s1_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.364    manual_tester/alu/arithmeticUnit/s1_i_141_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  manual_tester/alu/arithmeticUnit/s1_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.481    manual_tester/alu/arithmeticUnit/s1_i_77_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.598 r  manual_tester/alu/arithmeticUnit/s1_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.598    manual_tester/alu/arithmeticUnit/s1_i_28_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.755 r  manual_tester/alu/arithmeticUnit/s1_i_6/CO[1]
                         net (fo=20, routed)          0.599    18.354    manual_tester/alu/arithmeticUnit/A[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    18.686 r  manual_tester/alu/arithmeticUnit/s1_i_251/O
                         net (fo=1, routed)           0.000    18.686    manual_tester/alu/arithmeticUnit/s1_i_251_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.236 r  manual_tester/alu/arithmeticUnit/s1_i_205/CO[3]
                         net (fo=1, routed)           0.000    19.236    manual_tester/alu/arithmeticUnit/s1_i_205_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.350 r  manual_tester/alu/arithmeticUnit/s1_i_146/CO[3]
                         net (fo=1, routed)           0.000    19.350    manual_tester/alu/arithmeticUnit/s1_i_146_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.464 r  manual_tester/alu/arithmeticUnit/s1_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.464    manual_tester/alu/arithmeticUnit/s1_i_82_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.578 r  manual_tester/alu/arithmeticUnit/s1_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.578    manual_tester/alu/arithmeticUnit/s1_i_31_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.735 r  manual_tester/alu/arithmeticUnit/s1_i_7/CO[1]
                         net (fo=20, routed)          0.658    20.394    manual_tester/alu/arithmeticUnit/A[9]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.723 r  manual_tester/alu/arithmeticUnit/s1_i_254/O
                         net (fo=1, routed)           0.000    20.723    manual_tester/alu/arithmeticUnit/s1_i_254_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.273 r  manual_tester/alu/arithmeticUnit/s1_i_210/CO[3]
                         net (fo=1, routed)           0.000    21.273    manual_tester/alu/arithmeticUnit/s1_i_210_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  manual_tester/alu/arithmeticUnit/s1_i_151/CO[3]
                         net (fo=1, routed)           0.000    21.387    manual_tester/alu/arithmeticUnit/s1_i_151_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  manual_tester/alu/arithmeticUnit/s1_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.501    manual_tester/alu/arithmeticUnit/s1_i_87_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  manual_tester/alu/arithmeticUnit/s1_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.615    manual_tester/alu/arithmeticUnit/s1_i_34_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.772 r  manual_tester/alu/arithmeticUnit/s1_i_8/CO[1]
                         net (fo=20, routed)          0.698    22.470    manual_tester/alu/arithmeticUnit/A[8]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.799 r  manual_tester/alu/arithmeticUnit/s1_i_257/O
                         net (fo=1, routed)           0.000    22.799    manual_tester/alu/arithmeticUnit/s1_i_257_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.349 r  manual_tester/alu/arithmeticUnit/s1_i_215/CO[3]
                         net (fo=1, routed)           0.000    23.349    manual_tester/alu/arithmeticUnit/s1_i_215_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.463 r  manual_tester/alu/arithmeticUnit/s1_i_156/CO[3]
                         net (fo=1, routed)           0.000    23.463    manual_tester/alu/arithmeticUnit/s1_i_156_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.577 r  manual_tester/alu/arithmeticUnit/s1_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.577    manual_tester/alu/arithmeticUnit/s1_i_92_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.691 r  manual_tester/alu/arithmeticUnit/s1_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.691    manual_tester/alu/arithmeticUnit/s1_i_37_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.848 r  manual_tester/alu/arithmeticUnit/s1_i_9/CO[1]
                         net (fo=20, routed)          0.843    24.691    manual_tester/alu/arithmeticUnit/A[7]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.020 r  manual_tester/alu/arithmeticUnit/s1_i_260/O
                         net (fo=1, routed)           0.000    25.020    manual_tester/alu/arithmeticUnit/s1_i_260_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.553 r  manual_tester/alu/arithmeticUnit/s1_i_220/CO[3]
                         net (fo=1, routed)           0.000    25.553    manual_tester/alu/arithmeticUnit/s1_i_220_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.670 r  manual_tester/alu/arithmeticUnit/s1_i_161/CO[3]
                         net (fo=1, routed)           0.000    25.670    manual_tester/alu/arithmeticUnit/s1_i_161_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.787 r  manual_tester/alu/arithmeticUnit/s1_i_97/CO[3]
                         net (fo=1, routed)           0.000    25.787    manual_tester/alu/arithmeticUnit/s1_i_97_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.904 r  manual_tester/alu/arithmeticUnit/s1_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.904    manual_tester/alu/arithmeticUnit/s1_i_40_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.061 r  manual_tester/alu/arithmeticUnit/s1_i_10/CO[1]
                         net (fo=20, routed)          0.705    26.767    manual_tester/alu/arithmeticUnit/A[6]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    27.099 r  manual_tester/alu/arithmeticUnit/s1_i_263/O
                         net (fo=1, routed)           0.000    27.099    manual_tester/alu/arithmeticUnit/s1_i_263_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.632 r  manual_tester/alu/arithmeticUnit/s1_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.632    manual_tester/alu/arithmeticUnit/s1_i_225_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.749 r  manual_tester/alu/arithmeticUnit/s1_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.749    manual_tester/alu/arithmeticUnit/s1_i_166_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.866 r  manual_tester/alu/arithmeticUnit/s1_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.866    manual_tester/alu/arithmeticUnit/s1_i_102_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.983 r  manual_tester/alu/arithmeticUnit/s1_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.983    manual_tester/alu/arithmeticUnit/s1_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.140 r  manual_tester/alu/arithmeticUnit/s1_i_11/CO[1]
                         net (fo=20, routed)          0.652    28.791    manual_tester/alu/arithmeticUnit/A[5]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    29.123 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_20/O
                         net (fo=1, routed)           0.000    29.123    manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.673 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.673    manual_tester/alu/arithmeticUnit/s2__972_carry_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.787 r  manual_tester/alu/arithmeticUnit/s1_i_171/CO[3]
                         net (fo=1, routed)           0.000    29.787    manual_tester/alu/arithmeticUnit/s1_i_171_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.901 r  manual_tester/alu/arithmeticUnit/s1_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.901    manual_tester/alu/arithmeticUnit/s1_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.015 r  manual_tester/alu/arithmeticUnit/s1_i_46/CO[3]
                         net (fo=1, routed)           0.009    30.024    manual_tester/alu/arithmeticUnit/s1_i_46_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.181 r  manual_tester/alu/arithmeticUnit/s1_i_12/CO[1]
                         net (fo=20, routed)          0.772    30.953    manual_tester/alu/arithmeticUnit/A[4]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    31.282 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_17/O
                         net (fo=1, routed)           0.000    31.282    manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.815 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.815    manual_tester/alu/arithmeticUnit/s2__972_carry_i_10_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.932 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    31.941    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  manual_tester/alu/arithmeticUnit/s1_i_112/CO[3]
                         net (fo=1, routed)           0.000    32.058    manual_tester/alu/arithmeticUnit/s1_i_112_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.175 r  manual_tester/alu/arithmeticUnit/s1_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.175    manual_tester/alu/arithmeticUnit/s1_i_49_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.332 r  manual_tester/alu/arithmeticUnit/s1_i_13/CO[1]
                         net (fo=20, routed)          0.731    33.063    manual_tester/alu/arithmeticUnit/A[3]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.395 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_13/O
                         net (fo=1, routed)           0.000    33.395    manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.945 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.945    manual_tester/alu/arithmeticUnit/s2__972_carry_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.059    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.173    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  manual_tester/alu/arithmeticUnit/s1_i_52/CO[3]
                         net (fo=1, routed)           0.009    34.296    manual_tester/alu/arithmeticUnit/s1_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.453 r  manual_tester/alu/arithmeticUnit/s1_i_14/CO[1]
                         net (fo=20, routed)          0.790    35.243    manual_tester/alu/arithmeticUnit/A[2]
    SLICE_X53Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.028 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.028    manual_tester/alu/arithmeticUnit/s2__972_carry_i_1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.142    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.256    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.370    manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.527 r  manual_tester/alu/arithmeticUnit/s1_i_15/CO[1]
                         net (fo=20, routed)          0.920    37.447    manual_tester/alu/arithmeticUnit/A[1]
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.329    37.776 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_4/O
                         net (fo=1, routed)           0.000    37.776    manual_tester/alu/arithmeticUnit/s2__972_carry_i_4_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.309 r  manual_tester/alu/arithmeticUnit/s2__972_carry/CO[3]
                         net (fo=1, routed)           0.009    38.318    manual_tester/alu/arithmeticUnit/s2__972_carry_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.435 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.435    manual_tester/alu/arithmeticUnit/s2__972_carry__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.552 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.552    manual_tester/alu/arithmeticUnit/s2__972_carry__1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.669 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.669    manual_tester/alu/arithmeticUnit/s2__972_carry__2_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.923 r  manual_tester/alu/arithmeticUnit/s2__972_carry__3/CO[0]
                         net (fo=1, routed)           0.523    39.446    manual_tester/alu/arithmeticUnit/A[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      4.084    43.530 r  manual_tester/alu/arithmeticUnit/s1/P[0]
                         net (fo=1, routed)           0.759    44.289    manual_tester/alu/arithmeticUnit/s1_n_105
    SLICE_X54Y29         LUT3 (Prop_lut3_I2_O)        0.124    44.413 r  manual_tester/alu/arithmeticUnit/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    44.413    manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.926 r  manual_tester/alu/arithmeticUnit/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    44.926    manual_tester/alu/arithmeticUnit/s0_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.043 r  manual_tester/alu/arithmeticUnit/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.043    manual_tester/alu/arithmeticUnit/s0_carry__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.358 r  manual_tester/alu/arithmeticUnit/s0_carry__1/O[3]
                         net (fo=1, routed)           0.468    45.826    manual_tester/alu/arithmeticUnit/s[11]
    SLICE_X52Y30         LUT6 (Prop_lut6_I0_O)        0.307    46.133 f  manual_tester/alu/arithmeticUnit/M_out_q[11]_i_6/O
                         net (fo=2, routed)           0.860    46.994    manual_tester/alu/arithmeticUnit/M_out_q[11]_i_6_n_0
    SLICE_X59Y33         LUT2 (Prop_lut2_I1_O)        0.124    47.118 r  manual_tester/alu/arithmeticUnit/M_out_q[11]_i_3/O
                         net (fo=1, routed)           0.151    47.269    manual_tester/alu/arithmeticUnit/M_out_q[11]_i_3_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I2_O)        0.124    47.393 r  manual_tester/alu/arithmeticUnit/M_out_q[11]_i_1/O
                         net (fo=1, routed)           0.000    47.393    manual_tester/M_out_d[11]
    SLICE_X59Y33         FDRE                                         r  manual_tester/M_out_q_reg[11]/D
=======
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[13]
                         net (fo=1, routed)           1.274    10.515    manual_tester/alu/arithmeticUnit/s0_n_92
    SLICE_X60Y58         LUT4 (Prop_lut4_I0_O)        0.124    10.639 r  manual_tester/alu/arithmeticUnit/M_out_q[13]_i_4/O
                         net (fo=1, routed)           0.680    11.319    manual_tester/alu/arithmeticUnit/M_out_q[13]_i_4_n_0
    SLICE_X60Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.443 r  manual_tester/alu/arithmeticUnit/M_out_q[13]_i_1/O
                         net (fo=1, routed)           0.000    11.443    manual_tester/M_out_d[13]
    SLICE_X60Y58         FDRE                                         r  manual_tester/M_out_q_reg[13]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.511    14.916    manual_tester/CLK
    SLICE_X59Y33         FDRE                                         r  manual_tester/M_out_q_reg[11]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X59Y33         FDRE (Setup_fdre_C_D)        0.031    15.171    manual_tester/M_out_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -47.393    
  -------------------------------------------------------------------
                         slack                                -32.222    

Slack (VIOLATED) :        -32.104ns  (required time - arrival time)
  Source:                 manual_tester/M_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[13]/D
=======
                         net (fo=85, routed)          1.507    14.911    manual_tester/CLK
    SLICE_X60Y58         FDRE                                         r  manual_tester/M_out_q_reg[13]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y58         FDRE (Setup_fdre_C_D)        0.077    15.211    manual_tester/M_out_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[11]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        42.051ns  (logic 28.208ns (67.080%)  route 13.843ns (32.920%))
  Logic Levels:           104  (CARRY4=84 DSP48E1=1 LUT2=2 LUT3=15 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
=======
  Data Path Delay:        6.134ns  (logic 4.257ns (69.395%)  route 1.877ns (30.605%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.572     5.156    manual_tester/CLK
    SLICE_X55Y0          FDRE                                         r  manual_tester/M_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  manual_tester/M_b_q_reg[0]/Q
                         net (fo=53, routed)          0.476     6.089    manual_tester/alu/arithmeticUnit/s1_0[0]
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.213 r  manual_tester/alu/arithmeticUnit/s2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.213    manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.726 r  manual_tester/alu/arithmeticUnit/s2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.726    manual_tester/alu/arithmeticUnit/s2_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.843 r  manual_tester/alu/arithmeticUnit/s2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.843    manual_tester/alu/arithmeticUnit/s2_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  manual_tester/alu/arithmeticUnit/s2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.960    manual_tester/alu/arithmeticUnit/s2_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  manual_tester/alu/arithmeticUnit/s2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.077    manual_tester/alu/arithmeticUnit/s2_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.331 r  manual_tester/alu/arithmeticUnit/s1_i_1/CO[0]
                         net (fo=20, routed)          0.901     8.232    manual_tester/alu/arithmeticUnit/A[15]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.599 r  manual_tester/alu/arithmeticUnit/s1_i_236/O
                         net (fo=1, routed)           0.000     8.599    manual_tester/alu/arithmeticUnit/s1_i_236_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.149 r  manual_tester/alu/arithmeticUnit/s1_i_180/CO[3]
                         net (fo=1, routed)           0.000     9.149    manual_tester/alu/arithmeticUnit/s1_i_180_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  manual_tester/alu/arithmeticUnit/s1_i_121/CO[3]
                         net (fo=1, routed)           0.000     9.263    manual_tester/alu/arithmeticUnit/s1_i_121_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  manual_tester/alu/arithmeticUnit/s1_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.377    manual_tester/alu/arithmeticUnit/s1_i_57_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.491 r  manual_tester/alu/arithmeticUnit/s1_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.491    manual_tester/alu/arithmeticUnit/s1_i_16_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.648 r  manual_tester/alu/arithmeticUnit/s1_i_2/CO[1]
                         net (fo=20, routed)          0.631    10.279    manual_tester/alu/arithmeticUnit/A[14]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    10.608 r  manual_tester/alu/arithmeticUnit/s1_i_239/O
                         net (fo=1, routed)           0.000    10.608    manual_tester/alu/arithmeticUnit/s1_i_239_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.141 r  manual_tester/alu/arithmeticUnit/s1_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.141    manual_tester/alu/arithmeticUnit/s1_i_185_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.258 r  manual_tester/alu/arithmeticUnit/s1_i_126/CO[3]
                         net (fo=1, routed)           0.000    11.258    manual_tester/alu/arithmeticUnit/s1_i_126_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  manual_tester/alu/arithmeticUnit/s1_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.375    manual_tester/alu/arithmeticUnit/s1_i_62_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  manual_tester/alu/arithmeticUnit/s1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.492    manual_tester/alu/arithmeticUnit/s1_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.649 r  manual_tester/alu/arithmeticUnit/s1_i_3/CO[1]
                         net (fo=20, routed)          0.583    12.232    manual_tester/alu/arithmeticUnit/A[13]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    12.564 r  manual_tester/alu/arithmeticUnit/s1_i_242/O
                         net (fo=1, routed)           0.000    12.564    manual_tester/alu/arithmeticUnit/s1_i_242_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  manual_tester/alu/arithmeticUnit/s1_i_190/CO[3]
                         net (fo=1, routed)           0.000    13.114    manual_tester/alu/arithmeticUnit/s1_i_190_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  manual_tester/alu/arithmeticUnit/s1_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.228    manual_tester/alu/arithmeticUnit/s1_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  manual_tester/alu/arithmeticUnit/s1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.342    manual_tester/alu/arithmeticUnit/s1_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  manual_tester/alu/arithmeticUnit/s1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.456    manual_tester/alu/arithmeticUnit/s1_i_22_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.613 r  manual_tester/alu/arithmeticUnit/s1_i_4/CO[1]
                         net (fo=20, routed)          0.724    14.338    manual_tester/alu/arithmeticUnit/A[12]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    14.667 r  manual_tester/alu/arithmeticUnit/s1_i_245/O
                         net (fo=1, routed)           0.000    14.667    manual_tester/alu/arithmeticUnit/s1_i_245_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.217 r  manual_tester/alu/arithmeticUnit/s1_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.217    manual_tester/alu/arithmeticUnit/s1_i_195_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  manual_tester/alu/arithmeticUnit/s1_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.331    manual_tester/alu/arithmeticUnit/s1_i_136_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  manual_tester/alu/arithmeticUnit/s1_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.445    manual_tester/alu/arithmeticUnit/s1_i_72_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  manual_tester/alu/arithmeticUnit/s1_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.559    manual_tester/alu/arithmeticUnit/s1_i_25_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.716 r  manual_tester/alu/arithmeticUnit/s1_i_5/CO[1]
                         net (fo=20, routed)          0.669    16.385    manual_tester/alu/arithmeticUnit/A[11]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    16.714 r  manual_tester/alu/arithmeticUnit/s1_i_248/O
                         net (fo=1, routed)           0.000    16.714    manual_tester/alu/arithmeticUnit/s1_i_248_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.247 r  manual_tester/alu/arithmeticUnit/s1_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.247    manual_tester/alu/arithmeticUnit/s1_i_200_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  manual_tester/alu/arithmeticUnit/s1_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.364    manual_tester/alu/arithmeticUnit/s1_i_141_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  manual_tester/alu/arithmeticUnit/s1_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.481    manual_tester/alu/arithmeticUnit/s1_i_77_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.598 r  manual_tester/alu/arithmeticUnit/s1_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.598    manual_tester/alu/arithmeticUnit/s1_i_28_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.755 r  manual_tester/alu/arithmeticUnit/s1_i_6/CO[1]
                         net (fo=20, routed)          0.599    18.354    manual_tester/alu/arithmeticUnit/A[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    18.686 r  manual_tester/alu/arithmeticUnit/s1_i_251/O
                         net (fo=1, routed)           0.000    18.686    manual_tester/alu/arithmeticUnit/s1_i_251_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.236 r  manual_tester/alu/arithmeticUnit/s1_i_205/CO[3]
                         net (fo=1, routed)           0.000    19.236    manual_tester/alu/arithmeticUnit/s1_i_205_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.350 r  manual_tester/alu/arithmeticUnit/s1_i_146/CO[3]
                         net (fo=1, routed)           0.000    19.350    manual_tester/alu/arithmeticUnit/s1_i_146_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.464 r  manual_tester/alu/arithmeticUnit/s1_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.464    manual_tester/alu/arithmeticUnit/s1_i_82_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.578 r  manual_tester/alu/arithmeticUnit/s1_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.578    manual_tester/alu/arithmeticUnit/s1_i_31_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.735 r  manual_tester/alu/arithmeticUnit/s1_i_7/CO[1]
                         net (fo=20, routed)          0.658    20.394    manual_tester/alu/arithmeticUnit/A[9]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.723 r  manual_tester/alu/arithmeticUnit/s1_i_254/O
                         net (fo=1, routed)           0.000    20.723    manual_tester/alu/arithmeticUnit/s1_i_254_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.273 r  manual_tester/alu/arithmeticUnit/s1_i_210/CO[3]
                         net (fo=1, routed)           0.000    21.273    manual_tester/alu/arithmeticUnit/s1_i_210_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  manual_tester/alu/arithmeticUnit/s1_i_151/CO[3]
                         net (fo=1, routed)           0.000    21.387    manual_tester/alu/arithmeticUnit/s1_i_151_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  manual_tester/alu/arithmeticUnit/s1_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.501    manual_tester/alu/arithmeticUnit/s1_i_87_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  manual_tester/alu/arithmeticUnit/s1_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.615    manual_tester/alu/arithmeticUnit/s1_i_34_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.772 r  manual_tester/alu/arithmeticUnit/s1_i_8/CO[1]
                         net (fo=20, routed)          0.698    22.470    manual_tester/alu/arithmeticUnit/A[8]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.799 r  manual_tester/alu/arithmeticUnit/s1_i_257/O
                         net (fo=1, routed)           0.000    22.799    manual_tester/alu/arithmeticUnit/s1_i_257_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.349 r  manual_tester/alu/arithmeticUnit/s1_i_215/CO[3]
                         net (fo=1, routed)           0.000    23.349    manual_tester/alu/arithmeticUnit/s1_i_215_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.463 r  manual_tester/alu/arithmeticUnit/s1_i_156/CO[3]
                         net (fo=1, routed)           0.000    23.463    manual_tester/alu/arithmeticUnit/s1_i_156_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.577 r  manual_tester/alu/arithmeticUnit/s1_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.577    manual_tester/alu/arithmeticUnit/s1_i_92_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.691 r  manual_tester/alu/arithmeticUnit/s1_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.691    manual_tester/alu/arithmeticUnit/s1_i_37_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.848 r  manual_tester/alu/arithmeticUnit/s1_i_9/CO[1]
                         net (fo=20, routed)          0.843    24.691    manual_tester/alu/arithmeticUnit/A[7]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.020 r  manual_tester/alu/arithmeticUnit/s1_i_260/O
                         net (fo=1, routed)           0.000    25.020    manual_tester/alu/arithmeticUnit/s1_i_260_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.553 r  manual_tester/alu/arithmeticUnit/s1_i_220/CO[3]
                         net (fo=1, routed)           0.000    25.553    manual_tester/alu/arithmeticUnit/s1_i_220_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.670 r  manual_tester/alu/arithmeticUnit/s1_i_161/CO[3]
                         net (fo=1, routed)           0.000    25.670    manual_tester/alu/arithmeticUnit/s1_i_161_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.787 r  manual_tester/alu/arithmeticUnit/s1_i_97/CO[3]
                         net (fo=1, routed)           0.000    25.787    manual_tester/alu/arithmeticUnit/s1_i_97_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.904 r  manual_tester/alu/arithmeticUnit/s1_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.904    manual_tester/alu/arithmeticUnit/s1_i_40_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.061 r  manual_tester/alu/arithmeticUnit/s1_i_10/CO[1]
                         net (fo=20, routed)          0.705    26.767    manual_tester/alu/arithmeticUnit/A[6]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    27.099 r  manual_tester/alu/arithmeticUnit/s1_i_263/O
                         net (fo=1, routed)           0.000    27.099    manual_tester/alu/arithmeticUnit/s1_i_263_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.632 r  manual_tester/alu/arithmeticUnit/s1_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.632    manual_tester/alu/arithmeticUnit/s1_i_225_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.749 r  manual_tester/alu/arithmeticUnit/s1_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.749    manual_tester/alu/arithmeticUnit/s1_i_166_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.866 r  manual_tester/alu/arithmeticUnit/s1_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.866    manual_tester/alu/arithmeticUnit/s1_i_102_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.983 r  manual_tester/alu/arithmeticUnit/s1_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.983    manual_tester/alu/arithmeticUnit/s1_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.140 r  manual_tester/alu/arithmeticUnit/s1_i_11/CO[1]
                         net (fo=20, routed)          0.652    28.791    manual_tester/alu/arithmeticUnit/A[5]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    29.123 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_20/O
                         net (fo=1, routed)           0.000    29.123    manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.673 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.673    manual_tester/alu/arithmeticUnit/s2__972_carry_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.787 r  manual_tester/alu/arithmeticUnit/s1_i_171/CO[3]
                         net (fo=1, routed)           0.000    29.787    manual_tester/alu/arithmeticUnit/s1_i_171_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.901 r  manual_tester/alu/arithmeticUnit/s1_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.901    manual_tester/alu/arithmeticUnit/s1_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.015 r  manual_tester/alu/arithmeticUnit/s1_i_46/CO[3]
                         net (fo=1, routed)           0.009    30.024    manual_tester/alu/arithmeticUnit/s1_i_46_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.181 r  manual_tester/alu/arithmeticUnit/s1_i_12/CO[1]
                         net (fo=20, routed)          0.772    30.953    manual_tester/alu/arithmeticUnit/A[4]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    31.282 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_17/O
                         net (fo=1, routed)           0.000    31.282    manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.815 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.815    manual_tester/alu/arithmeticUnit/s2__972_carry_i_10_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.932 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    31.941    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  manual_tester/alu/arithmeticUnit/s1_i_112/CO[3]
                         net (fo=1, routed)           0.000    32.058    manual_tester/alu/arithmeticUnit/s1_i_112_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.175 r  manual_tester/alu/arithmeticUnit/s1_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.175    manual_tester/alu/arithmeticUnit/s1_i_49_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.332 r  manual_tester/alu/arithmeticUnit/s1_i_13/CO[1]
                         net (fo=20, routed)          0.731    33.063    manual_tester/alu/arithmeticUnit/A[3]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.395 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_13/O
                         net (fo=1, routed)           0.000    33.395    manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.945 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.945    manual_tester/alu/arithmeticUnit/s2__972_carry_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.059    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.173    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  manual_tester/alu/arithmeticUnit/s1_i_52/CO[3]
                         net (fo=1, routed)           0.009    34.296    manual_tester/alu/arithmeticUnit/s1_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.453 r  manual_tester/alu/arithmeticUnit/s1_i_14/CO[1]
                         net (fo=20, routed)          0.790    35.243    manual_tester/alu/arithmeticUnit/A[2]
    SLICE_X53Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.028 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.028    manual_tester/alu/arithmeticUnit/s2__972_carry_i_1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.142    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.256    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.370    manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.527 r  manual_tester/alu/arithmeticUnit/s1_i_15/CO[1]
                         net (fo=20, routed)          0.920    37.447    manual_tester/alu/arithmeticUnit/A[1]
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.329    37.776 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_4/O
                         net (fo=1, routed)           0.000    37.776    manual_tester/alu/arithmeticUnit/s2__972_carry_i_4_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.309 r  manual_tester/alu/arithmeticUnit/s2__972_carry/CO[3]
                         net (fo=1, routed)           0.009    38.318    manual_tester/alu/arithmeticUnit/s2__972_carry_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.435 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.435    manual_tester/alu/arithmeticUnit/s2__972_carry__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.552 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.552    manual_tester/alu/arithmeticUnit/s2__972_carry__1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.669 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.669    manual_tester/alu/arithmeticUnit/s2__972_carry__2_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.923 r  manual_tester/alu/arithmeticUnit/s2__972_carry__3/CO[0]
                         net (fo=1, routed)           0.523    39.446    manual_tester/alu/arithmeticUnit/A[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      4.084    43.530 r  manual_tester/alu/arithmeticUnit/s1/P[0]
                         net (fo=1, routed)           0.759    44.289    manual_tester/alu/arithmeticUnit/s1_n_105
    SLICE_X54Y29         LUT3 (Prop_lut3_I2_O)        0.124    44.413 r  manual_tester/alu/arithmeticUnit/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    44.413    manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.926 r  manual_tester/alu/arithmeticUnit/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    44.926    manual_tester/alu/arithmeticUnit/s0_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.043 r  manual_tester/alu/arithmeticUnit/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.043    manual_tester/alu/arithmeticUnit/s0_carry__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.160 r  manual_tester/alu/arithmeticUnit/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.160    manual_tester/alu/arithmeticUnit/s0_carry__1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    45.483 r  manual_tester/alu/arithmeticUnit/s0_carry__2/O[1]
                         net (fo=1, routed)           0.448    45.931    manual_tester/alu/arithmeticUnit/s[13]
    SLICE_X53Y32         LUT6 (Prop_lut6_I0_O)        0.306    46.237 f  manual_tester/alu/arithmeticUnit/M_out_q[13]_i_6/O
                         net (fo=2, routed)           0.438    46.675    manual_tester/alu/arithmeticUnit/M_out_q[13]_i_6_n_0
    SLICE_X52Y32         LUT2 (Prop_lut2_I1_O)        0.124    46.799 r  manual_tester/alu/arithmeticUnit/M_out_q[13]_i_3/O
                         net (fo=1, routed)           0.285    47.084    manual_tester/alu/arithmeticUnit/M_out_q[13]_i_3_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I2_O)        0.124    47.208 r  manual_tester/alu/arithmeticUnit/M_out_q[13]_i_1/O
                         net (fo=1, routed)           0.000    47.208    manual_tester/M_out_d[13]
    SLICE_X51Y32         FDRE                                         r  manual_tester/M_out_q_reg[13]/D
=======
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[11]
                         net (fo=1, routed)           1.142    10.383    manual_tester/alu/arithmeticUnit/s0_n_94
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124    10.507 r  manual_tester/alu/arithmeticUnit/M_out_q[11]_i_4/O
                         net (fo=1, routed)           0.735    11.243    manual_tester/alu/arithmeticUnit/M_out_q[11]_i_4_n_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I4_O)        0.124    11.367 r  manual_tester/alu/arithmeticUnit/M_out_q[11]_i_1/O
                         net (fo=1, routed)           0.000    11.367    manual_tester/M_out_d[11]
    SLICE_X64Y57         FDRE                                         r  manual_tester/M_out_q_reg[11]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.444    14.849    manual_tester/CLK
    SLICE_X51Y32         FDRE                                         r  manual_tester/M_out_q_reg[13]/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X51Y32         FDRE (Setup_fdre_C_D)        0.031    15.104    manual_tester/M_out_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -47.208    
  -------------------------------------------------------------------
                         slack                                -32.104    

Slack (VIOLATED) :        -32.019ns  (required time - arrival time)
  Source:                 manual_tester/M_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
=======
                         net (fo=85, routed)          1.508    14.912    manual_tester/CLK
    SLICE_X64Y57         FDRE                                         r  manual_tester/M_out_q_reg[11]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X64Y57         FDRE (Setup_fdre_C_D)        0.077    15.212    manual_tester/M_out_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -11.367    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  Destination:            manual_tester/M_out_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        41.966ns  (logic 28.201ns (67.199%)  route 13.765ns (32.801%))
  Logic Levels:           104  (CARRY4=84 DSP48E1=1 LUT2=2 LUT3=15 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
=======
  Data Path Delay:        6.010ns  (logic 4.257ns (70.830%)  route 1.753ns (29.170%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.572     5.156    manual_tester/CLK
    SLICE_X55Y0          FDRE                                         r  manual_tester/M_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  manual_tester/M_b_q_reg[0]/Q
                         net (fo=53, routed)          0.476     6.089    manual_tester/alu/arithmeticUnit/s1_0[0]
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.213 r  manual_tester/alu/arithmeticUnit/s2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.213    manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.726 r  manual_tester/alu/arithmeticUnit/s2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.726    manual_tester/alu/arithmeticUnit/s2_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.843 r  manual_tester/alu/arithmeticUnit/s2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.843    manual_tester/alu/arithmeticUnit/s2_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  manual_tester/alu/arithmeticUnit/s2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.960    manual_tester/alu/arithmeticUnit/s2_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  manual_tester/alu/arithmeticUnit/s2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.077    manual_tester/alu/arithmeticUnit/s2_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.331 r  manual_tester/alu/arithmeticUnit/s1_i_1/CO[0]
                         net (fo=20, routed)          0.901     8.232    manual_tester/alu/arithmeticUnit/A[15]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.599 r  manual_tester/alu/arithmeticUnit/s1_i_236/O
                         net (fo=1, routed)           0.000     8.599    manual_tester/alu/arithmeticUnit/s1_i_236_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.149 r  manual_tester/alu/arithmeticUnit/s1_i_180/CO[3]
                         net (fo=1, routed)           0.000     9.149    manual_tester/alu/arithmeticUnit/s1_i_180_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  manual_tester/alu/arithmeticUnit/s1_i_121/CO[3]
                         net (fo=1, routed)           0.000     9.263    manual_tester/alu/arithmeticUnit/s1_i_121_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  manual_tester/alu/arithmeticUnit/s1_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.377    manual_tester/alu/arithmeticUnit/s1_i_57_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.491 r  manual_tester/alu/arithmeticUnit/s1_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.491    manual_tester/alu/arithmeticUnit/s1_i_16_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.648 r  manual_tester/alu/arithmeticUnit/s1_i_2/CO[1]
                         net (fo=20, routed)          0.631    10.279    manual_tester/alu/arithmeticUnit/A[14]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    10.608 r  manual_tester/alu/arithmeticUnit/s1_i_239/O
                         net (fo=1, routed)           0.000    10.608    manual_tester/alu/arithmeticUnit/s1_i_239_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.141 r  manual_tester/alu/arithmeticUnit/s1_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.141    manual_tester/alu/arithmeticUnit/s1_i_185_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.258 r  manual_tester/alu/arithmeticUnit/s1_i_126/CO[3]
                         net (fo=1, routed)           0.000    11.258    manual_tester/alu/arithmeticUnit/s1_i_126_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  manual_tester/alu/arithmeticUnit/s1_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.375    manual_tester/alu/arithmeticUnit/s1_i_62_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  manual_tester/alu/arithmeticUnit/s1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.492    manual_tester/alu/arithmeticUnit/s1_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.649 r  manual_tester/alu/arithmeticUnit/s1_i_3/CO[1]
                         net (fo=20, routed)          0.583    12.232    manual_tester/alu/arithmeticUnit/A[13]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    12.564 r  manual_tester/alu/arithmeticUnit/s1_i_242/O
                         net (fo=1, routed)           0.000    12.564    manual_tester/alu/arithmeticUnit/s1_i_242_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  manual_tester/alu/arithmeticUnit/s1_i_190/CO[3]
                         net (fo=1, routed)           0.000    13.114    manual_tester/alu/arithmeticUnit/s1_i_190_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  manual_tester/alu/arithmeticUnit/s1_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.228    manual_tester/alu/arithmeticUnit/s1_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  manual_tester/alu/arithmeticUnit/s1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.342    manual_tester/alu/arithmeticUnit/s1_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  manual_tester/alu/arithmeticUnit/s1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.456    manual_tester/alu/arithmeticUnit/s1_i_22_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.613 r  manual_tester/alu/arithmeticUnit/s1_i_4/CO[1]
                         net (fo=20, routed)          0.724    14.338    manual_tester/alu/arithmeticUnit/A[12]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    14.667 r  manual_tester/alu/arithmeticUnit/s1_i_245/O
                         net (fo=1, routed)           0.000    14.667    manual_tester/alu/arithmeticUnit/s1_i_245_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.217 r  manual_tester/alu/arithmeticUnit/s1_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.217    manual_tester/alu/arithmeticUnit/s1_i_195_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  manual_tester/alu/arithmeticUnit/s1_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.331    manual_tester/alu/arithmeticUnit/s1_i_136_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  manual_tester/alu/arithmeticUnit/s1_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.445    manual_tester/alu/arithmeticUnit/s1_i_72_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  manual_tester/alu/arithmeticUnit/s1_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.559    manual_tester/alu/arithmeticUnit/s1_i_25_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.716 r  manual_tester/alu/arithmeticUnit/s1_i_5/CO[1]
                         net (fo=20, routed)          0.669    16.385    manual_tester/alu/arithmeticUnit/A[11]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    16.714 r  manual_tester/alu/arithmeticUnit/s1_i_248/O
                         net (fo=1, routed)           0.000    16.714    manual_tester/alu/arithmeticUnit/s1_i_248_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.247 r  manual_tester/alu/arithmeticUnit/s1_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.247    manual_tester/alu/arithmeticUnit/s1_i_200_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  manual_tester/alu/arithmeticUnit/s1_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.364    manual_tester/alu/arithmeticUnit/s1_i_141_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  manual_tester/alu/arithmeticUnit/s1_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.481    manual_tester/alu/arithmeticUnit/s1_i_77_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.598 r  manual_tester/alu/arithmeticUnit/s1_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.598    manual_tester/alu/arithmeticUnit/s1_i_28_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.755 r  manual_tester/alu/arithmeticUnit/s1_i_6/CO[1]
                         net (fo=20, routed)          0.599    18.354    manual_tester/alu/arithmeticUnit/A[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    18.686 r  manual_tester/alu/arithmeticUnit/s1_i_251/O
                         net (fo=1, routed)           0.000    18.686    manual_tester/alu/arithmeticUnit/s1_i_251_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.236 r  manual_tester/alu/arithmeticUnit/s1_i_205/CO[3]
                         net (fo=1, routed)           0.000    19.236    manual_tester/alu/arithmeticUnit/s1_i_205_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.350 r  manual_tester/alu/arithmeticUnit/s1_i_146/CO[3]
                         net (fo=1, routed)           0.000    19.350    manual_tester/alu/arithmeticUnit/s1_i_146_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.464 r  manual_tester/alu/arithmeticUnit/s1_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.464    manual_tester/alu/arithmeticUnit/s1_i_82_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.578 r  manual_tester/alu/arithmeticUnit/s1_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.578    manual_tester/alu/arithmeticUnit/s1_i_31_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.735 r  manual_tester/alu/arithmeticUnit/s1_i_7/CO[1]
                         net (fo=20, routed)          0.658    20.394    manual_tester/alu/arithmeticUnit/A[9]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.723 r  manual_tester/alu/arithmeticUnit/s1_i_254/O
                         net (fo=1, routed)           0.000    20.723    manual_tester/alu/arithmeticUnit/s1_i_254_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.273 r  manual_tester/alu/arithmeticUnit/s1_i_210/CO[3]
                         net (fo=1, routed)           0.000    21.273    manual_tester/alu/arithmeticUnit/s1_i_210_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  manual_tester/alu/arithmeticUnit/s1_i_151/CO[3]
                         net (fo=1, routed)           0.000    21.387    manual_tester/alu/arithmeticUnit/s1_i_151_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  manual_tester/alu/arithmeticUnit/s1_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.501    manual_tester/alu/arithmeticUnit/s1_i_87_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  manual_tester/alu/arithmeticUnit/s1_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.615    manual_tester/alu/arithmeticUnit/s1_i_34_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.772 r  manual_tester/alu/arithmeticUnit/s1_i_8/CO[1]
                         net (fo=20, routed)          0.698    22.470    manual_tester/alu/arithmeticUnit/A[8]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.799 r  manual_tester/alu/arithmeticUnit/s1_i_257/O
                         net (fo=1, routed)           0.000    22.799    manual_tester/alu/arithmeticUnit/s1_i_257_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.349 r  manual_tester/alu/arithmeticUnit/s1_i_215/CO[3]
                         net (fo=1, routed)           0.000    23.349    manual_tester/alu/arithmeticUnit/s1_i_215_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.463 r  manual_tester/alu/arithmeticUnit/s1_i_156/CO[3]
                         net (fo=1, routed)           0.000    23.463    manual_tester/alu/arithmeticUnit/s1_i_156_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.577 r  manual_tester/alu/arithmeticUnit/s1_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.577    manual_tester/alu/arithmeticUnit/s1_i_92_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.691 r  manual_tester/alu/arithmeticUnit/s1_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.691    manual_tester/alu/arithmeticUnit/s1_i_37_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.848 r  manual_tester/alu/arithmeticUnit/s1_i_9/CO[1]
                         net (fo=20, routed)          0.843    24.691    manual_tester/alu/arithmeticUnit/A[7]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.020 r  manual_tester/alu/arithmeticUnit/s1_i_260/O
                         net (fo=1, routed)           0.000    25.020    manual_tester/alu/arithmeticUnit/s1_i_260_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.553 r  manual_tester/alu/arithmeticUnit/s1_i_220/CO[3]
                         net (fo=1, routed)           0.000    25.553    manual_tester/alu/arithmeticUnit/s1_i_220_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.670 r  manual_tester/alu/arithmeticUnit/s1_i_161/CO[3]
                         net (fo=1, routed)           0.000    25.670    manual_tester/alu/arithmeticUnit/s1_i_161_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.787 r  manual_tester/alu/arithmeticUnit/s1_i_97/CO[3]
                         net (fo=1, routed)           0.000    25.787    manual_tester/alu/arithmeticUnit/s1_i_97_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.904 r  manual_tester/alu/arithmeticUnit/s1_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.904    manual_tester/alu/arithmeticUnit/s1_i_40_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.061 r  manual_tester/alu/arithmeticUnit/s1_i_10/CO[1]
                         net (fo=20, routed)          0.705    26.767    manual_tester/alu/arithmeticUnit/A[6]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    27.099 r  manual_tester/alu/arithmeticUnit/s1_i_263/O
                         net (fo=1, routed)           0.000    27.099    manual_tester/alu/arithmeticUnit/s1_i_263_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.632 r  manual_tester/alu/arithmeticUnit/s1_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.632    manual_tester/alu/arithmeticUnit/s1_i_225_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.749 r  manual_tester/alu/arithmeticUnit/s1_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.749    manual_tester/alu/arithmeticUnit/s1_i_166_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.866 r  manual_tester/alu/arithmeticUnit/s1_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.866    manual_tester/alu/arithmeticUnit/s1_i_102_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.983 r  manual_tester/alu/arithmeticUnit/s1_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.983    manual_tester/alu/arithmeticUnit/s1_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.140 r  manual_tester/alu/arithmeticUnit/s1_i_11/CO[1]
                         net (fo=20, routed)          0.652    28.791    manual_tester/alu/arithmeticUnit/A[5]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    29.123 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_20/O
                         net (fo=1, routed)           0.000    29.123    manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.673 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.673    manual_tester/alu/arithmeticUnit/s2__972_carry_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.787 r  manual_tester/alu/arithmeticUnit/s1_i_171/CO[3]
                         net (fo=1, routed)           0.000    29.787    manual_tester/alu/arithmeticUnit/s1_i_171_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.901 r  manual_tester/alu/arithmeticUnit/s1_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.901    manual_tester/alu/arithmeticUnit/s1_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.015 r  manual_tester/alu/arithmeticUnit/s1_i_46/CO[3]
                         net (fo=1, routed)           0.009    30.024    manual_tester/alu/arithmeticUnit/s1_i_46_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.181 r  manual_tester/alu/arithmeticUnit/s1_i_12/CO[1]
                         net (fo=20, routed)          0.772    30.953    manual_tester/alu/arithmeticUnit/A[4]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    31.282 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_17/O
                         net (fo=1, routed)           0.000    31.282    manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.815 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.815    manual_tester/alu/arithmeticUnit/s2__972_carry_i_10_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.932 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    31.941    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  manual_tester/alu/arithmeticUnit/s1_i_112/CO[3]
                         net (fo=1, routed)           0.000    32.058    manual_tester/alu/arithmeticUnit/s1_i_112_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.175 r  manual_tester/alu/arithmeticUnit/s1_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.175    manual_tester/alu/arithmeticUnit/s1_i_49_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.332 r  manual_tester/alu/arithmeticUnit/s1_i_13/CO[1]
                         net (fo=20, routed)          0.731    33.063    manual_tester/alu/arithmeticUnit/A[3]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.395 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_13/O
                         net (fo=1, routed)           0.000    33.395    manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.945 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.945    manual_tester/alu/arithmeticUnit/s2__972_carry_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.059    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.173    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  manual_tester/alu/arithmeticUnit/s1_i_52/CO[3]
                         net (fo=1, routed)           0.009    34.296    manual_tester/alu/arithmeticUnit/s1_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.453 r  manual_tester/alu/arithmeticUnit/s1_i_14/CO[1]
                         net (fo=20, routed)          0.790    35.243    manual_tester/alu/arithmeticUnit/A[2]
    SLICE_X53Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.028 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.028    manual_tester/alu/arithmeticUnit/s2__972_carry_i_1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.142    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.256    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.370    manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.527 r  manual_tester/alu/arithmeticUnit/s1_i_15/CO[1]
                         net (fo=20, routed)          0.920    37.447    manual_tester/alu/arithmeticUnit/A[1]
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.329    37.776 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_4/O
                         net (fo=1, routed)           0.000    37.776    manual_tester/alu/arithmeticUnit/s2__972_carry_i_4_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.309 r  manual_tester/alu/arithmeticUnit/s2__972_carry/CO[3]
                         net (fo=1, routed)           0.009    38.318    manual_tester/alu/arithmeticUnit/s2__972_carry_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.435 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.435    manual_tester/alu/arithmeticUnit/s2__972_carry__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.552 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.552    manual_tester/alu/arithmeticUnit/s2__972_carry__1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.669 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.669    manual_tester/alu/arithmeticUnit/s2__972_carry__2_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.923 r  manual_tester/alu/arithmeticUnit/s2__972_carry__3/CO[0]
                         net (fo=1, routed)           0.523    39.446    manual_tester/alu/arithmeticUnit/A[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      4.084    43.530 r  manual_tester/alu/arithmeticUnit/s1/P[0]
                         net (fo=1, routed)           0.759    44.289    manual_tester/alu/arithmeticUnit/s1_n_105
    SLICE_X54Y29         LUT3 (Prop_lut3_I2_O)        0.124    44.413 r  manual_tester/alu/arithmeticUnit/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    44.413    manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.926 r  manual_tester/alu/arithmeticUnit/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    44.926    manual_tester/alu/arithmeticUnit/s0_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.043 r  manual_tester/alu/arithmeticUnit/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.043    manual_tester/alu/arithmeticUnit/s0_carry__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.160 r  manual_tester/alu/arithmeticUnit/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.160    manual_tester/alu/arithmeticUnit/s0_carry__1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.475 r  manual_tester/alu/arithmeticUnit/s0_carry__2/O[3]
                         net (fo=1, routed)           0.327    45.802    manual_tester/alu/arithmeticUnit/s[15]
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.307    46.109 f  manual_tester/alu/arithmeticUnit/M_out_q[15]_i_6/O
                         net (fo=3, routed)           0.462    46.571    manual_tester/alu/arithmeticUnit/M_out_q[15]_i_6_n_0
    SLICE_X57Y33         LUT2 (Prop_lut2_I1_O)        0.124    46.695 r  manual_tester/alu/arithmeticUnit/M_out_q[15]_i_3/O
                         net (fo=1, routed)           0.304    46.999    manual_tester/alu/arithmeticUnit/M_out_q[15]_i_3_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I2_O)        0.124    47.123 r  manual_tester/alu/arithmeticUnit/M_out_q[15]_i_1/O
                         net (fo=1, routed)           0.000    47.123    manual_tester/M_out_d[15]
    SLICE_X55Y33         FDRE                                         r  manual_tester/M_out_q_reg[15]/D
=======
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[15]
                         net (fo=1, routed)           1.088    10.330    manual_tester/alu/arithmeticUnit/s0_n_90
    SLICE_X59Y59         LUT4 (Prop_lut4_I0_O)        0.124    10.454 r  manual_tester/alu/arithmeticUnit/M_out_q[15]_i_4/O
                         net (fo=1, routed)           0.665    11.119    manual_tester/alu/arithmeticUnit/M_out_q[15]_i_4_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I4_O)        0.124    11.243 r  manual_tester/alu/arithmeticUnit/M_out_q[15]_i_1/O
                         net (fo=1, routed)           0.000    11.243    manual_tester/M_out_d[15]
    SLICE_X59Y59         FDRE                                         r  manual_tester/M_out_q_reg[15]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.445    14.850    manual_tester/CLK
    SLICE_X55Y33         FDRE                                         r  manual_tester/M_out_q_reg[15]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X55Y33         FDRE (Setup_fdre_C_D)        0.029    15.103    manual_tester/M_out_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -47.123    
  -------------------------------------------------------------------
                         slack                                -32.019    

Slack (VIOLATED) :        -31.993ns  (required time - arrival time)
  Source:                 manual_tester/M_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[9]/D
=======
                         net (fo=85, routed)          1.506    14.910    manual_tester/CLK
    SLICE_X59Y59         FDRE                                         r  manual_tester/M_out_q_reg[15]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)        0.029    15.162    manual_tester/M_out_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             4.024ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[7]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        41.989ns  (logic 28.091ns (66.900%)  route 13.898ns (33.100%))
  Logic Levels:           103  (CARRY4=83 DSP48E1=1 LUT2=2 LUT3=15 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
=======
  Data Path Delay:        5.956ns  (logic 4.257ns (71.472%)  route 1.699ns (28.528%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.572     5.156    manual_tester/CLK
    SLICE_X55Y0          FDRE                                         r  manual_tester/M_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  manual_tester/M_b_q_reg[0]/Q
                         net (fo=53, routed)          0.476     6.089    manual_tester/alu/arithmeticUnit/s1_0[0]
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.213 r  manual_tester/alu/arithmeticUnit/s2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.213    manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.726 r  manual_tester/alu/arithmeticUnit/s2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.726    manual_tester/alu/arithmeticUnit/s2_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.843 r  manual_tester/alu/arithmeticUnit/s2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.843    manual_tester/alu/arithmeticUnit/s2_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  manual_tester/alu/arithmeticUnit/s2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.960    manual_tester/alu/arithmeticUnit/s2_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  manual_tester/alu/arithmeticUnit/s2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.077    manual_tester/alu/arithmeticUnit/s2_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.331 r  manual_tester/alu/arithmeticUnit/s1_i_1/CO[0]
                         net (fo=20, routed)          0.901     8.232    manual_tester/alu/arithmeticUnit/A[15]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.599 r  manual_tester/alu/arithmeticUnit/s1_i_236/O
                         net (fo=1, routed)           0.000     8.599    manual_tester/alu/arithmeticUnit/s1_i_236_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.149 r  manual_tester/alu/arithmeticUnit/s1_i_180/CO[3]
                         net (fo=1, routed)           0.000     9.149    manual_tester/alu/arithmeticUnit/s1_i_180_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  manual_tester/alu/arithmeticUnit/s1_i_121/CO[3]
                         net (fo=1, routed)           0.000     9.263    manual_tester/alu/arithmeticUnit/s1_i_121_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  manual_tester/alu/arithmeticUnit/s1_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.377    manual_tester/alu/arithmeticUnit/s1_i_57_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.491 r  manual_tester/alu/arithmeticUnit/s1_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.491    manual_tester/alu/arithmeticUnit/s1_i_16_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.648 r  manual_tester/alu/arithmeticUnit/s1_i_2/CO[1]
                         net (fo=20, routed)          0.631    10.279    manual_tester/alu/arithmeticUnit/A[14]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    10.608 r  manual_tester/alu/arithmeticUnit/s1_i_239/O
                         net (fo=1, routed)           0.000    10.608    manual_tester/alu/arithmeticUnit/s1_i_239_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.141 r  manual_tester/alu/arithmeticUnit/s1_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.141    manual_tester/alu/arithmeticUnit/s1_i_185_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.258 r  manual_tester/alu/arithmeticUnit/s1_i_126/CO[3]
                         net (fo=1, routed)           0.000    11.258    manual_tester/alu/arithmeticUnit/s1_i_126_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  manual_tester/alu/arithmeticUnit/s1_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.375    manual_tester/alu/arithmeticUnit/s1_i_62_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  manual_tester/alu/arithmeticUnit/s1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.492    manual_tester/alu/arithmeticUnit/s1_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.649 r  manual_tester/alu/arithmeticUnit/s1_i_3/CO[1]
                         net (fo=20, routed)          0.583    12.232    manual_tester/alu/arithmeticUnit/A[13]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    12.564 r  manual_tester/alu/arithmeticUnit/s1_i_242/O
                         net (fo=1, routed)           0.000    12.564    manual_tester/alu/arithmeticUnit/s1_i_242_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  manual_tester/alu/arithmeticUnit/s1_i_190/CO[3]
                         net (fo=1, routed)           0.000    13.114    manual_tester/alu/arithmeticUnit/s1_i_190_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  manual_tester/alu/arithmeticUnit/s1_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.228    manual_tester/alu/arithmeticUnit/s1_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  manual_tester/alu/arithmeticUnit/s1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.342    manual_tester/alu/arithmeticUnit/s1_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  manual_tester/alu/arithmeticUnit/s1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.456    manual_tester/alu/arithmeticUnit/s1_i_22_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.613 r  manual_tester/alu/arithmeticUnit/s1_i_4/CO[1]
                         net (fo=20, routed)          0.724    14.338    manual_tester/alu/arithmeticUnit/A[12]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    14.667 r  manual_tester/alu/arithmeticUnit/s1_i_245/O
                         net (fo=1, routed)           0.000    14.667    manual_tester/alu/arithmeticUnit/s1_i_245_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.217 r  manual_tester/alu/arithmeticUnit/s1_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.217    manual_tester/alu/arithmeticUnit/s1_i_195_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  manual_tester/alu/arithmeticUnit/s1_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.331    manual_tester/alu/arithmeticUnit/s1_i_136_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  manual_tester/alu/arithmeticUnit/s1_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.445    manual_tester/alu/arithmeticUnit/s1_i_72_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  manual_tester/alu/arithmeticUnit/s1_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.559    manual_tester/alu/arithmeticUnit/s1_i_25_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.716 r  manual_tester/alu/arithmeticUnit/s1_i_5/CO[1]
                         net (fo=20, routed)          0.669    16.385    manual_tester/alu/arithmeticUnit/A[11]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    16.714 r  manual_tester/alu/arithmeticUnit/s1_i_248/O
                         net (fo=1, routed)           0.000    16.714    manual_tester/alu/arithmeticUnit/s1_i_248_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.247 r  manual_tester/alu/arithmeticUnit/s1_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.247    manual_tester/alu/arithmeticUnit/s1_i_200_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  manual_tester/alu/arithmeticUnit/s1_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.364    manual_tester/alu/arithmeticUnit/s1_i_141_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  manual_tester/alu/arithmeticUnit/s1_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.481    manual_tester/alu/arithmeticUnit/s1_i_77_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.598 r  manual_tester/alu/arithmeticUnit/s1_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.598    manual_tester/alu/arithmeticUnit/s1_i_28_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.755 r  manual_tester/alu/arithmeticUnit/s1_i_6/CO[1]
                         net (fo=20, routed)          0.599    18.354    manual_tester/alu/arithmeticUnit/A[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    18.686 r  manual_tester/alu/arithmeticUnit/s1_i_251/O
                         net (fo=1, routed)           0.000    18.686    manual_tester/alu/arithmeticUnit/s1_i_251_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.236 r  manual_tester/alu/arithmeticUnit/s1_i_205/CO[3]
                         net (fo=1, routed)           0.000    19.236    manual_tester/alu/arithmeticUnit/s1_i_205_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.350 r  manual_tester/alu/arithmeticUnit/s1_i_146/CO[3]
                         net (fo=1, routed)           0.000    19.350    manual_tester/alu/arithmeticUnit/s1_i_146_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.464 r  manual_tester/alu/arithmeticUnit/s1_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.464    manual_tester/alu/arithmeticUnit/s1_i_82_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.578 r  manual_tester/alu/arithmeticUnit/s1_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.578    manual_tester/alu/arithmeticUnit/s1_i_31_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.735 r  manual_tester/alu/arithmeticUnit/s1_i_7/CO[1]
                         net (fo=20, routed)          0.658    20.394    manual_tester/alu/arithmeticUnit/A[9]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.723 r  manual_tester/alu/arithmeticUnit/s1_i_254/O
                         net (fo=1, routed)           0.000    20.723    manual_tester/alu/arithmeticUnit/s1_i_254_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.273 r  manual_tester/alu/arithmeticUnit/s1_i_210/CO[3]
                         net (fo=1, routed)           0.000    21.273    manual_tester/alu/arithmeticUnit/s1_i_210_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  manual_tester/alu/arithmeticUnit/s1_i_151/CO[3]
                         net (fo=1, routed)           0.000    21.387    manual_tester/alu/arithmeticUnit/s1_i_151_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  manual_tester/alu/arithmeticUnit/s1_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.501    manual_tester/alu/arithmeticUnit/s1_i_87_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  manual_tester/alu/arithmeticUnit/s1_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.615    manual_tester/alu/arithmeticUnit/s1_i_34_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.772 r  manual_tester/alu/arithmeticUnit/s1_i_8/CO[1]
                         net (fo=20, routed)          0.698    22.470    manual_tester/alu/arithmeticUnit/A[8]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.799 r  manual_tester/alu/arithmeticUnit/s1_i_257/O
                         net (fo=1, routed)           0.000    22.799    manual_tester/alu/arithmeticUnit/s1_i_257_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.349 r  manual_tester/alu/arithmeticUnit/s1_i_215/CO[3]
                         net (fo=1, routed)           0.000    23.349    manual_tester/alu/arithmeticUnit/s1_i_215_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.463 r  manual_tester/alu/arithmeticUnit/s1_i_156/CO[3]
                         net (fo=1, routed)           0.000    23.463    manual_tester/alu/arithmeticUnit/s1_i_156_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.577 r  manual_tester/alu/arithmeticUnit/s1_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.577    manual_tester/alu/arithmeticUnit/s1_i_92_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.691 r  manual_tester/alu/arithmeticUnit/s1_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.691    manual_tester/alu/arithmeticUnit/s1_i_37_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.848 r  manual_tester/alu/arithmeticUnit/s1_i_9/CO[1]
                         net (fo=20, routed)          0.843    24.691    manual_tester/alu/arithmeticUnit/A[7]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.020 r  manual_tester/alu/arithmeticUnit/s1_i_260/O
                         net (fo=1, routed)           0.000    25.020    manual_tester/alu/arithmeticUnit/s1_i_260_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.553 r  manual_tester/alu/arithmeticUnit/s1_i_220/CO[3]
                         net (fo=1, routed)           0.000    25.553    manual_tester/alu/arithmeticUnit/s1_i_220_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.670 r  manual_tester/alu/arithmeticUnit/s1_i_161/CO[3]
                         net (fo=1, routed)           0.000    25.670    manual_tester/alu/arithmeticUnit/s1_i_161_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.787 r  manual_tester/alu/arithmeticUnit/s1_i_97/CO[3]
                         net (fo=1, routed)           0.000    25.787    manual_tester/alu/arithmeticUnit/s1_i_97_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.904 r  manual_tester/alu/arithmeticUnit/s1_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.904    manual_tester/alu/arithmeticUnit/s1_i_40_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.061 r  manual_tester/alu/arithmeticUnit/s1_i_10/CO[1]
                         net (fo=20, routed)          0.705    26.767    manual_tester/alu/arithmeticUnit/A[6]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    27.099 r  manual_tester/alu/arithmeticUnit/s1_i_263/O
                         net (fo=1, routed)           0.000    27.099    manual_tester/alu/arithmeticUnit/s1_i_263_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.632 r  manual_tester/alu/arithmeticUnit/s1_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.632    manual_tester/alu/arithmeticUnit/s1_i_225_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.749 r  manual_tester/alu/arithmeticUnit/s1_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.749    manual_tester/alu/arithmeticUnit/s1_i_166_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.866 r  manual_tester/alu/arithmeticUnit/s1_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.866    manual_tester/alu/arithmeticUnit/s1_i_102_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.983 r  manual_tester/alu/arithmeticUnit/s1_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.983    manual_tester/alu/arithmeticUnit/s1_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.140 r  manual_tester/alu/arithmeticUnit/s1_i_11/CO[1]
                         net (fo=20, routed)          0.652    28.791    manual_tester/alu/arithmeticUnit/A[5]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    29.123 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_20/O
                         net (fo=1, routed)           0.000    29.123    manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.673 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.673    manual_tester/alu/arithmeticUnit/s2__972_carry_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.787 r  manual_tester/alu/arithmeticUnit/s1_i_171/CO[3]
                         net (fo=1, routed)           0.000    29.787    manual_tester/alu/arithmeticUnit/s1_i_171_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.901 r  manual_tester/alu/arithmeticUnit/s1_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.901    manual_tester/alu/arithmeticUnit/s1_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.015 r  manual_tester/alu/arithmeticUnit/s1_i_46/CO[3]
                         net (fo=1, routed)           0.009    30.024    manual_tester/alu/arithmeticUnit/s1_i_46_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.181 r  manual_tester/alu/arithmeticUnit/s1_i_12/CO[1]
                         net (fo=20, routed)          0.772    30.953    manual_tester/alu/arithmeticUnit/A[4]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    31.282 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_17/O
                         net (fo=1, routed)           0.000    31.282    manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.815 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.815    manual_tester/alu/arithmeticUnit/s2__972_carry_i_10_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.932 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    31.941    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  manual_tester/alu/arithmeticUnit/s1_i_112/CO[3]
                         net (fo=1, routed)           0.000    32.058    manual_tester/alu/arithmeticUnit/s1_i_112_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.175 r  manual_tester/alu/arithmeticUnit/s1_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.175    manual_tester/alu/arithmeticUnit/s1_i_49_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.332 r  manual_tester/alu/arithmeticUnit/s1_i_13/CO[1]
                         net (fo=20, routed)          0.731    33.063    manual_tester/alu/arithmeticUnit/A[3]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.395 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_13/O
                         net (fo=1, routed)           0.000    33.395    manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.945 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.945    manual_tester/alu/arithmeticUnit/s2__972_carry_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.059    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.173    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  manual_tester/alu/arithmeticUnit/s1_i_52/CO[3]
                         net (fo=1, routed)           0.009    34.296    manual_tester/alu/arithmeticUnit/s1_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.453 r  manual_tester/alu/arithmeticUnit/s1_i_14/CO[1]
                         net (fo=20, routed)          0.790    35.243    manual_tester/alu/arithmeticUnit/A[2]
    SLICE_X53Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.028 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.028    manual_tester/alu/arithmeticUnit/s2__972_carry_i_1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.142    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.256    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.370    manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.527 r  manual_tester/alu/arithmeticUnit/s1_i_15/CO[1]
                         net (fo=20, routed)          0.920    37.447    manual_tester/alu/arithmeticUnit/A[1]
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.329    37.776 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_4/O
                         net (fo=1, routed)           0.000    37.776    manual_tester/alu/arithmeticUnit/s2__972_carry_i_4_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.309 r  manual_tester/alu/arithmeticUnit/s2__972_carry/CO[3]
                         net (fo=1, routed)           0.009    38.318    manual_tester/alu/arithmeticUnit/s2__972_carry_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.435 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.435    manual_tester/alu/arithmeticUnit/s2__972_carry__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.552 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.552    manual_tester/alu/arithmeticUnit/s2__972_carry__1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.669 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.669    manual_tester/alu/arithmeticUnit/s2__972_carry__2_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.923 r  manual_tester/alu/arithmeticUnit/s2__972_carry__3/CO[0]
                         net (fo=1, routed)           0.523    39.446    manual_tester/alu/arithmeticUnit/A[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      4.084    43.530 r  manual_tester/alu/arithmeticUnit/s1/P[0]
                         net (fo=1, routed)           0.759    44.289    manual_tester/alu/arithmeticUnit/s1_n_105
    SLICE_X54Y29         LUT3 (Prop_lut3_I2_O)        0.124    44.413 r  manual_tester/alu/arithmeticUnit/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    44.413    manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.926 r  manual_tester/alu/arithmeticUnit/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    44.926    manual_tester/alu/arithmeticUnit/s0_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.043 r  manual_tester/alu/arithmeticUnit/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.043    manual_tester/alu/arithmeticUnit/s0_carry__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    45.366 r  manual_tester/alu/arithmeticUnit/s0_carry__1/O[1]
                         net (fo=2, routed)           0.466    45.832    manual_tester/alu/arithmeticUnit/s[9]
    SLICE_X53Y31         LUT6 (Prop_lut6_I0_O)        0.306    46.138 f  manual_tester/alu/arithmeticUnit/M_out_q[9]_i_6/O
                         net (fo=1, routed)           0.589    46.727    manual_tester/alu/arithmeticUnit/M_out_q[9]_i_6_n_0
    SLICE_X54Y33         LUT2 (Prop_lut2_I1_O)        0.124    46.851 r  manual_tester/alu/arithmeticUnit/M_out_q[9]_i_3/O
                         net (fo=1, routed)           0.171    47.022    manual_tester/alu/arithmeticUnit/M_out_q[9]_i_3_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I2_O)        0.124    47.146 r  manual_tester/alu/arithmeticUnit/M_out_q[9]_i_1/O
                         net (fo=1, routed)           0.000    47.146    manual_tester/M_out_d[9]
    SLICE_X54Y33         FDRE                                         r  manual_tester/M_out_q_reg[9]/D
=======
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[7]
                         net (fo=1, routed)           0.881    10.123    manual_tester/alu/arithmeticUnit/s0_n_98
    SLICE_X60Y56         LUT4 (Prop_lut4_I0_O)        0.124    10.247 r  manual_tester/alu/arithmeticUnit/M_out_q[7]_i_4/O
                         net (fo=1, routed)           0.818    11.065    manual_tester/alu/arithmeticUnit/M_out_q[7]_i_4_n_0
    SLICE_X64Y56         LUT5 (Prop_lut5_I4_O)        0.124    11.189 r  manual_tester/alu/arithmeticUnit/M_out_q[7]_i_1/O
                         net (fo=1, routed)           0.000    11.189    manual_tester/M_out_d[7]
    SLICE_X64Y56         FDRE                                         r  manual_tester/M_out_q_reg[7]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.445    14.850    manual_tester/CLK
    SLICE_X54Y33         FDRE                                         r  manual_tester/M_out_q_reg[9]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X54Y33         FDRE (Setup_fdre_C_D)        0.079    15.153    manual_tester/M_out_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -47.146    
  -------------------------------------------------------------------
                         slack                                -31.993    

Slack (VIOLATED) :        -31.895ns  (required time - arrival time)
  Source:                 manual_tester/M_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[8]/D
=======
                         net (fo=85, routed)          1.509    14.913    manual_tester/CLK
    SLICE_X64Y56         FDRE                                         r  manual_tester/M_out_q_reg[7]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X64Y56         FDRE (Setup_fdre_C_D)        0.077    15.213    manual_tester/M_out_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -11.189    
  -------------------------------------------------------------------
                         slack                                  4.024    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[3]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        41.843ns  (logic 27.976ns (66.859%)  route 13.867ns (33.141%))
  Logic Levels:           103  (CARRY4=83 DSP48E1=1 LUT2=2 LUT3=15 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
=======
  Data Path Delay:        5.864ns  (logic 4.257ns (72.591%)  route 1.607ns (27.409%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.572     5.156    manual_tester/CLK
    SLICE_X55Y0          FDRE                                         r  manual_tester/M_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  manual_tester/M_b_q_reg[0]/Q
                         net (fo=53, routed)          0.476     6.089    manual_tester/alu/arithmeticUnit/s1_0[0]
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.213 r  manual_tester/alu/arithmeticUnit/s2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.213    manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.726 r  manual_tester/alu/arithmeticUnit/s2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.726    manual_tester/alu/arithmeticUnit/s2_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.843 r  manual_tester/alu/arithmeticUnit/s2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.843    manual_tester/alu/arithmeticUnit/s2_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  manual_tester/alu/arithmeticUnit/s2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.960    manual_tester/alu/arithmeticUnit/s2_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  manual_tester/alu/arithmeticUnit/s2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.077    manual_tester/alu/arithmeticUnit/s2_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.331 r  manual_tester/alu/arithmeticUnit/s1_i_1/CO[0]
                         net (fo=20, routed)          0.901     8.232    manual_tester/alu/arithmeticUnit/A[15]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.599 r  manual_tester/alu/arithmeticUnit/s1_i_236/O
                         net (fo=1, routed)           0.000     8.599    manual_tester/alu/arithmeticUnit/s1_i_236_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.149 r  manual_tester/alu/arithmeticUnit/s1_i_180/CO[3]
                         net (fo=1, routed)           0.000     9.149    manual_tester/alu/arithmeticUnit/s1_i_180_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  manual_tester/alu/arithmeticUnit/s1_i_121/CO[3]
                         net (fo=1, routed)           0.000     9.263    manual_tester/alu/arithmeticUnit/s1_i_121_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  manual_tester/alu/arithmeticUnit/s1_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.377    manual_tester/alu/arithmeticUnit/s1_i_57_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.491 r  manual_tester/alu/arithmeticUnit/s1_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.491    manual_tester/alu/arithmeticUnit/s1_i_16_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.648 r  manual_tester/alu/arithmeticUnit/s1_i_2/CO[1]
                         net (fo=20, routed)          0.631    10.279    manual_tester/alu/arithmeticUnit/A[14]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    10.608 r  manual_tester/alu/arithmeticUnit/s1_i_239/O
                         net (fo=1, routed)           0.000    10.608    manual_tester/alu/arithmeticUnit/s1_i_239_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.141 r  manual_tester/alu/arithmeticUnit/s1_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.141    manual_tester/alu/arithmeticUnit/s1_i_185_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.258 r  manual_tester/alu/arithmeticUnit/s1_i_126/CO[3]
                         net (fo=1, routed)           0.000    11.258    manual_tester/alu/arithmeticUnit/s1_i_126_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  manual_tester/alu/arithmeticUnit/s1_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.375    manual_tester/alu/arithmeticUnit/s1_i_62_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  manual_tester/alu/arithmeticUnit/s1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.492    manual_tester/alu/arithmeticUnit/s1_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.649 r  manual_tester/alu/arithmeticUnit/s1_i_3/CO[1]
                         net (fo=20, routed)          0.583    12.232    manual_tester/alu/arithmeticUnit/A[13]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    12.564 r  manual_tester/alu/arithmeticUnit/s1_i_242/O
                         net (fo=1, routed)           0.000    12.564    manual_tester/alu/arithmeticUnit/s1_i_242_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  manual_tester/alu/arithmeticUnit/s1_i_190/CO[3]
                         net (fo=1, routed)           0.000    13.114    manual_tester/alu/arithmeticUnit/s1_i_190_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  manual_tester/alu/arithmeticUnit/s1_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.228    manual_tester/alu/arithmeticUnit/s1_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  manual_tester/alu/arithmeticUnit/s1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.342    manual_tester/alu/arithmeticUnit/s1_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  manual_tester/alu/arithmeticUnit/s1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.456    manual_tester/alu/arithmeticUnit/s1_i_22_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.613 r  manual_tester/alu/arithmeticUnit/s1_i_4/CO[1]
                         net (fo=20, routed)          0.724    14.338    manual_tester/alu/arithmeticUnit/A[12]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    14.667 r  manual_tester/alu/arithmeticUnit/s1_i_245/O
                         net (fo=1, routed)           0.000    14.667    manual_tester/alu/arithmeticUnit/s1_i_245_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.217 r  manual_tester/alu/arithmeticUnit/s1_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.217    manual_tester/alu/arithmeticUnit/s1_i_195_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  manual_tester/alu/arithmeticUnit/s1_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.331    manual_tester/alu/arithmeticUnit/s1_i_136_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  manual_tester/alu/arithmeticUnit/s1_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.445    manual_tester/alu/arithmeticUnit/s1_i_72_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  manual_tester/alu/arithmeticUnit/s1_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.559    manual_tester/alu/arithmeticUnit/s1_i_25_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.716 r  manual_tester/alu/arithmeticUnit/s1_i_5/CO[1]
                         net (fo=20, routed)          0.669    16.385    manual_tester/alu/arithmeticUnit/A[11]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    16.714 r  manual_tester/alu/arithmeticUnit/s1_i_248/O
                         net (fo=1, routed)           0.000    16.714    manual_tester/alu/arithmeticUnit/s1_i_248_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.247 r  manual_tester/alu/arithmeticUnit/s1_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.247    manual_tester/alu/arithmeticUnit/s1_i_200_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  manual_tester/alu/arithmeticUnit/s1_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.364    manual_tester/alu/arithmeticUnit/s1_i_141_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  manual_tester/alu/arithmeticUnit/s1_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.481    manual_tester/alu/arithmeticUnit/s1_i_77_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.598 r  manual_tester/alu/arithmeticUnit/s1_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.598    manual_tester/alu/arithmeticUnit/s1_i_28_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.755 r  manual_tester/alu/arithmeticUnit/s1_i_6/CO[1]
                         net (fo=20, routed)          0.599    18.354    manual_tester/alu/arithmeticUnit/A[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    18.686 r  manual_tester/alu/arithmeticUnit/s1_i_251/O
                         net (fo=1, routed)           0.000    18.686    manual_tester/alu/arithmeticUnit/s1_i_251_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.236 r  manual_tester/alu/arithmeticUnit/s1_i_205/CO[3]
                         net (fo=1, routed)           0.000    19.236    manual_tester/alu/arithmeticUnit/s1_i_205_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.350 r  manual_tester/alu/arithmeticUnit/s1_i_146/CO[3]
                         net (fo=1, routed)           0.000    19.350    manual_tester/alu/arithmeticUnit/s1_i_146_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.464 r  manual_tester/alu/arithmeticUnit/s1_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.464    manual_tester/alu/arithmeticUnit/s1_i_82_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.578 r  manual_tester/alu/arithmeticUnit/s1_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.578    manual_tester/alu/arithmeticUnit/s1_i_31_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.735 r  manual_tester/alu/arithmeticUnit/s1_i_7/CO[1]
                         net (fo=20, routed)          0.658    20.394    manual_tester/alu/arithmeticUnit/A[9]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.723 r  manual_tester/alu/arithmeticUnit/s1_i_254/O
                         net (fo=1, routed)           0.000    20.723    manual_tester/alu/arithmeticUnit/s1_i_254_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.273 r  manual_tester/alu/arithmeticUnit/s1_i_210/CO[3]
                         net (fo=1, routed)           0.000    21.273    manual_tester/alu/arithmeticUnit/s1_i_210_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  manual_tester/alu/arithmeticUnit/s1_i_151/CO[3]
                         net (fo=1, routed)           0.000    21.387    manual_tester/alu/arithmeticUnit/s1_i_151_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  manual_tester/alu/arithmeticUnit/s1_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.501    manual_tester/alu/arithmeticUnit/s1_i_87_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  manual_tester/alu/arithmeticUnit/s1_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.615    manual_tester/alu/arithmeticUnit/s1_i_34_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.772 r  manual_tester/alu/arithmeticUnit/s1_i_8/CO[1]
                         net (fo=20, routed)          0.698    22.470    manual_tester/alu/arithmeticUnit/A[8]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.799 r  manual_tester/alu/arithmeticUnit/s1_i_257/O
                         net (fo=1, routed)           0.000    22.799    manual_tester/alu/arithmeticUnit/s1_i_257_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.349 r  manual_tester/alu/arithmeticUnit/s1_i_215/CO[3]
                         net (fo=1, routed)           0.000    23.349    manual_tester/alu/arithmeticUnit/s1_i_215_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.463 r  manual_tester/alu/arithmeticUnit/s1_i_156/CO[3]
                         net (fo=1, routed)           0.000    23.463    manual_tester/alu/arithmeticUnit/s1_i_156_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.577 r  manual_tester/alu/arithmeticUnit/s1_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.577    manual_tester/alu/arithmeticUnit/s1_i_92_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.691 r  manual_tester/alu/arithmeticUnit/s1_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.691    manual_tester/alu/arithmeticUnit/s1_i_37_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.848 r  manual_tester/alu/arithmeticUnit/s1_i_9/CO[1]
                         net (fo=20, routed)          0.843    24.691    manual_tester/alu/arithmeticUnit/A[7]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.020 r  manual_tester/alu/arithmeticUnit/s1_i_260/O
                         net (fo=1, routed)           0.000    25.020    manual_tester/alu/arithmeticUnit/s1_i_260_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.553 r  manual_tester/alu/arithmeticUnit/s1_i_220/CO[3]
                         net (fo=1, routed)           0.000    25.553    manual_tester/alu/arithmeticUnit/s1_i_220_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.670 r  manual_tester/alu/arithmeticUnit/s1_i_161/CO[3]
                         net (fo=1, routed)           0.000    25.670    manual_tester/alu/arithmeticUnit/s1_i_161_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.787 r  manual_tester/alu/arithmeticUnit/s1_i_97/CO[3]
                         net (fo=1, routed)           0.000    25.787    manual_tester/alu/arithmeticUnit/s1_i_97_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.904 r  manual_tester/alu/arithmeticUnit/s1_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.904    manual_tester/alu/arithmeticUnit/s1_i_40_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.061 r  manual_tester/alu/arithmeticUnit/s1_i_10/CO[1]
                         net (fo=20, routed)          0.705    26.767    manual_tester/alu/arithmeticUnit/A[6]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    27.099 r  manual_tester/alu/arithmeticUnit/s1_i_263/O
                         net (fo=1, routed)           0.000    27.099    manual_tester/alu/arithmeticUnit/s1_i_263_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.632 r  manual_tester/alu/arithmeticUnit/s1_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.632    manual_tester/alu/arithmeticUnit/s1_i_225_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.749 r  manual_tester/alu/arithmeticUnit/s1_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.749    manual_tester/alu/arithmeticUnit/s1_i_166_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.866 r  manual_tester/alu/arithmeticUnit/s1_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.866    manual_tester/alu/arithmeticUnit/s1_i_102_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.983 r  manual_tester/alu/arithmeticUnit/s1_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.983    manual_tester/alu/arithmeticUnit/s1_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.140 r  manual_tester/alu/arithmeticUnit/s1_i_11/CO[1]
                         net (fo=20, routed)          0.652    28.791    manual_tester/alu/arithmeticUnit/A[5]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    29.123 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_20/O
                         net (fo=1, routed)           0.000    29.123    manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.673 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.673    manual_tester/alu/arithmeticUnit/s2__972_carry_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.787 r  manual_tester/alu/arithmeticUnit/s1_i_171/CO[3]
                         net (fo=1, routed)           0.000    29.787    manual_tester/alu/arithmeticUnit/s1_i_171_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.901 r  manual_tester/alu/arithmeticUnit/s1_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.901    manual_tester/alu/arithmeticUnit/s1_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.015 r  manual_tester/alu/arithmeticUnit/s1_i_46/CO[3]
                         net (fo=1, routed)           0.009    30.024    manual_tester/alu/arithmeticUnit/s1_i_46_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.181 r  manual_tester/alu/arithmeticUnit/s1_i_12/CO[1]
                         net (fo=20, routed)          0.772    30.953    manual_tester/alu/arithmeticUnit/A[4]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    31.282 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_17/O
                         net (fo=1, routed)           0.000    31.282    manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.815 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.815    manual_tester/alu/arithmeticUnit/s2__972_carry_i_10_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.932 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    31.941    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  manual_tester/alu/arithmeticUnit/s1_i_112/CO[3]
                         net (fo=1, routed)           0.000    32.058    manual_tester/alu/arithmeticUnit/s1_i_112_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.175 r  manual_tester/alu/arithmeticUnit/s1_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.175    manual_tester/alu/arithmeticUnit/s1_i_49_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.332 r  manual_tester/alu/arithmeticUnit/s1_i_13/CO[1]
                         net (fo=20, routed)          0.731    33.063    manual_tester/alu/arithmeticUnit/A[3]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.395 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_13/O
                         net (fo=1, routed)           0.000    33.395    manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.945 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.945    manual_tester/alu/arithmeticUnit/s2__972_carry_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.059    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.173    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  manual_tester/alu/arithmeticUnit/s1_i_52/CO[3]
                         net (fo=1, routed)           0.009    34.296    manual_tester/alu/arithmeticUnit/s1_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.453 r  manual_tester/alu/arithmeticUnit/s1_i_14/CO[1]
                         net (fo=20, routed)          0.790    35.243    manual_tester/alu/arithmeticUnit/A[2]
    SLICE_X53Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.028 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.028    manual_tester/alu/arithmeticUnit/s2__972_carry_i_1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.142    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.256    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.370    manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.527 r  manual_tester/alu/arithmeticUnit/s1_i_15/CO[1]
                         net (fo=20, routed)          0.920    37.447    manual_tester/alu/arithmeticUnit/A[1]
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.329    37.776 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_4/O
                         net (fo=1, routed)           0.000    37.776    manual_tester/alu/arithmeticUnit/s2__972_carry_i_4_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.309 r  manual_tester/alu/arithmeticUnit/s2__972_carry/CO[3]
                         net (fo=1, routed)           0.009    38.318    manual_tester/alu/arithmeticUnit/s2__972_carry_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.435 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.435    manual_tester/alu/arithmeticUnit/s2__972_carry__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.552 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.552    manual_tester/alu/arithmeticUnit/s2__972_carry__1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.669 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.669    manual_tester/alu/arithmeticUnit/s2__972_carry__2_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.923 r  manual_tester/alu/arithmeticUnit/s2__972_carry__3/CO[0]
                         net (fo=1, routed)           0.523    39.446    manual_tester/alu/arithmeticUnit/A[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      4.084    43.530 r  manual_tester/alu/arithmeticUnit/s1/P[0]
                         net (fo=1, routed)           0.759    44.289    manual_tester/alu/arithmeticUnit/s1_n_105
    SLICE_X54Y29         LUT3 (Prop_lut3_I2_O)        0.124    44.413 r  manual_tester/alu/arithmeticUnit/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    44.413    manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.926 r  manual_tester/alu/arithmeticUnit/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    44.926    manual_tester/alu/arithmeticUnit/s0_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.043 r  manual_tester/alu/arithmeticUnit/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.043    manual_tester/alu/arithmeticUnit/s0_carry__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.262 r  manual_tester/alu/arithmeticUnit/s0_carry__1/O[0]
                         net (fo=1, routed)           0.436    45.699    manual_tester/alu/arithmeticUnit/s[8]
    SLICE_X56Y31         LUT6 (Prop_lut6_I2_O)        0.295    45.994 f  manual_tester/alu/arithmeticUnit/M_out_q[8]_i_6/O
                         net (fo=2, routed)           0.355    46.349    manual_tester/alu/arithmeticUnit/M_out_q[8]_i_6_n_0
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    46.473 r  manual_tester/alu/arithmeticUnit/M_out_q[8]_i_3/O
                         net (fo=1, routed)           0.402    46.875    manual_tester/alu/arithmeticUnit/M_out_q[8]_i_3_n_0
    SLICE_X57Y31         LUT6 (Prop_lut6_I2_O)        0.124    46.999 r  manual_tester/alu/arithmeticUnit/M_out_q[8]_i_1/O
                         net (fo=1, routed)           0.000    46.999    manual_tester/M_out_d[8]
    SLICE_X57Y31         FDRE                                         r  manual_tester/M_out_q_reg[8]/D
=======
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[3]
                         net (fo=1, routed)           1.212    10.454    manual_tester/alu/arithmeticUnit/s0_n_102
    SLICE_X58Y55         LUT4 (Prop_lut4_I0_O)        0.124    10.578 r  manual_tester/alu/arithmeticUnit/M_out_q[3]_i_4/O
                         net (fo=1, routed)           0.395    10.973    manual_tester/alu/arithmeticUnit/M_out_q[3]_i_4_n_0
    SLICE_X61Y56         LUT5 (Prop_lut5_I4_O)        0.124    11.097 r  manual_tester/alu/arithmeticUnit/M_out_q[3]_i_1/O
                         net (fo=1, routed)           0.000    11.097    manual_tester/M_out_d[3]
    SLICE_X61Y56         FDRE                                         r  manual_tester/M_out_q_reg[3]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.443    14.848    manual_tester/CLK
    SLICE_X57Y31         FDRE                                         r  manual_tester/M_out_q_reg[8]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X57Y31         FDRE (Setup_fdre_C_D)        0.032    15.104    manual_tester/M_out_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -46.999    
  -------------------------------------------------------------------
                         slack                                -31.895    

Slack (VIOLATED) :        -31.874ns  (required time - arrival time)
  Source:                 manual_tester/M_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[7]/D
=======
                         net (fo=85, routed)          1.508    14.912    manual_tester/CLK
    SLICE_X61Y56         FDRE                                         r  manual_tester/M_out_q_reg[3]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X61Y56         FDRE (Setup_fdre_C_D)        0.029    15.164    manual_tester/M_out_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -11.097    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[2]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        41.865ns  (logic 27.967ns (66.802%)  route 13.898ns (33.198%))
  Logic Levels:           102  (CARRY4=82 DSP48E1=1 LUT2=2 LUT3=15 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
=======
  Data Path Delay:        5.900ns  (logic 4.257ns (72.149%)  route 1.643ns (27.851%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.572     5.156    manual_tester/CLK
    SLICE_X55Y0          FDRE                                         r  manual_tester/M_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  manual_tester/M_b_q_reg[0]/Q
                         net (fo=53, routed)          0.476     6.089    manual_tester/alu/arithmeticUnit/s1_0[0]
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.213 r  manual_tester/alu/arithmeticUnit/s2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.213    manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.726 r  manual_tester/alu/arithmeticUnit/s2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.726    manual_tester/alu/arithmeticUnit/s2_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.843 r  manual_tester/alu/arithmeticUnit/s2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.843    manual_tester/alu/arithmeticUnit/s2_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  manual_tester/alu/arithmeticUnit/s2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.960    manual_tester/alu/arithmeticUnit/s2_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  manual_tester/alu/arithmeticUnit/s2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.077    manual_tester/alu/arithmeticUnit/s2_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.331 r  manual_tester/alu/arithmeticUnit/s1_i_1/CO[0]
                         net (fo=20, routed)          0.901     8.232    manual_tester/alu/arithmeticUnit/A[15]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.599 r  manual_tester/alu/arithmeticUnit/s1_i_236/O
                         net (fo=1, routed)           0.000     8.599    manual_tester/alu/arithmeticUnit/s1_i_236_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.149 r  manual_tester/alu/arithmeticUnit/s1_i_180/CO[3]
                         net (fo=1, routed)           0.000     9.149    manual_tester/alu/arithmeticUnit/s1_i_180_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  manual_tester/alu/arithmeticUnit/s1_i_121/CO[3]
                         net (fo=1, routed)           0.000     9.263    manual_tester/alu/arithmeticUnit/s1_i_121_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  manual_tester/alu/arithmeticUnit/s1_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.377    manual_tester/alu/arithmeticUnit/s1_i_57_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.491 r  manual_tester/alu/arithmeticUnit/s1_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.491    manual_tester/alu/arithmeticUnit/s1_i_16_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.648 r  manual_tester/alu/arithmeticUnit/s1_i_2/CO[1]
                         net (fo=20, routed)          0.631    10.279    manual_tester/alu/arithmeticUnit/A[14]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    10.608 r  manual_tester/alu/arithmeticUnit/s1_i_239/O
                         net (fo=1, routed)           0.000    10.608    manual_tester/alu/arithmeticUnit/s1_i_239_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.141 r  manual_tester/alu/arithmeticUnit/s1_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.141    manual_tester/alu/arithmeticUnit/s1_i_185_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.258 r  manual_tester/alu/arithmeticUnit/s1_i_126/CO[3]
                         net (fo=1, routed)           0.000    11.258    manual_tester/alu/arithmeticUnit/s1_i_126_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  manual_tester/alu/arithmeticUnit/s1_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.375    manual_tester/alu/arithmeticUnit/s1_i_62_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  manual_tester/alu/arithmeticUnit/s1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.492    manual_tester/alu/arithmeticUnit/s1_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.649 r  manual_tester/alu/arithmeticUnit/s1_i_3/CO[1]
                         net (fo=20, routed)          0.583    12.232    manual_tester/alu/arithmeticUnit/A[13]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    12.564 r  manual_tester/alu/arithmeticUnit/s1_i_242/O
                         net (fo=1, routed)           0.000    12.564    manual_tester/alu/arithmeticUnit/s1_i_242_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  manual_tester/alu/arithmeticUnit/s1_i_190/CO[3]
                         net (fo=1, routed)           0.000    13.114    manual_tester/alu/arithmeticUnit/s1_i_190_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  manual_tester/alu/arithmeticUnit/s1_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.228    manual_tester/alu/arithmeticUnit/s1_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  manual_tester/alu/arithmeticUnit/s1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.342    manual_tester/alu/arithmeticUnit/s1_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  manual_tester/alu/arithmeticUnit/s1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.456    manual_tester/alu/arithmeticUnit/s1_i_22_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.613 r  manual_tester/alu/arithmeticUnit/s1_i_4/CO[1]
                         net (fo=20, routed)          0.724    14.338    manual_tester/alu/arithmeticUnit/A[12]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    14.667 r  manual_tester/alu/arithmeticUnit/s1_i_245/O
                         net (fo=1, routed)           0.000    14.667    manual_tester/alu/arithmeticUnit/s1_i_245_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.217 r  manual_tester/alu/arithmeticUnit/s1_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.217    manual_tester/alu/arithmeticUnit/s1_i_195_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  manual_tester/alu/arithmeticUnit/s1_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.331    manual_tester/alu/arithmeticUnit/s1_i_136_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  manual_tester/alu/arithmeticUnit/s1_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.445    manual_tester/alu/arithmeticUnit/s1_i_72_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  manual_tester/alu/arithmeticUnit/s1_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.559    manual_tester/alu/arithmeticUnit/s1_i_25_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.716 r  manual_tester/alu/arithmeticUnit/s1_i_5/CO[1]
                         net (fo=20, routed)          0.669    16.385    manual_tester/alu/arithmeticUnit/A[11]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    16.714 r  manual_tester/alu/arithmeticUnit/s1_i_248/O
                         net (fo=1, routed)           0.000    16.714    manual_tester/alu/arithmeticUnit/s1_i_248_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.247 r  manual_tester/alu/arithmeticUnit/s1_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.247    manual_tester/alu/arithmeticUnit/s1_i_200_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  manual_tester/alu/arithmeticUnit/s1_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.364    manual_tester/alu/arithmeticUnit/s1_i_141_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  manual_tester/alu/arithmeticUnit/s1_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.481    manual_tester/alu/arithmeticUnit/s1_i_77_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.598 r  manual_tester/alu/arithmeticUnit/s1_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.598    manual_tester/alu/arithmeticUnit/s1_i_28_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.755 r  manual_tester/alu/arithmeticUnit/s1_i_6/CO[1]
                         net (fo=20, routed)          0.599    18.354    manual_tester/alu/arithmeticUnit/A[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    18.686 r  manual_tester/alu/arithmeticUnit/s1_i_251/O
                         net (fo=1, routed)           0.000    18.686    manual_tester/alu/arithmeticUnit/s1_i_251_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.236 r  manual_tester/alu/arithmeticUnit/s1_i_205/CO[3]
                         net (fo=1, routed)           0.000    19.236    manual_tester/alu/arithmeticUnit/s1_i_205_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.350 r  manual_tester/alu/arithmeticUnit/s1_i_146/CO[3]
                         net (fo=1, routed)           0.000    19.350    manual_tester/alu/arithmeticUnit/s1_i_146_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.464 r  manual_tester/alu/arithmeticUnit/s1_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.464    manual_tester/alu/arithmeticUnit/s1_i_82_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.578 r  manual_tester/alu/arithmeticUnit/s1_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.578    manual_tester/alu/arithmeticUnit/s1_i_31_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.735 r  manual_tester/alu/arithmeticUnit/s1_i_7/CO[1]
                         net (fo=20, routed)          0.658    20.394    manual_tester/alu/arithmeticUnit/A[9]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.723 r  manual_tester/alu/arithmeticUnit/s1_i_254/O
                         net (fo=1, routed)           0.000    20.723    manual_tester/alu/arithmeticUnit/s1_i_254_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.273 r  manual_tester/alu/arithmeticUnit/s1_i_210/CO[3]
                         net (fo=1, routed)           0.000    21.273    manual_tester/alu/arithmeticUnit/s1_i_210_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  manual_tester/alu/arithmeticUnit/s1_i_151/CO[3]
                         net (fo=1, routed)           0.000    21.387    manual_tester/alu/arithmeticUnit/s1_i_151_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  manual_tester/alu/arithmeticUnit/s1_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.501    manual_tester/alu/arithmeticUnit/s1_i_87_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  manual_tester/alu/arithmeticUnit/s1_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.615    manual_tester/alu/arithmeticUnit/s1_i_34_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.772 r  manual_tester/alu/arithmeticUnit/s1_i_8/CO[1]
                         net (fo=20, routed)          0.698    22.470    manual_tester/alu/arithmeticUnit/A[8]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.799 r  manual_tester/alu/arithmeticUnit/s1_i_257/O
                         net (fo=1, routed)           0.000    22.799    manual_tester/alu/arithmeticUnit/s1_i_257_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.349 r  manual_tester/alu/arithmeticUnit/s1_i_215/CO[3]
                         net (fo=1, routed)           0.000    23.349    manual_tester/alu/arithmeticUnit/s1_i_215_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.463 r  manual_tester/alu/arithmeticUnit/s1_i_156/CO[3]
                         net (fo=1, routed)           0.000    23.463    manual_tester/alu/arithmeticUnit/s1_i_156_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.577 r  manual_tester/alu/arithmeticUnit/s1_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.577    manual_tester/alu/arithmeticUnit/s1_i_92_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.691 r  manual_tester/alu/arithmeticUnit/s1_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.691    manual_tester/alu/arithmeticUnit/s1_i_37_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.848 r  manual_tester/alu/arithmeticUnit/s1_i_9/CO[1]
                         net (fo=20, routed)          0.843    24.691    manual_tester/alu/arithmeticUnit/A[7]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.020 r  manual_tester/alu/arithmeticUnit/s1_i_260/O
                         net (fo=1, routed)           0.000    25.020    manual_tester/alu/arithmeticUnit/s1_i_260_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.553 r  manual_tester/alu/arithmeticUnit/s1_i_220/CO[3]
                         net (fo=1, routed)           0.000    25.553    manual_tester/alu/arithmeticUnit/s1_i_220_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.670 r  manual_tester/alu/arithmeticUnit/s1_i_161/CO[3]
                         net (fo=1, routed)           0.000    25.670    manual_tester/alu/arithmeticUnit/s1_i_161_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.787 r  manual_tester/alu/arithmeticUnit/s1_i_97/CO[3]
                         net (fo=1, routed)           0.000    25.787    manual_tester/alu/arithmeticUnit/s1_i_97_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.904 r  manual_tester/alu/arithmeticUnit/s1_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.904    manual_tester/alu/arithmeticUnit/s1_i_40_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.061 r  manual_tester/alu/arithmeticUnit/s1_i_10/CO[1]
                         net (fo=20, routed)          0.705    26.767    manual_tester/alu/arithmeticUnit/A[6]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    27.099 r  manual_tester/alu/arithmeticUnit/s1_i_263/O
                         net (fo=1, routed)           0.000    27.099    manual_tester/alu/arithmeticUnit/s1_i_263_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.632 r  manual_tester/alu/arithmeticUnit/s1_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.632    manual_tester/alu/arithmeticUnit/s1_i_225_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.749 r  manual_tester/alu/arithmeticUnit/s1_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.749    manual_tester/alu/arithmeticUnit/s1_i_166_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.866 r  manual_tester/alu/arithmeticUnit/s1_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.866    manual_tester/alu/arithmeticUnit/s1_i_102_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.983 r  manual_tester/alu/arithmeticUnit/s1_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.983    manual_tester/alu/arithmeticUnit/s1_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.140 r  manual_tester/alu/arithmeticUnit/s1_i_11/CO[1]
                         net (fo=20, routed)          0.652    28.791    manual_tester/alu/arithmeticUnit/A[5]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    29.123 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_20/O
                         net (fo=1, routed)           0.000    29.123    manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.673 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.673    manual_tester/alu/arithmeticUnit/s2__972_carry_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.787 r  manual_tester/alu/arithmeticUnit/s1_i_171/CO[3]
                         net (fo=1, routed)           0.000    29.787    manual_tester/alu/arithmeticUnit/s1_i_171_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.901 r  manual_tester/alu/arithmeticUnit/s1_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.901    manual_tester/alu/arithmeticUnit/s1_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.015 r  manual_tester/alu/arithmeticUnit/s1_i_46/CO[3]
                         net (fo=1, routed)           0.009    30.024    manual_tester/alu/arithmeticUnit/s1_i_46_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.181 r  manual_tester/alu/arithmeticUnit/s1_i_12/CO[1]
                         net (fo=20, routed)          0.772    30.953    manual_tester/alu/arithmeticUnit/A[4]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    31.282 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_17/O
                         net (fo=1, routed)           0.000    31.282    manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.815 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.815    manual_tester/alu/arithmeticUnit/s2__972_carry_i_10_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.932 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    31.941    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  manual_tester/alu/arithmeticUnit/s1_i_112/CO[3]
                         net (fo=1, routed)           0.000    32.058    manual_tester/alu/arithmeticUnit/s1_i_112_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.175 r  manual_tester/alu/arithmeticUnit/s1_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.175    manual_tester/alu/arithmeticUnit/s1_i_49_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.332 r  manual_tester/alu/arithmeticUnit/s1_i_13/CO[1]
                         net (fo=20, routed)          0.731    33.063    manual_tester/alu/arithmeticUnit/A[3]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.395 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_13/O
                         net (fo=1, routed)           0.000    33.395    manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.945 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.945    manual_tester/alu/arithmeticUnit/s2__972_carry_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.059    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.173    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  manual_tester/alu/arithmeticUnit/s1_i_52/CO[3]
                         net (fo=1, routed)           0.009    34.296    manual_tester/alu/arithmeticUnit/s1_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.453 r  manual_tester/alu/arithmeticUnit/s1_i_14/CO[1]
                         net (fo=20, routed)          0.790    35.243    manual_tester/alu/arithmeticUnit/A[2]
    SLICE_X53Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.028 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.028    manual_tester/alu/arithmeticUnit/s2__972_carry_i_1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.142    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.256    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.370    manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.527 r  manual_tester/alu/arithmeticUnit/s1_i_15/CO[1]
                         net (fo=20, routed)          0.920    37.447    manual_tester/alu/arithmeticUnit/A[1]
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.329    37.776 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_4/O
                         net (fo=1, routed)           0.000    37.776    manual_tester/alu/arithmeticUnit/s2__972_carry_i_4_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.309 r  manual_tester/alu/arithmeticUnit/s2__972_carry/CO[3]
                         net (fo=1, routed)           0.009    38.318    manual_tester/alu/arithmeticUnit/s2__972_carry_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.435 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.435    manual_tester/alu/arithmeticUnit/s2__972_carry__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.552 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.552    manual_tester/alu/arithmeticUnit/s2__972_carry__1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.669 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.669    manual_tester/alu/arithmeticUnit/s2__972_carry__2_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.923 r  manual_tester/alu/arithmeticUnit/s2__972_carry__3/CO[0]
                         net (fo=1, routed)           0.523    39.446    manual_tester/alu/arithmeticUnit/A[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      4.084    43.530 r  manual_tester/alu/arithmeticUnit/s1/P[0]
                         net (fo=1, routed)           0.759    44.289    manual_tester/alu/arithmeticUnit/s1_n_105
    SLICE_X54Y29         LUT3 (Prop_lut3_I2_O)        0.124    44.413 r  manual_tester/alu/arithmeticUnit/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    44.413    manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.926 r  manual_tester/alu/arithmeticUnit/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    44.926    manual_tester/alu/arithmeticUnit/s0_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    45.241 r  manual_tester/alu/arithmeticUnit/s0_carry__0/O[3]
                         net (fo=1, routed)           0.425    45.666    manual_tester/alu/arithmeticUnit/s[7]
    SLICE_X56Y30         LUT6 (Prop_lut6_I0_O)        0.307    45.973 f  manual_tester/alu/arithmeticUnit/M_out_q[7]_i_6/O
                         net (fo=2, routed)           0.494    46.468    manual_tester/alu/arithmeticUnit/M_out_q[7]_i_6_n_0
    SLICE_X52Y30         LUT2 (Prop_lut2_I1_O)        0.124    46.592 r  manual_tester/alu/arithmeticUnit/M_out_q[7]_i_3/O
                         net (fo=1, routed)           0.306    46.898    manual_tester/alu/arithmeticUnit/M_out_q[7]_i_3_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I2_O)        0.124    47.022 r  manual_tester/alu/arithmeticUnit/M_out_q[7]_i_1/O
                         net (fo=1, routed)           0.000    47.022    manual_tester/M_out_d[7]
    SLICE_X52Y31         FDRE                                         r  manual_tester/M_out_q_reg[7]/D
=======
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[2]
                         net (fo=1, routed)           1.229    10.470    manual_tester/alu/arithmeticUnit/s0_n_103
    SLICE_X58Y55         LUT4 (Prop_lut4_I0_O)        0.124    10.594 r  manual_tester/alu/arithmeticUnit/M_out_q[2]_i_4/O
                         net (fo=1, routed)           0.414    11.009    manual_tester/alu/arithmeticUnit/M_out_q[2]_i_4_n_0
    SLICE_X60Y55         LUT5 (Prop_lut5_I4_O)        0.124    11.133 r  manual_tester/alu/arithmeticUnit/M_out_q[2]_i_1/O
                         net (fo=1, routed)           0.000    11.133    manual_tester/M_out_d[2]
    SLICE_X60Y55         FDRE                                         r  manual_tester/M_out_q_reg[2]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.442    14.847    manual_tester/CLK
    SLICE_X52Y31         FDRE                                         r  manual_tester/M_out_q_reg[7]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X52Y31         FDRE (Setup_fdre_C_D)        0.077    15.148    manual_tester/M_out_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -47.022    
  -------------------------------------------------------------------
                         slack                                -31.874    

Slack (VIOLATED) :        -31.722ns  (required time - arrival time)
  Source:                 manual_tester/M_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[12]/D
=======
                         net (fo=85, routed)          1.508    14.912    manual_tester/CLK
    SLICE_X60Y55         FDRE                                         r  manual_tester/M_out_q_reg[2]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y55         FDRE (Setup_fdre_C_D)        0.079    15.214    manual_tester/M_out_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -11.133    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[8]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        41.718ns  (logic 28.093ns (67.340%)  route 13.625ns (32.660%))
  Logic Levels:           104  (CARRY4=84 DSP48E1=1 LUT2=2 LUT3=15 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
=======
  Data Path Delay:        5.809ns  (logic 4.257ns (73.277%)  route 1.552ns (26.723%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.572     5.156    manual_tester/CLK
    SLICE_X55Y0          FDRE                                         r  manual_tester/M_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  manual_tester/M_b_q_reg[0]/Q
                         net (fo=53, routed)          0.476     6.089    manual_tester/alu/arithmeticUnit/s1_0[0]
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.213 r  manual_tester/alu/arithmeticUnit/s2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.213    manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.726 r  manual_tester/alu/arithmeticUnit/s2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.726    manual_tester/alu/arithmeticUnit/s2_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.843 r  manual_tester/alu/arithmeticUnit/s2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.843    manual_tester/alu/arithmeticUnit/s2_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  manual_tester/alu/arithmeticUnit/s2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.960    manual_tester/alu/arithmeticUnit/s2_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  manual_tester/alu/arithmeticUnit/s2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.077    manual_tester/alu/arithmeticUnit/s2_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.331 r  manual_tester/alu/arithmeticUnit/s1_i_1/CO[0]
                         net (fo=20, routed)          0.901     8.232    manual_tester/alu/arithmeticUnit/A[15]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.599 r  manual_tester/alu/arithmeticUnit/s1_i_236/O
                         net (fo=1, routed)           0.000     8.599    manual_tester/alu/arithmeticUnit/s1_i_236_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.149 r  manual_tester/alu/arithmeticUnit/s1_i_180/CO[3]
                         net (fo=1, routed)           0.000     9.149    manual_tester/alu/arithmeticUnit/s1_i_180_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  manual_tester/alu/arithmeticUnit/s1_i_121/CO[3]
                         net (fo=1, routed)           0.000     9.263    manual_tester/alu/arithmeticUnit/s1_i_121_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  manual_tester/alu/arithmeticUnit/s1_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.377    manual_tester/alu/arithmeticUnit/s1_i_57_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.491 r  manual_tester/alu/arithmeticUnit/s1_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.491    manual_tester/alu/arithmeticUnit/s1_i_16_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.648 r  manual_tester/alu/arithmeticUnit/s1_i_2/CO[1]
                         net (fo=20, routed)          0.631    10.279    manual_tester/alu/arithmeticUnit/A[14]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    10.608 r  manual_tester/alu/arithmeticUnit/s1_i_239/O
                         net (fo=1, routed)           0.000    10.608    manual_tester/alu/arithmeticUnit/s1_i_239_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.141 r  manual_tester/alu/arithmeticUnit/s1_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.141    manual_tester/alu/arithmeticUnit/s1_i_185_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.258 r  manual_tester/alu/arithmeticUnit/s1_i_126/CO[3]
                         net (fo=1, routed)           0.000    11.258    manual_tester/alu/arithmeticUnit/s1_i_126_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  manual_tester/alu/arithmeticUnit/s1_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.375    manual_tester/alu/arithmeticUnit/s1_i_62_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  manual_tester/alu/arithmeticUnit/s1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.492    manual_tester/alu/arithmeticUnit/s1_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.649 r  manual_tester/alu/arithmeticUnit/s1_i_3/CO[1]
                         net (fo=20, routed)          0.583    12.232    manual_tester/alu/arithmeticUnit/A[13]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    12.564 r  manual_tester/alu/arithmeticUnit/s1_i_242/O
                         net (fo=1, routed)           0.000    12.564    manual_tester/alu/arithmeticUnit/s1_i_242_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  manual_tester/alu/arithmeticUnit/s1_i_190/CO[3]
                         net (fo=1, routed)           0.000    13.114    manual_tester/alu/arithmeticUnit/s1_i_190_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  manual_tester/alu/arithmeticUnit/s1_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.228    manual_tester/alu/arithmeticUnit/s1_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  manual_tester/alu/arithmeticUnit/s1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.342    manual_tester/alu/arithmeticUnit/s1_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  manual_tester/alu/arithmeticUnit/s1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.456    manual_tester/alu/arithmeticUnit/s1_i_22_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.613 r  manual_tester/alu/arithmeticUnit/s1_i_4/CO[1]
                         net (fo=20, routed)          0.724    14.338    manual_tester/alu/arithmeticUnit/A[12]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    14.667 r  manual_tester/alu/arithmeticUnit/s1_i_245/O
                         net (fo=1, routed)           0.000    14.667    manual_tester/alu/arithmeticUnit/s1_i_245_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.217 r  manual_tester/alu/arithmeticUnit/s1_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.217    manual_tester/alu/arithmeticUnit/s1_i_195_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  manual_tester/alu/arithmeticUnit/s1_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.331    manual_tester/alu/arithmeticUnit/s1_i_136_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  manual_tester/alu/arithmeticUnit/s1_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.445    manual_tester/alu/arithmeticUnit/s1_i_72_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  manual_tester/alu/arithmeticUnit/s1_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.559    manual_tester/alu/arithmeticUnit/s1_i_25_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.716 r  manual_tester/alu/arithmeticUnit/s1_i_5/CO[1]
                         net (fo=20, routed)          0.669    16.385    manual_tester/alu/arithmeticUnit/A[11]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    16.714 r  manual_tester/alu/arithmeticUnit/s1_i_248/O
                         net (fo=1, routed)           0.000    16.714    manual_tester/alu/arithmeticUnit/s1_i_248_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.247 r  manual_tester/alu/arithmeticUnit/s1_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.247    manual_tester/alu/arithmeticUnit/s1_i_200_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  manual_tester/alu/arithmeticUnit/s1_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.364    manual_tester/alu/arithmeticUnit/s1_i_141_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  manual_tester/alu/arithmeticUnit/s1_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.481    manual_tester/alu/arithmeticUnit/s1_i_77_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.598 r  manual_tester/alu/arithmeticUnit/s1_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.598    manual_tester/alu/arithmeticUnit/s1_i_28_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.755 r  manual_tester/alu/arithmeticUnit/s1_i_6/CO[1]
                         net (fo=20, routed)          0.599    18.354    manual_tester/alu/arithmeticUnit/A[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    18.686 r  manual_tester/alu/arithmeticUnit/s1_i_251/O
                         net (fo=1, routed)           0.000    18.686    manual_tester/alu/arithmeticUnit/s1_i_251_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.236 r  manual_tester/alu/arithmeticUnit/s1_i_205/CO[3]
                         net (fo=1, routed)           0.000    19.236    manual_tester/alu/arithmeticUnit/s1_i_205_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.350 r  manual_tester/alu/arithmeticUnit/s1_i_146/CO[3]
                         net (fo=1, routed)           0.000    19.350    manual_tester/alu/arithmeticUnit/s1_i_146_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.464 r  manual_tester/alu/arithmeticUnit/s1_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.464    manual_tester/alu/arithmeticUnit/s1_i_82_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.578 r  manual_tester/alu/arithmeticUnit/s1_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.578    manual_tester/alu/arithmeticUnit/s1_i_31_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.735 r  manual_tester/alu/arithmeticUnit/s1_i_7/CO[1]
                         net (fo=20, routed)          0.658    20.394    manual_tester/alu/arithmeticUnit/A[9]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.723 r  manual_tester/alu/arithmeticUnit/s1_i_254/O
                         net (fo=1, routed)           0.000    20.723    manual_tester/alu/arithmeticUnit/s1_i_254_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.273 r  manual_tester/alu/arithmeticUnit/s1_i_210/CO[3]
                         net (fo=1, routed)           0.000    21.273    manual_tester/alu/arithmeticUnit/s1_i_210_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  manual_tester/alu/arithmeticUnit/s1_i_151/CO[3]
                         net (fo=1, routed)           0.000    21.387    manual_tester/alu/arithmeticUnit/s1_i_151_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  manual_tester/alu/arithmeticUnit/s1_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.501    manual_tester/alu/arithmeticUnit/s1_i_87_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  manual_tester/alu/arithmeticUnit/s1_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.615    manual_tester/alu/arithmeticUnit/s1_i_34_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.772 r  manual_tester/alu/arithmeticUnit/s1_i_8/CO[1]
                         net (fo=20, routed)          0.698    22.470    manual_tester/alu/arithmeticUnit/A[8]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.799 r  manual_tester/alu/arithmeticUnit/s1_i_257/O
                         net (fo=1, routed)           0.000    22.799    manual_tester/alu/arithmeticUnit/s1_i_257_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.349 r  manual_tester/alu/arithmeticUnit/s1_i_215/CO[3]
                         net (fo=1, routed)           0.000    23.349    manual_tester/alu/arithmeticUnit/s1_i_215_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.463 r  manual_tester/alu/arithmeticUnit/s1_i_156/CO[3]
                         net (fo=1, routed)           0.000    23.463    manual_tester/alu/arithmeticUnit/s1_i_156_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.577 r  manual_tester/alu/arithmeticUnit/s1_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.577    manual_tester/alu/arithmeticUnit/s1_i_92_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.691 r  manual_tester/alu/arithmeticUnit/s1_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.691    manual_tester/alu/arithmeticUnit/s1_i_37_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.848 r  manual_tester/alu/arithmeticUnit/s1_i_9/CO[1]
                         net (fo=20, routed)          0.843    24.691    manual_tester/alu/arithmeticUnit/A[7]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.020 r  manual_tester/alu/arithmeticUnit/s1_i_260/O
                         net (fo=1, routed)           0.000    25.020    manual_tester/alu/arithmeticUnit/s1_i_260_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.553 r  manual_tester/alu/arithmeticUnit/s1_i_220/CO[3]
                         net (fo=1, routed)           0.000    25.553    manual_tester/alu/arithmeticUnit/s1_i_220_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.670 r  manual_tester/alu/arithmeticUnit/s1_i_161/CO[3]
                         net (fo=1, routed)           0.000    25.670    manual_tester/alu/arithmeticUnit/s1_i_161_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.787 r  manual_tester/alu/arithmeticUnit/s1_i_97/CO[3]
                         net (fo=1, routed)           0.000    25.787    manual_tester/alu/arithmeticUnit/s1_i_97_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.904 r  manual_tester/alu/arithmeticUnit/s1_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.904    manual_tester/alu/arithmeticUnit/s1_i_40_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.061 r  manual_tester/alu/arithmeticUnit/s1_i_10/CO[1]
                         net (fo=20, routed)          0.705    26.767    manual_tester/alu/arithmeticUnit/A[6]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    27.099 r  manual_tester/alu/arithmeticUnit/s1_i_263/O
                         net (fo=1, routed)           0.000    27.099    manual_tester/alu/arithmeticUnit/s1_i_263_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.632 r  manual_tester/alu/arithmeticUnit/s1_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.632    manual_tester/alu/arithmeticUnit/s1_i_225_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.749 r  manual_tester/alu/arithmeticUnit/s1_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.749    manual_tester/alu/arithmeticUnit/s1_i_166_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.866 r  manual_tester/alu/arithmeticUnit/s1_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.866    manual_tester/alu/arithmeticUnit/s1_i_102_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.983 r  manual_tester/alu/arithmeticUnit/s1_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.983    manual_tester/alu/arithmeticUnit/s1_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.140 r  manual_tester/alu/arithmeticUnit/s1_i_11/CO[1]
                         net (fo=20, routed)          0.652    28.791    manual_tester/alu/arithmeticUnit/A[5]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    29.123 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_20/O
                         net (fo=1, routed)           0.000    29.123    manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.673 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.673    manual_tester/alu/arithmeticUnit/s2__972_carry_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.787 r  manual_tester/alu/arithmeticUnit/s1_i_171/CO[3]
                         net (fo=1, routed)           0.000    29.787    manual_tester/alu/arithmeticUnit/s1_i_171_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.901 r  manual_tester/alu/arithmeticUnit/s1_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.901    manual_tester/alu/arithmeticUnit/s1_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.015 r  manual_tester/alu/arithmeticUnit/s1_i_46/CO[3]
                         net (fo=1, routed)           0.009    30.024    manual_tester/alu/arithmeticUnit/s1_i_46_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.181 r  manual_tester/alu/arithmeticUnit/s1_i_12/CO[1]
                         net (fo=20, routed)          0.772    30.953    manual_tester/alu/arithmeticUnit/A[4]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    31.282 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_17/O
                         net (fo=1, routed)           0.000    31.282    manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.815 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.815    manual_tester/alu/arithmeticUnit/s2__972_carry_i_10_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.932 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    31.941    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  manual_tester/alu/arithmeticUnit/s1_i_112/CO[3]
                         net (fo=1, routed)           0.000    32.058    manual_tester/alu/arithmeticUnit/s1_i_112_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.175 r  manual_tester/alu/arithmeticUnit/s1_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.175    manual_tester/alu/arithmeticUnit/s1_i_49_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.332 r  manual_tester/alu/arithmeticUnit/s1_i_13/CO[1]
                         net (fo=20, routed)          0.731    33.063    manual_tester/alu/arithmeticUnit/A[3]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.395 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_13/O
                         net (fo=1, routed)           0.000    33.395    manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.945 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.945    manual_tester/alu/arithmeticUnit/s2__972_carry_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.059    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.173    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  manual_tester/alu/arithmeticUnit/s1_i_52/CO[3]
                         net (fo=1, routed)           0.009    34.296    manual_tester/alu/arithmeticUnit/s1_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.453 r  manual_tester/alu/arithmeticUnit/s1_i_14/CO[1]
                         net (fo=20, routed)          0.790    35.243    manual_tester/alu/arithmeticUnit/A[2]
    SLICE_X53Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.028 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.028    manual_tester/alu/arithmeticUnit/s2__972_carry_i_1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.142    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.256    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.370    manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.527 r  manual_tester/alu/arithmeticUnit/s1_i_15/CO[1]
                         net (fo=20, routed)          0.920    37.447    manual_tester/alu/arithmeticUnit/A[1]
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.329    37.776 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_4/O
                         net (fo=1, routed)           0.000    37.776    manual_tester/alu/arithmeticUnit/s2__972_carry_i_4_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.309 r  manual_tester/alu/arithmeticUnit/s2__972_carry/CO[3]
                         net (fo=1, routed)           0.009    38.318    manual_tester/alu/arithmeticUnit/s2__972_carry_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.435 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.435    manual_tester/alu/arithmeticUnit/s2__972_carry__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.552 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.552    manual_tester/alu/arithmeticUnit/s2__972_carry__1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.669 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.669    manual_tester/alu/arithmeticUnit/s2__972_carry__2_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.923 r  manual_tester/alu/arithmeticUnit/s2__972_carry__3/CO[0]
                         net (fo=1, routed)           0.523    39.446    manual_tester/alu/arithmeticUnit/A[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      4.084    43.530 r  manual_tester/alu/arithmeticUnit/s1/P[0]
                         net (fo=1, routed)           0.759    44.289    manual_tester/alu/arithmeticUnit/s1_n_105
    SLICE_X54Y29         LUT3 (Prop_lut3_I2_O)        0.124    44.413 r  manual_tester/alu/arithmeticUnit/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    44.413    manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.926 r  manual_tester/alu/arithmeticUnit/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    44.926    manual_tester/alu/arithmeticUnit/s0_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.043 r  manual_tester/alu/arithmeticUnit/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.043    manual_tester/alu/arithmeticUnit/s0_carry__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.160 r  manual_tester/alu/arithmeticUnit/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.160    manual_tester/alu/arithmeticUnit/s0_carry__1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    45.379 r  manual_tester/alu/arithmeticUnit/s0_carry__2/O[0]
                         net (fo=1, routed)           0.310    45.689    manual_tester/alu/arithmeticUnit/s[12]
    SLICE_X54Y33         LUT6 (Prop_lut6_I2_O)        0.295    45.984 f  manual_tester/alu/arithmeticUnit/M_out_q[12]_i_6/O
                         net (fo=2, routed)           0.311    46.295    manual_tester/alu/arithmeticUnit/M_out_q[12]_i_6_n_0
    SLICE_X57Y33         LUT2 (Prop_lut2_I1_O)        0.124    46.419 r  manual_tester/alu/arithmeticUnit/M_out_q[12]_i_3/O
                         net (fo=1, routed)           0.332    46.750    manual_tester/alu/arithmeticUnit/M_out_q[12]_i_3_n_0
    SLICE_X54Y34         LUT6 (Prop_lut6_I2_O)        0.124    46.874 r  manual_tester/alu/arithmeticUnit/M_out_q[12]_i_1/O
                         net (fo=1, routed)           0.000    46.874    manual_tester/M_out_d[12]
    SLICE_X54Y34         FDRE                                         r  manual_tester/M_out_q_reg[12]/D
=======
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[8]
                         net (fo=1, routed)           1.061    10.302    manual_tester/alu/arithmeticUnit/s0_n_97
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124    10.426 r  manual_tester/alu/arithmeticUnit/M_out_q[8]_i_4/O
                         net (fo=1, routed)           0.492    10.918    manual_tester/alu/arithmeticUnit/M_out_q[8]_i_4_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124    11.042 r  manual_tester/alu/arithmeticUnit/M_out_q[8]_i_1/O
                         net (fo=1, routed)           0.000    11.042    manual_tester/M_out_d[8]
    SLICE_X62Y57         FDRE                                         r  manual_tester/M_out_q_reg[8]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.446    14.851    manual_tester/CLK
    SLICE_X54Y34         FDRE                                         r  manual_tester/M_out_q_reg[12]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X54Y34         FDRE (Setup_fdre_C_D)        0.077    15.152    manual_tester/M_out_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -46.874    
  -------------------------------------------------------------------
                         slack                                -31.722    

Slack (VIOLATED) :        -31.648ns  (required time - arrival time)
  Source:                 manual_tester/M_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[14]/D
=======
                         net (fo=85, routed)          1.508    14.912    manual_tester/CLK
    SLICE_X62Y57         FDRE                                         r  manual_tester/M_out_q_reg[8]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X62Y57         FDRE (Setup_fdre_C_D)        0.031    15.166    manual_tester/M_out_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[12]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        41.598ns  (logic 27.995ns (67.300%)  route 13.603ns (32.700%))
  Logic Levels:           103  (CARRY4=84 DSP48E1=1 LUT2=1 LUT3=15 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
=======
  Data Path Delay:        5.798ns  (logic 4.257ns (73.421%)  route 1.541ns (26.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.572     5.156    manual_tester/CLK
    SLICE_X55Y0          FDRE                                         r  manual_tester/M_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  manual_tester/M_b_q_reg[0]/Q
                         net (fo=53, routed)          0.476     6.089    manual_tester/alu/arithmeticUnit/s1_0[0]
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.213 r  manual_tester/alu/arithmeticUnit/s2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.213    manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.726 r  manual_tester/alu/arithmeticUnit/s2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.726    manual_tester/alu/arithmeticUnit/s2_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.843 r  manual_tester/alu/arithmeticUnit/s2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.843    manual_tester/alu/arithmeticUnit/s2_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  manual_tester/alu/arithmeticUnit/s2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.960    manual_tester/alu/arithmeticUnit/s2_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  manual_tester/alu/arithmeticUnit/s2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.077    manual_tester/alu/arithmeticUnit/s2_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.331 r  manual_tester/alu/arithmeticUnit/s1_i_1/CO[0]
                         net (fo=20, routed)          0.901     8.232    manual_tester/alu/arithmeticUnit/A[15]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.599 r  manual_tester/alu/arithmeticUnit/s1_i_236/O
                         net (fo=1, routed)           0.000     8.599    manual_tester/alu/arithmeticUnit/s1_i_236_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.149 r  manual_tester/alu/arithmeticUnit/s1_i_180/CO[3]
                         net (fo=1, routed)           0.000     9.149    manual_tester/alu/arithmeticUnit/s1_i_180_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  manual_tester/alu/arithmeticUnit/s1_i_121/CO[3]
                         net (fo=1, routed)           0.000     9.263    manual_tester/alu/arithmeticUnit/s1_i_121_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  manual_tester/alu/arithmeticUnit/s1_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.377    manual_tester/alu/arithmeticUnit/s1_i_57_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.491 r  manual_tester/alu/arithmeticUnit/s1_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.491    manual_tester/alu/arithmeticUnit/s1_i_16_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.648 r  manual_tester/alu/arithmeticUnit/s1_i_2/CO[1]
                         net (fo=20, routed)          0.631    10.279    manual_tester/alu/arithmeticUnit/A[14]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    10.608 r  manual_tester/alu/arithmeticUnit/s1_i_239/O
                         net (fo=1, routed)           0.000    10.608    manual_tester/alu/arithmeticUnit/s1_i_239_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.141 r  manual_tester/alu/arithmeticUnit/s1_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.141    manual_tester/alu/arithmeticUnit/s1_i_185_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.258 r  manual_tester/alu/arithmeticUnit/s1_i_126/CO[3]
                         net (fo=1, routed)           0.000    11.258    manual_tester/alu/arithmeticUnit/s1_i_126_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  manual_tester/alu/arithmeticUnit/s1_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.375    manual_tester/alu/arithmeticUnit/s1_i_62_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  manual_tester/alu/arithmeticUnit/s1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.492    manual_tester/alu/arithmeticUnit/s1_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.649 r  manual_tester/alu/arithmeticUnit/s1_i_3/CO[1]
                         net (fo=20, routed)          0.583    12.232    manual_tester/alu/arithmeticUnit/A[13]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    12.564 r  manual_tester/alu/arithmeticUnit/s1_i_242/O
                         net (fo=1, routed)           0.000    12.564    manual_tester/alu/arithmeticUnit/s1_i_242_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  manual_tester/alu/arithmeticUnit/s1_i_190/CO[3]
                         net (fo=1, routed)           0.000    13.114    manual_tester/alu/arithmeticUnit/s1_i_190_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  manual_tester/alu/arithmeticUnit/s1_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.228    manual_tester/alu/arithmeticUnit/s1_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  manual_tester/alu/arithmeticUnit/s1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.342    manual_tester/alu/arithmeticUnit/s1_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  manual_tester/alu/arithmeticUnit/s1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.456    manual_tester/alu/arithmeticUnit/s1_i_22_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.613 r  manual_tester/alu/arithmeticUnit/s1_i_4/CO[1]
                         net (fo=20, routed)          0.724    14.338    manual_tester/alu/arithmeticUnit/A[12]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    14.667 r  manual_tester/alu/arithmeticUnit/s1_i_245/O
                         net (fo=1, routed)           0.000    14.667    manual_tester/alu/arithmeticUnit/s1_i_245_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.217 r  manual_tester/alu/arithmeticUnit/s1_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.217    manual_tester/alu/arithmeticUnit/s1_i_195_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  manual_tester/alu/arithmeticUnit/s1_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.331    manual_tester/alu/arithmeticUnit/s1_i_136_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  manual_tester/alu/arithmeticUnit/s1_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.445    manual_tester/alu/arithmeticUnit/s1_i_72_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  manual_tester/alu/arithmeticUnit/s1_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.559    manual_tester/alu/arithmeticUnit/s1_i_25_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.716 r  manual_tester/alu/arithmeticUnit/s1_i_5/CO[1]
                         net (fo=20, routed)          0.669    16.385    manual_tester/alu/arithmeticUnit/A[11]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    16.714 r  manual_tester/alu/arithmeticUnit/s1_i_248/O
                         net (fo=1, routed)           0.000    16.714    manual_tester/alu/arithmeticUnit/s1_i_248_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.247 r  manual_tester/alu/arithmeticUnit/s1_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.247    manual_tester/alu/arithmeticUnit/s1_i_200_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  manual_tester/alu/arithmeticUnit/s1_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.364    manual_tester/alu/arithmeticUnit/s1_i_141_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  manual_tester/alu/arithmeticUnit/s1_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.481    manual_tester/alu/arithmeticUnit/s1_i_77_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.598 r  manual_tester/alu/arithmeticUnit/s1_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.598    manual_tester/alu/arithmeticUnit/s1_i_28_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.755 r  manual_tester/alu/arithmeticUnit/s1_i_6/CO[1]
                         net (fo=20, routed)          0.599    18.354    manual_tester/alu/arithmeticUnit/A[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    18.686 r  manual_tester/alu/arithmeticUnit/s1_i_251/O
                         net (fo=1, routed)           0.000    18.686    manual_tester/alu/arithmeticUnit/s1_i_251_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.236 r  manual_tester/alu/arithmeticUnit/s1_i_205/CO[3]
                         net (fo=1, routed)           0.000    19.236    manual_tester/alu/arithmeticUnit/s1_i_205_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.350 r  manual_tester/alu/arithmeticUnit/s1_i_146/CO[3]
                         net (fo=1, routed)           0.000    19.350    manual_tester/alu/arithmeticUnit/s1_i_146_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.464 r  manual_tester/alu/arithmeticUnit/s1_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.464    manual_tester/alu/arithmeticUnit/s1_i_82_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.578 r  manual_tester/alu/arithmeticUnit/s1_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.578    manual_tester/alu/arithmeticUnit/s1_i_31_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.735 r  manual_tester/alu/arithmeticUnit/s1_i_7/CO[1]
                         net (fo=20, routed)          0.658    20.394    manual_tester/alu/arithmeticUnit/A[9]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.723 r  manual_tester/alu/arithmeticUnit/s1_i_254/O
                         net (fo=1, routed)           0.000    20.723    manual_tester/alu/arithmeticUnit/s1_i_254_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.273 r  manual_tester/alu/arithmeticUnit/s1_i_210/CO[3]
                         net (fo=1, routed)           0.000    21.273    manual_tester/alu/arithmeticUnit/s1_i_210_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  manual_tester/alu/arithmeticUnit/s1_i_151/CO[3]
                         net (fo=1, routed)           0.000    21.387    manual_tester/alu/arithmeticUnit/s1_i_151_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  manual_tester/alu/arithmeticUnit/s1_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.501    manual_tester/alu/arithmeticUnit/s1_i_87_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  manual_tester/alu/arithmeticUnit/s1_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.615    manual_tester/alu/arithmeticUnit/s1_i_34_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.772 r  manual_tester/alu/arithmeticUnit/s1_i_8/CO[1]
                         net (fo=20, routed)          0.698    22.470    manual_tester/alu/arithmeticUnit/A[8]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.799 r  manual_tester/alu/arithmeticUnit/s1_i_257/O
                         net (fo=1, routed)           0.000    22.799    manual_tester/alu/arithmeticUnit/s1_i_257_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.349 r  manual_tester/alu/arithmeticUnit/s1_i_215/CO[3]
                         net (fo=1, routed)           0.000    23.349    manual_tester/alu/arithmeticUnit/s1_i_215_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.463 r  manual_tester/alu/arithmeticUnit/s1_i_156/CO[3]
                         net (fo=1, routed)           0.000    23.463    manual_tester/alu/arithmeticUnit/s1_i_156_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.577 r  manual_tester/alu/arithmeticUnit/s1_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.577    manual_tester/alu/arithmeticUnit/s1_i_92_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.691 r  manual_tester/alu/arithmeticUnit/s1_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.691    manual_tester/alu/arithmeticUnit/s1_i_37_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.848 r  manual_tester/alu/arithmeticUnit/s1_i_9/CO[1]
                         net (fo=20, routed)          0.843    24.691    manual_tester/alu/arithmeticUnit/A[7]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.020 r  manual_tester/alu/arithmeticUnit/s1_i_260/O
                         net (fo=1, routed)           0.000    25.020    manual_tester/alu/arithmeticUnit/s1_i_260_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.553 r  manual_tester/alu/arithmeticUnit/s1_i_220/CO[3]
                         net (fo=1, routed)           0.000    25.553    manual_tester/alu/arithmeticUnit/s1_i_220_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.670 r  manual_tester/alu/arithmeticUnit/s1_i_161/CO[3]
                         net (fo=1, routed)           0.000    25.670    manual_tester/alu/arithmeticUnit/s1_i_161_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.787 r  manual_tester/alu/arithmeticUnit/s1_i_97/CO[3]
                         net (fo=1, routed)           0.000    25.787    manual_tester/alu/arithmeticUnit/s1_i_97_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.904 r  manual_tester/alu/arithmeticUnit/s1_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.904    manual_tester/alu/arithmeticUnit/s1_i_40_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.061 r  manual_tester/alu/arithmeticUnit/s1_i_10/CO[1]
                         net (fo=20, routed)          0.705    26.767    manual_tester/alu/arithmeticUnit/A[6]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    27.099 r  manual_tester/alu/arithmeticUnit/s1_i_263/O
                         net (fo=1, routed)           0.000    27.099    manual_tester/alu/arithmeticUnit/s1_i_263_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.632 r  manual_tester/alu/arithmeticUnit/s1_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.632    manual_tester/alu/arithmeticUnit/s1_i_225_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.749 r  manual_tester/alu/arithmeticUnit/s1_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.749    manual_tester/alu/arithmeticUnit/s1_i_166_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.866 r  manual_tester/alu/arithmeticUnit/s1_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.866    manual_tester/alu/arithmeticUnit/s1_i_102_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.983 r  manual_tester/alu/arithmeticUnit/s1_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.983    manual_tester/alu/arithmeticUnit/s1_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.140 r  manual_tester/alu/arithmeticUnit/s1_i_11/CO[1]
                         net (fo=20, routed)          0.652    28.791    manual_tester/alu/arithmeticUnit/A[5]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    29.123 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_20/O
                         net (fo=1, routed)           0.000    29.123    manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.673 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.673    manual_tester/alu/arithmeticUnit/s2__972_carry_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.787 r  manual_tester/alu/arithmeticUnit/s1_i_171/CO[3]
                         net (fo=1, routed)           0.000    29.787    manual_tester/alu/arithmeticUnit/s1_i_171_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.901 r  manual_tester/alu/arithmeticUnit/s1_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.901    manual_tester/alu/arithmeticUnit/s1_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.015 r  manual_tester/alu/arithmeticUnit/s1_i_46/CO[3]
                         net (fo=1, routed)           0.009    30.024    manual_tester/alu/arithmeticUnit/s1_i_46_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.181 r  manual_tester/alu/arithmeticUnit/s1_i_12/CO[1]
                         net (fo=20, routed)          0.772    30.953    manual_tester/alu/arithmeticUnit/A[4]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    31.282 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_17/O
                         net (fo=1, routed)           0.000    31.282    manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.815 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.815    manual_tester/alu/arithmeticUnit/s2__972_carry_i_10_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.932 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    31.941    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  manual_tester/alu/arithmeticUnit/s1_i_112/CO[3]
                         net (fo=1, routed)           0.000    32.058    manual_tester/alu/arithmeticUnit/s1_i_112_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.175 r  manual_tester/alu/arithmeticUnit/s1_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.175    manual_tester/alu/arithmeticUnit/s1_i_49_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.332 r  manual_tester/alu/arithmeticUnit/s1_i_13/CO[1]
                         net (fo=20, routed)          0.731    33.063    manual_tester/alu/arithmeticUnit/A[3]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.395 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_13/O
                         net (fo=1, routed)           0.000    33.395    manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.945 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.945    manual_tester/alu/arithmeticUnit/s2__972_carry_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.059    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.173    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  manual_tester/alu/arithmeticUnit/s1_i_52/CO[3]
                         net (fo=1, routed)           0.009    34.296    manual_tester/alu/arithmeticUnit/s1_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.453 r  manual_tester/alu/arithmeticUnit/s1_i_14/CO[1]
                         net (fo=20, routed)          0.790    35.243    manual_tester/alu/arithmeticUnit/A[2]
    SLICE_X53Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.028 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.028    manual_tester/alu/arithmeticUnit/s2__972_carry_i_1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.142    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.256    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.370    manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.527 r  manual_tester/alu/arithmeticUnit/s1_i_15/CO[1]
                         net (fo=20, routed)          0.920    37.447    manual_tester/alu/arithmeticUnit/A[1]
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.329    37.776 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_4/O
                         net (fo=1, routed)           0.000    37.776    manual_tester/alu/arithmeticUnit/s2__972_carry_i_4_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.309 r  manual_tester/alu/arithmeticUnit/s2__972_carry/CO[3]
                         net (fo=1, routed)           0.009    38.318    manual_tester/alu/arithmeticUnit/s2__972_carry_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.435 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.435    manual_tester/alu/arithmeticUnit/s2__972_carry__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.552 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.552    manual_tester/alu/arithmeticUnit/s2__972_carry__1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.669 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.669    manual_tester/alu/arithmeticUnit/s2__972_carry__2_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.923 r  manual_tester/alu/arithmeticUnit/s2__972_carry__3/CO[0]
                         net (fo=1, routed)           0.523    39.446    manual_tester/alu/arithmeticUnit/A[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      4.084    43.530 r  manual_tester/alu/arithmeticUnit/s1/P[0]
                         net (fo=1, routed)           0.759    44.289    manual_tester/alu/arithmeticUnit/s1_n_105
    SLICE_X54Y29         LUT3 (Prop_lut3_I2_O)        0.124    44.413 r  manual_tester/alu/arithmeticUnit/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    44.413    manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.926 r  manual_tester/alu/arithmeticUnit/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    44.926    manual_tester/alu/arithmeticUnit/s0_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.043 r  manual_tester/alu/arithmeticUnit/s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.043    manual_tester/alu/arithmeticUnit/s0_carry__0_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.160 r  manual_tester/alu/arithmeticUnit/s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    45.160    manual_tester/alu/arithmeticUnit/s0_carry__1_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.399 r  manual_tester/alu/arithmeticUnit/s0_carry__2/O[2]
                         net (fo=1, routed)           0.460    45.859    manual_tester/alu/arithmeticUnit/s[14]
    SLICE_X52Y32         LUT6 (Prop_lut6_I5_O)        0.301    46.160 r  manual_tester/alu/arithmeticUnit/M_out_q[14]_i_5_comp/O
                         net (fo=2, routed)           0.470    46.630    manual_tester/alu/arithmeticUnit/M_out_q[14]_i_5_n_0
    SLICE_X55Y33         LUT6 (Prop_lut6_I5_O)        0.124    46.754 r  manual_tester/alu/arithmeticUnit/M_out_q[14]_i_1/O
                         net (fo=1, routed)           0.000    46.754    manual_tester/M_out_d[14]
    SLICE_X55Y33         FDRE                                         r  manual_tester/M_out_q_reg[14]/D
=======
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[12]
                         net (fo=1, routed)           1.094    10.335    manual_tester/alu/arithmeticUnit/s0_n_93
    SLICE_X59Y59         LUT4 (Prop_lut4_I0_O)        0.124    10.459 r  manual_tester/alu/arithmeticUnit/M_out_q[12]_i_4/O
                         net (fo=1, routed)           0.447    10.907    manual_tester/alu/arithmeticUnit/M_out_q[12]_i_4_n_0
    SLICE_X62Y57         LUT5 (Prop_lut5_I4_O)        0.124    11.031 r  manual_tester/alu/arithmeticUnit/M_out_q[12]_i_1/O
                         net (fo=1, routed)           0.000    11.031    manual_tester/M_out_d[12]
    SLICE_X62Y57         FDRE                                         r  manual_tester/M_out_q_reg[12]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.445    14.850    manual_tester/CLK
    SLICE_X55Y33         FDRE                                         r  manual_tester/M_out_q_reg[14]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X55Y33         FDRE (Setup_fdre_C_D)        0.032    15.106    manual_tester/M_out_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -46.754    
  -------------------------------------------------------------------
                         slack                                -31.648    

Slack (VIOLATED) :        -31.528ns  (required time - arrival time)
  Source:                 manual_tester/M_b_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[6]/D
=======
                         net (fo=85, routed)          1.508    14.912    manual_tester/CLK
    SLICE_X62Y57         FDRE                                         r  manual_tester/M_out_q_reg[12]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X62Y57         FDRE (Setup_fdre_C_D)        0.029    15.164    manual_tester/M_out_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 manual_tester/alu/arithmeticUnit/s0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/M_out_q_reg[14]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        41.471ns  (logic 27.885ns (67.240%)  route 13.586ns (32.760%))
  Logic Levels:           102  (CARRY4=82 DSP48E1=1 LUT2=2 LUT3=15 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
=======
  Data Path Delay:        5.789ns  (logic 4.257ns (73.540%)  route 1.532ns (26.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.258ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.572     5.156    manual_tester/CLK
    SLICE_X55Y0          FDRE                                         r  manual_tester/M_b_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  manual_tester/M_b_q_reg[0]/Q
                         net (fo=53, routed)          0.476     6.089    manual_tester/alu/arithmeticUnit/s1_0[0]
    SLICE_X54Y0          LUT2 (Prop_lut2_I0_O)        0.124     6.213 r  manual_tester/alu/arithmeticUnit/s2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.213    manual_tester/alu/arithmeticUnit/s2_carry_i_8_n_0
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.726 r  manual_tester/alu/arithmeticUnit/s2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.726    manual_tester/alu/arithmeticUnit/s2_carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.843 r  manual_tester/alu/arithmeticUnit/s2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.843    manual_tester/alu/arithmeticUnit/s2_carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.960 r  manual_tester/alu/arithmeticUnit/s2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.960    manual_tester/alu/arithmeticUnit/s2_carry__1_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.077 r  manual_tester/alu/arithmeticUnit/s2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.077    manual_tester/alu/arithmeticUnit/s2_carry__2_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.331 r  manual_tester/alu/arithmeticUnit/s1_i_1/CO[0]
                         net (fo=20, routed)          0.901     8.232    manual_tester/alu/arithmeticUnit/A[15]
    SLICE_X53Y0          LUT3 (Prop_lut3_I0_O)        0.367     8.599 r  manual_tester/alu/arithmeticUnit/s1_i_236/O
                         net (fo=1, routed)           0.000     8.599    manual_tester/alu/arithmeticUnit/s1_i_236_n_0
    SLICE_X53Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.149 r  manual_tester/alu/arithmeticUnit/s1_i_180/CO[3]
                         net (fo=1, routed)           0.000     9.149    manual_tester/alu/arithmeticUnit/s1_i_180_n_0
    SLICE_X53Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.263 r  manual_tester/alu/arithmeticUnit/s1_i_121/CO[3]
                         net (fo=1, routed)           0.000     9.263    manual_tester/alu/arithmeticUnit/s1_i_121_n_0
    SLICE_X53Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.377 r  manual_tester/alu/arithmeticUnit/s1_i_57/CO[3]
                         net (fo=1, routed)           0.000     9.377    manual_tester/alu/arithmeticUnit/s1_i_57_n_0
    SLICE_X53Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.491 r  manual_tester/alu/arithmeticUnit/s1_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.491    manual_tester/alu/arithmeticUnit/s1_i_16_n_0
    SLICE_X53Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.648 r  manual_tester/alu/arithmeticUnit/s1_i_2/CO[1]
                         net (fo=20, routed)          0.631    10.279    manual_tester/alu/arithmeticUnit/A[14]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.329    10.608 r  manual_tester/alu/arithmeticUnit/s1_i_239/O
                         net (fo=1, routed)           0.000    10.608    manual_tester/alu/arithmeticUnit/s1_i_239_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.141 r  manual_tester/alu/arithmeticUnit/s1_i_185/CO[3]
                         net (fo=1, routed)           0.000    11.141    manual_tester/alu/arithmeticUnit/s1_i_185_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.258 r  manual_tester/alu/arithmeticUnit/s1_i_126/CO[3]
                         net (fo=1, routed)           0.000    11.258    manual_tester/alu/arithmeticUnit/s1_i_126_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.375 r  manual_tester/alu/arithmeticUnit/s1_i_62/CO[3]
                         net (fo=1, routed)           0.000    11.375    manual_tester/alu/arithmeticUnit/s1_i_62_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.492 r  manual_tester/alu/arithmeticUnit/s1_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.492    manual_tester/alu/arithmeticUnit/s1_i_19_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.649 r  manual_tester/alu/arithmeticUnit/s1_i_3/CO[1]
                         net (fo=20, routed)          0.583    12.232    manual_tester/alu/arithmeticUnit/A[13]
    SLICE_X53Y5          LUT3 (Prop_lut3_I0_O)        0.332    12.564 r  manual_tester/alu/arithmeticUnit/s1_i_242/O
                         net (fo=1, routed)           0.000    12.564    manual_tester/alu/arithmeticUnit/s1_i_242_n_0
    SLICE_X53Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.114 r  manual_tester/alu/arithmeticUnit/s1_i_190/CO[3]
                         net (fo=1, routed)           0.000    13.114    manual_tester/alu/arithmeticUnit/s1_i_190_n_0
    SLICE_X53Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  manual_tester/alu/arithmeticUnit/s1_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.228    manual_tester/alu/arithmeticUnit/s1_i_131_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  manual_tester/alu/arithmeticUnit/s1_i_67/CO[3]
                         net (fo=1, routed)           0.000    13.342    manual_tester/alu/arithmeticUnit/s1_i_67_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  manual_tester/alu/arithmeticUnit/s1_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.456    manual_tester/alu/arithmeticUnit/s1_i_22_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.613 r  manual_tester/alu/arithmeticUnit/s1_i_4/CO[1]
                         net (fo=20, routed)          0.724    14.338    manual_tester/alu/arithmeticUnit/A[12]
    SLICE_X51Y6          LUT3 (Prop_lut3_I0_O)        0.329    14.667 r  manual_tester/alu/arithmeticUnit/s1_i_245/O
                         net (fo=1, routed)           0.000    14.667    manual_tester/alu/arithmeticUnit/s1_i_245_n_0
    SLICE_X51Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.217 r  manual_tester/alu/arithmeticUnit/s1_i_195/CO[3]
                         net (fo=1, routed)           0.000    15.217    manual_tester/alu/arithmeticUnit/s1_i_195_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.331 r  manual_tester/alu/arithmeticUnit/s1_i_136/CO[3]
                         net (fo=1, routed)           0.000    15.331    manual_tester/alu/arithmeticUnit/s1_i_136_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.445 r  manual_tester/alu/arithmeticUnit/s1_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.445    manual_tester/alu/arithmeticUnit/s1_i_72_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.559 r  manual_tester/alu/arithmeticUnit/s1_i_25/CO[3]
                         net (fo=1, routed)           0.000    15.559    manual_tester/alu/arithmeticUnit/s1_i_25_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.716 r  manual_tester/alu/arithmeticUnit/s1_i_5/CO[1]
                         net (fo=20, routed)          0.669    16.385    manual_tester/alu/arithmeticUnit/A[11]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    16.714 r  manual_tester/alu/arithmeticUnit/s1_i_248/O
                         net (fo=1, routed)           0.000    16.714    manual_tester/alu/arithmeticUnit/s1_i_248_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.247 r  manual_tester/alu/arithmeticUnit/s1_i_200/CO[3]
                         net (fo=1, routed)           0.000    17.247    manual_tester/alu/arithmeticUnit/s1_i_200_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.364 r  manual_tester/alu/arithmeticUnit/s1_i_141/CO[3]
                         net (fo=1, routed)           0.000    17.364    manual_tester/alu/arithmeticUnit/s1_i_141_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.481 r  manual_tester/alu/arithmeticUnit/s1_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.481    manual_tester/alu/arithmeticUnit/s1_i_77_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.598 r  manual_tester/alu/arithmeticUnit/s1_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.598    manual_tester/alu/arithmeticUnit/s1_i_28_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.755 r  manual_tester/alu/arithmeticUnit/s1_i_6/CO[1]
                         net (fo=20, routed)          0.599    18.354    manual_tester/alu/arithmeticUnit/A[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    18.686 r  manual_tester/alu/arithmeticUnit/s1_i_251/O
                         net (fo=1, routed)           0.000    18.686    manual_tester/alu/arithmeticUnit/s1_i_251_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.236 r  manual_tester/alu/arithmeticUnit/s1_i_205/CO[3]
                         net (fo=1, routed)           0.000    19.236    manual_tester/alu/arithmeticUnit/s1_i_205_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.350 r  manual_tester/alu/arithmeticUnit/s1_i_146/CO[3]
                         net (fo=1, routed)           0.000    19.350    manual_tester/alu/arithmeticUnit/s1_i_146_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.464 r  manual_tester/alu/arithmeticUnit/s1_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.464    manual_tester/alu/arithmeticUnit/s1_i_82_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.578 r  manual_tester/alu/arithmeticUnit/s1_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.578    manual_tester/alu/arithmeticUnit/s1_i_31_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.735 r  manual_tester/alu/arithmeticUnit/s1_i_7/CO[1]
                         net (fo=20, routed)          0.658    20.394    manual_tester/alu/arithmeticUnit/A[9]
    SLICE_X51Y15         LUT3 (Prop_lut3_I0_O)        0.329    20.723 r  manual_tester/alu/arithmeticUnit/s1_i_254/O
                         net (fo=1, routed)           0.000    20.723    manual_tester/alu/arithmeticUnit/s1_i_254_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.273 r  manual_tester/alu/arithmeticUnit/s1_i_210/CO[3]
                         net (fo=1, routed)           0.000    21.273    manual_tester/alu/arithmeticUnit/s1_i_210_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.387 r  manual_tester/alu/arithmeticUnit/s1_i_151/CO[3]
                         net (fo=1, routed)           0.000    21.387    manual_tester/alu/arithmeticUnit/s1_i_151_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.501 r  manual_tester/alu/arithmeticUnit/s1_i_87/CO[3]
                         net (fo=1, routed)           0.000    21.501    manual_tester/alu/arithmeticUnit/s1_i_87_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.615 r  manual_tester/alu/arithmeticUnit/s1_i_34/CO[3]
                         net (fo=1, routed)           0.000    21.615    manual_tester/alu/arithmeticUnit/s1_i_34_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.772 r  manual_tester/alu/arithmeticUnit/s1_i_8/CO[1]
                         net (fo=20, routed)          0.698    22.470    manual_tester/alu/arithmeticUnit/A[8]
    SLICE_X53Y16         LUT3 (Prop_lut3_I0_O)        0.329    22.799 r  manual_tester/alu/arithmeticUnit/s1_i_257/O
                         net (fo=1, routed)           0.000    22.799    manual_tester/alu/arithmeticUnit/s1_i_257_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.349 r  manual_tester/alu/arithmeticUnit/s1_i_215/CO[3]
                         net (fo=1, routed)           0.000    23.349    manual_tester/alu/arithmeticUnit/s1_i_215_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.463 r  manual_tester/alu/arithmeticUnit/s1_i_156/CO[3]
                         net (fo=1, routed)           0.000    23.463    manual_tester/alu/arithmeticUnit/s1_i_156_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.577 r  manual_tester/alu/arithmeticUnit/s1_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.577    manual_tester/alu/arithmeticUnit/s1_i_92_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.691 r  manual_tester/alu/arithmeticUnit/s1_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.691    manual_tester/alu/arithmeticUnit/s1_i_37_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.848 r  manual_tester/alu/arithmeticUnit/s1_i_9/CO[1]
                         net (fo=20, routed)          0.843    24.691    manual_tester/alu/arithmeticUnit/A[7]
    SLICE_X52Y17         LUT3 (Prop_lut3_I0_O)        0.329    25.020 r  manual_tester/alu/arithmeticUnit/s1_i_260/O
                         net (fo=1, routed)           0.000    25.020    manual_tester/alu/arithmeticUnit/s1_i_260_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.553 r  manual_tester/alu/arithmeticUnit/s1_i_220/CO[3]
                         net (fo=1, routed)           0.000    25.553    manual_tester/alu/arithmeticUnit/s1_i_220_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.670 r  manual_tester/alu/arithmeticUnit/s1_i_161/CO[3]
                         net (fo=1, routed)           0.000    25.670    manual_tester/alu/arithmeticUnit/s1_i_161_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.787 r  manual_tester/alu/arithmeticUnit/s1_i_97/CO[3]
                         net (fo=1, routed)           0.000    25.787    manual_tester/alu/arithmeticUnit/s1_i_97_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.904 r  manual_tester/alu/arithmeticUnit/s1_i_40/CO[3]
                         net (fo=1, routed)           0.000    25.904    manual_tester/alu/arithmeticUnit/s1_i_40_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.061 r  manual_tester/alu/arithmeticUnit/s1_i_10/CO[1]
                         net (fo=20, routed)          0.705    26.767    manual_tester/alu/arithmeticUnit/A[6]
    SLICE_X50Y19         LUT3 (Prop_lut3_I0_O)        0.332    27.099 r  manual_tester/alu/arithmeticUnit/s1_i_263/O
                         net (fo=1, routed)           0.000    27.099    manual_tester/alu/arithmeticUnit/s1_i_263_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.632 r  manual_tester/alu/arithmeticUnit/s1_i_225/CO[3]
                         net (fo=1, routed)           0.000    27.632    manual_tester/alu/arithmeticUnit/s1_i_225_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.749 r  manual_tester/alu/arithmeticUnit/s1_i_166/CO[3]
                         net (fo=1, routed)           0.000    27.749    manual_tester/alu/arithmeticUnit/s1_i_166_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.866 r  manual_tester/alu/arithmeticUnit/s1_i_102/CO[3]
                         net (fo=1, routed)           0.000    27.866    manual_tester/alu/arithmeticUnit/s1_i_102_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.983 r  manual_tester/alu/arithmeticUnit/s1_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.983    manual_tester/alu/arithmeticUnit/s1_i_43_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.140 r  manual_tester/alu/arithmeticUnit/s1_i_11/CO[1]
                         net (fo=20, routed)          0.652    28.791    manual_tester/alu/arithmeticUnit/A[5]
    SLICE_X51Y21         LUT3 (Prop_lut3_I0_O)        0.332    29.123 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_20/O
                         net (fo=1, routed)           0.000    29.123    manual_tester/alu/arithmeticUnit/s2__972_carry_i_20_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.673 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.673    manual_tester/alu/arithmeticUnit/s2__972_carry_i_14_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.787 r  manual_tester/alu/arithmeticUnit/s1_i_171/CO[3]
                         net (fo=1, routed)           0.000    29.787    manual_tester/alu/arithmeticUnit/s1_i_171_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.901 r  manual_tester/alu/arithmeticUnit/s1_i_107/CO[3]
                         net (fo=1, routed)           0.000    29.901    manual_tester/alu/arithmeticUnit/s1_i_107_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.015 r  manual_tester/alu/arithmeticUnit/s1_i_46/CO[3]
                         net (fo=1, routed)           0.009    30.024    manual_tester/alu/arithmeticUnit/s1_i_46_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.181 r  manual_tester/alu/arithmeticUnit/s1_i_12/CO[1]
                         net (fo=20, routed)          0.772    30.953    manual_tester/alu/arithmeticUnit/A[4]
    SLICE_X52Y23         LUT3 (Prop_lut3_I0_O)        0.329    31.282 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_17/O
                         net (fo=1, routed)           0.000    31.282    manual_tester/alu/arithmeticUnit/s2__972_carry_i_17_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.815 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.815    manual_tester/alu/arithmeticUnit/s2__972_carry_i_10_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.932 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.009    31.941    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_11_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.058 r  manual_tester/alu/arithmeticUnit/s1_i_112/CO[3]
                         net (fo=1, routed)           0.000    32.058    manual_tester/alu/arithmeticUnit/s1_i_112_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.175 r  manual_tester/alu/arithmeticUnit/s1_i_49/CO[3]
                         net (fo=1, routed)           0.000    32.175    manual_tester/alu/arithmeticUnit/s1_i_49_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.332 r  manual_tester/alu/arithmeticUnit/s1_i_13/CO[1]
                         net (fo=20, routed)          0.731    33.063    manual_tester/alu/arithmeticUnit/A[3]
    SLICE_X53Y21         LUT3 (Prop_lut3_I0_O)        0.332    33.395 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_13/O
                         net (fo=1, routed)           0.000    33.395    manual_tester/alu/arithmeticUnit/s2__972_carry_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.945 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    33.945    manual_tester/alu/arithmeticUnit/s2__972_carry_i_6_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.059 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.059    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_6_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.173 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.173    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_6_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.287 r  manual_tester/alu/arithmeticUnit/s1_i_52/CO[3]
                         net (fo=1, routed)           0.009    34.296    manual_tester/alu/arithmeticUnit/s1_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.453 r  manual_tester/alu/arithmeticUnit/s1_i_14/CO[1]
                         net (fo=20, routed)          0.790    35.243    manual_tester/alu/arithmeticUnit/A[2]
    SLICE_X53Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    36.028 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.028    manual_tester/alu/arithmeticUnit/s2__972_carry_i_1_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.142 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.142    manual_tester/alu/arithmeticUnit/s2__972_carry__0_i_1_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.256 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.256    manual_tester/alu/arithmeticUnit/s2__972_carry__1_i_1_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.370 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.370    manual_tester/alu/arithmeticUnit/s2__972_carry__2_i_1_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.527 r  manual_tester/alu/arithmeticUnit/s1_i_15/CO[1]
                         net (fo=20, routed)          0.920    37.447    manual_tester/alu/arithmeticUnit/A[1]
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.329    37.776 r  manual_tester/alu/arithmeticUnit/s2__972_carry_i_4/O
                         net (fo=1, routed)           0.000    37.776    manual_tester/alu/arithmeticUnit/s2__972_carry_i_4_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.309 r  manual_tester/alu/arithmeticUnit/s2__972_carry/CO[3]
                         net (fo=1, routed)           0.009    38.318    manual_tester/alu/arithmeticUnit/s2__972_carry_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.435 r  manual_tester/alu/arithmeticUnit/s2__972_carry__0/CO[3]
                         net (fo=1, routed)           0.000    38.435    manual_tester/alu/arithmeticUnit/s2__972_carry__0_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.552 r  manual_tester/alu/arithmeticUnit/s2__972_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.552    manual_tester/alu/arithmeticUnit/s2__972_carry__1_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.669 r  manual_tester/alu/arithmeticUnit/s2__972_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.669    manual_tester/alu/arithmeticUnit/s2__972_carry__2_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    38.923 r  manual_tester/alu/arithmeticUnit/s2__972_carry__3/CO[0]
                         net (fo=1, routed)           0.523    39.446    manual_tester/alu/arithmeticUnit/A[0]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_A[0]_P[0])
                                                      4.084    43.530 r  manual_tester/alu/arithmeticUnit/s1/P[0]
                         net (fo=1, routed)           0.759    44.289    manual_tester/alu/arithmeticUnit/s1_n_105
    SLICE_X54Y29         LUT3 (Prop_lut3_I2_O)        0.124    44.413 r  manual_tester/alu/arithmeticUnit/s0_carry_i_5/O
                         net (fo=1, routed)           0.000    44.413    manual_tester/alu/arithmeticUnit/s0_carry_i_5_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    44.926 r  manual_tester/alu/arithmeticUnit/s0_carry/CO[3]
                         net (fo=1, routed)           0.000    44.926    manual_tester/alu/arithmeticUnit/s0_carry_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.165 r  manual_tester/alu/arithmeticUnit/s0_carry__0/O[2]
                         net (fo=1, routed)           0.456    45.622    manual_tester/alu/arithmeticUnit/s[6]
    SLICE_X51Y30         LUT6 (Prop_lut6_I2_O)        0.301    45.923 f  manual_tester/alu/arithmeticUnit/M_out_q[6]_i_6/O
                         net (fo=1, routed)           0.149    46.072    manual_tester/alu/arithmeticUnit/M_out_q[6]_i_6_n_0
    SLICE_X51Y30         LUT2 (Prop_lut2_I1_O)        0.124    46.196 r  manual_tester/alu/arithmeticUnit/M_out_q[6]_i_3/O
                         net (fo=2, routed)           0.308    46.503    manual_tester/alu/arithmeticUnit/M_out_q[6]_i_3_n_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I2_O)        0.124    46.627 r  manual_tester/alu/arithmeticUnit/M_out_q[6]_i_1/O
                         net (fo=1, routed)           0.000    46.627    manual_tester/M_out_d[6]
    SLICE_X51Y29         FDRE                                         r  manual_tester/M_out_q_reg[6]/D
=======
                         net (fo=85, routed)          1.649     5.233    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     9.242 r  manual_tester/alu/arithmeticUnit/s0/P[14]
                         net (fo=1, routed)           1.229    10.470    manual_tester/alu/arithmeticUnit/s0_n_91
    SLICE_X58Y58         LUT4 (Prop_lut4_I0_O)        0.124    10.594 r  manual_tester/alu/arithmeticUnit/M_out_q[14]_i_4/O
                         net (fo=1, routed)           0.303    10.897    manual_tester/alu/arithmeticUnit/M_out_q[14]_i_4_n_0
    SLICE_X58Y59         LUT5 (Prop_lut5_I4_O)        0.124    11.021 r  manual_tester/alu/arithmeticUnit/M_out_q[14]_i_1/O
                         net (fo=1, routed)           0.000    11.021    manual_tester/M_out_d[14]
    SLICE_X58Y59         FDRE                                         r  manual_tester/M_out_q_reg[14]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        1.441    14.846    manual_tester/CLK
    SLICE_X51Y29         FDRE                                         r  manual_tester/M_out_q_reg[6]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X51Y29         FDRE (Setup_fdre_C_D)        0.029    15.099    manual_tester/M_out_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -46.627    
  -------------------------------------------------------------------
                         slack                                -31.528    
=======
                         net (fo=85, routed)          1.506    14.910    manual_tester/CLK
    SLICE_X58Y59         FDRE                                         r  manual_tester/M_out_q_reg[14]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X58Y59         FDRE (Setup_fdre_C_D)        0.029    15.162    manual_tester/M_out_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  4.140    
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 auto_tester/test_22/timerClock/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_tester/test_22/FSM_sequential_M_state_q_reg[2]/D
=======
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 manual_tester/detectPress/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/FSM_onehot_M_state_q_reg[2]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.436ns  (logic 0.212ns (48.634%)  route 0.224ns (51.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns
=======
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.562     1.506    auto_tester/test_22/timerClock/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  auto_tester/test_22/timerClock/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.670 f  auto_tester/test_22/timerClock/M_last_q_reg/Q
                         net (fo=3, routed)           0.224     1.894    auto_tester/test_22/timer/M_last_q
    SLICE_X38Y49         LUT5 (Prop_lut5_I1_O)        0.048     1.942 r  auto_tester/test_22/timer/FSM_sequential_M_state_q[2]_i_1__30/O
                         net (fo=1, routed)           0.000     1.942    auto_tester/test_22/timer_n_1
    SLICE_X38Y49         FDRE                                         r  auto_tester/test_22/FSM_sequential_M_state_q_reg[2]/D
=======
                         net (fo=85, routed)          0.564     1.508    manual_tester/detectPress/CLK
    SLICE_X55Y53         FDRE                                         r  manual_tester/detectPress/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  manual_tester/detectPress/M_last_q_reg/Q
                         net (fo=3, routed)           0.102     1.751    manual_tester/button_cond/M_last_q
    SLICE_X54Y53         LUT4 (Prop_lut4_I2_O)        0.048     1.799 r  manual_tester/button_cond/FSM_onehot_M_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    manual_tester/button_cond_n_0
    SLICE_X54Y53         FDRE                                         r  manual_tester/FSM_onehot_M_state_q_reg[2]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.833     2.023    auto_tester/test_22/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  auto_tester/test_22/FSM_sequential_M_state_q_reg[2]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.131     1.908    auto_tester/test_22/FSM_sequential_M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 auto_tester/test_22/timerClock/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_tester/test_22/FSM_sequential_M_state_q_reg[1]/D
=======
                         net (fo=85, routed)          0.834     2.024    manual_tester/CLK
    SLICE_X54Y53         FDRE                                         r  manual_tester/FSM_onehot_M_state_q_reg[2]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y53         FDRE (Hold_fdre_C_D)         0.131     1.652    manual_tester/FSM_onehot_M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 manual_tester/detectPress/M_last_q_reg/C
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/FSM_onehot_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.433ns  (logic 0.209ns (48.278%)  route 0.224ns (51.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns
=======
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.562     1.506    auto_tester/test_22/timerClock/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  auto_tester/test_22/timerClock/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  auto_tester/test_22/timerClock/M_last_q_reg/Q
                         net (fo=3, routed)           0.224     1.894    auto_tester/test_22/timer/M_last_q
    SLICE_X38Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.939 r  auto_tester/test_22/timer/FSM_sequential_M_state_q[1]_i_1__30/O
                         net (fo=1, routed)           0.000     1.939    auto_tester/test_22/timer_n_2
    SLICE_X38Y49         FDRE                                         r  auto_tester/test_22/FSM_sequential_M_state_q_reg[1]/D
=======
                         net (fo=85, routed)          0.564     1.508    manual_tester/detectPress/CLK
    SLICE_X55Y53         FDRE                                         r  manual_tester/detectPress/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  manual_tester/detectPress/M_last_q_reg/Q
                         net (fo=3, routed)           0.098     1.747    manual_tester/button_cond/M_last_q
    SLICE_X54Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.792 r  manual_tester/button_cond/FSM_onehot_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    manual_tester/button_cond_n_3
    SLICE_X54Y53         FDSE                                         r  manual_tester/FSM_onehot_M_state_q_reg[0]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.833     2.023    auto_tester/test_22/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  auto_tester/test_22/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.121     1.898    auto_tester/test_22/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 auto_tester/test_22/timer/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_tester/test_22/timerClock/M_last_q_reg/D
=======
                         net (fo=85, routed)          0.834     2.024    manual_tester/CLK
    SLICE_X54Y53         FDSE                                         r  manual_tester/FSM_onehot_M_state_q_reg[0]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y53         FDSE (Hold_fdse_C_D)         0.120     1.641    manual_tester/FSM_onehot_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 manual_tester/detectPress/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/FSM_onehot_M_state_q_reg[1]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.400ns  (logic 0.164ns (41.019%)  route 0.236ns (58.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns
=======
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.561     1.505    auto_tester/test_22/timer/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  auto_tester/test_22/timer/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  auto_tester/test_22/timer/M_ctr_q_reg[25]/Q
                         net (fo=5, routed)           0.236     1.905    auto_tester/test_22/timerClock/M_timerClock_in
    SLICE_X38Y50         FDRE                                         r  auto_tester/test_22/timerClock/M_last_q_reg/D
=======
                         net (fo=85, routed)          0.564     1.508    manual_tester/detectPress/CLK
    SLICE_X55Y53         FDRE                                         r  manual_tester/detectPress/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  manual_tester/detectPress/M_last_q_reg/Q
                         net (fo=3, routed)           0.102     1.751    manual_tester/button_cond/M_last_q
    SLICE_X54Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.796 r  manual_tester/button_cond/FSM_onehot_M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    manual_tester/button_cond_n_2
    SLICE_X54Y53         FDRE                                         r  manual_tester/FSM_onehot_M_state_q_reg[1]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.830     2.020    auto_tester/test_22/timerClock/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  auto_tester/test_22/timerClock/M_last_q_reg/C
                         clock pessimism             -0.251     1.770    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.063     1.833    auto_tester/test_22/timerClock/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 auto_tester/test_31/timer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_tester/test_31/timer/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns
=======
                         net (fo=85, routed)          0.834     2.024    manual_tester/CLK
    SLICE_X54Y53         FDRE                                         r  manual_tester/FSM_onehot_M_state_q_reg[1]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X54Y53         FDRE (Hold_fdre_C_D)         0.121     1.642    manual_tester/FSM_onehot_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.572%)  route 0.167ns (50.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.567     1.511    auto_tester/test_31/timer/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  auto_tester/test_31/timer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  auto_tester/test_31/timer/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.789    auto_tester/test_31/timer/M_ctr_q_reg_n_0_[6]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.945 r  auto_tester/test_31/timer/M_ctr_q_reg[4]_i_1__29/CO[3]
                         net (fo=1, routed)           0.001     1.946    auto_tester/test_31/timer/M_ctr_q_reg[4]_i_1__29_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.999 r  auto_tester/test_31/timer/M_ctr_q_reg[8]_i_1__29/O[0]
                         net (fo=1, routed)           0.000     1.999    auto_tester/test_31/timer/M_ctr_q_reg[8]_i_1__29_n_7
    SLICE_X54Y50         FDRE                                         r  auto_tester/test_31/timer/M_ctr_q_reg[8]/D
=======
                         net (fo=85, routed)          0.564     1.508    reset_cond/CLK
    SLICE_X54Y55         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDSE (Prop_fdse_C_Q)         0.164     1.672 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.167     1.839    reset_cond/M_stage_d[3]
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.835     2.025    auto_tester/test_31/timer/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  auto_tester/test_31/timer/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    auto_tester/test_31/timer/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 auto_tester/test_22/timer/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_tester/test_22/timer/M_ctr_q_reg[24]/D
=======
                         net (fo=85, routed)          0.834     2.024    reset_cond/CLK
    SLICE_X57Y56         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X57Y56         FDSE (Hold_fdse_C_D)         0.070     1.615    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 manual_tester/FSM_onehot_M_state_q_reg[1]/C
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/alu/arithmeticUnit/s0/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns
=======
  Data Path Delay:        0.353ns  (logic 0.164ns (46.442%)  route 0.189ns (53.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.563     1.507    auto_tester/test_22/timer/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  auto_tester/test_22/timer/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  auto_tester/test_22/timer/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.785    auto_tester/test_22/timer/M_ctr_q_reg_n_0_[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  auto_tester/test_22/timer/M_ctr_q_reg[20]_i_1__20/CO[3]
                         net (fo=1, routed)           0.001     1.942    auto_tester/test_22/timer/M_ctr_q_reg[20]_i_1__20_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.995 r  auto_tester/test_22/timer/M_ctr_q_reg[24]_i_1__20/O[0]
                         net (fo=1, routed)           0.000     1.995    auto_tester/test_22/timer/M_ctr_q_reg[24]_i_1__20_n_7
    SLICE_X34Y50         FDRE                                         r  auto_tester/test_22/timer/M_ctr_q_reg[24]/D
=======
                         net (fo=85, routed)          0.564     1.508    manual_tester/CLK
    SLICE_X54Y53         FDRE                                         r  manual_tester/FSM_onehot_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  manual_tester/FSM_onehot_M_state_q_reg[1]/Q
                         net (fo=38, routed)          0.189     1.861    manual_tester/alu/arithmeticUnit/s0_0[0]
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CEB2
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.829     2.019    auto_tester/test_22/timer/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  auto_tester/test_22/timer/M_ctr_q_reg[24]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.908    auto_tester/test_22/timer/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 auto_tester/test_19/timer/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_tester/test_19/timer/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns
=======
                         net (fo=85, routed)          0.924     2.114    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
                         clock pessimism             -0.501     1.613    
    DSP48_X1Y22          DSP48E1 (Hold_dsp48e1_CLK_CEB2)
                                                      0.022     1.635    manual_tester/alu/arithmeticUnit/s0
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 manual_tester/FSM_onehot_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/alu/arithmeticUnit/s0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.469%)  route 0.189ns (53.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.564     1.508    auto_tester/test_19/timer/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  auto_tester/test_19/timer/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  auto_tester/test_19/timer/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.757    auto_tester/test_19/timer/M_ctr_q_reg_n_0_[15]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  auto_tester/test_19/timer/M_ctr_q_reg[12]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.918    auto_tester/test_19/timer/M_ctr_q_reg[12]_i_1__17_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.972 r  auto_tester/test_19/timer/M_ctr_q_reg[16]_i_1__17/O[0]
                         net (fo=1, routed)           0.000     1.972    auto_tester/test_19/timer/M_ctr_q_reg[16]_i_1__17_n_7
    SLICE_X39Y50         FDRE                                         r  auto_tester/test_19/timer/M_ctr_q_reg[16]/D
=======
                         net (fo=85, routed)          0.564     1.508    manual_tester/CLK
    SLICE_X54Y53         FDSE                                         r  manual_tester/FSM_onehot_M_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDSE (Prop_fdse_C_Q)         0.164     1.672 r  manual_tester/FSM_onehot_M_state_q_reg[0]/Q
                         net (fo=37, routed)          0.189     1.861    manual_tester/alu/arithmeticUnit/E[0]
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CEA2
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.830     2.020    auto_tester/test_19/timer/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  auto_tester/test_19/timer/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    auto_tester/test_19/timer/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 auto_tester/test_3/timer/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_tester/test_3/timer/M_ctr_q_reg[12]/D
=======
                         net (fo=85, routed)          0.924     2.114    manual_tester/alu/arithmeticUnit/CLK
    DSP48_X1Y22          DSP48E1                                      r  manual_tester/alu/arithmeticUnit/s0/CLK
                         clock pessimism             -0.501     1.613    
    DSP48_X1Y22          DSP48E1 (Hold_dsp48e1_CLK_CEA2)
                                                      0.018     1.631    manual_tester/alu/arithmeticUnit/s0
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 manual_tester/button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/button_cond/M_ctr_q_reg[11]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns
=======
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.564     1.508    auto_tester/test_3/timer/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  auto_tester/test_3/timer/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  auto_tester/test_3/timer/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.757    auto_tester/test_3/timer/M_ctr_q_reg_n_0_[11]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  auto_tester/test_3/timer/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.918    auto_tester/test_3/timer/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.972 r  auto_tester/test_3/timer/M_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.972    auto_tester/test_3/timer/M_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X37Y50         FDRE                                         r  auto_tester/test_3/timer/M_ctr_q_reg[12]/D
=======
                         net (fo=85, routed)          0.564     1.508    manual_tester/button_cond/CLK
    SLICE_X53Y54         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  manual_tester/button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.768    manual_tester/button_cond/M_ctr_q_reg[11]
    SLICE_X53Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  manual_tester/button_cond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    manual_tester/button_cond/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X53Y54         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[11]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.830     2.020    auto_tester/test_3/timer/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  auto_tester/test_3/timer/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    auto_tester/test_3/timer/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 auto_tester/test_31/timer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_tester/test_31/timer/M_ctr_q_reg[10]/D
=======
                         net (fo=85, routed)          0.834     2.024    manual_tester/button_cond/CLK
    SLICE_X53Y54         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X53Y54         FDRE (Hold_fdre_C_D)         0.105     1.613    manual_tester/button_cond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 manual_tester/button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/button_cond/M_ctr_q_reg[15]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns
=======
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.567     1.511    auto_tester/test_31/timer/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  auto_tester/test_31/timer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  auto_tester/test_31/timer/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.789    auto_tester/test_31/timer/M_ctr_q_reg_n_0_[6]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.945 r  auto_tester/test_31/timer/M_ctr_q_reg[4]_i_1__29/CO[3]
                         net (fo=1, routed)           0.001     1.946    auto_tester/test_31/timer/M_ctr_q_reg[4]_i_1__29_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.012 r  auto_tester/test_31/timer/M_ctr_q_reg[8]_i_1__29/O[2]
                         net (fo=1, routed)           0.000     2.012    auto_tester/test_31/timer/M_ctr_q_reg[8]_i_1__29_n_5
    SLICE_X54Y50         FDRE                                         r  auto_tester/test_31/timer/M_ctr_q_reg[10]/D
=======
                         net (fo=85, routed)          0.564     1.508    manual_tester/button_cond/CLK
    SLICE_X53Y55         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  manual_tester/button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.768    manual_tester/button_cond/M_ctr_q_reg[15]
    SLICE_X53Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  manual_tester/button_cond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    manual_tester/button_cond/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X53Y55         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[15]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.835     2.025    auto_tester/test_31/timer/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  auto_tester/test_31/timer/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    auto_tester/test_31/timer/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 auto_tester/test_19/timer/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_tester/test_19/timer/M_ctr_q_reg[18]/D
=======
                         net (fo=85, routed)          0.834     2.024    manual_tester/button_cond/CLK
    SLICE_X53Y55         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.105     1.613    manual_tester/button_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 manual_tester/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/button_cond/M_ctr_q_reg[19]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns
=======
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.564     1.508    auto_tester/test_19/timer/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  auto_tester/test_19/timer/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  auto_tester/test_19/timer/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.757    auto_tester/test_19/timer/M_ctr_q_reg_n_0_[15]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  auto_tester/test_19/timer/M_ctr_q_reg[12]_i_1__17/CO[3]
                         net (fo=1, routed)           0.001     1.918    auto_tester/test_19/timer/M_ctr_q_reg[12]_i_1__17_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.983 r  auto_tester/test_19/timer/M_ctr_q_reg[16]_i_1__17/O[2]
                         net (fo=1, routed)           0.000     1.983    auto_tester/test_19/timer/M_ctr_q_reg[16]_i_1__17_n_5
    SLICE_X39Y50         FDRE                                         r  auto_tester/test_19/timer/M_ctr_q_reg[18]/D
=======
                         net (fo=85, routed)          0.564     1.508    manual_tester/button_cond/CLK
    SLICE_X53Y56         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  manual_tester/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.768    manual_tester/button_cond/M_ctr_q_reg[19]
    SLICE_X53Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  manual_tester/button_cond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    manual_tester/button_cond/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X53Y56         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[19]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.830     2.020    auto_tester/test_19/timer/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  auto_tester/test_19/timer/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    auto_tester/test_19/timer/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 auto_tester/test_3/timer/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            auto_tester/test_3/timer/M_ctr_q_reg[14]/D
=======
                         net (fo=85, routed)          0.834     2.024    manual_tester/button_cond/CLK
    SLICE_X53Y56         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.105     1.613    manual_tester/button_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 manual_tester/button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_tester/button_cond/M_ctr_q_reg[3]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
<<<<<<< HEAD
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns
=======
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.517ns
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.564     1.508    auto_tester/test_3/timer/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  auto_tester/test_3/timer/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  auto_tester/test_3/timer/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.757    auto_tester/test_3/timer/M_ctr_q_reg_n_0_[11]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  auto_tester/test_3/timer/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.918    auto_tester/test_3/timer/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.983 r  auto_tester/test_3/timer/M_ctr_q_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.983    auto_tester/test_3/timer/M_ctr_q_reg[12]_i_1__1_n_5
    SLICE_X37Y50         FDRE                                         r  auto_tester/test_3/timer/M_ctr_q_reg[14]/D
=======
                         net (fo=85, routed)          0.565     1.509    manual_tester/button_cond/CLK
    SLICE_X53Y52         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  manual_tester/button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.769    manual_tester/button_cond/M_ctr_q_reg[3]
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  manual_tester/button_cond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.877    manual_tester/button_cond/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X53Y52         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[3]/D
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
<<<<<<< HEAD
                         net (fo=1760, routed)        0.830     2.020    auto_tester/test_3/timer/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  auto_tester/test_3/timer/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    auto_tester/test_3/timer/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.103    
=======
                         net (fo=85, routed)          0.835     2.025    manual_tester/button_cond/CLK
    SLICE_X53Y52         FDRE                                         r  manual_tester/button_cond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.509    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.105     1.614    manual_tester/button_cond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

<<<<<<< HEAD
Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y12    auto_tester/test_18/alu/arithmeticUnit/s0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y60   M_state_q_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y57   auto_tester/FSM_sequential_M_autostate_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y57   auto_tester/FSM_sequential_M_autostate_q_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y56   auto_tester/FSM_sequential_M_autostate_q_reg[0]_rep__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y57   auto_tester/FSM_sequential_M_autostate_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y56   auto_tester/FSM_sequential_M_autostate_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y56   auto_tester/FSM_sequential_M_autostate_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y56   auto_tester/FSM_sequential_M_autostate_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y3    manual_tester/M_b_q_reg[0]_replica_1/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y59   auto_tester/test_0/FSM_sequential_M_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y30   auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y30   auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y30   auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y30   auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y30   auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y30   auto_tester/test_18/seg_display/ctr/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y51   auto_tester/test_0/seg_display/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y51   auto_tester/test_0/seg_display/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X51Y11   manual_tester/M_b_q_reg[0]_replica_2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y51   auto_tester/test_0/seg_display/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y51   auto_tester/test_0/seg_display/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y51   auto_tester/test_0/seg_display/ctr/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y51   auto_tester/test_0/seg_display/ctr/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y51   auto_tester/test_0/seg_display/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y52   auto_tester/test_0/seg_display/ctr/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y52   auto_tester/test_0/seg_display/ctr/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y52   auto_tester/test_0/seg_display/ctr/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y52   auto_tester/test_0/seg_display/ctr/M_ctr_q_reg[17]/C
=======
Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y52   manual_tester/button_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y54   manual_tester/button_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y54   manual_tester/button_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   manual_tester/button_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   manual_tester/button_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   manual_tester/button_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   manual_tester/button_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y56   manual_tester/button_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y53   manual_tester/FSM_onehot_M_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   manual_tester/M_a_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   manual_tester/M_a_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   manual_tester/M_a_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   manual_tester/M_a_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   manual_tester/M_a_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   manual_tester/M_b_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   manual_tester/M_b_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   manual_tester/M_b_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   manual_tester/M_b_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   manual_tester/M_out_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   manual_tester/M_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y57   manual_tester/M_a_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   manual_tester/M_a_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58   manual_tester/M_a_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58   manual_tester/M_a_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   manual_tester/M_a_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   manual_tester/M_a_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   manual_tester/M_a_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   manual_tester/M_a_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   manual_tester/M_a_q_reg[3]/C
>>>>>>> parent of 6052a66... Added Auto Tester Files and flashed FPGA



