{"sha": "db4237a4cb3744c130f307431ed6bb9cafa05f7f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZGI0MjM3YTRjYjM3NDRjMTMwZjMwNzQzMWVkNmJiOWNhZmEwNWY3Zg==", "commit": {"author": {"name": "Jeffrey A Law", "email": "law@cygnus.com", "date": "1999-03-24T00:30:32Z"}, "committer": {"name": "Jeff Law", "email": "law@gcc.gnu.org", "date": "1999-03-24T00:30:32Z"}, "message": "pa.md (rotlsi3): New expander.\n\n        * pa.md (rotlsi3): New expander.  Synthesize a variable rotate\n        left using a variable rotate right.  Provide anonymous pattern for\n        rotate left by a constant value.\n\nFrom-SVN: r25936", "tree": {"sha": "c48bdcd41d12bba36a2845f23ce6cf23fde2cbb9", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/c48bdcd41d12bba36a2845f23ce6cf23fde2cbb9"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/db4237a4cb3744c130f307431ed6bb9cafa05f7f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/db4237a4cb3744c130f307431ed6bb9cafa05f7f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/db4237a4cb3744c130f307431ed6bb9cafa05f7f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/db4237a4cb3744c130f307431ed6bb9cafa05f7f/comments", "author": null, "committer": null, "parents": [{"sha": "b48afaf700b0457c64143b491fad75408f63bf6e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b48afaf700b0457c64143b491fad75408f63bf6e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b48afaf700b0457c64143b491fad75408f63bf6e"}], "stats": {"total": 34, "additions": 34, "deletions": 0}, "files": [{"sha": "def552bbeebed82238c3543683cdcd16ca4ca75f", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/db4237a4cb3744c130f307431ed6bb9cafa05f7f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/db4237a4cb3744c130f307431ed6bb9cafa05f7f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=db4237a4cb3744c130f307431ed6bb9cafa05f7f", "patch": "@@ -1,5 +1,9 @@\n Tue Mar 23 23:32:14 1999  Jeffrey A Law  (law@cygnus.com)\n \n+\t* pa.md (rotlsi3): New expander.  Synthesize a variable rotate\n+\tleft using a variable rotate right.  Provide anonymous pattern for\n+\trotate left by a constant value.\n+\n \t* expr.c (expand_assignment): Do not try to optimize a aggregate\n \taddress which has VOIDmode.\n "}, {"sha": "078a04efd680c364cbb29a33c14b282cab5dbb4e", "filename": "gcc/config/pa/pa.md", "status": "modified", "additions": 30, "deletions": 0, "changes": 30, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/db4237a4cb3744c130f307431ed6bb9cafa05f7f/gcc%2Fconfig%2Fpa%2Fpa.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/db4237a4cb3744c130f307431ed6bb9cafa05f7f/gcc%2Fconfig%2Fpa%2Fpa.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fpa%2Fpa.md?ref=db4237a4cb3744c130f307431ed6bb9cafa05f7f", "patch": "@@ -3901,6 +3901,36 @@\n   [(set_attr \"type\" \"shift\")\n    (set_attr \"length\" \"4\")])\n \n+(define_expand \"rotlsi3\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"\")\n+        (rotate:SI (match_operand:SI 1 \"register_operand\" \"\")\n+                   (match_operand:SI 2 \"arith32_operand\" \"\")))]\n+  \"\"\n+  \"\n+{\n+  if (GET_CODE (operands[2]) != CONST_INT)\n+    {\n+      rtx temp = gen_reg_rtx (SImode);\n+      emit_insn (gen_subsi3 (temp, GEN_INT (32), operands[2]));\n+      emit_insn (gen_rotrsi3 (operands[0], operands[1], temp));\n+      DONE;\n+    }\n+  /* Else expand normally.  */\n+}\")\n+\n+(define_insn \"\"\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n+        (rotate:SI (match_operand:SI 1 \"register_operand\" \"r\")\n+                   (match_operand:SI 2 \"const_int_operand\" \"n\")))]\n+  \"\"\n+  \"*\n+{\n+  operands[2] = GEN_INT ((32 - INTVAL (operands[2])) & 31);\n+  return \\\"shd %1,%1,%2,%0\\\";\n+}\"\n+  [(set_attr \"type\" \"shift\")\n+   (set_attr \"length\" \"4\")])\n+\n (define_insn \"\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(match_operator:SI 5 \"plus_xor_ior_operator\""}]}