write_fifo.v,verilog,xil_defaultlib,../../../../sdram_test.gen/sources_1/ip/write_fifo/sim/write_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
