/*
DISCLAIMER
This software is supplied by Renesas Electronics Corporation and is only intended for use with Renesas products.
No other uses are authorized. This software is owned by Renesas Electronics Corporation and is protected under all
applicable laws, including copyright laws.
THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING THIS SOFTWARE, WHETHER EXPRESS, IMPLIED
OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED NOT PROHIBITED BY
LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE FOR ANY DIRECT,
INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, EVEN IF RENESAS OR
ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Renesas reserves the right, without notice, to make changes to this software and to discontinue the availability
of this software. By using this software, you agree to the additional terms and conditions found by accessing the
following link:
http://www.renesas.com/disclaimer

*/
// Generated from SVD 1.2, with svd2pac 0.4.0 on Sat, 12 Apr 2025 22:17:41 +0000

#![allow(clippy::identity_op)]
#![allow(clippy::module_inception)]
#![allow(clippy::derivable_impls)]
#[allow(unused_imports)]
use crate::common::sealed;
#[allow(unused_imports)]
use crate::common::*;
#[doc = r"Parallel Data Capture Unit"]
unsafe impl ::core::marker::Send for super::Pdc {}
unsafe impl ::core::marker::Sync for super::Pdc {}
impl super::Pdc {
    #[allow(unused)]
    #[inline(always)]
    pub(crate) const fn _svd2pac_as_ptr(&self) -> *mut u8 {
        self.ptr
    }
    #[doc = "PDC Control Register 0"]
    #[inline(always)]
    pub const fn pccr0(&self) -> &'static crate::common::Reg<self::Pccr0_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Pccr0_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(0usize),
            )
        }
    }

    #[doc = "PDC Control Register 1"]
    #[inline(always)]
    pub const fn pccr1(&self) -> &'static crate::common::Reg<self::Pccr1_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Pccr1_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(4usize),
            )
        }
    }

    #[doc = "PDC Status Register"]
    #[inline(always)]
    pub const fn pcsr(&self) -> &'static crate::common::Reg<self::Pcsr_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Pcsr_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(8usize),
            )
        }
    }

    #[doc = "PDC Pin Monitor Register"]
    #[inline(always)]
    pub const fn pcmonr(&self) -> &'static crate::common::Reg<self::Pcmonr_SPEC, crate::common::R> {
        unsafe {
            crate::common::Reg::<self::Pcmonr_SPEC, crate::common::R>::from_ptr(
                self._svd2pac_as_ptr().add(12usize),
            )
        }
    }

    #[doc = "PDC Receive Data Register"]
    #[inline(always)]
    pub const fn pcdr(&self) -> &'static crate::common::Reg<self::Pcdr_SPEC, crate::common::R> {
        unsafe {
            crate::common::Reg::<self::Pcdr_SPEC, crate::common::R>::from_ptr(
                self._svd2pac_as_ptr().add(16usize),
            )
        }
    }

    #[doc = "Vertical Capture Register"]
    #[inline(always)]
    pub const fn vcr(&self) -> &'static crate::common::Reg<self::Vcr_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Vcr_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(20usize),
            )
        }
    }

    #[doc = "Horizontal Capture Register"]
    #[inline(always)]
    pub const fn hcr(&self) -> &'static crate::common::Reg<self::Hcr_SPEC, crate::common::RW> {
        unsafe {
            crate::common::Reg::<self::Hcr_SPEC, crate::common::RW>::from_ptr(
                self._svd2pac_as_ptr().add(24usize),
            )
        }
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Pccr0_SPEC;
impl crate::sealed::RegSpec for Pccr0_SPEC {
    type DataType = u32;
}
#[doc = "PDC Control Register 0"]
pub type Pccr0 = crate::RegValueT<Pccr0_SPEC>;

impl Pccr0 {
    #[doc = "Endian Select"]
    #[inline(always)]
    pub fn eds(
        self,
    ) -> crate::common::RegisterField<14, 0x1, 1, 0, pccr0::Eds, Pccr0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<14,0x1,1,0,pccr0::Eds, Pccr0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "PCKO Frequency Division Ratio Select"]
    #[inline(always)]
    pub fn pckdiv(
        self,
    ) -> crate::common::RegisterField<11, 0x7, 1, 0, pccr0::Pckdiv, Pccr0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<11,0x7,1,0,pccr0::Pckdiv, Pccr0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "PCKO Output Enable"]
    #[inline(always)]
    pub fn pckoe(
        self,
    ) -> crate::common::RegisterField<10, 0x1, 1, 0, pccr0::Pckoe, Pccr0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<10,0x1,1,0,pccr0::Pckoe, Pccr0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Horizontal Byte Number Setting Error Interrupt Enable"]
    #[inline(always)]
    pub fn herie(
        self,
    ) -> crate::common::RegisterField<9, 0x1, 1, 0, pccr0::Herie, Pccr0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<9,0x1,1,0,pccr0::Herie, Pccr0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Vertical Line Number Setting Error Interrupt Enable"]
    #[inline(always)]
    pub fn verie(
        self,
    ) -> crate::common::RegisterField<8, 0x1, 1, 0, pccr0::Verie, Pccr0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<8,0x1,1,0,pccr0::Verie, Pccr0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Underrun Interrupt Enable"]
    #[inline(always)]
    pub fn udrie(
        self,
    ) -> crate::common::RegisterField<7, 0x1, 1, 0, pccr0::Udrie, Pccr0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<7,0x1,1,0,pccr0::Udrie, Pccr0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Overrun Interrupt Enable"]
    #[inline(always)]
    pub fn ovie(
        self,
    ) -> crate::common::RegisterField<6, 0x1, 1, 0, pccr0::Ovie, Pccr0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<6,0x1,1,0,pccr0::Ovie, Pccr0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Frame End Interrupt Enable"]
    #[inline(always)]
    pub fn feie(
        self,
    ) -> crate::common::RegisterField<5, 0x1, 1, 0, pccr0::Feie, Pccr0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<5,0x1,1,0,pccr0::Feie, Pccr0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Receive Data Ready Interrupt Enable"]
    #[inline(always)]
    pub fn dfie(
        self,
    ) -> crate::common::RegisterField<4, 0x1, 1, 0, pccr0::Dfie, Pccr0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<4,0x1,1,0,pccr0::Dfie, Pccr0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "PDC Reset"]
    #[inline(always)]
    pub fn prst(
        self,
    ) -> crate::common::RegisterField<3, 0x1, 1, 0, pccr0::Prst, Pccr0_SPEC, crate::common::W> {
        crate::common::RegisterField::<3,0x1,1,0,pccr0::Prst, Pccr0_SPEC,crate::common::W>::from_register(self,0)
    }
    #[doc = "HSYNC Signal Polarity Select"]
    #[inline(always)]
    pub fn hps(
        self,
    ) -> crate::common::RegisterField<2, 0x1, 1, 0, pccr0::Hps, Pccr0_SPEC, crate::common::RW> {
        crate::common::RegisterField::<2,0x1,1,0,pccr0::Hps, Pccr0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "VSYNC Signal Polarity Select"]
    #[inline(always)]
    pub fn vps(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, pccr0::Vps, Pccr0_SPEC, crate::common::RW> {
        crate::common::RegisterField::<1,0x1,1,0,pccr0::Vps, Pccr0_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Channel 0 GTCNT Count Clear"]
    #[inline(always)]
    pub fn pcke(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, pccr0::Pcke, Pccr0_SPEC, crate::common::RW>
    {
        crate::common::RegisterField::<0,0x1,1,0,pccr0::Pcke, Pccr0_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Pccr0 {
    #[inline(always)]
    fn default() -> Pccr0 {
        <crate::RegValueT<Pccr0_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod pccr0 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Eds_SPEC;
    pub type Eds = crate::EnumBitfieldStruct<u8, Eds_SPEC>;
    impl Eds {
        #[doc = "Little endian"]
        pub const _0: Self = Self::new(0);
        #[doc = "Big endian"]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Pckdiv_SPEC;
    pub type Pckdiv = crate::EnumBitfieldStruct<u8, Pckdiv_SPEC>;
    impl Pckdiv {
        #[doc = "PCKO/2"]
        pub const _000: Self = Self::new(0);
        #[doc = "PCKO/4"]
        pub const _001: Self = Self::new(1);
        #[doc = "PCKO/6"]
        pub const _010: Self = Self::new(2);
        #[doc = "PCKO/8"]
        pub const _011: Self = Self::new(3);
        #[doc = "PCKO/10"]
        pub const _100: Self = Self::new(4);
        #[doc = "PCKO/12"]
        pub const _101: Self = Self::new(5);
        #[doc = "PCKO/14"]
        pub const _110: Self = Self::new(6);
        #[doc = "PCKO/16"]
        pub const _111: Self = Self::new(7);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Pckoe_SPEC;
    pub type Pckoe = crate::EnumBitfieldStruct<u8, Pckoe_SPEC>;
    impl Pckoe {
        #[doc = "PCKO output is disabled (fixed to the high level)"]
        pub const _0: Self = Self::new(0);
        #[doc = "PCKO output is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Herie_SPEC;
    pub type Herie = crate::EnumBitfieldStruct<u8, Herie_SPEC>;
    impl Herie {
        #[doc = "Generation of horizontal byte number setting error interrupt requests is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "Generation of horizontal byte number setting error interrupt requests is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Verie_SPEC;
    pub type Verie = crate::EnumBitfieldStruct<u8, Verie_SPEC>;
    impl Verie {
        #[doc = "Generation of vertical line number setting error interrupt requests is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "Generation of vertical line number setting error interrupt requests is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Udrie_SPEC;
    pub type Udrie = crate::EnumBitfieldStruct<u8, Udrie_SPEC>;
    impl Udrie {
        #[doc = "Generation of underrun interrupt requests is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "Generation of underrun interrupt requests is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ovie_SPEC;
    pub type Ovie = crate::EnumBitfieldStruct<u8, Ovie_SPEC>;
    impl Ovie {
        #[doc = "Generation of overrun interrupt requests is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "Generation of overrun interrupt requests is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Feie_SPEC;
    pub type Feie = crate::EnumBitfieldStruct<u8, Feie_SPEC>;
    impl Feie {
        #[doc = "Generation of frame end interrupt requests is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "Generation of frame end interrupt requests is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Dfie_SPEC;
    pub type Dfie = crate::EnumBitfieldStruct<u8, Dfie_SPEC>;
    impl Dfie {
        #[doc = "Generation of receive data ready interrupt requests is disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "Generation of receive data ready interrupt requests is enabled."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Prst_SPEC;
    pub type Prst = crate::EnumBitfieldStruct<u8, Prst_SPEC>;
    impl Prst {
        #[doc = "PDC reset is not applied."]
        pub const _0: Self = Self::new(0);
        #[doc = "PDC is reset."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Hps_SPEC;
    pub type Hps = crate::EnumBitfieldStruct<u8, Hps_SPEC>;
    impl Hps {
        #[doc = "HSYNC signal is active high."]
        pub const _0: Self = Self::new(0);
        #[doc = "HSYNC signal is active low."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Vps_SPEC;
    pub type Vps = crate::EnumBitfieldStruct<u8, Vps_SPEC>;
    impl Vps {
        #[doc = "VSYNC signal is active high."]
        pub const _0: Self = Self::new(0);
        #[doc = "VSYNC signal is active low."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Pcke_SPEC;
    pub type Pcke = crate::EnumBitfieldStruct<u8, Pcke_SPEC>;
    impl Pcke {
        #[doc = "Operations for reception are stopped."]
        pub const _0: Self = Self::new(0);
        #[doc = "Operations for reception are ongoing."]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Pccr1_SPEC;
impl crate::sealed::RegSpec for Pccr1_SPEC {
    type DataType = u32;
}
#[doc = "PDC Control Register 1"]
pub type Pccr1 = crate::RegValueT<Pccr1_SPEC>;

impl Pccr1 {
    #[doc = "PDC Operation Enable"]
    #[inline(always)]
    pub fn pce(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, pccr1::Pce, Pccr1_SPEC, crate::common::RW> {
        crate::common::RegisterField::<0,0x1,1,0,pccr1::Pce, Pccr1_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Pccr1 {
    #[inline(always)]
    fn default() -> Pccr1 {
        <crate::RegValueT<Pccr1_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod pccr1 {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Pce_SPEC;
    pub type Pce = crate::EnumBitfieldStruct<u8, Pce_SPEC>;
    impl Pce {
        #[doc = "Operations for reception are disabled."]
        pub const _0: Self = Self::new(0);
        #[doc = "Operations for reception are enabled."]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Pcsr_SPEC;
impl crate::sealed::RegSpec for Pcsr_SPEC {
    type DataType = u32;
}
#[doc = "PDC Status Register"]
pub type Pcsr = crate::RegValueT<Pcsr_SPEC>;

impl Pcsr {
    #[doc = "Horizontal Byte Number Setting Error Flag"]
    #[inline(always)]
    pub fn herf(
        self,
    ) -> crate::common::RegisterField<6, 0x1, 1, 0, pcsr::Herf, Pcsr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<6,0x1,1,0,pcsr::Herf, Pcsr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Vertical Line Number Setting Error Flag"]
    #[inline(always)]
    pub fn verf(
        self,
    ) -> crate::common::RegisterField<5, 0x1, 1, 0, pcsr::Verf, Pcsr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<5,0x1,1,0,pcsr::Verf, Pcsr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Underrun Flag"]
    #[inline(always)]
    pub fn udrf(
        self,
    ) -> crate::common::RegisterField<4, 0x1, 1, 0, pcsr::Udrf, Pcsr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<4,0x1,1,0,pcsr::Udrf, Pcsr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Overrun Flag"]
    #[inline(always)]
    pub fn ovrf(
        self,
    ) -> crate::common::RegisterField<3, 0x1, 1, 0, pcsr::Ovrf, Pcsr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<3,0x1,1,0,pcsr::Ovrf, Pcsr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Frame End Flag"]
    #[inline(always)]
    pub fn fef(
        self,
    ) -> crate::common::RegisterField<2, 0x1, 1, 0, pcsr::Fef, Pcsr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<2,0x1,1,0,pcsr::Fef, Pcsr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "FIFO Empty Flag"]
    #[inline(always)]
    pub fn fempf(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, pcsr::Fempf, Pcsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<1,0x1,1,0,pcsr::Fempf, Pcsr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "Frame Busy Flag"]
    #[inline(always)]
    pub fn fbsy(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, pcsr::Fbsy, Pcsr_SPEC, crate::common::R> {
        crate::common::RegisterField::<0,0x1,1,0,pcsr::Fbsy, Pcsr_SPEC,crate::common::R>::from_register(self,0)
    }
}
impl ::core::default::Default for Pcsr {
    #[inline(always)]
    fn default() -> Pcsr {
        <crate::RegValueT<Pcsr_SPEC> as RegisterValue<_>>::new(2)
    }
}
pub mod pcsr {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Herf_SPEC;
    pub type Herf = crate::EnumBitfieldStruct<u8, Herf_SPEC>;
    impl Herf {
        #[doc = "Horizontal byte number setting error has not been generated."]
        pub const _0: Self = Self::new(0);
        #[doc = "Horizontal byte number setting error has been generated."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Verf_SPEC;
    pub type Verf = crate::EnumBitfieldStruct<u8, Verf_SPEC>;
    impl Verf {
        #[doc = "Vertical line number setting error has not been generated."]
        pub const _0: Self = Self::new(0);
        #[doc = "Vertical line number setting error has been generated."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Udrf_SPEC;
    pub type Udrf = crate::EnumBitfieldStruct<u8, Udrf_SPEC>;
    impl Udrf {
        #[doc = "Underrun has not been generated."]
        pub const _0: Self = Self::new(0);
        #[doc = "Underrun has been generated."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Ovrf_SPEC;
    pub type Ovrf = crate::EnumBitfieldStruct<u8, Ovrf_SPEC>;
    impl Ovrf {
        #[doc = "FIFO overrun has not been generated."]
        pub const _0: Self = Self::new(0);
        #[doc = "FIFO overrun has been generated."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Fef_SPEC;
    pub type Fef = crate::EnumBitfieldStruct<u8, Fef_SPEC>;
    impl Fef {
        #[doc = "Frame end has not been generated."]
        pub const _0: Self = Self::new(0);
        #[doc = "Frame end has been generated."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Fempf_SPEC;
    pub type Fempf = crate::EnumBitfieldStruct<u8, Fempf_SPEC>;
    impl Fempf {
        #[doc = "FIFO is not empty."]
        pub const _0: Self = Self::new(0);
        #[doc = "FIFO is empty."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Fbsy_SPEC;
    pub type Fbsy = crate::EnumBitfieldStruct<u8, Fbsy_SPEC>;
    impl Fbsy {
        #[doc = "Operations for reception are stopped."]
        pub const _0: Self = Self::new(0);
        #[doc = "Operations for reception are ongoing."]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Pcmonr_SPEC;
impl crate::sealed::RegSpec for Pcmonr_SPEC {
    type DataType = u32;
}
#[doc = "PDC Pin Monitor Register"]
pub type Pcmonr = crate::RegValueT<Pcmonr_SPEC>;

impl Pcmonr {
    #[doc = "HSYNC Signal Status Flag"]
    #[inline(always)]
    pub fn hsync(
        self,
    ) -> crate::common::RegisterField<1, 0x1, 1, 0, pcmonr::Hsync, Pcmonr_SPEC, crate::common::R>
    {
        crate::common::RegisterField::<1,0x1,1,0,pcmonr::Hsync, Pcmonr_SPEC,crate::common::R>::from_register(self,0)
    }
    #[doc = "VSYNC Signal Status Flag"]
    #[inline(always)]
    pub fn vsync(
        self,
    ) -> crate::common::RegisterField<0, 0x1, 1, 0, pcmonr::Vsync, Pcmonr_SPEC, crate::common::R>
    {
        crate::common::RegisterField::<0,0x1,1,0,pcmonr::Vsync, Pcmonr_SPEC,crate::common::R>::from_register(self,0)
    }
}
impl ::core::default::Default for Pcmonr {
    #[inline(always)]
    fn default() -> Pcmonr {
        <crate::RegValueT<Pcmonr_SPEC> as RegisterValue<_>>::new(0)
    }
}
pub mod pcmonr {

    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Hsync_SPEC;
    pub type Hsync = crate::EnumBitfieldStruct<u8, Hsync_SPEC>;
    impl Hsync {
        #[doc = "HSYNC signal is at the low level."]
        pub const _0: Self = Self::new(0);
        #[doc = "HSYNC signal is at the high level."]
        pub const _1: Self = Self::new(1);
    }
    #[derive(Clone, Copy, Eq, PartialEq, Ord, PartialOrd)]
    pub struct Vsync_SPEC;
    pub type Vsync = crate::EnumBitfieldStruct<u8, Vsync_SPEC>;
    impl Vsync {
        #[doc = "VSYNC signal is at the low level."]
        pub const _0: Self = Self::new(0);
        #[doc = "VSYNC signal is at the high level."]
        pub const _1: Self = Self::new(1);
    }
}
#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Pcdr_SPEC;
impl crate::sealed::RegSpec for Pcdr_SPEC {
    type DataType = u32;
}
#[doc = "PDC Receive Data Register"]
pub type Pcdr = crate::RegValueT<Pcdr_SPEC>;

impl Pcdr {
    #[doc = "The PDC includes a 32-bit-wide, 22-stage FIFO for the storage of captured data. The PCDR register is a 4-byte space to which the FIFO is mapped, and four bytes of data are read from the PCDR register at a time."]
    #[inline(always)]
    pub fn pcdr(
        self,
    ) -> crate::common::RegisterField<0, 0xffffffff, 1, 0, u32, Pcdr_SPEC, crate::common::R> {
        crate::common::RegisterField::<0,0xffffffff,1,0,u32, Pcdr_SPEC,crate::common::R>::from_register(self,0)
    }
}
impl ::core::default::Default for Pcdr {
    #[inline(always)]
    fn default() -> Pcdr {
        <crate::RegValueT<Pcdr_SPEC> as RegisterValue<_>>::new(0)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Vcr_SPEC;
impl crate::sealed::RegSpec for Vcr_SPEC {
    type DataType = u32;
}
#[doc = "Vertical Capture Register"]
pub type Vcr = crate::RegValueT<Vcr_SPEC>;

impl Vcr {
    #[doc = "Vertical Capture Size Number of lines to be captured."]
    #[inline(always)]
    pub fn vsz(
        self,
    ) -> crate::common::RegisterField<16, 0xfff, 1, 0, u16, Vcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<16,0xfff,1,0,u16, Vcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Vertical Capture Start Line PositionNumber of the line where capture is to start."]
    #[inline(always)]
    pub fn vst(
        self,
    ) -> crate::common::RegisterField<0, 0xfff, 1, 0, u16, Vcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<0,0xfff,1,0,u16, Vcr_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Vcr {
    #[inline(always)]
    fn default() -> Vcr {
        <crate::RegValueT<Vcr_SPEC> as RegisterValue<_>>::new(0)
    }
}

#[doc(hidden)]
#[derive(Copy, Clone, Eq, PartialEq)]
pub struct Hcr_SPEC;
impl crate::sealed::RegSpec for Hcr_SPEC {
    type DataType = u32;
}
#[doc = "Horizontal Capture Register"]
pub type Hcr = crate::RegValueT<Hcr_SPEC>;

impl Hcr {
    #[doc = "Horizontal Capture Size Number of bytes to capture horizontally."]
    #[inline(always)]
    pub fn hsz(
        self,
    ) -> crate::common::RegisterField<16, 0xfff, 1, 0, u16, Hcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<16,0xfff,1,0,u16, Hcr_SPEC,crate::common::RW>::from_register(self,0)
    }
    #[doc = "Horizontal Capture Start Byte Position Horizontal position in bytes where capture is to start."]
    #[inline(always)]
    pub fn hst(
        self,
    ) -> crate::common::RegisterField<0, 0xfff, 1, 0, u16, Hcr_SPEC, crate::common::RW> {
        crate::common::RegisterField::<0,0xfff,1,0,u16, Hcr_SPEC,crate::common::RW>::from_register(self,0)
    }
}
impl ::core::default::Default for Hcr {
    #[inline(always)]
    fn default() -> Hcr {
        <crate::RegValueT<Hcr_SPEC> as RegisterValue<_>>::new(0)
    }
}
