Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 11:19:40 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_9_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 1.008ns (31.451%)  route 2.197ns (68.549%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 6.894 - 4.000 ) 
    Source Clock Delay      (SCD):    3.535ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.584ns (routing 1.576ns, distribution 1.008ns)
  Clock Net Delay (Destination): 2.234ns (routing 1.429ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=8081, routed)        2.584     3.535    Delay1No11_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X147Y189       FDCE                                         r  Delay1No11_instance/Y_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y189       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.614 r  Delay1No11_instance/Y_reg[10]/Q
                         net (fo=4, routed)           0.495     4.109    Delay1No10_instance/Y_reg[33]_0[10]
    SLICE_X140Y196       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.257 r  Delay1No10_instance/geqOp_carry_i_11__0/O
                         net (fo=1, routed)           0.011     4.268    Sum10_2_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X140Y196       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.423 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.449    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X140Y197       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.464 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.490    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X140Y198       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.542 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.182     4.724    Delay1No11_instance/CO[0]
    SLICE_X140Y200       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.141     4.865 r  Delay1No11_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.281     5.146    Delay1No10_instance/Y_reg[23]_0[0]
    SLICE_X140Y199       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     5.234 r  Delay1No10_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.051     5.285    Delay1No10_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X140Y199       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     5.375 r  Delay1No10_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.293     5.668    Delay1No11_instance/shiftVal__5[0]
    SLICE_X142Y195       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     5.769 r  Delay1No11_instance/shiftedFracY_d1[27]_i_2__0/O
                         net (fo=5, routed)           0.380     6.149    Delay1No11_instance/Sum10_2_impl_instance/level2[20]
    SLICE_X146Y193       LUT4 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     6.288 r  Delay1No11_instance/shiftedFracY_d1[43]_i_1__0/O
                         net (fo=1, routed)           0.452     6.740    Sum10_2_impl_instance/FPAddSubOp_instance/Y_reg[26]_1
    SLICE_X142Y197       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=8081, routed)        2.234     6.894    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X142Y197       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/C
                         clock pessimism              0.480     7.375    
                         clock uncertainty           -0.035     7.340    
    SLICE_X142Y197       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     7.365    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]
  -------------------------------------------------------------------
                         required time                          7.365    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  0.624    




