Timing Analyzer report for toolflow
Mon Nov 29 13:34:59 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.91        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  66.9%      ;
;     Processor 3            ;  65.0%      ;
;     Processor 4            ;  58.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Mon Nov 29 13:34:53 2021 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 51.36 MHz ; 51.36 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; iCLK  ; 0.530 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.328 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 17.143 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 2.189 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.582 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.530 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 19.389     ;
; 0.772 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 19.147     ;
; 0.941 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 18.978     ;
; 0.949 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 18.970     ;
; 1.111 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 18.813     ;
; 1.151 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 18.768     ;
; 1.305 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 18.619     ;
; 1.328 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 18.591     ;
; 1.446 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 18.473     ;
; 1.482 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 18.442     ;
; 1.716 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 18.203     ;
; 1.747 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 18.172     ;
; 1.800 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 18.111     ;
; 1.825 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 18.094     ;
; 1.922 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 17.997     ;
; 1.955 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 17.968     ;
; 1.974 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 17.937     ;
; 1.979 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 17.945     ;
; 2.099 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 17.820     ;
; 2.126 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 17.793     ;
; 2.151 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 17.760     ;
; 2.236 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 17.687     ;
; 2.278 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:3:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 17.636     ;
; 2.280 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 17.644     ;
; 2.359 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 17.556     ;
; 2.376 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 17.547     ;
; 2.408 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 17.507     ;
; 2.551 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 17.366     ;
; 2.577 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 17.337     ;
; 2.596 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 17.323     ;
; 2.599 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:2:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 17.315     ;
; 2.648 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 17.263     ;
; 2.657 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:3:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 17.257     ;
; 2.738 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 17.177     ;
; 2.787 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 17.128     ;
; 2.811 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:3:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 17.108     ;
; 2.846 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; pc32Bit:PCReg|s_Q[30]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.458     ; 16.694     ;
; 2.852 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; pc32Bit:PCReg|s_Q[31]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.458     ; 16.688     ;
; 2.871 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[8]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 16.685     ;
; 2.886 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:2:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 17.028     ;
; 2.891 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 17.032     ;
; 2.892 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 17.028     ;
; 2.897 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 17.022     ;
; 2.914 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[12]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 16.643     ;
; 2.915 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[14]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 16.642     ;
; 2.936 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 16.981     ;
; 2.941 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.979     ;
; 2.949 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 16.962     ;
; 2.956 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 16.958     ;
; 2.978 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:2:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 16.936     ;
; 2.979 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[8]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.447     ; 16.572     ;
; 3.012 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:26:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 16.913     ;
; 3.022 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[12]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.530     ;
; 3.023 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[27]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 16.534     ;
; 3.023 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[14]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.529     ;
; 3.042 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 16.877     ;
; 3.057 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[23]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 16.497     ;
; 3.090 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 16.832     ;
; 3.110 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 16.809     ;
; 3.131 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[27]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.421     ;
; 3.132 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:2:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 16.787     ;
; 3.141 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[4]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 16.416     ;
; 3.165 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[23]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.449     ; 16.384     ;
; 3.173 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[25]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 16.384     ;
; 3.192 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 16.731     ;
; 3.215 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; pc32Bit:PCReg|s_Q[29]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.458     ; 16.325     ;
; 3.248 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[7]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 16.308     ;
; 3.249 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[4]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.303     ;
; 3.269 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[16]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 16.284     ;
; 3.270 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:23:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 16.653     ;
; 3.277 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[17]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 16.276     ;
; 3.278 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:26:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 16.647     ;
; 3.281 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[2]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 16.276     ;
; 3.281 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[25]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.271     ;
; 3.282 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[3]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 16.275     ;
; 3.297 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:2:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 16.617     ;
; 3.311 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[6]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 16.245     ;
; 3.323 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 16.596     ;
; 3.349 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[5]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 16.208     ;
; 3.352 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:24:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 16.560     ;
; 3.356 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[7]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.447     ; 16.195     ;
; 3.361 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:4:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 16.556     ;
; 3.376 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[18]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 16.179     ;
; 3.376 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:5:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 16.537     ;
; 3.377 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[16]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.450     ; 16.171     ;
; 3.384 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[19]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 16.171     ;
; 3.385 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[21]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 16.170     ;
; 3.385 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[17]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.450     ; 16.163     ;
; 3.389 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[2]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.163     ;
; 3.390 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[3]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.162     ;
; 3.404 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[9]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 16.152     ;
; 3.419 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[6]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.447     ; 16.132     ;
; 3.428 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:3:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 16.486     ;
; 3.431 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:2:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 16.488     ;
; 3.433 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:26:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 16.492     ;
; 3.441 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:2:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.474     ;
; 3.457 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[5]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.095     ;
; 3.463 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 16.456     ;
; 3.474 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:7:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 16.439     ;
; 3.480 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:3:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 16.426     ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.328 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 0.999      ;
; 0.349 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:27:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.019      ;
; 0.350 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.021      ;
; 0.351 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe3a[0]                         ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.015      ;
; 0.352 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:8:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.021      ;
; 0.360 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.031      ;
; 0.366 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.037      ;
; 0.366 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:24:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.035      ;
; 0.370 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:26:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.034      ;
; 0.383 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.046      ;
; 0.402 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pc32Bit:PCReg|s_Q[15]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[15]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pc32Bit:PCReg|s_Q[24]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[24]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pc32Bit:PCReg|s_Q[6]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[6]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.070      ;
; 0.407 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.674      ;
; 0.429 ; pc32Bit:PCReg|s_Q[0]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; pc32Bit:PCReg|s_Q[1]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.698      ;
; 0.436 ; pc32Bit:PCReg|s_Q[16]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; pc32Bit:PCReg|s_Q[16]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.703      ;
; 0.442 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.708      ;
; 0.443 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; pc32Bit:PCReg|s_Q[10]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; pc32Bit:PCReg|s_Q[10]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.710      ;
; 0.451 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:27:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.717      ;
; 0.462 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.728      ;
; 0.463 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.729      ;
; 0.465 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.731      ;
; 0.465 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.732      ;
; 0.467 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.734      ;
; 0.469 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.735      ;
; 0.472 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.739      ;
; 0.473 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.740      ;
; 0.481 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:7:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:7:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.747      ;
; 0.484 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                      ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.750      ;
; 0.486 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                      ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.753      ;
; 0.549 ; pc32Bit:PCReg|s_Q[30]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.815      ;
; 0.553 ; pc32Bit:PCReg|s_Q[20]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.819      ;
; 0.556 ; pc32Bit:PCReg|s_Q[22]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:22:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.822      ;
; 0.559 ; pc32Bit:PCReg|s_Q[25]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.825      ;
; 0.560 ; pc32Bit:PCReg|s_Q[25]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:26:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.826      ;
; 0.562 ; pc32Bit:PCReg|s_Q[22]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.828      ;
; 0.563 ; pc32Bit:PCReg|s_Q[19]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.829      ;
; 0.567 ; pc32Bit:PCReg|s_Q[28]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.833      ;
; 0.568 ; pc32Bit:PCReg|s_Q[4]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.834      ;
; 0.581 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 1.254      ;
; 0.588 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 1.261      ;
; 0.591 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.450      ; 1.263      ;
; 0.596 ; ID_EX_register:ID_register|N_Bit_Register:MemWrreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:MemWrreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.861      ;
; 0.600 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.455      ; 1.278      ;
; 0.601 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                     ; MEM_WB_register:WB_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.868      ;
; 0.602 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.868      ;
; 0.611 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.455      ; 1.288      ;
; 0.631 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.897      ;
; 0.633 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.899      ;
; 0.634 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:22:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.899      ;
; 0.637 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                      ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; pc32Bit:PCReg|s_Q[31]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                      ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.906      ;
; 0.641 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.312      ;
; 0.643 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.317      ;
; 0.643 ; pc32Bit:PCReg|s_Q[14]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; pc32Bit:PCReg|s_Q[17]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; pc32Bit:PCReg|s_Q[23]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; pc32Bit:PCReg|s_Q[29]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:29:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; pc32Bit:PCReg|s_Q[30]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:30:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.452      ; 1.320      ;
; 0.646 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.445      ; 1.313      ;
; 0.651 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:7:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.322      ;
; 0.653 ; pc32Bit:PCReg|s_Q[11]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.919      ;
; 0.654 ; pc32Bit:PCReg|s_Q[8]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:8:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.920      ;
; 0.654 ; pc32Bit:PCReg|s_Q[5]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.920      ;
; 0.655 ; pc32Bit:PCReg|s_Q[19]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.923      ;
; 0.658 ; pc32Bit:PCReg|s_Q[7]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:7:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.924      ;
; 0.661 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; pc32Bit:PCReg|s_Q[24]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:24:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.928      ;
; 0.665 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.931      ;
; 0.665 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.931      ;
; 0.670 ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.936      ;
; 0.673 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:29:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.449      ; 1.344      ;
; 0.680 ; pc32Bit:PCReg|s_Q[7]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:8:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.946      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
; 17.143 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; 0.211      ; 2.990      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
; 2.189 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; 0.414      ; 2.789      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.174 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 55.42 MHz ; 55.42 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 1.955 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.334 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 17.357 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.969 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.554 ; 0.000                            ;
+-------+-------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.955 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 17.973     ;
; 2.192 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 17.736     ;
; 2.319 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 17.609     ;
; 2.367 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 17.561     ;
; 2.537 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 17.395     ;
; 2.604 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 17.324     ;
; 2.731 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 17.197     ;
; 2.774 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 17.158     ;
; 2.861 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 17.067     ;
; 2.901 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 17.031     ;
; 3.062 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 16.865     ;
; 3.100 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 16.828     ;
; 3.168 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 16.752     ;
; 3.273 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 16.655     ;
; 3.299 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 16.628     ;
; 3.405 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 16.515     ;
; 3.426 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 16.501     ;
; 3.443 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 16.489     ;
; 3.512 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 16.416     ;
; 3.532 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 16.388     ;
; 3.546 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 16.385     ;
; 3.654 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:3:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 16.271     ;
; 3.659 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 16.272     ;
; 3.682 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 16.250     ;
; 3.740 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 16.185     ;
; 3.776 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 16.149     ;
; 3.791 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 16.135     ;
; 3.820 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 16.111     ;
; 3.914 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:2:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 16.011     ;
; 3.939 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 15.986     ;
; 3.968 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.959     ;
; 4.066 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:3:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 15.859     ;
; 4.074 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.846     ;
; 4.108 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; pc32Bit:PCReg|s_Q[30]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 15.448     ;
; 4.112 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; pc32Bit:PCReg|s_Q[31]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 15.444     ;
; 4.152 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 15.773     ;
; 4.165 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:2:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 15.760     ;
; 4.188 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 15.737     ;
; 4.203 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 15.723     ;
; 4.207 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 15.720     ;
; 4.231 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 15.700     ;
; 4.236 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:3:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 15.693     ;
; 4.243 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[8]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 15.362     ;
; 4.246 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:26:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 15.687     ;
; 4.279 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[12]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.393     ; 15.327     ;
; 4.281 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[14]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.393     ; 15.325     ;
; 4.306 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 15.623     ;
; 4.313 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.607     ;
; 4.322 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 15.607     ;
; 4.326 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:2:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 15.599     ;
; 4.344 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[8]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 15.255     ;
; 4.351 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 15.574     ;
; 4.358 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 15.571     ;
; 4.373 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 15.557     ;
; 4.380 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[12]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 15.220     ;
; 4.382 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[14]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 15.218     ;
; 4.425 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[27]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 15.180     ;
; 4.447 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[23]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 15.156     ;
; 4.449 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; pc32Bit:PCReg|s_Q[29]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 15.107     ;
; 4.483 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:26:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 15.450     ;
; 4.496 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:2:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 15.433     ;
; 4.499 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 15.432     ;
; 4.521 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 15.408     ;
; 4.522 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[4]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.393     ; 15.084     ;
; 4.523 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:23:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 15.408     ;
; 4.526 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[27]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 15.073     ;
; 4.542 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[25]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 15.063     ;
; 4.543 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 15.386     ;
; 4.545 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:24:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.376     ;
; 4.548 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[23]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.402     ; 15.049     ;
; 4.548 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:4:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 15.378     ;
; 4.577 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:2:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 15.348     ;
; 4.610 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:26:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 15.323     ;
; 4.623 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[4]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 14.977     ;
; 4.637 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[2]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.393     ; 14.969     ;
; 4.637 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:7:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 15.286     ;
; 4.639 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[3]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.393     ; 14.967     ;
; 4.641 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[16]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 14.961     ;
; 4.643 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[25]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 14.956     ;
; 4.647 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[7]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 14.958     ;
; 4.648 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:5:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 15.276     ;
; 4.649 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[17]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 14.953     ;
; 4.654 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:2:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 15.271     ;
; 4.656 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[6]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 14.949     ;
; 4.670 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 15.259     ;
; 4.700 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[5]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.393     ; 14.906     ;
; 4.738 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[2]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 14.862     ;
; 4.740 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[3]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 14.860     ;
; 4.742 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[16]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.403     ; 14.854     ;
; 4.747 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:2:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 15.182     ;
; 4.748 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[7]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 14.851     ;
; 4.750 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[17]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.403     ; 14.846     ;
; 4.757 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[6]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 14.842     ;
; 4.758 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[18]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 14.846     ;
; 4.760 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:23:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 15.171     ;
; 4.761 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:3:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 15.163     ;
; 4.772 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[19]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 14.832     ;
; 4.772 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[21]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 14.832     ;
; 4.778 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:5:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 15.146     ;
; 4.782 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:24:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 15.139     ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.334 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 0.936      ;
; 0.342 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 0.944      ;
; 0.345 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:27:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.946      ;
; 0.347 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:8:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 0.947      ;
; 0.349 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe3a[0]                         ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.945      ;
; 0.353 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 0.955      ;
; 0.354 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pc32Bit:PCReg|s_Q[15]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[15]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pc32Bit:PCReg|s_Q[24]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[24]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pc32Bit:PCReg|s_Q[6]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[6]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:26:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 0.960      ;
; 0.366 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 0.969      ;
; 0.368 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:24:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.969      ;
; 0.376 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.972      ;
; 0.395 ; pc32Bit:PCReg|s_Q[16]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.637      ;
; 0.395 ; pc32Bit:PCReg|s_Q[0]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; pc32Bit:PCReg|s_Q[16]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; pc32Bit:PCReg|s_Q[1]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.395      ; 0.995      ;
; 0.400 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; pc32Bit:PCReg|s_Q[10]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.644      ;
; 0.401 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; pc32Bit:PCReg|s_Q[10]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.645      ;
; 0.407 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:27:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.650      ;
; 0.408 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.651      ;
; 0.418 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.661      ;
; 0.425 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.667      ;
; 0.427 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.670      ;
; 0.428 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.671      ;
; 0.429 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.672      ;
; 0.430 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.673      ;
; 0.436 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.679      ;
; 0.443 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:7:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:7:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.686      ;
; 0.445 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                      ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.687      ;
; 0.447 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                      ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.690      ;
; 0.498 ; pc32Bit:PCReg|s_Q[30]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.740      ;
; 0.501 ; pc32Bit:PCReg|s_Q[20]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.743      ;
; 0.503 ; pc32Bit:PCReg|s_Q[22]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:22:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.746      ;
; 0.505 ; pc32Bit:PCReg|s_Q[25]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.748      ;
; 0.506 ; pc32Bit:PCReg|s_Q[25]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:26:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.749      ;
; 0.508 ; pc32Bit:PCReg|s_Q[22]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.751      ;
; 0.513 ; pc32Bit:PCReg|s_Q[19]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.755      ;
; 0.513 ; pc32Bit:PCReg|s_Q[28]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.756      ;
; 0.515 ; pc32Bit:PCReg|s_Q[4]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.757      ;
; 0.534 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 1.139      ;
; 0.538 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 1.143      ;
; 0.549 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                     ; MEM_WB_register:WB_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; ID_EX_register:ID_register|N_Bit_Register:MemWrreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:MemWrreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.793      ;
; 0.554 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.157      ;
; 0.565 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.408      ; 1.174      ;
; 0.576 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.819      ;
; 0.580 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.407      ; 1.188      ;
; 0.581 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                      ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.824      ;
; 0.584 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.827      ;
; 0.584 ; pc32Bit:PCReg|s_Q[31]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.826      ;
; 0.587 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:22:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                      ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; pc32Bit:PCReg|s_Q[14]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; pc32Bit:PCReg|s_Q[23]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.831      ;
; 0.590 ; pc32Bit:PCReg|s_Q[17]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; pc32Bit:PCReg|s_Q[29]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:29:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; pc32Bit:PCReg|s_Q[30]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:30:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.835      ;
; 0.597 ; pc32Bit:PCReg|s_Q[11]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.840      ;
; 0.598 ; pc32Bit:PCReg|s_Q[5]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.399      ; 1.198      ;
; 0.599 ; pc32Bit:PCReg|s_Q[8]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:8:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 1.201      ;
; 0.599 ; pc32Bit:PCReg|s_Q[19]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.843      ;
; 0.603 ; pc32Bit:PCReg|s_Q[7]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:7:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.403      ; 1.207      ;
; 0.604 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.848      ;
; 0.606 ; pc32Bit:PCReg|s_Q[24]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:24:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.849      ;
; 0.608 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.404      ; 1.213      ;
; 0.608 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.850      ;
; 0.608 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.850      ;
; 0.613 ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.855      ;
; 0.614 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:7:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 1.216      ;
; 0.625 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:29:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.402      ; 1.228      ;
; 0.627 ; pc32Bit:PCReg|s_Q[7]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:8:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.869      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
; 17.357 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; 0.182      ; 2.756      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
; 1.969 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; 0.370      ; 2.507      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 36.480 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; 10.332 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.129 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.543 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.060 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.372 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.332 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 9.614      ;
; 10.401 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 9.545      ;
; 10.485 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 9.461      ;
; 10.529 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.418      ;
; 10.598 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.349      ;
; 10.621 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 9.331      ;
; 10.682 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.265      ;
; 10.690 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 9.262      ;
; 10.761 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 9.185      ;
; 10.774 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 9.178      ;
; 10.891 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 9.053      ;
; 10.905 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 9.041      ;
; 10.926 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 9.013      ;
; 10.958 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.989      ;
; 10.960 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.984      ;
; 10.995 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 8.944      ;
; 11.044 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.900      ;
; 11.050 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 8.902      ;
; 11.079 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 8.860      ;
; 11.102 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.845      ;
; 11.194 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 8.758      ;
; 11.199 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 8.751      ;
; 11.233 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:3:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.710      ;
; 11.246 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.697      ;
; 11.265 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.678      ;
; 11.274 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.045     ; 8.668      ;
; 11.320 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.624      ;
; 11.353 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 8.597      ;
; 11.355 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 8.584      ;
; 11.379 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:2:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.045     ; 8.563      ;
; 11.389 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.554      ;
; 11.421 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 8.529      ;
; 11.430 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:3:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.514      ;
; 11.443 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.501      ;
; 11.462 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.482      ;
; 11.464 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.480      ;
; 11.471 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.472      ;
; 11.497 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[8]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 8.255      ;
; 11.499 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:28:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 8.440      ;
; 11.522 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:3:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.038     ; 8.427      ;
; 11.533 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[8]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 8.225      ;
; 11.533 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[14]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 8.221      ;
; 11.535 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.038     ; 8.414      ;
; 11.536 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[12]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 8.218      ;
; 11.537 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:26:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 8.415      ;
; 11.554 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.038     ; 8.395      ;
; 11.563 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 8.385      ;
; 11.563 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:2:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.045     ; 8.379      ;
; 11.569 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[14]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 8.191      ;
; 11.572 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[12]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 8.188      ;
; 11.576 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:2:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.367      ;
; 11.586 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.043     ; 8.358      ;
; 11.606 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:26:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 8.346      ;
; 11.611 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[27]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.234     ; 8.142      ;
; 11.619 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[23]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.237     ; 8.131      ;
; 11.643 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[4]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.234     ; 8.110      ;
; 11.646 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 8.302      ;
; 11.647 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[27]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 8.112      ;
; 11.655 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[23]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.231     ; 8.101      ;
; 11.668 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:2:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 8.280      ;
; 11.677 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[25]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.234     ; 8.076      ;
; 11.677 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:0:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 8.273      ;
; 11.678 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:29:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.038     ; 8.271      ;
; 11.679 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[4]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 8.080      ;
; 11.690 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:26:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 8.262      ;
; 11.712 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[2]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.234     ; 8.041      ;
; 11.713 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[25]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 8.046      ;
; 11.713 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[3]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.234     ; 8.040      ;
; 11.714 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[16]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.239     ; 8.034      ;
; 11.715 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 8.233      ;
; 11.717 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[17]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.239     ; 8.031      ;
; 11.718 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:4:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.045     ; 8.224      ;
; 11.724 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[7]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 8.028      ;
; 11.728 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[6]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.236     ; 8.023      ;
; 11.730 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:23:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.036     ; 8.221      ;
; 11.746 ; ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:24:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.194      ;
; 11.748 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[2]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 8.011      ;
; 11.749 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[3]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 8.010      ;
; 11.750 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[16]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 8.004      ;
; 11.753 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[17]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 8.001      ;
; 11.760 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[7]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 7.998      ;
; 11.760 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:2:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:30:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.183      ;
; 11.762 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:7:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 8.177      ;
; 11.764 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[6]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 7.993      ;
; 11.767 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:5:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 8.174      ;
; 11.769 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; pc32Bit:PCReg|s_Q[30]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.251     ; 7.967      ;
; 11.774 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; pc32Bit:PCReg|s_Q[31]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.251     ; 7.962      ;
; 11.774 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[5]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 7.980      ;
; 11.778 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[21]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.236     ; 7.973      ;
; 11.781 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[19]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.236     ; 7.970      ;
; 11.783 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[18]                                                             ; iCLK         ; iCLK        ; 20.000       ; -0.236     ; 7.968      ;
; 11.790 ; mem:IMem|ram~43                                                                         ; pc32Bit:PCReg|s_Q[8]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.268     ; 7.929      ;
; 11.791 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; pc32Bit:PCReg|s_Q[9]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 7.961      ;
; 11.792 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:3:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 8.149      ;
; 11.796 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:2:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.147      ;
; 11.799 ; ID_EX_register:ID_register|N_Bit_Register:extreg|dffg:\G_NBit_Reg:1:RegI|s_Q            ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 8.149      ;
; 11.799 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:23:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.036     ; 8.152      ;
; 11.801 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:0:RegI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 8.149      ;
; 11.805 ; ID_EX_register:ID_register|N_Bit_Register:readrsreg|dffg:\G_NBit_Reg:1:RegI|s_Q         ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:27:RegI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 8.136      ;
; 11.810 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_we_reg ; pc32Bit:PCReg|s_Q[5]                                                              ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 7.950      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.129 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.464      ;
; 0.141 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.476      ;
; 0.143 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:27:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.476      ;
; 0.143 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:8:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.475      ;
; 0.145 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe3a[0]                         ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.478      ;
; 0.146 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.481      ;
; 0.147 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.482      ;
; 0.147 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:24:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.480      ;
; 0.150 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:26:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.480      ;
; 0.161 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.492      ;
; 0.171 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.502      ;
; 0.181 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pc32Bit:PCReg|s_Q[6]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[6]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; pc32Bit:PCReg|s_Q[15]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[15]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pc32Bit:PCReg|s_Q[24]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[24]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[9]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; pc32Bit:PCReg|s_Q[0]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; pc32Bit:PCReg|s_Q[1]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.317      ;
; 0.197 ; pc32Bit:PCReg|s_Q[16]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; pc32Bit:PCReg|s_Q[16]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.323      ;
; 0.200 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; pc32Bit:PCReg|s_Q[10]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; pc32Bit:PCReg|s_Q[12]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; pc32Bit:PCReg|s_Q[10]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:10:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.327      ;
; 0.206 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:27:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.331      ;
; 0.207 ; pc32Bit:PCReg|s_Q[27]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.332      ;
; 0.208 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.333      ;
; 0.208 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.334      ;
; 0.209 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe3a[0]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.335      ;
; 0.210 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.335      ;
; 0.211 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.336      ;
; 0.213 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.338      ;
; 0.215 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:7:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:7:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.341      ;
; 0.218 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                      ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.343      ;
; 0.219 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.345      ;
; 0.220 ; pc32Bit:PCReg|s_Q[2]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:2:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.345      ;
; 0.220 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                      ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.345      ;
; 0.241 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:15:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.234      ; 0.579      ;
; 0.242 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.234      ; 0.580      ;
; 0.243 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.579      ;
; 0.251 ; pc32Bit:PCReg|s_Q[30]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.376      ;
; 0.252 ; pc32Bit:PCReg|s_Q[20]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.377      ;
; 0.252 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.595      ;
; 0.256 ; pc32Bit:PCReg|s_Q[22]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:22:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; pc32Bit:PCReg|s_Q[25]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.381      ;
; 0.257 ; pc32Bit:PCReg|s_Q[25]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:26:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.382      ;
; 0.258 ; ID_EX_register:ID_register|N_Bit_Register:MemWrreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:MemWrreg|dffg:\G_NBit_Reg:0:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.382      ;
; 0.259 ; pc32Bit:PCReg|s_Q[22]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; pc32Bit:PCReg|s_Q[28]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:28:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; pc32Bit:PCReg|s_Q[4]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; pc32Bit:PCReg|s_Q[19]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                               ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.604      ;
; 0.262 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                     ; MEM_WB_register:WB_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:25:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:16:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                       ; MEM_WB_register:WB_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:19:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.271 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.606      ;
; 0.272 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:18:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.608      ;
; 0.274 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:3:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.610      ;
; 0.277 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                      ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.404      ;
; 0.277 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.403      ;
; 0.278 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.615      ;
; 0.279 ; ID_EX_register:ID_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                        ; EX_MEM_register:EX_register|N_Bit_Register:ImemReg|dffg:\G_NBit_Reg:12:RegI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.404      ;
; 0.283 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                      ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                               ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.408      ;
; 0.283 ; pc32Bit:PCReg|s_Q[21]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:22:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.407      ;
; 0.285 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:1:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.410      ;
; 0.287 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:7:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.621      ;
; 0.291 ; pc32Bit:PCReg|s_Q[31]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:31:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.416      ;
; 0.292 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:29:RegI|s_Q                                                                                     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.627      ;
; 0.293 ; pc32Bit:PCReg|s_Q[14]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:14:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; ID_EX_register:ID_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                       ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; pc32Bit:PCReg|s_Q[17]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:17:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; pc32Bit:PCReg|s_Q[29]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:29:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; pc32Bit:PCReg|s_Q[30]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:30:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; pc32Bit:PCReg|s_Q[23]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:23:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.420      ;
; 0.300 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; pc32Bit:PCReg|s_Q[5]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:5:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.637      ;
; 0.300 ; pc32Bit:PCReg|s_Q[11]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:11:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; pc32Bit:PCReg|s_Q[8]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:8:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.426      ;
; 0.303 ; pc32Bit:PCReg|s_Q[7]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:7:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; pc32Bit:PCReg|s_Q[19]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; pc32Bit:PCReg|s_Q[24]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:24:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.429      ;
; 0.304 ; EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:7:RegI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_address_reg0                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.636      ;
; 0.308 ; pc32Bit:PCReg|s_Q[3]                                                                                                                                                  ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:4:RegI|s_Q                                                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.433      ;
; 0.308 ; pc32Bit:PCReg|s_Q[18]                                                                                                                                                 ; IF_ID_register:IF_REG|N_Bit_Register:PCReg|dffg:\G_NBit_Reg:20:RegI|s_Q                                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.433      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
; 18.543 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; 0.097      ; 1.509      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
; 1.060 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 1.368      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.044 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.530 ; 0.129 ; 17.143   ; 1.060   ; 9.372               ;
;  iCLK            ; 0.530 ; 0.129 ; 17.143   ; 1.060   ; 9.372               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 355233   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 355233   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 36       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 36       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 1366  ; 1366 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                  ;
+----------------------------------------------------------------------------------------+-------+------+---------------+
; Target                                                                                 ; Clock ; Type ; Status        ;
+----------------------------------------------------------------------------------------+-------+------+---------------+
; iCLK                                                                                   ; iCLK  ; Base ; Constrained   ;
; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg ;       ; Base ; Unconstrained ;
+----------------------------------------------------------------------------------------+-------+------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Nov 29 13:34:52 2021
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Warning (332060): Node: mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch control_unit:CONTROL|Jump is being clocked by mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.530
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.530               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.328               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.143               0.000 iCLK 
Info (332146): Worst-case removal slack is 2.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.189               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.582
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.582               0.000 iCLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.174 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.530
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.530 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q
    Info (332115): To Node      : EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.072      3.072  R        clock network delay
    Info (332115):      3.304      0.232     uTco  ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q
    Info (332115):      3.304      0.000 FF  CELL  ID_register|ALUSrcreg|\G_NBit_Reg:0:RegI|s_Q|q
    Info (332115):      3.740      0.436 FF    IC  ALU_UNIT|ADDER|MUX2|\G_NBit_MUX1:1:MUXI1|g_or_final|o_F~0|datab
    Info (332115):      4.163      0.423 FR  CELL  ALU_UNIT|ADDER|MUX2|\G_NBit_MUX1:1:MUXI1|g_or_final|o_F~0|combout
    Info (332115):      5.663      1.500 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:1:FULLADDERI|g_orC|o_F~0|datac
    Info (332115):      5.950      0.287 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:1:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      6.211      0.261 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:2:FULLADDERI|g_orC|o_F~1|dataa
    Info (332115):      6.628      0.417 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:2:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      6.859      0.231 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:3:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      7.014      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:3:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      7.271      0.257 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:4:FULLADDERI|g_orC|o_F~0|dataa
    Info (332115):      7.671      0.400 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:4:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      7.901      0.230 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:5:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      8.056      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:5:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      8.285      0.229 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:6:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      8.440      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:6:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      8.667      0.227 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:7:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      8.822      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:7:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      9.206      0.384 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:8:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      9.361      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:8:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      9.588      0.227 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:9:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      9.743      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:9:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      9.970      0.227 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:10:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     10.125      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:10:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     10.353      0.228 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:11:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):     10.508      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:11:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):     10.734      0.226 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:12:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):     10.889      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:12:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):     11.147      0.258 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:13:FULLADDERI|g_orC|o_F~0|datab
    Info (332115):     11.549      0.402 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:13:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     12.224      0.675 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:14:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):     12.379      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:14:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):     12.590      0.211 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:15:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     12.745      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:15:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     12.972      0.227 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:16:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     13.127      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:16:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     13.341      0.214 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:17:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     13.496      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:17:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     13.722      0.226 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:18:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     13.877      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:18:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     15.086      1.209 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:19:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     15.241      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:19:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     15.468      0.227 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:20:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     15.623      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:20:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     16.008      0.385 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:21:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     16.163      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:21:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     16.391      0.228 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:22:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     16.546      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:22:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     16.774      0.228 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:23:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     16.929      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:23:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     17.155      0.226 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:24:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     17.310      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:24:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     17.569      0.259 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:25:FULLADDERI|g_orC|o_F~0|dataa
    Info (332115):     17.969      0.400 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:25:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     18.228      0.259 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:26:FULLADDERI|g_orC|o_F~0|dataa
    Info (332115):     18.628      0.400 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:26:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     18.854      0.226 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:27:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     19.009      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:27:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     19.235      0.226 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:28:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     19.390      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:28:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     19.618      0.228 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:29:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     19.773      0.155 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:29:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     20.000      0.227 RR    IC  ALU_UNIT|o_S[31]~298|datad
    Info (332115):     20.155      0.155 RR  CELL  ALU_UNIT|o_S[31]~298|combout
    Info (332115):     21.136      0.981 RR    IC  ALU_UNIT|o_S[31]~299|datad
    Info (332115):     21.275      0.139 RF  CELL  ALU_UNIT|o_S[31]~299|combout
    Info (332115):     21.504      0.229 FF    IC  ALU_UNIT|o_S[31]~300|datad
    Info (332115):     21.654      0.150 FR  CELL  ALU_UNIT|o_S[31]~300|combout
    Info (332115):     21.859      0.205 RR    IC  ALU_UNIT|o_S[31]~303|datad
    Info (332115):     22.014      0.155 RR  CELL  ALU_UNIT|o_S[31]~303|combout
    Info (332115):     22.218      0.204 RR    IC  ALU_UNIT|o_S[31]~304|datad
    Info (332115):     22.357      0.139 RF  CELL  ALU_UNIT|o_S[31]~304|combout
    Info (332115):     22.357      0.000 FF    IC  EX_register|ALUOutreg|\G_NBit_Reg:31:RegI|s_Q|d
    Info (332115):     22.461      0.104 FF  CELL  EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.961      2.961  R        clock network delay
    Info (332115):     22.993      0.032           clock pessimism removed
    Info (332115):     22.973     -0.020           clock uncertainty
    Info (332115):     22.991      0.018     uTsu  EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    22.461
    Info (332115): Data Required Time :    22.991
    Info (332115): Slack              :     0.530 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.328
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.328 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.967      2.967  R        clock network delay
    Info (332115):      3.199      0.232     uTco  EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q
    Info (332115):      3.199      0.000 RR  CELL  EX_register|readrtreg|\G_NBit_Reg:13:RegI|s_Q|q
    Info (332115):      3.894      0.695 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a10|portadatain[3]
    Info (332115):      3.966      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.448      3.448  R        clock network delay
    Info (332115):      3.416     -0.032           clock pessimism removed
    Info (332115):      3.416      0.000           clock uncertainty
    Info (332115):      3.638      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.966
    Info (332115): Data Required Time :     3.638
    Info (332115): Slack              :     0.328 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.143
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.143 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.090      3.090  R        clock network delay
    Info (332115):      3.322      0.232     uTco  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6
    Info (332115):      3.322      0.000 RR  CELL  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.800      1.478 RR    IC  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      6.080      1.280 RF  CELL  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.293      3.293  R        clock network delay
    Info (332115):     23.301      0.008           clock pessimism removed
    Info (332115):     23.281     -0.020           clock uncertainty
    Info (332115):     23.223     -0.058     uTsu  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.080
    Info (332115): Data Required Time :    23.223
    Info (332115): Slack              :    17.143 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.189
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.189 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.977      2.977  R        clock network delay
    Info (332115):      3.209      0.232     uTco  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6
    Info (332115):      3.209      0.000 FF  CELL  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.600      1.391 FF    IC  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.766      1.166 FR  CELL  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.399      3.399  R        clock network delay
    Info (332115):      3.391     -0.008           clock pessimism removed
    Info (332115):      3.391      0.000           clock uncertainty
    Info (332115):      3.577      0.186      uTh  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.766
    Info (332115): Data Required Time :     3.577
    Info (332115): Slack              :     2.189 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch control_unit:CONTROL|Jump is being clocked by mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
Info (332146): Worst-case setup slack is 1.955
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.955               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.334               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.357               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.969
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.969               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.554
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.554               0.000 iCLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 36.480 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.955
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.955 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q
    Info (332115): To Node      : EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.790      2.790  R        clock network delay
    Info (332115):      3.003      0.213     uTco  ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q
    Info (332115):      3.003      0.000 FF  CELL  ID_register|ALUSrcreg|\G_NBit_Reg:0:RegI|s_Q|q
    Info (332115):      3.394      0.391 FF    IC  ALU_UNIT|ADDER|MUX2|\G_NBit_MUX1:1:MUXI1|g_or_final|o_F~0|datab
    Info (332115):      3.771      0.377 FR  CELL  ALU_UNIT|ADDER|MUX2|\G_NBit_MUX1:1:MUXI1|g_or_final|o_F~0|combout
    Info (332115):      5.184      1.413 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:1:FULLADDERI|g_orC|o_F~0|datac
    Info (332115):      5.449      0.265 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:1:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      5.691      0.242 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:2:FULLADDERI|g_orC|o_F~1|dataa
    Info (332115):      6.071      0.380 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:2:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      6.284      0.213 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:3:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      6.428      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:3:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      6.667      0.239 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:4:FULLADDERI|g_orC|o_F~0|dataa
    Info (332115):      7.034      0.367 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:4:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      7.246      0.212 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:5:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      7.390      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:5:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      7.601      0.211 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:6:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      7.745      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:6:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      7.955      0.210 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:7:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      8.099      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:7:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      8.463      0.364 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:8:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      8.607      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:8:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      8.816      0.209 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:9:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      8.960      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:9:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      9.170      0.210 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:10:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      9.314      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:10:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      9.524      0.210 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:11:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      9.668      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:11:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      9.876      0.208 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:12:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):     10.020      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:12:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):     10.259      0.239 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:13:FULLADDERI|g_orC|o_F~0|datab
    Info (332115):     10.628      0.369 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:13:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     11.262      0.634 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:14:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):     11.406      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:14:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):     11.600      0.194 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:15:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     11.744      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:15:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     11.953      0.209 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:16:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     12.097      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:16:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     12.294      0.197 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:17:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     12.438      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:17:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     12.646      0.208 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:18:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     12.790      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:18:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     13.924      1.134 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:19:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     14.068      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:19:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     14.277      0.209 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:20:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     14.421      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:20:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     14.786      0.365 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:21:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     14.930      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:21:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     15.140      0.210 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:22:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     15.284      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:22:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     15.494      0.210 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:23:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     15.638      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:23:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     15.846      0.208 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:24:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     15.990      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:24:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     16.231      0.241 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:25:FULLADDERI|g_orC|o_F~0|dataa
    Info (332115):     16.598      0.367 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:25:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     16.838      0.240 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:26:FULLADDERI|g_orC|o_F~0|dataa
    Info (332115):     17.205      0.367 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:26:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     17.413      0.208 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:27:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     17.557      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:27:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     17.765      0.208 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:28:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     17.909      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:28:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     18.119      0.210 RR    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:29:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):     18.263      0.144 RR  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:29:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     18.472      0.209 RR    IC  ALU_UNIT|o_S[31]~298|datad
    Info (332115):     18.616      0.144 RR  CELL  ALU_UNIT|o_S[31]~298|combout
    Info (332115):     19.541      0.925 RR    IC  ALU_UNIT|o_S[31]~299|datad
    Info (332115):     19.685      0.144 RR  CELL  ALU_UNIT|o_S[31]~299|combout
    Info (332115):     19.874      0.189 RR    IC  ALU_UNIT|o_S[31]~300|datad
    Info (332115):     20.018      0.144 RR  CELL  ALU_UNIT|o_S[31]~300|combout
    Info (332115):     20.207      0.189 RR    IC  ALU_UNIT|o_S[31]~303|datad
    Info (332115):     20.351      0.144 RR  CELL  ALU_UNIT|o_S[31]~303|combout
    Info (332115):     20.539      0.188 RR    IC  ALU_UNIT|o_S[31]~304|datad
    Info (332115):     20.683      0.144 RR  CELL  ALU_UNIT|o_S[31]~304|combout
    Info (332115):     20.683      0.000 RR    IC  EX_register|ALUOutreg|\G_NBit_Reg:31:RegI|s_Q|d
    Info (332115):     20.763      0.080 RR  CELL  EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.691      2.691  R        clock network delay
    Info (332115):     22.719      0.028           clock pessimism removed
    Info (332115):     22.699     -0.020           clock uncertainty
    Info (332115):     22.718      0.019     uTsu  EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    20.763
    Info (332115): Data Required Time :    22.718
    Info (332115): Slack              :     1.955 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.334
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.334 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.696      2.696  R        clock network delay
    Info (332115):      2.909      0.213     uTco  EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q
    Info (332115):      2.909      0.000 RR  CELL  EX_register|readrtreg|\G_NBit_Reg:13:RegI|s_Q|q
    Info (332115):      3.559      0.650 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a10|portadatain[3]
    Info (332115):      3.632      0.073 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.125      3.125  R        clock network delay
    Info (332115):      3.097     -0.028           clock pessimism removed
    Info (332115):      3.097      0.000           clock uncertainty
    Info (332115):      3.298      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.632
    Info (332115): Data Required Time :     3.298
    Info (332115): Slack              :     0.334 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.357
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.357 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.807      2.807  R        clock network delay
    Info (332115):      3.020      0.213     uTco  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6
    Info (332115):      3.020      0.000 RR  CELL  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.415      1.395 RR    IC  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.563      1.148 RF  CELL  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.982      2.982  R        clock network delay
    Info (332115):     22.989      0.007           clock pessimism removed
    Info (332115):     22.969     -0.020           clock uncertainty
    Info (332115):     22.920     -0.049     uTsu  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.563
    Info (332115): Data Required Time :    22.920
    Info (332115): Slack              :    17.357 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.969
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.969 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.706      2.706  R        clock network delay
    Info (332115):      2.919      0.213     uTco  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6
    Info (332115):      2.919      0.000 FF  CELL  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.164      1.245 FF    IC  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.213      1.049 FR  CELL  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.083      3.083  R        clock network delay
    Info (332115):      3.076     -0.007           clock pessimism removed
    Info (332115):      3.076      0.000           clock uncertainty
    Info (332115):      3.244      0.168      uTh  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.213
    Info (332115): Data Required Time :     3.244
    Info (332115): Slack              :     1.969 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch control_unit:CONTROL|Jump is being clocked by mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg
Info (332146): Worst-case setup slack is 10.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.332               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.129               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.543               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.060
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.060               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.372               0.000 iCLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.044 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.332
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 10.332 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q
    Info (332115): To Node      : EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.646      1.646  R        clock network delay
    Info (332115):      1.751      0.105     uTco  ID_EX_register:ID_register|N_Bit_Register:ALUSrcreg|dffg:\G_NBit_Reg:0:RegI|s_Q
    Info (332115):      1.751      0.000 FF  CELL  ID_register|ALUSrcreg|\G_NBit_Reg:0:RegI|s_Q|q
    Info (332115):      1.963      0.212 FF    IC  ALU_UNIT|ADDER|MUX2|\G_NBit_MUX1:1:MUXI1|g_or_final|o_F~0|datab
    Info (332115):      2.139      0.176 FF  CELL  ALU_UNIT|ADDER|MUX2|\G_NBit_MUX1:1:MUXI1|g_or_final|o_F~0|combout
    Info (332115):      2.927      0.788 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:1:FULLADDERI|g_orC|o_F~0|datac
    Info (332115):      3.060      0.133 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:1:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      3.209      0.149 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:2:FULLADDERI|g_orC|o_F~1|dataa
    Info (332115):      3.413      0.204 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:2:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      3.537      0.124 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:3:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      3.600      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:3:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      3.745      0.145 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:4:FULLADDERI|g_orC|o_F~0|dataa
    Info (332115):      3.949      0.204 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:4:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      4.072      0.123 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:5:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      4.135      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:5:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      4.257      0.122 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:6:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      4.320      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:6:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      4.440      0.120 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:7:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      4.503      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:7:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      4.695      0.192 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:8:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      4.758      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:8:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      4.876      0.118 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:9:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      4.939      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:9:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      5.059      0.120 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:10:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      5.122      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:10:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      5.242      0.120 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:11:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      5.305      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:11:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      5.424      0.119 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:12:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      5.487      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:12:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      5.631      0.144 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:13:FULLADDERI|g_orC|o_F~0|datab
    Info (332115):      5.838      0.207 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:13:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      6.197      0.359 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:14:FULLADDERI|g_orC|o_F~1|datad
    Info (332115):      6.260      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:14:FULLADDERI|g_orC|o_F~1|combout
    Info (332115):      6.375      0.115 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:15:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      6.438      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:15:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      6.557      0.119 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:16:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      6.620      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:16:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      6.736      0.116 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:17:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      6.799      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:17:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      6.918      0.119 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:18:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      6.981      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:18:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      7.625      0.644 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:19:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      7.688      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:19:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      7.807      0.119 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:20:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      7.870      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:20:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      8.064      0.194 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:21:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      8.127      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:21:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      8.249      0.122 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:22:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      8.312      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:22:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      8.433      0.121 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:23:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      8.496      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:23:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      8.615      0.119 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:24:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      8.678      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:24:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      8.827      0.149 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:25:FULLADDERI|g_orC|o_F~0|dataa
    Info (332115):      9.031      0.204 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:25:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      9.177      0.146 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:26:FULLADDERI|g_orC|o_F~0|dataa
    Info (332115):      9.381      0.204 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:26:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      9.499      0.118 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:27:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      9.562      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:27:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      9.681      0.119 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:28:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      9.744      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:28:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):      9.865      0.121 FF    IC  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:29:FULLADDERI|g_orC|o_F~0|datad
    Info (332115):      9.928      0.063 FF  CELL  ALU_UNIT|ADDER|ADDER|\G_NBit_Adder:29:FULLADDERI|g_orC|o_F~0|combout
    Info (332115):     10.047      0.119 FF    IC  ALU_UNIT|o_S[31]~298|datad
    Info (332115):     10.110      0.063 FF  CELL  ALU_UNIT|o_S[31]~298|combout
    Info (332115):     10.632      0.522 FF    IC  ALU_UNIT|o_S[31]~299|datad
    Info (332115):     10.695      0.063 FF  CELL  ALU_UNIT|o_S[31]~299|combout
    Info (332115):     10.804      0.109 FF    IC  ALU_UNIT|o_S[31]~300|datad
    Info (332115):     10.867      0.063 FF  CELL  ALU_UNIT|o_S[31]~300|combout
    Info (332115):     10.976      0.109 FF    IC  ALU_UNIT|o_S[31]~303|datad
    Info (332115):     11.039      0.063 FF  CELL  ALU_UNIT|o_S[31]~303|combout
    Info (332115):     11.147      0.108 FF    IC  ALU_UNIT|o_S[31]~304|datad
    Info (332115):     11.210      0.063 FF  CELL  ALU_UNIT|o_S[31]~304|combout
    Info (332115):     11.210      0.000 FF    IC  EX_register|ALUOutreg|\G_NBit_Reg:31:RegI|s_Q|d
    Info (332115):     11.260      0.050 FF  CELL  EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.585      1.585  R        clock network delay
    Info (332115):     21.605      0.020           clock pessimism removed
    Info (332115):     21.585     -0.020           clock uncertainty
    Info (332115):     21.592      0.007     uTsu  EX_MEM_register:EX_register|N_Bit_Register:ALUOutreg|dffg:\G_NBit_Reg:31:RegI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    11.260
    Info (332115): Data Required Time :    21.592
    Info (332115): Slack              :    10.332 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.129
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.129 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.591      1.591  R        clock network delay
    Info (332115):      1.696      0.105     uTco  EX_MEM_register:EX_register|N_Bit_Register:readrtreg|dffg:\G_NBit_Reg:13:RegI|s_Q
    Info (332115):      1.696      0.000 RR  CELL  EX_register|readrtreg|\G_NBit_Reg:13:RegI|s_Q|q
    Info (332115):      2.019      0.323 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a10|portadatain[3]
    Info (332115):      2.055      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.842      1.842  R        clock network delay
    Info (332115):      1.822     -0.020           clock pessimism removed
    Info (332115):      1.822      0.000           clock uncertainty
    Info (332115):      1.926      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.055
    Info (332115): Data Required Time :     1.926
    Info (332115): Slack              :     0.129 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.543
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.543 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.659      1.659  R        clock network delay
    Info (332115):      1.764      0.105     uTco  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6
    Info (332115):      1.764      0.000 FF  CELL  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.557      0.793 FF    IC  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      3.168      0.611 FR  CELL  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.751      1.751  R        clock network delay
    Info (332115):     21.756      0.005           clock pessimism removed
    Info (332115):     21.736     -0.020           clock uncertainty
    Info (332115):     21.711     -0.025     uTsu  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.168
    Info (332115): Data Required Time :    21.711
    Info (332115): Slack              :    18.543 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.060
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.060 
    Info (332115): ===================================================================
    Info (332115): From Node    : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6
    Info (332115): To Node      : ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.597      1.597  R        clock network delay
    Info (332115):      1.702      0.105     uTco  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|dffe6
    Info (332115):      1.702      0.000 RR  CELL  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.385      0.683 RR    IC  ID_register|MemtoRegreg|\G_NBit_Reg:0:RegI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.965      0.580 RF  CELL  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.820      1.820  R        clock network delay
    Info (332115):      1.815     -0.005           clock pessimism removed
    Info (332115):      1.815      0.000           clock uncertainty
    Info (332115):      1.905      0.090      uTh  ID_EX_register:ID_register|N_Bit_Register:MemtoRegreg|dffg:\G_NBit_Reg:0:RegI|altshift_taps:s_Q_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.965
    Info (332115): Data Required Time :     1.905
    Info (332115): Slack              :     1.060 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 755 megabytes
    Info: Processing ended: Mon Nov 29 13:34:59 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


