$date
	Wed Mar 21 02:12:34 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! e $end
$var wire 1 " d $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module fa $end
$var wire 1 ! carry $end
$var wire 1 # num1 $end
$var wire 1 $ num2 $end
$var wire 1 % num3 $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1"
1%
#20
0%
1$
#30
1!
0"
1%
#40
0!
1"
0%
0$
1#
#50
1!
0"
1%
#60
0%
1$
#70
1"
1%
#80
