// Seed: 3491661517
module module_0 (
    output tri0 id_0,
    output wor  id_1
);
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    output tri id_2,
    input wand id_3,
    input wire id_4,
    output wand id_5
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  wor  id_0,
    output tri1 id_1,
    input  tri0 id_2,
    input  wire id_3
);
  initial begin : LABEL_0
    if (1) id_1 = 1;
  end
  wire id_5;
  not primCall (id_1, id_3);
  assign id_5 = id_5;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
