/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CLOCK_UART */
#define CLOCK_UART__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CLOCK_UART__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CLOCK_UART__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CLOCK_UART__CFG2_SRC_SEL_MASK 0x07u
#define CLOCK_UART__INDEX 0x00u
#define CLOCK_UART__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CLOCK_UART__PM_ACT_MSK 0x01u
#define CLOCK_UART__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CLOCK_UART__PM_STBY_MSK 0x01u

/* CS00 */
#define CS00__0__INTTYPE CYREG_PICU0_INTTYPE4
#define CS00__0__MASK 0x10u
#define CS00__0__PC CYREG_PRT0_PC4
#define CS00__0__PORT 0u
#define CS00__0__SHIFT 4u
#define CS00__AG CYREG_PRT0_AG
#define CS00__AMUX CYREG_PRT0_AMUX
#define CS00__BIE CYREG_PRT0_BIE
#define CS00__BIT_MASK CYREG_PRT0_BIT_MASK
#define CS00__BYP CYREG_PRT0_BYP
#define CS00__CTL CYREG_PRT0_CTL
#define CS00__DM0 CYREG_PRT0_DM0
#define CS00__DM1 CYREG_PRT0_DM1
#define CS00__DM2 CYREG_PRT0_DM2
#define CS00__DR CYREG_PRT0_DR
#define CS00__INP_DIS CYREG_PRT0_INP_DIS
#define CS00__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CS00__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CS00__LCD_EN CYREG_PRT0_LCD_EN
#define CS00__MASK 0x10u
#define CS00__PORT 0u
#define CS00__PRT CYREG_PRT0_PRT
#define CS00__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CS00__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CS00__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CS00__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CS00__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CS00__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CS00__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CS00__PS CYREG_PRT0_PS
#define CS00__SHIFT 4u
#define CS00__SLW CYREG_PRT0_SLW

/* CS01 */
#define CS01__0__INTTYPE CYREG_PICU0_INTTYPE5
#define CS01__0__MASK 0x20u
#define CS01__0__PC CYREG_PRT0_PC5
#define CS01__0__PORT 0u
#define CS01__0__SHIFT 5u
#define CS01__AG CYREG_PRT0_AG
#define CS01__AMUX CYREG_PRT0_AMUX
#define CS01__BIE CYREG_PRT0_BIE
#define CS01__BIT_MASK CYREG_PRT0_BIT_MASK
#define CS01__BYP CYREG_PRT0_BYP
#define CS01__CTL CYREG_PRT0_CTL
#define CS01__DM0 CYREG_PRT0_DM0
#define CS01__DM1 CYREG_PRT0_DM1
#define CS01__DM2 CYREG_PRT0_DM2
#define CS01__DR CYREG_PRT0_DR
#define CS01__INP_DIS CYREG_PRT0_INP_DIS
#define CS01__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CS01__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CS01__LCD_EN CYREG_PRT0_LCD_EN
#define CS01__MASK 0x20u
#define CS01__PORT 0u
#define CS01__PRT CYREG_PRT0_PRT
#define CS01__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CS01__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CS01__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CS01__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CS01__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CS01__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CS01__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CS01__PS CYREG_PRT0_PS
#define CS01__SHIFT 5u
#define CS01__SLW CYREG_PRT0_SLW

/* CS02 */
#define CS02__0__INTTYPE CYREG_PICU0_INTTYPE6
#define CS02__0__MASK 0x40u
#define CS02__0__PC CYREG_PRT0_PC6
#define CS02__0__PORT 0u
#define CS02__0__SHIFT 6u
#define CS02__AG CYREG_PRT0_AG
#define CS02__AMUX CYREG_PRT0_AMUX
#define CS02__BIE CYREG_PRT0_BIE
#define CS02__BIT_MASK CYREG_PRT0_BIT_MASK
#define CS02__BYP CYREG_PRT0_BYP
#define CS02__CTL CYREG_PRT0_CTL
#define CS02__DM0 CYREG_PRT0_DM0
#define CS02__DM1 CYREG_PRT0_DM1
#define CS02__DM2 CYREG_PRT0_DM2
#define CS02__DR CYREG_PRT0_DR
#define CS02__INP_DIS CYREG_PRT0_INP_DIS
#define CS02__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CS02__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CS02__LCD_EN CYREG_PRT0_LCD_EN
#define CS02__MASK 0x40u
#define CS02__PORT 0u
#define CS02__PRT CYREG_PRT0_PRT
#define CS02__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CS02__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CS02__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CS02__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CS02__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CS02__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CS02__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CS02__PS CYREG_PRT0_PS
#define CS02__SHIFT 6u
#define CS02__SLW CYREG_PRT0_SLW

/* CS03 */
#define CS03__0__INTTYPE CYREG_PICU0_INTTYPE1
#define CS03__0__MASK 0x02u
#define CS03__0__PC CYREG_PRT0_PC1
#define CS03__0__PORT 0u
#define CS03__0__SHIFT 1u
#define CS03__AG CYREG_PRT0_AG
#define CS03__AMUX CYREG_PRT0_AMUX
#define CS03__BIE CYREG_PRT0_BIE
#define CS03__BIT_MASK CYREG_PRT0_BIT_MASK
#define CS03__BYP CYREG_PRT0_BYP
#define CS03__CTL CYREG_PRT0_CTL
#define CS03__DM0 CYREG_PRT0_DM0
#define CS03__DM1 CYREG_PRT0_DM1
#define CS03__DM2 CYREG_PRT0_DM2
#define CS03__DR CYREG_PRT0_DR
#define CS03__INP_DIS CYREG_PRT0_INP_DIS
#define CS03__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CS03__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CS03__LCD_EN CYREG_PRT0_LCD_EN
#define CS03__MASK 0x02u
#define CS03__PORT 0u
#define CS03__PRT CYREG_PRT0_PRT
#define CS03__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CS03__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CS03__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CS03__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CS03__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CS03__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CS03__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CS03__PS CYREG_PRT0_PS
#define CS03__SHIFT 1u
#define CS03__SLW CYREG_PRT0_SLW

/* CS04 */
#define CS04__0__INTTYPE CYREG_PICU0_INTTYPE2
#define CS04__0__MASK 0x04u
#define CS04__0__PC CYREG_PRT0_PC2
#define CS04__0__PORT 0u
#define CS04__0__SHIFT 2u
#define CS04__AG CYREG_PRT0_AG
#define CS04__AMUX CYREG_PRT0_AMUX
#define CS04__BIE CYREG_PRT0_BIE
#define CS04__BIT_MASK CYREG_PRT0_BIT_MASK
#define CS04__BYP CYREG_PRT0_BYP
#define CS04__CTL CYREG_PRT0_CTL
#define CS04__DM0 CYREG_PRT0_DM0
#define CS04__DM1 CYREG_PRT0_DM1
#define CS04__DM2 CYREG_PRT0_DM2
#define CS04__DR CYREG_PRT0_DR
#define CS04__INP_DIS CYREG_PRT0_INP_DIS
#define CS04__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CS04__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CS04__LCD_EN CYREG_PRT0_LCD_EN
#define CS04__MASK 0x04u
#define CS04__PORT 0u
#define CS04__PRT CYREG_PRT0_PRT
#define CS04__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CS04__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CS04__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CS04__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CS04__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CS04__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CS04__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CS04__PS CYREG_PRT0_PS
#define CS04__SHIFT 2u
#define CS04__SLW CYREG_PRT0_SLW

/* CS05 */
#define CS05__0__INTTYPE CYREG_PICU0_INTTYPE3
#define CS05__0__MASK 0x08u
#define CS05__0__PC CYREG_PRT0_PC3
#define CS05__0__PORT 0u
#define CS05__0__SHIFT 3u
#define CS05__AG CYREG_PRT0_AG
#define CS05__AMUX CYREG_PRT0_AMUX
#define CS05__BIE CYREG_PRT0_BIE
#define CS05__BIT_MASK CYREG_PRT0_BIT_MASK
#define CS05__BYP CYREG_PRT0_BYP
#define CS05__CTL CYREG_PRT0_CTL
#define CS05__DM0 CYREG_PRT0_DM0
#define CS05__DM1 CYREG_PRT0_DM1
#define CS05__DM2 CYREG_PRT0_DM2
#define CS05__DR CYREG_PRT0_DR
#define CS05__INP_DIS CYREG_PRT0_INP_DIS
#define CS05__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CS05__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CS05__LCD_EN CYREG_PRT0_LCD_EN
#define CS05__MASK 0x08u
#define CS05__PORT 0u
#define CS05__PRT CYREG_PRT0_PRT
#define CS05__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CS05__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CS05__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CS05__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CS05__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CS05__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CS05__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CS05__PS CYREG_PRT0_PS
#define CS05__SHIFT 3u
#define CS05__SLW CYREG_PRT0_SLW

/* CS06 */
#define CS06__0__INTTYPE CYREG_PICU15_INTTYPE2
#define CS06__0__MASK 0x04u
#define CS06__0__PC CYREG_IO_PC_PRT15_PC2
#define CS06__0__PORT 15u
#define CS06__0__SHIFT 2u
#define CS06__AG CYREG_PRT15_AG
#define CS06__AMUX CYREG_PRT15_AMUX
#define CS06__BIE CYREG_PRT15_BIE
#define CS06__BIT_MASK CYREG_PRT15_BIT_MASK
#define CS06__BYP CYREG_PRT15_BYP
#define CS06__CTL CYREG_PRT15_CTL
#define CS06__DM0 CYREG_PRT15_DM0
#define CS06__DM1 CYREG_PRT15_DM1
#define CS06__DM2 CYREG_PRT15_DM2
#define CS06__DR CYREG_PRT15_DR
#define CS06__INP_DIS CYREG_PRT15_INP_DIS
#define CS06__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CS06__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CS06__LCD_EN CYREG_PRT15_LCD_EN
#define CS06__MASK 0x04u
#define CS06__PORT 15u
#define CS06__PRT CYREG_PRT15_PRT
#define CS06__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CS06__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CS06__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CS06__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CS06__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CS06__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CS06__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CS06__PS CYREG_PRT15_PS
#define CS06__SHIFT 2u
#define CS06__SLW CYREG_PRT15_SLW

/* CS07 */
#define CS07__0__INTTYPE CYREG_PICU12_INTTYPE1
#define CS07__0__MASK 0x02u
#define CS07__0__PC CYREG_PRT12_PC1
#define CS07__0__PORT 12u
#define CS07__0__SHIFT 1u
#define CS07__AG CYREG_PRT12_AG
#define CS07__BIE CYREG_PRT12_BIE
#define CS07__BIT_MASK CYREG_PRT12_BIT_MASK
#define CS07__BYP CYREG_PRT12_BYP
#define CS07__DM0 CYREG_PRT12_DM0
#define CS07__DM1 CYREG_PRT12_DM1
#define CS07__DM2 CYREG_PRT12_DM2
#define CS07__DR CYREG_PRT12_DR
#define CS07__INP_DIS CYREG_PRT12_INP_DIS
#define CS07__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define CS07__MASK 0x02u
#define CS07__PORT 12u
#define CS07__PRT CYREG_PRT12_PRT
#define CS07__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CS07__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CS07__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CS07__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CS07__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CS07__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CS07__PS CYREG_PRT12_PS
#define CS07__SHIFT 1u
#define CS07__SIO_CFG CYREG_PRT12_SIO_CFG
#define CS07__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CS07__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CS07__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CS07__SLW CYREG_PRT12_SLW

/* CS08 */
#define CS08__0__INTTYPE CYREG_PICU12_INTTYPE0
#define CS08__0__MASK 0x01u
#define CS08__0__PC CYREG_PRT12_PC0
#define CS08__0__PORT 12u
#define CS08__0__SHIFT 0u
#define CS08__AG CYREG_PRT12_AG
#define CS08__BIE CYREG_PRT12_BIE
#define CS08__BIT_MASK CYREG_PRT12_BIT_MASK
#define CS08__BYP CYREG_PRT12_BYP
#define CS08__DM0 CYREG_PRT12_DM0
#define CS08__DM1 CYREG_PRT12_DM1
#define CS08__DM2 CYREG_PRT12_DM2
#define CS08__DR CYREG_PRT12_DR
#define CS08__INP_DIS CYREG_PRT12_INP_DIS
#define CS08__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define CS08__MASK 0x01u
#define CS08__PORT 12u
#define CS08__PRT CYREG_PRT12_PRT
#define CS08__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CS08__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CS08__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CS08__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CS08__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CS08__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CS08__PS CYREG_PRT12_PS
#define CS08__SHIFT 0u
#define CS08__SIO_CFG CYREG_PRT12_SIO_CFG
#define CS08__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CS08__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CS08__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CS08__SLW CYREG_PRT12_SLW

/* CS09 */
#define CS09__0__INTTYPE CYREG_PICU15_INTTYPE1
#define CS09__0__MASK 0x02u
#define CS09__0__PC CYREG_IO_PC_PRT15_PC1
#define CS09__0__PORT 15u
#define CS09__0__SHIFT 1u
#define CS09__AG CYREG_PRT15_AG
#define CS09__AMUX CYREG_PRT15_AMUX
#define CS09__BIE CYREG_PRT15_BIE
#define CS09__BIT_MASK CYREG_PRT15_BIT_MASK
#define CS09__BYP CYREG_PRT15_BYP
#define CS09__CTL CYREG_PRT15_CTL
#define CS09__DM0 CYREG_PRT15_DM0
#define CS09__DM1 CYREG_PRT15_DM1
#define CS09__DM2 CYREG_PRT15_DM2
#define CS09__DR CYREG_PRT15_DR
#define CS09__INP_DIS CYREG_PRT15_INP_DIS
#define CS09__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CS09__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CS09__LCD_EN CYREG_PRT15_LCD_EN
#define CS09__MASK 0x02u
#define CS09__PORT 15u
#define CS09__PRT CYREG_PRT15_PRT
#define CS09__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CS09__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CS09__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CS09__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CS09__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CS09__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CS09__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CS09__PS CYREG_PRT15_PS
#define CS09__SHIFT 1u
#define CS09__SLW CYREG_PRT15_SLW

/* CS10 */
#define CS10__0__INTTYPE CYREG_PICU15_INTTYPE0
#define CS10__0__MASK 0x01u
#define CS10__0__PC CYREG_IO_PC_PRT15_PC0
#define CS10__0__PORT 15u
#define CS10__0__SHIFT 0u
#define CS10__AG CYREG_PRT15_AG
#define CS10__AMUX CYREG_PRT15_AMUX
#define CS10__BIE CYREG_PRT15_BIE
#define CS10__BIT_MASK CYREG_PRT15_BIT_MASK
#define CS10__BYP CYREG_PRT15_BYP
#define CS10__CTL CYREG_PRT15_CTL
#define CS10__DM0 CYREG_PRT15_DM0
#define CS10__DM1 CYREG_PRT15_DM1
#define CS10__DM2 CYREG_PRT15_DM2
#define CS10__DR CYREG_PRT15_DR
#define CS10__INP_DIS CYREG_PRT15_INP_DIS
#define CS10__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define CS10__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define CS10__LCD_EN CYREG_PRT15_LCD_EN
#define CS10__MASK 0x01u
#define CS10__PORT 15u
#define CS10__PRT CYREG_PRT15_PRT
#define CS10__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define CS10__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define CS10__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define CS10__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define CS10__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define CS10__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define CS10__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define CS10__PS CYREG_PRT15_PS
#define CS10__SHIFT 0u
#define CS10__SLW CYREG_PRT15_SLW

/* CS11 */
#define CS11__0__INTTYPE CYREG_PICU1_INTTYPE7
#define CS11__0__MASK 0x80u
#define CS11__0__PC CYREG_PRT1_PC7
#define CS11__0__PORT 1u
#define CS11__0__SHIFT 7u
#define CS11__AG CYREG_PRT1_AG
#define CS11__AMUX CYREG_PRT1_AMUX
#define CS11__BIE CYREG_PRT1_BIE
#define CS11__BIT_MASK CYREG_PRT1_BIT_MASK
#define CS11__BYP CYREG_PRT1_BYP
#define CS11__CTL CYREG_PRT1_CTL
#define CS11__DM0 CYREG_PRT1_DM0
#define CS11__DM1 CYREG_PRT1_DM1
#define CS11__DM2 CYREG_PRT1_DM2
#define CS11__DR CYREG_PRT1_DR
#define CS11__INP_DIS CYREG_PRT1_INP_DIS
#define CS11__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CS11__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CS11__LCD_EN CYREG_PRT1_LCD_EN
#define CS11__MASK 0x80u
#define CS11__PORT 1u
#define CS11__PRT CYREG_PRT1_PRT
#define CS11__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CS11__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CS11__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CS11__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CS11__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CS11__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CS11__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CS11__PS CYREG_PRT1_PS
#define CS11__SHIFT 7u
#define CS11__SLW CYREG_PRT1_SLW

/* CS12 */
#define CS12__0__INTTYPE CYREG_PICU1_INTTYPE6
#define CS12__0__MASK 0x40u
#define CS12__0__PC CYREG_PRT1_PC6
#define CS12__0__PORT 1u
#define CS12__0__SHIFT 6u
#define CS12__AG CYREG_PRT1_AG
#define CS12__AMUX CYREG_PRT1_AMUX
#define CS12__BIE CYREG_PRT1_BIE
#define CS12__BIT_MASK CYREG_PRT1_BIT_MASK
#define CS12__BYP CYREG_PRT1_BYP
#define CS12__CTL CYREG_PRT1_CTL
#define CS12__DM0 CYREG_PRT1_DM0
#define CS12__DM1 CYREG_PRT1_DM1
#define CS12__DM2 CYREG_PRT1_DM2
#define CS12__DR CYREG_PRT1_DR
#define CS12__INP_DIS CYREG_PRT1_INP_DIS
#define CS12__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CS12__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CS12__LCD_EN CYREG_PRT1_LCD_EN
#define CS12__MASK 0x40u
#define CS12__PORT 1u
#define CS12__PRT CYREG_PRT1_PRT
#define CS12__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CS12__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CS12__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CS12__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CS12__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CS12__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CS12__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CS12__PS CYREG_PRT1_PS
#define CS12__SHIFT 6u
#define CS12__SLW CYREG_PRT1_SLW

/* CS13 */
#define CS13__0__INTTYPE CYREG_PICU1_INTTYPE5
#define CS13__0__MASK 0x20u
#define CS13__0__PC CYREG_PRT1_PC5
#define CS13__0__PORT 1u
#define CS13__0__SHIFT 5u
#define CS13__AG CYREG_PRT1_AG
#define CS13__AMUX CYREG_PRT1_AMUX
#define CS13__BIE CYREG_PRT1_BIE
#define CS13__BIT_MASK CYREG_PRT1_BIT_MASK
#define CS13__BYP CYREG_PRT1_BYP
#define CS13__CTL CYREG_PRT1_CTL
#define CS13__DM0 CYREG_PRT1_DM0
#define CS13__DM1 CYREG_PRT1_DM1
#define CS13__DM2 CYREG_PRT1_DM2
#define CS13__DR CYREG_PRT1_DR
#define CS13__INP_DIS CYREG_PRT1_INP_DIS
#define CS13__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CS13__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CS13__LCD_EN CYREG_PRT1_LCD_EN
#define CS13__MASK 0x20u
#define CS13__PORT 1u
#define CS13__PRT CYREG_PRT1_PRT
#define CS13__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CS13__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CS13__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CS13__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CS13__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CS13__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CS13__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CS13__PS CYREG_PRT1_PS
#define CS13__SHIFT 5u
#define CS13__SLW CYREG_PRT1_SLW

/* CS14 */
#define CS14__0__INTTYPE CYREG_PICU1_INTTYPE4
#define CS14__0__MASK 0x10u
#define CS14__0__PC CYREG_PRT1_PC4
#define CS14__0__PORT 1u
#define CS14__0__SHIFT 4u
#define CS14__AG CYREG_PRT1_AG
#define CS14__AMUX CYREG_PRT1_AMUX
#define CS14__BIE CYREG_PRT1_BIE
#define CS14__BIT_MASK CYREG_PRT1_BIT_MASK
#define CS14__BYP CYREG_PRT1_BYP
#define CS14__CTL CYREG_PRT1_CTL
#define CS14__DM0 CYREG_PRT1_DM0
#define CS14__DM1 CYREG_PRT1_DM1
#define CS14__DM2 CYREG_PRT1_DM2
#define CS14__DR CYREG_PRT1_DR
#define CS14__INP_DIS CYREG_PRT1_INP_DIS
#define CS14__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CS14__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CS14__LCD_EN CYREG_PRT1_LCD_EN
#define CS14__MASK 0x10u
#define CS14__PORT 1u
#define CS14__PRT CYREG_PRT1_PRT
#define CS14__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CS14__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CS14__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CS14__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CS14__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CS14__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CS14__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CS14__PS CYREG_PRT1_PS
#define CS14__SHIFT 4u
#define CS14__SLW CYREG_PRT1_SLW

/* CS15 */
#define CS15__0__INTTYPE CYREG_PICU12_INTTYPE2
#define CS15__0__MASK 0x04u
#define CS15__0__PC CYREG_PRT12_PC2
#define CS15__0__PORT 12u
#define CS15__0__SHIFT 2u
#define CS15__AG CYREG_PRT12_AG
#define CS15__BIE CYREG_PRT12_BIE
#define CS15__BIT_MASK CYREG_PRT12_BIT_MASK
#define CS15__BYP CYREG_PRT12_BYP
#define CS15__DM0 CYREG_PRT12_DM0
#define CS15__DM1 CYREG_PRT12_DM1
#define CS15__DM2 CYREG_PRT12_DM2
#define CS15__DR CYREG_PRT12_DR
#define CS15__INP_DIS CYREG_PRT12_INP_DIS
#define CS15__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define CS15__MASK 0x04u
#define CS15__PORT 12u
#define CS15__PRT CYREG_PRT12_PRT
#define CS15__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define CS15__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define CS15__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define CS15__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define CS15__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define CS15__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define CS15__PS CYREG_PRT12_PS
#define CS15__SHIFT 2u
#define CS15__SIO_CFG CYREG_PRT12_SIO_CFG
#define CS15__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define CS15__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define CS15__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define CS15__SLW CYREG_PRT12_SLW

/* CS16 */
#define CS16__0__INTTYPE CYREG_PICU0_INTTYPE7
#define CS16__0__MASK 0x80u
#define CS16__0__PC CYREG_PRT0_PC7
#define CS16__0__PORT 0u
#define CS16__0__SHIFT 7u
#define CS16__AG CYREG_PRT0_AG
#define CS16__AMUX CYREG_PRT0_AMUX
#define CS16__BIE CYREG_PRT0_BIE
#define CS16__BIT_MASK CYREG_PRT0_BIT_MASK
#define CS16__BYP CYREG_PRT0_BYP
#define CS16__CTL CYREG_PRT0_CTL
#define CS16__DM0 CYREG_PRT0_DM0
#define CS16__DM1 CYREG_PRT0_DM1
#define CS16__DM2 CYREG_PRT0_DM2
#define CS16__DR CYREG_PRT0_DR
#define CS16__INP_DIS CYREG_PRT0_INP_DIS
#define CS16__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define CS16__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define CS16__LCD_EN CYREG_PRT0_LCD_EN
#define CS16__MASK 0x80u
#define CS16__PORT 0u
#define CS16__PRT CYREG_PRT0_PRT
#define CS16__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define CS16__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define CS16__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define CS16__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define CS16__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define CS16__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define CS16__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define CS16__PS CYREG_PRT0_PS
#define CS16__SHIFT 7u
#define CS16__SLW CYREG_PRT0_SLW

/* Chip_Select_A */
#define Chip_Select_A_Sync_ctrl_reg__0__MASK 0x01u
#define Chip_Select_A_Sync_ctrl_reg__0__POS 0
#define Chip_Select_A_Sync_ctrl_reg__1__MASK 0x02u
#define Chip_Select_A_Sync_ctrl_reg__1__POS 1
#define Chip_Select_A_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Chip_Select_A_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Chip_Select_A_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Chip_Select_A_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Chip_Select_A_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Chip_Select_A_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define Chip_Select_A_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Chip_Select_A_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define Chip_Select_A_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Chip_Select_A_Sync_ctrl_reg__2__MASK 0x04u
#define Chip_Select_A_Sync_ctrl_reg__2__POS 2
#define Chip_Select_A_Sync_ctrl_reg__3__MASK 0x08u
#define Chip_Select_A_Sync_ctrl_reg__3__POS 3
#define Chip_Select_A_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Chip_Select_A_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB06_CTL
#define Chip_Select_A_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define Chip_Select_A_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB06_CTL
#define Chip_Select_A_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define Chip_Select_A_Sync_ctrl_reg__MASK 0x0Fu
#define Chip_Select_A_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Chip_Select_A_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Chip_Select_A_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB06_MSK

/* Chip_Select_B */
#define Chip_Select_B_Sync_ctrl_reg__0__MASK 0x01u
#define Chip_Select_B_Sync_ctrl_reg__0__POS 0
#define Chip_Select_B_Sync_ctrl_reg__1__MASK 0x02u
#define Chip_Select_B_Sync_ctrl_reg__1__POS 1
#define Chip_Select_B_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Chip_Select_B_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Chip_Select_B_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Chip_Select_B_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Chip_Select_B_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Chip_Select_B_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Chip_Select_B_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Chip_Select_B_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Chip_Select_B_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Chip_Select_B_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Chip_Select_B_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Chip_Select_B_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Chip_Select_B_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define Chip_Select_B_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Chip_Select_B_Sync_ctrl_reg__MASK 0x03u
#define Chip_Select_B_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Chip_Select_B_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Chip_Select_B_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* FF_STATUS */
#define FF_STATUS_sts_sts_reg__0__MASK 0x01u
#define FF_STATUS_sts_sts_reg__0__POS 0
#define FF_STATUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define FF_STATUS_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define FF_STATUS_sts_sts_reg__MASK 0x01u
#define FF_STATUS_sts_sts_reg__MASK_REG CYREG_B0_UDB06_MSK
#define FF_STATUS_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define FF_STATUS_sts_sts_reg__STATUS_REG CYREG_B0_UDB06_ST

/* FTDI_ENABLE */
#define FTDI_ENABLE__0__INTTYPE CYREG_PICU2_INTTYPE3
#define FTDI_ENABLE__0__MASK 0x08u
#define FTDI_ENABLE__0__PC CYREG_PRT2_PC3
#define FTDI_ENABLE__0__PORT 2u
#define FTDI_ENABLE__0__SHIFT 3u
#define FTDI_ENABLE__AG CYREG_PRT2_AG
#define FTDI_ENABLE__AMUX CYREG_PRT2_AMUX
#define FTDI_ENABLE__BIE CYREG_PRT2_BIE
#define FTDI_ENABLE__BIT_MASK CYREG_PRT2_BIT_MASK
#define FTDI_ENABLE__BYP CYREG_PRT2_BYP
#define FTDI_ENABLE__CTL CYREG_PRT2_CTL
#define FTDI_ENABLE__DM0 CYREG_PRT2_DM0
#define FTDI_ENABLE__DM1 CYREG_PRT2_DM1
#define FTDI_ENABLE__DM2 CYREG_PRT2_DM2
#define FTDI_ENABLE__DR CYREG_PRT2_DR
#define FTDI_ENABLE__INP_DIS CYREG_PRT2_INP_DIS
#define FTDI_ENABLE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define FTDI_ENABLE__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define FTDI_ENABLE__LCD_EN CYREG_PRT2_LCD_EN
#define FTDI_ENABLE__MASK 0x08u
#define FTDI_ENABLE__PORT 2u
#define FTDI_ENABLE__PRT CYREG_PRT2_PRT
#define FTDI_ENABLE__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define FTDI_ENABLE__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define FTDI_ENABLE__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define FTDI_ENABLE__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define FTDI_ENABLE__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define FTDI_ENABLE__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define FTDI_ENABLE__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define FTDI_ENABLE__PS CYREG_PRT2_PS
#define FTDI_ENABLE__SHIFT 3u
#define FTDI_ENABLE__SLW CYREG_PRT2_SLW
#define FTDI_ENABLE_REG_Sync_ctrl_reg__0__MASK 0x01u
#define FTDI_ENABLE_REG_Sync_ctrl_reg__0__POS 0
#define FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define FTDI_ENABLE_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define FTDI_ENABLE_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define FTDI_ENABLE_REG_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define FTDI_ENABLE_REG_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define FTDI_ENABLE_REG_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define FTDI_ENABLE_REG_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define FTDI_ENABLE_REG_Sync_ctrl_reg__MASK 0x01u
#define FTDI_ENABLE_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define FTDI_ENABLE_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define FTDI_ENABLE_REG_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK

/* ISR_RS485_RX */
#define ISR_RS485_RX__ES2_PATCH 0u
#define ISR_RS485_RX__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define ISR_RS485_RX__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define ISR_RS485_RX__INTC_MASK 0x01u
#define ISR_RS485_RX__INTC_NUMBER 0u
#define ISR_RS485_RX__INTC_PRIOR_NUM 4u
#define ISR_RS485_RX__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define ISR_RS485_RX__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define ISR_RS485_RX__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define ISR_RS485_RX__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* ISR_WATCHDOG */
#define ISR_WATCHDOG__ES2_PATCH 0u
#define ISR_WATCHDOG__INTC_CLR_EN_REG CYREG_INTC_CLR_EN2
#define ISR_WATCHDOG__INTC_CLR_PD_REG CYREG_INTC_CLR_PD2
#define ISR_WATCHDOG__INTC_MASK 0x04u
#define ISR_WATCHDOG__INTC_NUMBER 18u
#define ISR_WATCHDOG__INTC_PRIOR_NUM 7u
#define ISR_WATCHDOG__INTC_PRIOR_REG CYREG_INTC_PRIOR18
#define ISR_WATCHDOG__INTC_SET_EN_REG CYREG_INTC_SET_EN2
#define ISR_WATCHDOG__INTC_SET_PD_REG CYREG_INTC_SET_PD2
#define ISR_WATCHDOG__INTC_VECT (CYREG_INTC_VECT_MBASE+0x24u)

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU0_INTTYPE0
#define MISO__0__MASK 0x01u
#define MISO__0__PC CYREG_PRT0_PC0
#define MISO__0__PORT 0u
#define MISO__0__SHIFT 0u
#define MISO__AG CYREG_PRT0_AG
#define MISO__AMUX CYREG_PRT0_AMUX
#define MISO__BIE CYREG_PRT0_BIE
#define MISO__BIT_MASK CYREG_PRT0_BIT_MASK
#define MISO__BYP CYREG_PRT0_BYP
#define MISO__CTL CYREG_PRT0_CTL
#define MISO__DM0 CYREG_PRT0_DM0
#define MISO__DM1 CYREG_PRT0_DM1
#define MISO__DM2 CYREG_PRT0_DM2
#define MISO__DR CYREG_PRT0_DR
#define MISO__INP_DIS CYREG_PRT0_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define MISO__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT0_LCD_EN
#define MISO__MASK 0x01u
#define MISO__PORT 0u
#define MISO__PRT CYREG_PRT0_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define MISO__PS CYREG_PRT0_PS
#define MISO__SHIFT 0u
#define MISO__SLW CYREG_PRT0_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU12_INTTYPE3
#define MOSI__0__MASK 0x08u
#define MOSI__0__PC CYREG_PRT12_PC3
#define MOSI__0__PORT 12u
#define MOSI__0__SHIFT 3u
#define MOSI__AG CYREG_PRT12_AG
#define MOSI__BIE CYREG_PRT12_BIE
#define MOSI__BIT_MASK CYREG_PRT12_BIT_MASK
#define MOSI__BYP CYREG_PRT12_BYP
#define MOSI__DM0 CYREG_PRT12_DM0
#define MOSI__DM1 CYREG_PRT12_DM1
#define MOSI__DM2 CYREG_PRT12_DM2
#define MOSI__DR CYREG_PRT12_DR
#define MOSI__INP_DIS CYREG_PRT12_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define MOSI__MASK 0x08u
#define MOSI__PORT 12u
#define MOSI__PRT CYREG_PRT12_PRT
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MOSI__PS CYREG_PRT12_PS
#define MOSI__SHIFT 3u
#define MOSI__SIO_CFG CYREG_PRT12_SIO_CFG
#define MOSI__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MOSI__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MOSI__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MOSI__SLW CYREG_PRT12_SLW

/* MY_TIMER */
#define MY_TIMER_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define MY_TIMER_TimerUDB_rstSts_stsreg__0__POS 0
#define MY_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define MY_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define MY_TIMER_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define MY_TIMER_TimerUDB_rstSts_stsreg__2__POS 2
#define MY_TIMER_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define MY_TIMER_TimerUDB_rstSts_stsreg__3__POS 3
#define MY_TIMER_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define MY_TIMER_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define MY_TIMER_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define MY_TIMER_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB10_ST
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B0_UDB12_A0
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B0_UDB12_A1
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B0_UDB12_D0
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B0_UDB12_D1
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B0_UDB12_F0
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B0_UDB12_F1
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define MY_TIMER_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B0_UDB13_A0
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B0_UDB13_A1
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B0_UDB13_D0
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B0_UDB13_D1
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B0_UDB13_F0
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B0_UDB13_F1
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define MY_TIMER_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B0_UDB14_A0
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B0_UDB14_A1
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B0_UDB14_D0
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B0_UDB14_D1
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B0_UDB14_F0
#define MY_TIMER_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B0_UDB14_F1

/* Opto_Pin */
#define Opto_Pin__0__INTTYPE CYREG_PICU1_INTTYPE3
#define Opto_Pin__0__MASK 0x08u
#define Opto_Pin__0__PC CYREG_PRT1_PC3
#define Opto_Pin__0__PORT 1u
#define Opto_Pin__0__SHIFT 3u
#define Opto_Pin__AG CYREG_PRT1_AG
#define Opto_Pin__AMUX CYREG_PRT1_AMUX
#define Opto_Pin__BIE CYREG_PRT1_BIE
#define Opto_Pin__BIT_MASK CYREG_PRT1_BIT_MASK
#define Opto_Pin__BYP CYREG_PRT1_BYP
#define Opto_Pin__CTL CYREG_PRT1_CTL
#define Opto_Pin__DM0 CYREG_PRT1_DM0
#define Opto_Pin__DM1 CYREG_PRT1_DM1
#define Opto_Pin__DM2 CYREG_PRT1_DM2
#define Opto_Pin__DR CYREG_PRT1_DR
#define Opto_Pin__INP_DIS CYREG_PRT1_INP_DIS
#define Opto_Pin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Opto_Pin__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Opto_Pin__LCD_EN CYREG_PRT1_LCD_EN
#define Opto_Pin__MASK 0x08u
#define Opto_Pin__PORT 1u
#define Opto_Pin__PRT CYREG_PRT1_PRT
#define Opto_Pin__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Opto_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Opto_Pin__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Opto_Pin__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Opto_Pin__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Opto_Pin__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Opto_Pin__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Opto_Pin__PS CYREG_PRT1_PS
#define Opto_Pin__SHIFT 3u
#define Opto_Pin__SLW CYREG_PRT1_SLW

/* PACER_TIMER */
#define PACER_TIMER_TimerHW__CAP0 CYREG_TMR0_CAP0
#define PACER_TIMER_TimerHW__CAP1 CYREG_TMR0_CAP1
#define PACER_TIMER_TimerHW__CFG0 CYREG_TMR0_CFG0
#define PACER_TIMER_TimerHW__CFG1 CYREG_TMR0_CFG1
#define PACER_TIMER_TimerHW__CFG2 CYREG_TMR0_CFG2
#define PACER_TIMER_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PACER_TIMER_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PACER_TIMER_TimerHW__PER0 CYREG_TMR0_PER0
#define PACER_TIMER_TimerHW__PER1 CYREG_TMR0_PER1
#define PACER_TIMER_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PACER_TIMER_TimerHW__PM_ACT_MSK 0x01u
#define PACER_TIMER_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PACER_TIMER_TimerHW__PM_STBY_MSK 0x01u
#define PACER_TIMER_TimerHW__RT0 CYREG_TMR0_RT0
#define PACER_TIMER_TimerHW__RT1 CYREG_TMR0_RT1
#define PACER_TIMER_TimerHW__SR0 CYREG_TMR0_SR0

/* RESET_FF */
#define RESET_FF_Sync_ctrl_reg__0__MASK 0x01u
#define RESET_FF_Sync_ctrl_reg__0__POS 0
#define RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define RESET_FF_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define RESET_FF_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define RESET_FF_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define RESET_FF_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define RESET_FF_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define RESET_FF_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define RESET_FF_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define RESET_FF_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define RESET_FF_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define RESET_FF_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define RESET_FF_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define RESET_FF_Sync_ctrl_reg__MASK 0x01u
#define RESET_FF_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define RESET_FF_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define RESET_FF_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* RS485_CTS */
#define RS485_CTS_Sync_ctrl_reg__0__MASK 0x01u
#define RS485_CTS_Sync_ctrl_reg__0__POS 0
#define RS485_CTS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define RS485_CTS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define RS485_CTS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define RS485_CTS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define RS485_CTS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define RS485_CTS_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define RS485_CTS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define RS485_CTS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define RS485_CTS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define RS485_CTS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define RS485_CTS_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define RS485_CTS_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define RS485_CTS_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define RS485_CTS_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define RS485_CTS_Sync_ctrl_reg__MASK 0x01u
#define RS485_CTS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define RS485_CTS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define RS485_CTS_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* RS485_RX */
#define RS485_RX__0__INTTYPE CYREG_PICU2_INTTYPE5
#define RS485_RX__0__MASK 0x20u
#define RS485_RX__0__PC CYREG_PRT2_PC5
#define RS485_RX__0__PORT 2u
#define RS485_RX__0__SHIFT 5u
#define RS485_RX__AG CYREG_PRT2_AG
#define RS485_RX__AMUX CYREG_PRT2_AMUX
#define RS485_RX__BIE CYREG_PRT2_BIE
#define RS485_RX__BIT_MASK CYREG_PRT2_BIT_MASK
#define RS485_RX__BYP CYREG_PRT2_BYP
#define RS485_RX__CTL CYREG_PRT2_CTL
#define RS485_RX__DM0 CYREG_PRT2_DM0
#define RS485_RX__DM1 CYREG_PRT2_DM1
#define RS485_RX__DM2 CYREG_PRT2_DM2
#define RS485_RX__DR CYREG_PRT2_DR
#define RS485_RX__INP_DIS CYREG_PRT2_INP_DIS
#define RS485_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RS485_RX__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RS485_RX__LCD_EN CYREG_PRT2_LCD_EN
#define RS485_RX__MASK 0x20u
#define RS485_RX__PORT 2u
#define RS485_RX__PRT CYREG_PRT2_PRT
#define RS485_RX__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RS485_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RS485_RX__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RS485_RX__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RS485_RX__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RS485_RX__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RS485_RX__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RS485_RX__PS CYREG_PRT2_PS
#define RS485_RX__SHIFT 5u
#define RS485_RX__SLW CYREG_PRT2_SLW

/* RS485_TX */
#define RS485_TX__0__INTTYPE CYREG_PICU2_INTTYPE7
#define RS485_TX__0__MASK 0x80u
#define RS485_TX__0__PC CYREG_PRT2_PC7
#define RS485_TX__0__PORT 2u
#define RS485_TX__0__SHIFT 7u
#define RS485_TX__AG CYREG_PRT2_AG
#define RS485_TX__AMUX CYREG_PRT2_AMUX
#define RS485_TX__BIE CYREG_PRT2_BIE
#define RS485_TX__BIT_MASK CYREG_PRT2_BIT_MASK
#define RS485_TX__BYP CYREG_PRT2_BYP
#define RS485_TX__CTL CYREG_PRT2_CTL
#define RS485_TX__DM0 CYREG_PRT2_DM0
#define RS485_TX__DM1 CYREG_PRT2_DM1
#define RS485_TX__DM2 CYREG_PRT2_DM2
#define RS485_TX__DR CYREG_PRT2_DR
#define RS485_TX__INP_DIS CYREG_PRT2_INP_DIS
#define RS485_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RS485_TX__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RS485_TX__LCD_EN CYREG_PRT2_LCD_EN
#define RS485_TX__MASK 0x80u
#define RS485_TX__PORT 2u
#define RS485_TX__PRT CYREG_PRT2_PRT
#define RS485_TX__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RS485_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RS485_TX__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RS485_TX__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RS485_TX__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RS485_TX__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RS485_TX__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RS485_TX__PS CYREG_PRT2_PS
#define RS485_TX__SHIFT 7u
#define RS485_TX__SLW CYREG_PRT2_SLW

/* RS_485_EN */
#define RS_485_EN__0__INTTYPE CYREG_PICU2_INTTYPE6
#define RS_485_EN__0__MASK 0x40u
#define RS_485_EN__0__PC CYREG_PRT2_PC6
#define RS_485_EN__0__PORT 2u
#define RS_485_EN__0__SHIFT 6u
#define RS_485_EN__AG CYREG_PRT2_AG
#define RS_485_EN__AMUX CYREG_PRT2_AMUX
#define RS_485_EN__BIE CYREG_PRT2_BIE
#define RS_485_EN__BIT_MASK CYREG_PRT2_BIT_MASK
#define RS_485_EN__BYP CYREG_PRT2_BYP
#define RS_485_EN__CTL CYREG_PRT2_CTL
#define RS_485_EN__DM0 CYREG_PRT2_DM0
#define RS_485_EN__DM1 CYREG_PRT2_DM1
#define RS_485_EN__DM2 CYREG_PRT2_DM2
#define RS_485_EN__DR CYREG_PRT2_DR
#define RS_485_EN__INP_DIS CYREG_PRT2_INP_DIS
#define RS_485_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RS_485_EN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RS_485_EN__LCD_EN CYREG_PRT2_LCD_EN
#define RS_485_EN__MASK 0x40u
#define RS_485_EN__PORT 2u
#define RS_485_EN__PRT CYREG_PRT2_PRT
#define RS_485_EN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RS_485_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RS_485_EN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RS_485_EN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RS_485_EN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RS_485_EN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RS_485_EN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RS_485_EN__PS CYREG_PRT2_PS
#define RS_485_EN__SHIFT 6u
#define RS_485_EN__SLW CYREG_PRT2_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU1_INTTYPE1
#define SCLK__0__MASK 0x02u
#define SCLK__0__PC CYREG_PRT1_PC1
#define SCLK__0__PORT 1u
#define SCLK__0__SHIFT 1u
#define SCLK__AG CYREG_PRT1_AG
#define SCLK__AMUX CYREG_PRT1_AMUX
#define SCLK__BIE CYREG_PRT1_BIE
#define SCLK__BIT_MASK CYREG_PRT1_BIT_MASK
#define SCLK__BYP CYREG_PRT1_BYP
#define SCLK__CTL CYREG_PRT1_CTL
#define SCLK__DM0 CYREG_PRT1_DM0
#define SCLK__DM1 CYREG_PRT1_DM1
#define SCLK__DM2 CYREG_PRT1_DM2
#define SCLK__DR CYREG_PRT1_DR
#define SCLK__INP_DIS CYREG_PRT1_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT1_LCD_EN
#define SCLK__MASK 0x02u
#define SCLK__PORT 1u
#define SCLK__PRT CYREG_PRT1_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SCLK__PS CYREG_PRT1_PS
#define SCLK__SHIFT 1u
#define SCLK__SLW CYREG_PRT1_SLW

/* SPI_IMU_BSPIM */
#define SPI_IMU_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPI_IMU_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define SPI_IMU_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define SPI_IMU_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define SPI_IMU_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define SPI_IMU_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define SPI_IMU_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define SPI_IMU_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define SPI_IMU_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define SPI_IMU_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPI_IMU_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define SPI_IMU_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define SPI_IMU_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define SPI_IMU_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define SPI_IMU_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPI_IMU_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPI_IMU_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define SPI_IMU_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPI_IMU_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPI_IMU_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define SPI_IMU_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPI_IMU_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define SPI_IMU_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPI_IMU_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define SPI_IMU_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define SPI_IMU_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define SPI_IMU_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_IMU_BSPIM_RxStsReg__4__POS 4
#define SPI_IMU_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_IMU_BSPIM_RxStsReg__5__POS 5
#define SPI_IMU_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_IMU_BSPIM_RxStsReg__6__POS 6
#define SPI_IMU_BSPIM_RxStsReg__MASK 0x70u
#define SPI_IMU_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB15_MSK
#define SPI_IMU_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define SPI_IMU_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define SPI_IMU_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define SPI_IMU_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define SPI_IMU_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define SPI_IMU_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB15_ST
#define SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define SPI_IMU_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define SPI_IMU_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB04_A0
#define SPI_IMU_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB04_A1
#define SPI_IMU_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define SPI_IMU_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB04_D0
#define SPI_IMU_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB04_D1
#define SPI_IMU_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPI_IMU_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define SPI_IMU_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB04_F0
#define SPI_IMU_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB04_F1
#define SPI_IMU_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_IMU_BSPIM_TxStsReg__0__POS 0
#define SPI_IMU_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_IMU_BSPIM_TxStsReg__1__POS 1
#define SPI_IMU_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPI_IMU_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPI_IMU_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_IMU_BSPIM_TxStsReg__2__POS 2
#define SPI_IMU_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_IMU_BSPIM_TxStsReg__3__POS 3
#define SPI_IMU_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_IMU_BSPIM_TxStsReg__4__POS 4
#define SPI_IMU_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_IMU_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB04_MSK
#define SPI_IMU_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPI_IMU_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB04_ST

/* SPI_IMU_IntClock */
#define SPI_IMU_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define SPI_IMU_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define SPI_IMU_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define SPI_IMU_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_IMU_IntClock__INDEX 0x02u
#define SPI_IMU_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_IMU_IntClock__PM_ACT_MSK 0x04u
#define SPI_IMU_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_IMU_IntClock__PM_STBY_MSK 0x04u

/* UART_RS485_BUART */
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define UART_RS485_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define UART_RS485_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define UART_RS485_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define UART_RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define UART_RS485_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define UART_RS485_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define UART_RS485_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define UART_RS485_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_RS485_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB15_A0
#define UART_RS485_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB15_A1
#define UART_RS485_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_RS485_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB15_D0
#define UART_RS485_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB15_D1
#define UART_RS485_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_RS485_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_RS485_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB15_F0
#define UART_RS485_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB15_F1
#define UART_RS485_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_RS485_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_RS485_BUART_sRX_RxSts__1__MASK 0x02u
#define UART_RS485_BUART_sRX_RxSts__1__POS 1
#define UART_RS485_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_RS485_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define UART_RS485_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_RS485_BUART_sRX_RxSts__3__POS 3
#define UART_RS485_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_RS485_BUART_sRX_RxSts__4__POS 4
#define UART_RS485_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_RS485_BUART_sRX_RxSts__5__POS 5
#define UART_RS485_BUART_sRX_RxSts__MASK 0x3Au
#define UART_RS485_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB14_MSK
#define UART_RS485_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_RS485_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB14_ST
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB07_A0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB07_A1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB07_D0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB07_D1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB07_F0
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB07_F1
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_RS485_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_RS485_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_RS485_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_RS485_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_RS485_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_RS485_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_RS485_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_RS485_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_RS485_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_RS485_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_RS485_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_RS485_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_RS485_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_RS485_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UART_RS485_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_RS485_BUART_sTX_TxSts__0__POS 0
#define UART_RS485_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_RS485_BUART_sTX_TxSts__1__POS 1
#define UART_RS485_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_RS485_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_RS485_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_RS485_BUART_sTX_TxSts__2__POS 2
#define UART_RS485_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_RS485_BUART_sTX_TxSts__3__POS 3
#define UART_RS485_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_RS485_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_RS485_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_RS485_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define UART_RS485_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_RS485_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define UART_RS485_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define UART_RS485_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB07_ST

/* UART_RS485_RXInternalInterrupt */
#define UART_RS485_RXInternalInterrupt__ES2_PATCH 0u
#define UART_RS485_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define UART_RS485_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define UART_RS485_RXInternalInterrupt__INTC_MASK 0x02u
#define UART_RS485_RXInternalInterrupt__INTC_NUMBER 1u
#define UART_RS485_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RS485_RXInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define UART_RS485_RXInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define UART_RS485_RXInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define UART_RS485_RXInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* USB_VDD */
#define USB_VDD__0__INTTYPE CYREG_PICU2_INTTYPE4
#define USB_VDD__0__MASK 0x10u
#define USB_VDD__0__PC CYREG_PRT2_PC4
#define USB_VDD__0__PORT 2u
#define USB_VDD__0__SHIFT 4u
#define USB_VDD__AG CYREG_PRT2_AG
#define USB_VDD__AMUX CYREG_PRT2_AMUX
#define USB_VDD__BIE CYREG_PRT2_BIE
#define USB_VDD__BIT_MASK CYREG_PRT2_BIT_MASK
#define USB_VDD__BYP CYREG_PRT2_BYP
#define USB_VDD__CTL CYREG_PRT2_CTL
#define USB_VDD__DM0 CYREG_PRT2_DM0
#define USB_VDD__DM1 CYREG_PRT2_DM1
#define USB_VDD__DM2 CYREG_PRT2_DM2
#define USB_VDD__DR CYREG_PRT2_DR
#define USB_VDD__INP_DIS CYREG_PRT2_INP_DIS
#define USB_VDD__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define USB_VDD__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define USB_VDD__LCD_EN CYREG_PRT2_LCD_EN
#define USB_VDD__MASK 0x10u
#define USB_VDD__PORT 2u
#define USB_VDD__PRT CYREG_PRT2_PRT
#define USB_VDD__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define USB_VDD__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define USB_VDD__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define USB_VDD__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define USB_VDD__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define USB_VDD__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define USB_VDD__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define USB_VDD__PS CYREG_PRT2_PS
#define USB_VDD__SHIFT 4u
#define USB_VDD__SLW CYREG_PRT2_SLW

/* WATCHDOG_CLK */
#define WATCHDOG_CLK__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define WATCHDOG_CLK__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define WATCHDOG_CLK__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define WATCHDOG_CLK__CFG2_SRC_SEL_MASK 0x07u
#define WATCHDOG_CLK__INDEX 0x01u
#define WATCHDOG_CLK__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WATCHDOG_CLK__PM_ACT_MSK 0x02u
#define WATCHDOG_CLK__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WATCHDOG_CLK__PM_STBY_MSK 0x02u

/* WATCHDOG_COUNTER_CounterHW */
#define WATCHDOG_COUNTER_CounterHW__CAP0 CYREG_TMR1_CAP0
#define WATCHDOG_COUNTER_CounterHW__CAP1 CYREG_TMR1_CAP1
#define WATCHDOG_COUNTER_CounterHW__CFG0 CYREG_TMR1_CFG0
#define WATCHDOG_COUNTER_CounterHW__CFG1 CYREG_TMR1_CFG1
#define WATCHDOG_COUNTER_CounterHW__CFG2 CYREG_TMR1_CFG2
#define WATCHDOG_COUNTER_CounterHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define WATCHDOG_COUNTER_CounterHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define WATCHDOG_COUNTER_CounterHW__PER0 CYREG_TMR1_PER0
#define WATCHDOG_COUNTER_CounterHW__PER1 CYREG_TMR1_PER1
#define WATCHDOG_COUNTER_CounterHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define WATCHDOG_COUNTER_CounterHW__PM_ACT_MSK 0x02u
#define WATCHDOG_COUNTER_CounterHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define WATCHDOG_COUNTER_CounterHW__PM_STBY_MSK 0x02u
#define WATCHDOG_COUNTER_CounterHW__RT0 CYREG_TMR1_RT0
#define WATCHDOG_COUNTER_CounterHW__RT1 CYREG_TMR1_RT1
#define WATCHDOG_COUNTER_CounterHW__SR0 CYREG_TMR1_SR0

/* WATCHDOG_ENABLER */
#define WATCHDOG_ENABLER_Sync_ctrl_reg__0__MASK 0x01u
#define WATCHDOG_ENABLER_Sync_ctrl_reg__0__POS 0
#define WATCHDOG_ENABLER_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define WATCHDOG_ENABLER_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB15_CTL
#define WATCHDOG_ENABLER_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define WATCHDOG_ENABLER_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB15_CTL
#define WATCHDOG_ENABLER_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define WATCHDOG_ENABLER_Sync_ctrl_reg__MASK 0x01u
#define WATCHDOG_ENABLER_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define WATCHDOG_ENABLER_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define WATCHDOG_ENABLER_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB15_MSK

/* WATCHDOG_REFRESH */
#define WATCHDOG_REFRESH_Sync_ctrl_reg__0__MASK 0x01u
#define WATCHDOG_REFRESH_Sync_ctrl_reg__0__POS 0
#define WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define WATCHDOG_REFRESH_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define WATCHDOG_REFRESH_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define WATCHDOG_REFRESH_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB04_CTL
#define WATCHDOG_REFRESH_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define WATCHDOG_REFRESH_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB04_CTL
#define WATCHDOG_REFRESH_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define WATCHDOG_REFRESH_Sync_ctrl_reg__MASK 0x01u
#define WATCHDOG_REFRESH_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define WATCHDOG_REFRESH_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define WATCHDOG_REFRESH_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB04_MSK

/* isr_clock */
#define isr_clock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define isr_clock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define isr_clock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define isr_clock__CFG2_SRC_SEL_MASK 0x07u
#define isr_clock__INDEX 0x04u
#define isr_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define isr_clock__PM_ACT_MSK 0x10u
#define isr_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define isr_clock__PM_STBY_MSK 0x10u

/* isr_imu */
#define isr_imu__ES2_PATCH 0u
#define isr_imu__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_imu__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_imu__INTC_MASK 0x04u
#define isr_imu__INTC_NUMBER 2u
#define isr_imu__INTC_PRIOR_NUM 5u
#define isr_imu__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define isr_imu__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_imu__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_imu__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04u)

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x03u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x08u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x08u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "firmware"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E093069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 1
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_DP8051_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
