<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="decompose" language="c" vlnv="xilinx.com:hls:decompose:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CONTROL_R" mode="slave" range="0x1000" dataWidth="64" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM_0" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM_1" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM_2" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM_3" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM_4" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM_5" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM_6" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_GMEM_7" mode="master" range="0xFFFFFFFF" dataWidth="-1" portType="addressable" base="0x00000000"/>
      <arg name="size" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="m_0" addressQualifier="1" id="1" port="M_AXI_GMEM_0" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="m_1" addressQualifier="1" id="2" port="M_AXI_GMEM_1" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="m_2" addressQualifier="1" id="3" port="M_AXI_GMEM_2" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="m_3" addressQualifier="1" id="4" port="M_AXI_GMEM_3" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="m_4" addressQualifier="1" id="5" port="M_AXI_GMEM_4" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="m_5" addressQualifier="1" id="6" port="M_AXI_GMEM_5" size="0x4" offset="0x4C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="m_6" addressQualifier="1" id="7" port="M_AXI_GMEM_6" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="m_7" addressQualifier="1" id="8" port="M_AXI_GMEM_7" size="0x4" offset="0x64" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="l_0" addressQualifier="1" id="9" port="M_AXI_GMEM_0" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="l_1" addressQualifier="1" id="10" port="M_AXI_GMEM_1" size="0x4" offset="0x7C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="l_2" addressQualifier="1" id="11" port="M_AXI_GMEM_2" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="l_3" addressQualifier="1" id="12" port="M_AXI_GMEM_3" size="0x4" offset="0x94" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="l_4" addressQualifier="1" id="13" port="M_AXI_GMEM_4" size="0x4" offset="0xA0" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="l_5" addressQualifier="1" id="14" port="M_AXI_GMEM_5" size="0x4" offset="0xAC" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="l_6" addressQualifier="1" id="15" port="M_AXI_GMEM_6" size="0x4" offset="0xB8" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="l_7" addressQualifier="1" id="16" port="M_AXI_GMEM_7" size="0x4" offset="0xC4" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="u_0" addressQualifier="1" id="17" port="M_AXI_GMEM_0" size="0x4" offset="0xD0" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="u_1" addressQualifier="1" id="18" port="M_AXI_GMEM_1" size="0x4" offset="0xDC" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="u_2" addressQualifier="1" id="19" port="M_AXI_GMEM_2" size="0x4" offset="0xE8" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="u_3" addressQualifier="1" id="20" port="M_AXI_GMEM_3" size="0x4" offset="0xF4" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="u_4" addressQualifier="1" id="21" port="M_AXI_GMEM_4" size="0x4" offset="0x100" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="u_5" addressQualifier="1" id="22" port="M_AXI_GMEM_5" size="0x4" offset="0x10C" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="u_6" addressQualifier="1" id="23" port="M_AXI_GMEM_6" size="0x4" offset="0x118" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="u_7" addressQualifier="1" id="24" port="M_AXI_GMEM_7" size="0x4" offset="0x124" hostOffset="0x0" hostSize="0x4" type=""/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
