#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan 12 19:06:33 2024
# Process ID: 15424
# Current directory: F:/D/IITGN/ES 204 Digital Systems/DigSysLabs
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18080 F:\D\IITGN\ES 204 Digital Systems\DigSysLabs\DigSysLabs.xpr
# Log file: F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/vivado.log
# Journal file: F:/D/IITGN/ES 204 Digital Systems/DigSysLabs\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.xpr}
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
open_project {F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/installedSoftwares/Xilinx_Vivado_Updated/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1108.418 ; gain = 102.438
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Assignment_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Assignment_1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Assignment_1
INFO: [VRFC 10-2458] undeclared symbol Out2, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:7]
INFO: [VRFC 10-2458] undeclared symbol A3_1, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:10]
INFO: [VRFC 10-2458] undeclared symbol A3_2, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:11]
INFO: [VRFC 10-2458] undeclared symbol A3_3, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:12]
INFO: [VRFC 10-2458] undeclared symbol A3_4, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:13]
INFO: [VRFC 10-2458] undeclared symbol A3_5, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:14]
INFO: [VRFC 10-2458] undeclared symbol A3_6, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:15]
INFO: [VRFC 10-2458] undeclared symbol A3_7, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:16]
INFO: [VRFC 10-2458] undeclared symbol A3_8, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:17]
INFO: [VRFC 10-2458] undeclared symbol A3_9, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:18]
INFO: [VRFC 10-2458] undeclared symbol O3_1, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:19]
INFO: [VRFC 10-2458] undeclared symbol O3_2, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:20]
INFO: [VRFC 10-2458] undeclared symbol Out3, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:21]
INFO: [VRFC 10-2458] undeclared symbol A4_1, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:24]
INFO: [VRFC 10-2458] undeclared symbol Out4, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:25]
INFO: [VRFC 10-2458] undeclared symbol A5_1, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:28]
INFO: [VRFC 10-2458] undeclared symbol A5_2, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:29]
INFO: [VRFC 10-2458] undeclared symbol A5_3, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:30]
INFO: [VRFC 10-2458] undeclared symbol A5_4, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:31]
INFO: [VRFC 10-2458] undeclared symbol A5_5, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:32]
INFO: [VRFC 10-2458] undeclared symbol A5_6, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:33]
INFO: [VRFC 10-2458] undeclared symbol A5_7, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:34]
INFO: [VRFC 10-2458] undeclared symbol O5_1, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:35]
INFO: [VRFC 10-2458] undeclared symbol O5_2, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:36]
INFO: [VRFC 10-2458] undeclared symbol Out5, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:37]
INFO: [VRFC 10-2458] undeclared symbol A6_1, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:40]
INFO: [VRFC 10-2458] undeclared symbol A6_2, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:41]
INFO: [VRFC 10-2458] undeclared symbol A6_3, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:42]
INFO: [VRFC 10-2458] undeclared symbol A6_4, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:43]
INFO: [VRFC 10-2458] undeclared symbol Out6, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:44]
INFO: [VRFC 10-2458] undeclared symbol A7_1, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:47]
INFO: [VRFC 10-2458] undeclared symbol A7_2, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:48]
INFO: [VRFC 10-2458] undeclared symbol A7_3, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:49]
INFO: [VRFC 10-2458] undeclared symbol A7_4, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:50]
INFO: [VRFC 10-2458] undeclared symbol A7_5, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:51]
INFO: [VRFC 10-2458] undeclared symbol Out7, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:52]
INFO: [VRFC 10-2458] undeclared symbol A8_1, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:55]
INFO: [VRFC 10-2458] undeclared symbol Out8, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:56]
INFO: [VRFC 10-2458] undeclared symbol A9_1, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:59]
INFO: [VRFC 10-2458] undeclared symbol A9_2, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:60]
INFO: [VRFC 10-2458] undeclared symbol A9_3, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:61]
INFO: [VRFC 10-2458] undeclared symbol Out9, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:62]
INFO: [VRFC 10-2458] undeclared symbol S1, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:66]
INFO: [VRFC 10-2458] undeclared symbol S2, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:67]
INFO: [VRFC 10-2458] undeclared symbol S3, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:68]
INFO: [VRFC 10-2458] undeclared symbol S4, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:69]
INFO: [VRFC 10-2458] undeclared symbol S5, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:70]
INFO: [VRFC 10-2458] undeclared symbol S6, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:71]
INFO: [VRFC 10-2458] undeclared symbol S7, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:72]
INFO: [VRFC 10-2458] undeclared symbol S8, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:73]
INFO: [VRFC 10-2458] undeclared symbol OS1, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:74]
INFO: [VRFC 10-2458] undeclared symbol OS2, assumed default net type wire [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:75]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v:78]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.sim/sim_1/behav/xsim'
"xelab -wto 9e75f2d4c6be40019bf89081c89ffd0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Assignment_1_behav xil_defaultlib.Assignment_1 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/installedSoftwares/Xilinx_Vivado_Updated/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9e75f2d4c6be40019bf89081c89ffd0f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Assignment_1_behav xil_defaultlib.Assignment_1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Assignment_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot Assignment_1_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/D/IITGN/ES -notrace
couldn't read file "F:/D/IITGN/ES": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 12 19:15:50 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1157.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Assignment_1_behav -key {Behavioral:sim_1:Functional:Assignment_1} -tclbatch {Assignment_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Assignment_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1176.781 ; gain = 19.395
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Assignment_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1176.781 ; gain = 22.688
export_ip_user_files -of_objects  [get_files {{F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v}}] -no_script -reset -force -quiet
remove_files  {{F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse {{F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sources_1/new/Without_Decoder_1.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.srcs/sim_1/new/testBench1.v}}
update_compile_order -fileset sim_1
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top Assignment_1 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "F:/D/IITGN/ES 204 Digital Systems/DigSysLabs/DigSysLabs.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1194.723 ; gain = 5.691
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 12 19:18:50 2024...
