Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: gig_eth_pcs_pma_v11_5_block.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "gig_eth_pcs_pma_v11_5_block.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "gig_eth_pcs_pma_v11_5_block"
Output Format                      : NGC
Target Device                      : xc7k325t-2-ffg900

---- Source Options
Top Module Name                    : gig_eth_pcs_pma_v11_5_block
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gig_eth_pcs_pma_v11_5.v" into library work
Parsing module <gig_eth_pcs_pma_v11_5>.
Analyzing Verilog file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/tri_mode_eth_mac_v5_5.v" into library work
Parsing module <tri_mode_eth_mac_v5_5>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd" into library work
Parsing entity <gtwizard_v2_5_gbe_gtx_GT>.
Parsing architecture <RTL> of entity <gtwizard_v2_5_gbe_gtx_gt>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd" into library work
Parsing entity <gtwizard_v2_5_gbe_gtx_sync_block>.
Parsing architecture <structural> of entity <gtwizard_v2_5_gbe_gtx_sync_block>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd" into library work
Parsing entity <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM>.
Parsing architecture <RTL> of entity <gtwizard_v2_5_gbe_gtx_tx_startup_fsm>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd" into library work
Parsing entity <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>.
Parsing architecture <RTL> of entity <gtwizard_v2_5_gbe_gtx_rx_startup_fsm>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx.vhd" into library work
Parsing entity <gtwizard_v2_5_gbe_gtx>.
Parsing architecture <RTL> of entity <gtwizard_v2_5_gbe_gtx>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" into library work
Parsing entity <gtwizard_v2_5_gbe_gtx_init>.
Parsing architecture <RTL> of entity <gtwizard_v2_5_gbe_gtx_init>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_sync_block.vhd" into library work
Parsing entity <gig_eth_pcs_pma_v11_5_sync_block>.
Parsing architecture <structural> of entity <gig_eth_pcs_pma_v11_5_sync_block>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd" into library work
Parsing entity <gig_eth_pcs_pma_v11_5_reset_sync>.
Parsing architecture <rtl> of entity <gig_eth_pcs_pma_v11_5_reset_sync>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/ipbus_trans_decl.vhd" into library work
Parsing package <ipbus_trans_decl>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/ipbus_package.vhd" into library work
Parsing package <ipbus>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd" into library work
Parsing entity <udp_tx_mux>.
Parsing architecture <rtl> of entity <udp_tx_mux>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library work
Parsing entity <udp_txtransactor_if>.
Parsing architecture <simple> of entity <udp_txtransactor_if>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd" into library work
Parsing entity <udp_status_buffer>.
Parsing architecture <rtl> of entity <udp_status_buffer>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library work
Parsing entity <udp_rxtransactor_if>.
Parsing architecture <simple> of entity <udp_rxtransactor_if>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd" into library work
Parsing entity <udp_rxram_shim>.
Parsing architecture <simple> of entity <udp_rxram_shim>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd" into library work
Parsing entity <udp_rxram_mux>.
Parsing architecture <rtl> of entity <udp_rxram_mux>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd" into library work
Parsing entity <udp_rarp_block>.
Parsing architecture <rtl> of entity <udp_rarp_block>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd" into library work
Parsing entity <udp_packet_parser>.
Parsing architecture <v3> of entity <udp_packet_parser>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd" into library work
Parsing entity <udp_ipaddr_block>.
Parsing architecture <rtl> of entity <udp_ipaddr_block>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd" into library work
Parsing entity <udp_DualPortRAM_tx>.
Parsing architecture <v3> of entity <udp_dualportram_tx>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd" into library work
Parsing entity <udp_DualPortRAM_rx>.
Parsing architecture <striped> of entity <udp_dualportram_rx>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd" into library work
Parsing entity <udp_DualPortRAM>.
Parsing architecture <initial> of entity <udp_dualportram>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd" into library work
Parsing entity <udp_do_rx_reset>.
Parsing architecture <rtl> of entity <udp_do_rx_reset>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library work
Parsing entity <udp_clock_crossing_if>.
Parsing architecture <rtl> of entity <udp_clock_crossing_if>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd" into library work
Parsing entity <udp_byte_sum>.
Parsing architecture <rtl> of entity <udp_byte_sum>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd" into library work
Parsing entity <udp_build_status>.
Parsing architecture <rtl> of entity <udp_build_status>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd" into library work
Parsing entity <udp_build_resend>.
Parsing architecture <rtl> of entity <udp_build_resend>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd" into library work
Parsing entity <udp_build_ping>.
Parsing architecture <rtl> of entity <udp_build_ping>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd" into library work
Parsing entity <udp_build_payload>.
Parsing architecture <rtl> of entity <udp_build_payload>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd" into library work
Parsing entity <udp_build_arp>.
Parsing architecture <rtl> of entity <udp_build_arp>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd" into library work
Parsing entity <udp_buffer_selector>.
Parsing architecture <simple> of entity <udp_buffer_selector>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd" into library work
Parsing entity <transactor_sm>.
Parsing architecture <rtl> of entity <transactor_sm>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor_if.vhd" into library work
Parsing entity <transactor_if>.
Parsing architecture <rtl> of entity <transactor_if>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd" into library work
Parsing entity <transactor_cfg>.
Parsing architecture <rtl> of entity <transactor_cfg>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/ipbus_addr_decode.vhd" into library work
Parsing package <ipbus_addr_decode>.
Parsing package body <ipbus_addr_decode>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clock_div.vhd" into library work
Parsing entity <clock_div>.
Parsing architecture <rtl> of entity <clock_div>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" into library work
Parsing entity <gig_eth_pcs_pma_v11_5_transceiver>.
Parsing architecture <wrapper> of entity <gig_eth_pcs_pma_v11_5_transceiver>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_block.vhd" into library work
Parsing entity <gig_eth_pcs_pma_v11_5_block>.
Parsing architecture <block_level> of entity <gig_eth_pcs_pma_v11_5_block>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_reg.vhd" into library work
Parsing entity <ipbus_reg>.
Parsing architecture <rtl> of entity <ipbus_reg>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_ram.vhd" into library work
Parsing entity <ipbus_ram>.
Parsing architecture <rtl> of entity <ipbus_ram>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_pkt_ctr.vhd" into library work
Parsing entity <ipbus_pkt_ctr>.
Parsing architecture <rtl> of entity <ipbus_pkt_ctr>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_peephole_ram.vhd" into library work
Parsing entity <ipbus_peephole_ram>.
Parsing architecture <rtl> of entity <ipbus_peephole_ram>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd" into library work
Parsing entity <ipbus_ctrlreg>.
Parsing architecture <rtl> of entity <ipbus_ctrlreg>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd" into library work
Parsing entity <UDP_if>.
Parsing architecture <flat> of entity <udp_if>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/trans_arb.vhd" into library work
Parsing entity <trans_arb>.
Parsing architecture <rtl> of entity <trans_arb>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/transactor.vhd" into library work
Parsing entity <transactor>.
Parsing architecture <rtl> of entity <transactor>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/stretcher.vhd" into library work
Parsing entity <stretcher>.
Parsing architecture <rtl> of entity <stretcher>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd" into library work
Parsing entity <ipbus_fabric>.
Parsing architecture <rtl> of entity <ipbus_fabric>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/emac_hostbus_decl.vhd" into library work
Parsing package <emac_hostbus_decl>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" into library work
Parsing entity <ipbus_ctrl>.
Parsing architecture <rtl> of entity <ipbus_ctrl>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/slaves.vhd" into library work
Parsing entity <slaves>.
Parsing architecture <rtl> of entity <slaves>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/clocks_7s_serdes.vhd" into library work
Parsing entity <clocks_7s_serdes>.
Parsing architecture <rtl> of entity <clocks_7s_serdes>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd" into library work
Parsing entity <eth_7s_1000basex>.
Parsing architecture <rtl> of entity <eth_7s_1000basex>.
Parsing VHDL file "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/example_designs/hdl/demo_kc705_basex/top_kc705_basex.vhd" into library work
Parsing entity <top>.
Parsing architecture <rtl> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <gig_eth_pcs_pma_v11_5_block> (architecture <block_level>) with generics from library <work>.
Going to verilog side to elaborate module gig_eth_pcs_pma_v11_5

Elaborating module <gig_eth_pcs_pma_v11_5>.
Back to vhdl to continue elaboration

Elaborating entity <gig_eth_pcs_pma_v11_5_transceiver> (architecture <wrapper>) with generics from library <work>.

Elaborating entity <gig_eth_pcs_pma_v11_5_reset_sync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <gtwizard_v2_5_gbe_gtx_init> (architecture <RTL>) with generics from library <work>.

Elaborating entity <gtwizard_v2_5_gbe_gtx> (architecture <RTL>) with generics from library <work>.

Elaborating entity <gtwizard_v2_5_gbe_gtx_GT> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd" Line 601: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd" Line 603: Assignment to rxnotintable_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd" Line 707: Assignment to rxchariscomma_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd" Line 709: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" Line 615: Assignment to gt0_rxdfelpmreset_i ignored, since the identifier is never used

Elaborating entity <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM> (architecture <RTL>) with generics from library <work>.

Elaborating entity <gtwizard_v2_5_gbe_gtx_sync_block> (architecture <structural>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd" Line 517. Case statement is complete. others clause is never selected

Elaborating entity <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd" Line 270: Assignment to time_out_500us ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd" Line 684. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" Line 455: Net <gt0_qpllreset_t> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" Line 684: Assignment to pcsreset ignored, since the identifier is never used

Elaborating entity <gig_eth_pcs_pma_v11_5_sync_block> (architecture <structural>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <gig_eth_pcs_pma_v11_5_block>.
    Related source file is "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_block.vhd".
        EXAMPLE_SIMULATION = 0
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_block.vhd" line 342: Output port <plllkdet> of the instance <transceiver_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <gig_eth_pcs_pma_v11_5_block> synthesized.

Synthesizing Unit <gig_eth_pcs_pma_v11_5_transceiver>.
    Related source file is "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd".
        EXAMPLE_SIMULATION = 0
WARNING:Xst:647 - Input <loopback> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_TX_FSM_RESET_DONE_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_RX_FSM_RESET_DONE_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_CPLLFBCLKLOST_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_EYESCANDATAERROR_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_RXCDRLOCK_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_RXOUTCLK_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_TXOUTCLKFABRIC_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_TXOUTCLKPCS_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_QPLLLOCK_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <txdata_reg>.
    Found 1-bit register for signal <txchardispmode_reg>.
    Found 1-bit register for signal <txchardispval_reg>.
    Found 1-bit register for signal <txcharisk_reg>.
    Found 1-bit register for signal <txpowerdown_reg>.
    Found 16-bit register for signal <txdata_double>.
    Found 2-bit register for signal <txchardispmode_double>.
    Found 2-bit register for signal <txchardispval_double>.
    Found 2-bit register for signal <txcharisk_double>.
    Found 1-bit register for signal <txpowerdown_double>.
    Found 16-bit register for signal <txdata_int>.
    Found 2-bit register for signal <txchardispmode_int>.
    Found 2-bit register for signal <txchardispval_int>.
    Found 2-bit register for signal <txcharisk_int>.
    Found 1-bit register for signal <txbufstatus_reg<1>>.
    Found 1-bit register for signal <txpowerdown>.
    Found 2-bit register for signal <rxchariscomma_reg>.
    Found 2-bit register for signal <rxcharisk_reg>.
    Found 16-bit register for signal <rxdata_reg>.
    Found 2-bit register for signal <rxdisperr_reg>.
    Found 2-bit register for signal <rxnotintable_reg>.
    Found 1-bit register for signal <rxbufstatus_reg<2>>.
    Found 1-bit register for signal <rxpowerdown>.
    Found 2-bit register for signal <rxchariscomma_double>.
    Found 2-bit register for signal <rxcharisk_double>.
    Found 16-bit register for signal <rxdata_double>.
    Found 2-bit register for signal <rxdisperr_double>.
    Found 2-bit register for signal <rxnotintable_double>.
    Found 2-bit register for signal <rxrundisp_double>.
    Found 1-bit register for signal <rxpowerdown_double>.
    Found 1-bit register for signal <rxchariscomma>.
    Found 1-bit register for signal <rxcharisk>.
    Found 8-bit register for signal <rxdata>.
    Found 1-bit register for signal <rxdisperr>.
    Found 1-bit register for signal <rxnotintable>.
    Found 1-bit register for signal <rxrundisp>.
    Found 1-bit register for signal <rxpowerdown_reg>.
    Found 1-bit register for signal <rxbuferr>.
    Found 1-bit register for signal <txbuferr>.
    Found 1-bit register for signal <data_valid_reg>.
    Found 1-bit register for signal <toggle>.
    Found 2-bit register for signal <rxclkcorcnt>.
    WARNING:Xst:2404 -  FFs/Latches <rxrundisp_reg<1:0>> (without init value) have a constant value of 0 in block <gig_eth_pcs_pma_v11_5_transceiver>.
    WARNING:Xst:2404 -  FFs/Latches <rxclkcorcnt<2:2>> (without init value) have a constant value of 0 in block <gig_eth_pcs_pma_v11_5_transceiver>.
    Summary:
	inferred 132 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <gig_eth_pcs_pma_v11_5_transceiver> synthesized.

Synthesizing Unit <gig_eth_pcs_pma_v11_5_reset_sync>.
    Related source file is "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd".
        INITIALISE = "11"
    Set property "ASYNC_REG = TRUE" for signal <reset_out>.
    Set property "shreg_extract = no" for signal <reset_out>.
    Set property "ASYNC_REG = TRUE" for signal <reset_sync_reg>.
    Set property "shreg_extract = no" for signal <reset_sync_reg>.
    Summary:
	no macro.
Unit <gig_eth_pcs_pma_v11_5_reset_sync> synthesized.

Synthesizing Unit <gtwizard_v2_5_gbe_gtx_init>.
    Related source file is "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd".
        EXAMPLE_SIM_GTRESET_SPEEDUP = "TRUE"
        EXAMPLE_SIMULATION = 0
        EXAMPLE_USE_CHIPSCOPE = 0
WARNING:Xst:647 - Input <GT0_CPLLRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_RXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_GTRXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_GTTXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_TXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_QPLLRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 493: Output port <GT0_QPLLREFCLKLOST_OUT> of the instance <gtwizard_v2_5_gbe_gtx_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 646: Output port <RETRY_COUNTER> of the instance <gt0_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 646: Output port <MMCM_RESET> of the instance <gt0_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 646: Output port <QPLL_RESET> of the instance <gt0_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 646: Output port <RUN_PHALIGNMENT> of the instance <gt0_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 646: Output port <RESET_PHALIGNMENT> of the instance <gt0_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <RETRY_COUNTER> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <MMCM_RESET> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <QPLL_RESET> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <CPLL_RESET> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <RUN_PHALIGNMENT> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <RESET_PHALIGNMENT> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <RXDFEAGCHOLD> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <RXDFELFHOLD> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <gt0_qpllreset_t> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 12-bit register for signal <rx_cdrlock_counter>.
    Found 1-bit register for signal <rx_cdrlocked>.
    Found 12-bit adder for signal <rx_cdrlock_counter[11]_GND_13_o_add_1_OUT> created at line 742.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <gtwizard_v2_5_gbe_gtx_init> synthesized.

Synthesizing Unit <gtwizard_v2_5_gbe_gtx>.
    Related source file is "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx.vhd".
        QPLL_FBDIV_TOP = 16
        WRAPPER_SIM_GTRESET_SPEEDUP = "TRUE"
        RX_DFE_KL_CFG2_IN = "00110000000100001101100100001100"
        PMA_RSV_IN = "00000000000000011000010010000000"
    Summary:
	no macro.
Unit <gtwizard_v2_5_gbe_gtx> synthesized.

Synthesizing Unit <gtwizard_v2_5_gbe_gtx_GT>.
    Related source file is "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd".
        GT_SIM_GTRESET_SPEEDUP = "TRUE"
        RX_DFE_KL_CFG2_IN = "00110000000100001101100100001100"
        PMA_RSV_IN = "00000000000000011000010010000000"
        PCS_RSVD_ATTR_IN = "000000000000000000000000000000000000000000000000"
    Summary:
	no macro.
Unit <gtwizard_v2_5_gbe_gtx_GT> synthesized.

Synthesizing Unit <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM>.
    Related source file is "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd".
        GT_TYPE = "GTX"
        STABLE_CLOCK_PERIOD = 20
        RETRY_COUNTER_BITWIDTH = 8
        TX_QPLL_USED = false
        RX_QPLL_USED = false
        PHASE_ALIGNMENT_MANUAL = false
WARNING:Xst:647 - Input <QPLLREFCLKLOST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd" line 322: Output port <data_out> of the instance <sync_QPLLLOCK> is unconnected or connected to loadless signal.
    Found 6-bit register for signal <init_wait_count>.
    Found 17-bit register for signal <time_out_counter>.
    Found 1-bit register for signal <time_out_2ms>.
    Found 1-bit register for signal <time_tlock_max>.
    Found 1-bit register for signal <time_out_500us>.
    Found 10-bit register for signal <mmcm_lock_count>.
    Found 1-bit register for signal <mmcm_lock_int>.
    Found 1-bit register for signal <run_phase_alignment_int_s3>.
    Found 1-bit register for signal <tx_fsm_reset_done_int_s3>.
    Found 1-bit register for signal <txresetdone_s3>.
    Found 1-bit register for signal <time_out_wait_bypass_s3>.
    Found 17-bit register for signal <wait_bypass_count>.
    Found 1-bit register for signal <time_out_wait_bypass>.
    Found 3-bit register for signal <tx_state>.
    Found 1-bit register for signal <TXUSERRDY>.
    Found 1-bit register for signal <GTTXRESET>.
    Found 1-bit register for signal <MMCM_RESET>.
    Found 1-bit register for signal <tx_fsm_reset_done_int>.
    Found 1-bit register for signal <QPLL_RESET>.
    Found 1-bit register for signal <CPLL_RESET>.
    Found 1-bit register for signal <pll_reset_asserted>.
    Found 1-bit register for signal <reset_time_out>.
    Found 8-bit register for signal <retry_counter_int>.
    Found 1-bit register for signal <run_phase_alignment_int>.
    Found 1-bit register for signal <RESET_PHALIGNMENT>.
    Found 1-bit register for signal <init_wait_done>.
    Found finite state machine <FSM_0> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 17                                             |
    | Inputs             | 10                                             |
    | Outputs            | 10                                             |
    | Clock              | STABLE_CLOCK (rising_edge)                     |
    | Reset              | SOFT_RESET_GND_131_o_OR_24_o (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <init_wait_count[5]_GND_131_o_add_2_OUT> created at line 201.
    Found 17-bit adder for signal <time_out_counter[16]_GND_131_o_add_6_OUT> created at line 222.
    Found 10-bit adder for signal <mmcm_lock_count[9]_GND_131_o_add_13_OUT> created at line 244.
    Found 17-bit adder for signal <wait_bypass_count[16]_GND_131_o_add_18_OUT> created at line 342.
    Found 8-bit adder for signal <retry_counter_int[7]_GND_131_o_add_47_OUT> created at line 508.
    Found 1-bit 7-to-1 multiplexer for signal <tx_state[2]_X_15_o_Mux_52_o> created at line 386.
    Found 10-bit comparator greater for signal <mmcm_lock_count[9]_PWR_49_o_LessThan_13_o> created at line 243
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM> synthesized.

Synthesizing Unit <gtwizard_v2_5_gbe_gtx_sync_block>.
    Related source file is "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd".
        INITIALISE = "00"
    Set property "ASYNC_REG = TRUE" for instance <data_sync>.
    Set property "MSGON = FALSE" for instance <data_sync>.
WARNING:Xst:3136 - Property "shreg_extract" (value "no") has not been applied on proper HDL object.
    Set property "ASYNC_REG = TRUE" for instance <data_sync_reg>.
    Set property "MSGON = FALSE" for instance <data_sync_reg>.
WARNING:Xst:3136 - Property "shreg_extract" (value "no") has not been applied on proper HDL object.
    Summary:
	no macro.
Unit <gtwizard_v2_5_gbe_gtx_sync_block> synthesized.

Synthesizing Unit <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>.
    Related source file is "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd".
        EXAMPLE_SIMULATION = 0
        GT_TYPE = "GTX"
        EQ_MODE = "LPM"
        STABLE_CLOCK_PERIOD = 20
        RETRY_COUNTER_BITWIDTH = 8
        TX_QPLL_USED = false
        RX_QPLL_USED = false
        PHASE_ALIGNMENT_MANUAL = false
WARNING:Xst:647 - Input <QPLLREFCLKLOST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd" line 410: Output port <data_out> of the instance <sync_QPLLLOCK> is unconnected or connected to loadless signal.
    Found 6-bit register for signal <init_wait_count>.
    Found 2-bit register for signal <recclk_mon_restart_count>.
    Found 17-bit register for signal <time_out_counter>.
    Found 1-bit register for signal <time_out_2ms>.
    Found 1-bit register for signal <time_tlock_max>.
    Found 1-bit register for signal <time_out_1us>.
    Found 1-bit register for signal <time_out_100us>.
    Found 10-bit register for signal <mmcm_lock_count>.
    Found 1-bit register for signal <mmcm_lock_int>.
    Found 1-bit register for signal <run_phase_alignment_int_s3>.
    Found 1-bit register for signal <rx_fsm_reset_done_int_s3>.
    Found 1-bit register for signal <rxresetdone_s3>.
    Found 1-bit register for signal <time_out_wait_bypass_s3>.
    Found 13-bit register for signal <wait_bypass_count>.
    Found 1-bit register for signal <time_out_wait_bypass>.
    Found 4-bit register for signal <rx_state>.
    Found 1-bit register for signal <RXUSERRDY>.
    Found 1-bit register for signal <GTRXRESET>.
    Found 1-bit register for signal <MMCM_RESET>.
    Found 1-bit register for signal <rx_fsm_reset_done_int>.
    Found 1-bit register for signal <QPLL_RESET>.
    Found 1-bit register for signal <CPLL_RESET>.
    Found 1-bit register for signal <reset_time_out>.
    Found 8-bit register for signal <retry_counter_int>.
    Found 1-bit register for signal <run_phase_alignment_int>.
    Found 1-bit register for signal <check_tlock_max>.
    Found 1-bit register for signal <RESET_PHALIGNMENT>.
    Found 1-bit register for signal <recclk_mon_count_reset>.
    Found 1-bit register for signal <RXDFEAGCHOLD>.
    Found 1-bit register for signal <RXDFELFHOLD>.
    Found 1-bit register for signal <RXLPMLFHOLD>.
    Found 1-bit register for signal <RXLPMHFHOLD>.
    Found 1-bit register for signal <init_wait_done>.
    Found finite state machine <FSM_1> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 23                                             |
    | Inputs             | 12                                             |
    | Outputs            | 13                                             |
    | Clock              | STABLE_CLOCK (rising_edge)                     |
    | Reset              | SOFT_RESET_GND_133_o_OR_68_o (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <init_wait_count[5]_GND_133_o_add_2_OUT> created at line 226.
    Found 2-bit adder for signal <recclk_mon_restart_count[1]_GND_133_o_add_11_OUT> created at line 264.
    Found 17-bit adder for signal <time_out_counter[16]_GND_133_o_add_17_OUT> created at line 287.
    Found 10-bit adder for signal <mmcm_lock_count[9]_GND_133_o_add_26_OUT> created at line 324.
    Found 13-bit adder for signal <wait_bypass_count[12]_GND_133_o_add_31_OUT> created at line 431.
    Found 8-bit adder for signal <retry_counter_int[7]_GND_133_o_add_67_OUT> created at line 647.
    Found 17-bit comparator greater for signal <GND_133_o_time_out_counter[16]_LessThan_20_o> created at line 290
    Found 10-bit comparator greater for signal <mmcm_lock_count[9]_PWR_51_o_LessThan_26_o> created at line 323
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM> synthesized.

Synthesizing Unit <gig_eth_pcs_pma_v11_5_sync_block>.
    Related source file is "/home/goldenfleece/Dropbox/ULB/MA2/Memoire/Github/VFAT3-Testbench/Firmware/project_ipbus_ise/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_sync_block.vhd".
        INITIALISE = "00"
    Set property "ASYNC_REG = TRUE" for instance <data_sync>.
WARNING:Xst:3136 - Property "shreg_extract" (value "no") has not been applied on proper HDL object.
    Set property "MSGON = FALSE" for instance <data_sync_reg>.
WARNING:Xst:3136 - Property "shreg_extract" (value "no") has not been applied on proper HDL object.
    Summary:
	no macro.
Unit <gig_eth_pcs_pma_v11_5_sync_block> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 2
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 17-bit adder                                          : 3
 2-bit adder                                           : 1
 6-bit adder                                           : 2
 8-bit adder                                           : 2
# Registers                                            : 101
 1-bit register                                        : 67
 10-bit register                                       : 2
 12-bit register                                       : 1
 13-bit register                                       : 1
 16-bit register                                       : 4
 17-bit register                                       : 3
 2-bit register                                        : 17
 6-bit register                                        : 2
 8-bit register                                        : 4
# Comparators                                          : 3
 10-bit comparator greater                             : 2
 17-bit comparator greater                             : 1
# Multiplexers                                         : 21
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 7-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/gig_eth_pcs_pma_v11_5.ngc>.
Loading core <gig_eth_pcs_pma_v11_5> for timing and area information for instance <gig_eth_pcs_pma_core>.
WARNING:Xst:1710 - FF/Latch <RXLPMLFHOLD> (without init value) has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RXLPMHFHOLD> (without init value) has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxrundisp_double_0> (without init value) has a constant value of 0 in block <transceiver_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxrundisp_double_1> (without init value) has a constant value of 0 in block <transceiver_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <recclk_mon_count_reset> is unconnected in block <gt0_rxresetfsm_i>.

Synthesizing (advanced) Unit <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>.
The following registers are absorbed into counter <init_wait_count>: 1 register on signal <init_wait_count>.
The following registers are absorbed into counter <recclk_mon_restart_count>: 1 register on signal <recclk_mon_restart_count>.
The following registers are absorbed into counter <time_out_counter>: 1 register on signal <time_out_counter>.
The following registers are absorbed into counter <retry_counter_int>: 1 register on signal <retry_counter_int>.
The following registers are absorbed into counter <mmcm_lock_count>: 1 register on signal <mmcm_lock_count>.
The following registers are absorbed into counter <wait_bypass_count>: 1 register on signal <wait_bypass_count>.
Unit <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM> synthesized (advanced).

Synthesizing (advanced) Unit <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM>.
The following registers are absorbed into counter <init_wait_count>: 1 register on signal <init_wait_count>.
The following registers are absorbed into counter <time_out_counter>: 1 register on signal <time_out_counter>.
The following registers are absorbed into counter <mmcm_lock_count>: 1 register on signal <mmcm_lock_count>.
The following registers are absorbed into counter <retry_counter_int>: 1 register on signal <retry_counter_int>.
The following registers are absorbed into counter <wait_bypass_count>: 1 register on signal <wait_bypass_count>.
Unit <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM> synthesized (advanced).

Synthesizing (advanced) Unit <gtwizard_v2_5_gbe_gtx_init>.
The following registers are absorbed into counter <rx_cdrlock_counter>: 1 register on signal <rx_cdrlock_counter>.
Unit <gtwizard_v2_5_gbe_gtx_init> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 12
 10-bit up counter                                     : 2
 12-bit up counter                                     : 1
 13-bit up counter                                     : 1
 17-bit up counter                                     : 3
 2-bit up counter                                      : 1
 6-bit up counter                                      : 2
 8-bit up counter                                      : 2
# Registers                                            : 217
 Flip-Flops                                            : 217
# Comparators                                          : 3
 10-bit comparator greater                             : 2
 17-bit comparator greater                             : 1
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 16
 1-bit 7-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rxrundisp_double_0> (without init value) has a constant value of 0 in block <gig_eth_pcs_pma_v11_5_transceiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rxrundisp_double_1> (without init value) has a constant value of 0 in block <gig_eth_pcs_pma_v11_5_transceiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <QPLL_RESET> has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPLL_RESET> has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <QPLL_RESET> has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RXLPMLFHOLD> (without init value) has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RXDFEAGCHOLD> (without init value) has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RXDFELFHOLD> (without init value) has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RXLPMHFHOLD> (without init value) has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/FSM_0> on signal <tx_state[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 init               | 000
 assert_all_resets  | 001
 release_pll_reset  | 010
 release_mmcm_reset | 011
 wait_reset_done    | 100
 do_phase_alignment | 101
 reset_fsm_done     | 110
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/FSM_1> on signal <rx_state[1:4]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 init                 | 0000
 assert_all_resets    | 0001
 release_pll_reset    | 0010
 verify_recclk_stable | 0011
 release_mmcm_reset   | 0100
 wait_reset_done      | 0101
 do_phase_alignment   | 0110
 monitor_data_valid   | 0111
 fsm_done             | 1000
----------------------------------
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <recclk_mon_count_reset> is unconnected in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>.

Optimizing unit <gig_eth_pcs_pma_v11_5_block> ...

Optimizing unit <gig_eth_pcs_pma_v11_5_transceiver> ...

Optimizing unit <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM> ...

Optimizing unit <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM> ...
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_7> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_6> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_5> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_4> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_3> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_2> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_1> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_0> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/MMCM_RESET> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/RESET_PHALIGNMENT> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_7> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_6> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_5> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_4> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_3> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_2> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_1> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_0> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/RESET_PHALIGNMENT> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
WARNING:Xst:2677 - Node <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/MMCM_RESET> of sequential type is unconnected in block <gig_eth_pcs_pma_v11_5_block>.
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_int> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_int> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_0> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_count_0> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_1> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_count_1> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_2> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_count_2> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_3> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_count_3> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_4> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_count_4> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_5> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_count_5> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_done> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_done> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_0> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_0> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_1> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_1> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_2> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_2> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_3> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_3> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_4> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_4> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_5> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_5> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_6> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_6> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_7> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_7> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_8> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_8> 
INFO:Xst:2261 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_9> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch, which will be removed : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block gig_eth_pcs_pma_v11_5_block, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync> 
INFO:Xst:2260 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync> 
INFO:Xst:2260 - The FF/Latch <transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync> in Unit <gig_eth_pcs_pma_v11_5_block> is equivalent to the following FF/Latch : <transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_CPLLLOCK/data_sync> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 300
 Flip-Flops                                            : 300

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : gig_eth_pcs_pma_v11_5_block.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 573
#      GND                         : 2
#      INV                         : 11
#      LUT1                        : 80
#      LUT2                        : 47
#      LUT3                        : 73
#      LUT4                        : 60
#      LUT5                        : 31
#      LUT6                        : 94
#      MUXCY                       : 80
#      MUXF7                       : 7
#      VCC                         : 2
#      XORCY                       : 86
# FlipFlops/Latches                : 480
#      FD                          : 159
#      FDE                         : 27
#      FDP                         : 8
#      FDR                         : 154
#      FDRE                        : 124
#      FDS                         : 7
#      FDSE                        : 1
# Shift Registers                  : 15
#      SRL16                       : 2
#      SRLC16E                     : 13
# Clock Buffers                    : 4
#      BUFGP                       : 4
# IO Buffers                       : 97
#      IBUF                        : 49
#      OBUF                        : 48
# GigabitIOs                       : 2
#      GTXE2_CHANNEL               : 1
#      GTXE2_COMMON                : 1

Device utilization summary:
---------------------------

Selected Device : 7k325tffg900-2 


Slice Logic Utilization: 
 Number of Slice Registers:             480  out of  407600     0%  
 Number of Slice LUTs:                  411  out of  203800     0%  
    Number used as Logic:               396  out of  203800     0%  
    Number used as Memory:               15  out of  64000     0%  
       Number used as SRL:               15

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    617
   Number with an unused Flip Flop:     137  out of    617    22%  
   Number with an unused LUT:           206  out of    617    33%  
   Number of fully used LUT-FF pairs:   274  out of    617    44%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                         101
 Number of bonded IOBs:                 101  out of    500    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
independent_clock_bufg             | BUFGP                  | 109   |
userclk                            | BUFGP                  | 111   |
userclk2                           | BUFGP                  | 275   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.949ns (Maximum Frequency: 513.189MHz)
   Minimum input arrival time before clock: 1.873ns
   Maximum output required time after clock: 0.676ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'independent_clock_bufg'
  Clock period: 1.949ns (frequency: 513.189MHz)
  Total number of paths / destination ports: 1600 / 222
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 2)
  Source:            transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_counter_1 (FF)
  Destination:       transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_counter_16 (FF)
  Source Clock:      independent_clock_bufg rising
  Destination Clock: independent_clock_bufg rising

  Data Path: transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_counter_1 to transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_counter_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.236   0.631  transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_counter_1 (transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_counter_1)
     LUT5:I0->O            1   0.043   0.405  transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/GND_133_o_time_out_counter[16]_equal_22_o<16>21_SW0 (N36)
     LUT6:I4->O           17   0.043   0.429  transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/PWR_51_o_time_out_counter[16]_equal_17_o_inv1 (transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/PWR_51_o_time_out_counter[16]_equal_17_o_inv)
     FDRE:CE                   0.161          transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_counter_0
    ----------------------------------------
    Total                      1.949ns (0.483ns logic, 1.466ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'userclk'
  Clock period: 1.921ns (frequency: 520.684MHz)
  Total number of paths / destination ports: 1070 / 120
-------------------------------------------------------------------------
Delay:               1.921ns (Levels of Logic = 3)
  Source:            transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_13 (FF)
  Destination:       transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_16 (FF)
  Source Clock:      userclk rising
  Destination Clock: userclk rising

  Data Path: transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_13 to transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_13 (transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_13)
     LUT5:I0->O            3   0.043   0.507  transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/_n01741 (transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/_n01741)
     LUT6:I3->O           16   0.043   0.433  transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/_n0182_inv1_rstpot (transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/_n0182_inv1_rstpot)
     LUT3:I2->O            1   0.043   0.000  transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_1_dpot (transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_1_dpot)
     FDRE:D                   -0.000          transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_1
    ----------------------------------------
    Total                      1.921ns (0.365ns logic, 1.556ns route)
                                       (19.0% logic, 81.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'userclk2'
  Clock period: 1.837ns (frequency: 544.469MHz)
  Total number of paths / destination ports: 1119 / 466
-------------------------------------------------------------------------
Delay:               1.837ns (Levels of Logic = 2)
  Source:            gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXBUFSTATUS_INT_1 (FF)
  Destination:       gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/GOOD_CGS_1 (FF)
  Source Clock:      userclk2 rising
  Destination Clock: userclk2 rising

  Data Path: gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RXBUFSTATUS_INT_1 to gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/GOOD_CGS_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.236   0.620  U0/gpcs_pma_inst/RXBUFSTATUS_INT_1 (U0/gpcs_pma_inst/RXBUFSTATUS_INT<1>)
     LUT5:I0->O            8   0.043   0.389  U0/gpcs_pma_inst/SYNCHRONISATION/CGBAD1 (U0/gpcs_pma_inst/SYNCHRONISATION/CGBAD)
     LUT5:I4->O            2   0.043   0.344  U0/gpcs_pma_inst/SYNCHRONISATION/_n0103_inv1 (U0/gpcs_pma_inst/SYNCHRONISATION/_n0103_inv)
     FDRE:CE                   0.161          U0/gpcs_pma_inst/SYNCHRONISATION/GOOD_CGS_0
    ----------------------------------------
    Total                      1.837ns (0.483ns logic, 1.354ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'independent_clock_bufg'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.315ns (Levels of Logic = 2)
  Source:            pma_reset (PAD)
  Destination:       transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd2 (FF)
  Destination Clock: independent_clock_bufg rising

  Data Path: pma_reset to transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.618  pma_reset_IBUF (pma_reset_IBUF)
     LUT6:I0->O           10   0.043   0.389  transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/SOFT_RESET_GND_133_o_OR_68_o1 (transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/SOFT_RESET_GND_133_o_OR_68_o)
     FDR:R                     0.264          transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/rx_state_FSM_FFd3
    ----------------------------------------
    Total                      1.315ns (0.307ns logic, 1.008ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'userclk2'
  Total number of paths / destination ports: 32 / 21
-------------------------------------------------------------------------
Offset:              1.873ns (Levels of Logic = 5)
  Source:            gmii_txd<3> (PAD)
  Destination:       gig_eth_pcs_pma_core/U0/gpcs_pma_inst/TRANSMITTER/V (FF)
  Destination Clock: userclk2 rising

  Data Path: gmii_txd<3> to gig_eth_pcs_pma_core/U0/gpcs_pma_inst/TRANSMITTER/V
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.618  gmii_txd_3_IBUF (gmii_txd_3_IBUF)
     begin scope: 'gig_eth_pcs_pma_core:gmii_txd<3>'
     LUT6:I0->O            1   0.043   0.522  U0/gpcs_pma_inst/TRANSMITTER/TX_EN_REG1_XMIT_DATA_INT_AND_20_o1 (U0/gpcs_pma_inst/TRANSMITTER/TX_EN_REG1_XMIT_DATA_INT_AND_20_o1)
     LUT6:I2->O            1   0.043   0.603  U0/gpcs_pma_inst/TRANSMITTER/TX_EN_REG1_XMIT_DATA_INT_AND_20_o2 (U0/gpcs_pma_inst/TRANSMITTER/TX_EN_REG1_XMIT_DATA_INT_AND_20_o2)
     LUT6:I1->O            1   0.043   0.000  U0/gpcs_pma_inst/TRANSMITTER/V_glue_set (U0/gpcs_pma_inst/TRANSMITTER/V_glue_set)
     FDR:D                    -0.000          U0/gpcs_pma_inst/TRANSMITTER/V
    ----------------------------------------
    Total                      1.873ns (0.129ns logic, 1.744ns route)
                                       (6.9% logic, 93.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'userclk2'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              0.676ns (Levels of Logic = 2)
  Source:            gig_eth_pcs_pma_core/U0/gpcs_pma_inst/CONFIGURATION_VECTOR_REG_3 (FF)
  Destination:       gmii_isolate (PAD)
  Source Clock:      userclk2 rising

  Data Path: gig_eth_pcs_pma_core/U0/gpcs_pma_inst/CONFIGURATION_VECTOR_REG_3 to gmii_isolate
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.236   0.440  U0/gpcs_pma_inst/CONFIGURATION_VECTOR_REG_3 (gmii_isolate)
     end scope: 'gig_eth_pcs_pma_core:gmii_isolate'
     OBUF:I->O                 0.000          gmii_isolate_OBUF (gmii_isolate)
    ----------------------------------------
    Total                      0.676ns (0.236ns logic, 0.440ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock independent_clock_bufg
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
independent_clock_bufg|    1.949|         |         |         |
userclk               |    0.587|         |         |         |
userclk2              |    0.575|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock userclk
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
independent_clock_bufg|    0.580|         |         |         |
userclk               |    1.921|         |         |         |
userclk2              |    0.978|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock userclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
userclk        |    0.575|         |         |         |
userclk2       |    1.837|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 9.36 secs
 
--> 


Total memory usage is 531188 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   63 (   0 filtered)
Number of infos    :   47 (   0 filtered)

