{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733071728066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733071728066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  1 18:48:47 2024 " "Processing started: Sun Dec  1 18:48:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733071728066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071728066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off niosv_g_soc_epcs_sdram_iic -c niosv_g_soc_epcs_sdram_iic_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off niosv_g_soc_epcs_sdram_iic -c niosv_g_soc_epcs_sdram_iic_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071728066 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071728321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733071728342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733071728342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/niosv_g_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/niosv_g_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC " "Found entity 1: NIOSV_G_SOC" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_irq_mapper " "Found entity 1: NIOSV_G_SOC_irq_mapper" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_irq_mapper.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733854 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_mux " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_mux" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_demux_004 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_demux_004" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_demux_001 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_demux_001" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_rsp_demux " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_rsp_demux" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_cmd_mux " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_cmd_mux" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002 " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_cmd_demux " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_cmd_demux" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733868 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733868 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733868 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733868 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733071733871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733872 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733071733873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733878 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733071733880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733071733880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_010_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_010_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733880 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router_010 " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router_010" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733071733881 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733071733881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_006_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_006_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733882 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router_006 " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router_006" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733071733882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733071733883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_004_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_004_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733883 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router_004 " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router_004" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733883 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733071733884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733071733884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_002_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_002_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733884 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router_002 " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router_002" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel NIOSV_G_SOC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733071733885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel NIOSV_G_SOC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at NIOSV_G_SOC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1733071733885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_mm_interconnect_0_router_default_decode " "Found entity 1: NIOSV_G_SOC_mm_interconnect_0_router_default_decode" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733885 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_mm_interconnect_0_router " "Found entity 2: NIOSV_G_SOC_mm_interconnect_0_router" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_soc_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_soc_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_SOC_SYS_ID " "Found entity 1: NIOSV_G_SOC_SOC_SYS_ID" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SOC_SYS_ID.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SOC_SYS_ID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_serial_uart_com.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_serial_uart_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_SERIAL_UART_COM_tx " "Found entity 1: NIOSV_G_SOC_SERIAL_UART_COM_tx" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733893 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source " "Found entity 2: NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733893 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSV_G_SOC_SERIAL_UART_COM_rx " "Found entity 3: NIOSV_G_SOC_SERIAL_UART_COM_rx" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733893 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSV_G_SOC_SERIAL_UART_COM_regs " "Found entity 4: NIOSV_G_SOC_SERIAL_UART_COM_regs" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733893 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSV_G_SOC_SERIAL_UART_COM " "Found entity 5: NIOSV_G_SOC_SERIAL_UART_COM" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_sdram_controller_data.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_sdram_controller_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module " "Found entity 1: NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733895 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_SDRAM_CONTROLLER_DATA " "Found entity 2: NIOSV_G_SOC_SDRAM_CONTROLLER_DATA" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733895 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component.v(236) " "Verilog HDL warning at NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1733071733896 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component.v(237) " "Verilog HDL warning at NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1733071733896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_sdram_controller_data_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_sdram_controller_data_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component_ram_module " "Found entity 1: NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component_ram_module" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733897 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component " "Found entity 2: NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_niosv_g_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_niosv_g_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_NIOSV_G_CPU " "Found entity 1: NIOSV_G_SOC_NIOSV_G_CPU" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_niosv_g_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_niosv_g_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper " "Found entity 1: NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_dm_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_dm_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_dm_def (SystemVerilog) (NIOSV_G_SOC) " "Found design unit 1: niosv_dm_def (SystemVerilog) (NIOSV_G_SOC)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_def.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_def.sv" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071733971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071733971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_ram " "Found entity 1: niosv_ram" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_dm_jtag2mm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_dm_jtag2mm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_jtag2mm " "Found entity 1: niosv_dm_jtag2mm" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_dm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_dm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_top " "Found entity 1: niosv_dm_top" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_top.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_debug_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_debug_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_debug_module " "Found entity 1: niosv_debug_module" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_debug_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_debug_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_debug_rom " "Found entity 1: niosv_debug_rom" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_rom.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_rom.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734292 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer_bundle ../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v " "Entity \"altera_std_synchronizer_bundle\" obtained from \"../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v\" instead of from Quartus Prime megafunction library" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1733071734293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_bundle " "Found entity 1: altera_std_synchronizer_bundle" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734293 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer ../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1733071734294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_timer_msip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_timer_msip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_timer_msip " "Found entity 1: niosv_timer_msip" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_timer_msip.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_timer_msip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_opcode_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_opcode_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_opcode_def (SystemVerilog) (NIOSV_G_SOC) " "Found design unit 1: niosv_opcode_def (SystemVerilog) (NIOSV_G_SOC)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_opcode_def.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_opcode_def.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_mem_op_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_mem_op_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_mem_op_state " "Found entity 1: niosv_mem_op_state" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_mem_op_state.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_mem_op_state.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_reg_file " "Found entity 1: niosv_reg_file" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_reg_file.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_reg_file.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csr " "Found entity 1: niosv_csr" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_csr.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_csr.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_interrupt_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_interrupt_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_interrupt_handler " "Found entity 1: niosv_interrupt_handler" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_interrupt_handler.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_interrupt_handler.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_multiplier " "Found entity 1: niosv_multiplier" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_divider " "Found entity 1: niosv_divider" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_divider.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_divider.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_instr_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_instr_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_instr_buffer " "Found entity 1: niosv_instr_buffer" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_instr_buffer.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_instr_buffer.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_32dec.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_32dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_32dec_altecc_decoder_jqe " "Found entity 1: niosv_altecc_32dec_altecc_decoder_jqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32dec.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32dec.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734905 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_32dec " "Found entity 2: niosv_altecc_32dec" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32dec.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32dec.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_32enc.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_32enc.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_32enc_altecc_encoder_08b " "Found entity 1: niosv_altecc_32enc_altecc_encoder_08b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32enc.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32enc.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734962 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_32enc " "Found entity 2: niosv_altecc_32enc" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32enc.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_32enc.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071734962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071734962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec20.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec20.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec20_altecc_decoder_cqe " "Found entity 1: niosv_altecc_dec20_altecc_decoder_cqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec20.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec20.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735027 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec20 " "Found entity 2: niosv_altecc_dec20" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec20.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec20.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc20.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc20.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc20_altecc_encoder_p7b " "Found entity 1: niosv_altecc_enc20_altecc_encoder_p7b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc20.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc20.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735096 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc20 " "Found entity 2: niosv_altecc_enc20" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc20.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc20.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec21.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec21.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec21_altecc_decoder_eqe " "Found entity 1: niosv_altecc_dec21_altecc_decoder_eqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec21.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec21.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735166 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec21 " "Found entity 2: niosv_altecc_dec21" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec21.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec21.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc21.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc21.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc21_altecc_encoder_r7b " "Found entity 1: niosv_altecc_enc21_altecc_encoder_r7b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc21.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc21.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735231 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc21 " "Found entity 2: niosv_altecc_enc21" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc21.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc21.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec22.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec22.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec22_altecc_decoder_gqe " "Found entity 1: niosv_altecc_dec22_altecc_decoder_gqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec22.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec22.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735301 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec22 " "Found entity 2: niosv_altecc_dec22" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec22.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec22.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc22.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc22.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc22_altecc_encoder_t7b " "Found entity 1: niosv_altecc_enc22_altecc_encoder_t7b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc22.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc22.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735364 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc22 " "Found entity 2: niosv_altecc_enc22" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc22.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc22.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec23.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec23.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec23_altecc_decoder_iqe " "Found entity 1: niosv_altecc_dec23_altecc_decoder_iqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec23.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec23.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735438 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec23 " "Found entity 2: niosv_altecc_dec23" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec23.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec23.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc23.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc23.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc23_altecc_encoder_v7b " "Found entity 1: niosv_altecc_enc23_altecc_encoder_v7b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc23.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc23.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735499 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc23 " "Found entity 2: niosv_altecc_enc23" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc23.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc23.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec24.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec24.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec24_altecc_decoder_bqe " "Found entity 1: niosv_altecc_dec24_altecc_decoder_bqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec24.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec24.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735561 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec24 " "Found entity 2: niosv_altecc_dec24" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec24.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec24.v" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc24.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc24.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc24_altecc_encoder_o7b " "Found entity 1: niosv_altecc_enc24_altecc_encoder_o7b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc24.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc24.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735615 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc24 " "Found entity 2: niosv_altecc_enc24" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc24.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc24.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec25.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec25.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec25_altecc_decoder_dqe " "Found entity 1: niosv_altecc_dec25_altecc_decoder_dqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec25.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec25.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735677 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec25 " "Found entity 2: niosv_altecc_dec25" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec25.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec25.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc25.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc25.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc25_altecc_encoder_q7b " "Found entity 1: niosv_altecc_enc25_altecc_encoder_q7b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc25.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc25.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735733 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc25 " "Found entity 2: niosv_altecc_enc25" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc25.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc25.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec26.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_dec26.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_dec26_altecc_decoder_fqe " "Found entity 1: niosv_altecc_dec26_altecc_decoder_fqe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec26.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec26.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735796 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_dec26 " "Found entity 2: niosv_altecc_dec26" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec26.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_dec26.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc26.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_altecc_enc26.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_altecc_enc26_altecc_encoder_s7b " "Found entity 1: niosv_altecc_enc26_altecc_encoder_s7b" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc26.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc26.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735852 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_altecc_enc26 " "Found entity 2: niosv_altecc_enc26" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc26.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_altecc_enc26.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_ecc_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_ecc_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_ecc_ram " "Found entity 1: niosv_ecc_ram" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ecc_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ecc_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_enc_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_enc_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_enc_dec " "Found entity 1: niosv_enc_dec" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_enc_dec.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_enc_dec.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071735952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071735952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_tcm_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_tcm_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_tcm_ram " "Found entity 1: niosv_tcm_ram" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_tcm_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071736008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_victim_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_victim_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_victim_buffer " "Found entity 1: niosv_victim_buffer" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071736063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_alu " "Found entity 1: niosv_g_alu" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_alu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_alu.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071736121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_fetch " "Found entity 1: niosv_g_fetch" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fetch.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fetch.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071736188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_dcache.sv 3 3 " "Found 3 design units, including 3 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_dcache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_dcache " "Found entity 1: niosv_g_dcache" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736318 ""} { "Info" "ISGN_ENTITY_NAME" "2 dcache_mem_op_state " "Found entity 2: dcache_mem_op_state" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736318 ""} { "Info" "ISGN_ENTITY_NAME" "3 dtcs_mem_op_state_slv " "Found entity 3: dtcs_mem_op_state_slv" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 1925 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071736318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_instr_cache.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_instr_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_instr_cache " "Found entity 1: niosv_g_instr_cache" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736415 ""} { "Info" "ISGN_ENTITY_NAME" "2 itcs_mem_op_state_slv " "Found entity 2: itcs_mem_op_state_slv" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" 1259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071736415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_fp_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_fp_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_g_fp_def (SystemVerilog) (NIOSV_G_SOC) " "Found design unit 1: niosv_g_fp_def (SystemVerilog) (NIOSV_G_SOC)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fp_def.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fp_def.sv" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071736473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_fpu.sv 22 22 " "Found 22 design units, including 22 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_fpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_fpu " "Found entity 1: niosv_g_fpu" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_g_fpu_classifier " "Found entity 2: niosv_g_fpu_classifier" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosv_g_fpu_E_to_fpr_ops " "Found entity 3: niosv_g_fpu_E_to_fpr_ops" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosv_g_fpu_E_to_gpr_ops " "Found entity 4: niosv_g_fpu_E_to_gpr_ops" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 759 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosv_g_fp32_fclass " "Found entity 5: niosv_g_fp32_fclass" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 802 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosv_g_fpu_int_to_fp32 " "Found entity 6: niosv_g_fpu_int_to_fp32" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 875 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosv_g_fpu_fp32_to_int " "Found entity 7: niosv_g_fpu_fp32_to_int" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosv_g_fpu_fp32_min_max " "Found entity 8: niosv_g_fpu_fp32_min_max" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 1117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosv_g_fpu_fp32_dsp_adder " "Found entity 9: niosv_g_fpu_fp32_dsp_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 1189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosv_g_fpu_fp32_dsp_fused_multiplier " "Found entity 10: niosv_g_fpu_fp32_dsp_fused_multiplier" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 1332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosv_g_fpu_generic_fp32_dsp_adder " "Found entity 11: niosv_g_fpu_generic_fp32_dsp_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 1594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosv_g_fpu_soft_float_multiply_add_ops " "Found entity 12: niosv_g_fpu_soft_float_multiply_add_ops" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 1761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosv_g_fpu_fp32_divider " "Found entity 13: niosv_g_fpu_fp32_divider" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2049 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosv_g_fpu_fp32_sqrt " "Found entity 14: niosv_g_fpu_fp32_sqrt" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2098 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosv_g_fpu_tennm_fp32_adder " "Found entity 15: niosv_g_fpu_tennm_fp32_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosv_g_fpu_tennm_fp32_multiplier " "Found entity 16: niosv_g_fpu_tennm_fp32_multiplier" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosv_g_fpu_fourteennm_fp32_adder " "Found entity 17: niosv_g_fpu_fourteennm_fp32_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosv_g_fpu_fourteennm_fp32_multiplier " "Found entity 18: niosv_g_fpu_fourteennm_fp32_multiplier" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosv_g_fpu_twentynm_fp32_adder " "Found entity 19: niosv_g_fpu_twentynm_fp32_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosv_g_fpu_twentynm_fp32_multiplier " "Found entity 20: niosv_g_fpu_twentynm_fp32_multiplier" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosv_g_fpu_cyclone10gx_fp32_adder " "Found entity 21: niosv_g_fpu_cyclone10gx_fp32_adder" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""} { "Info" "ISGN_ENTITY_NAME" "22 niosv_g_fpu_cyclone10gx_fp32_multiplier " "Found entity 22: niosv_g_fpu_cyclone10gx_fp32_multiplier" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071736668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/int33_to_fp32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/int33_to_fp32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int33_to_fp32 " "Found entity 1: int33_to_fp32" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/int33_to_fp32.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/int33_to_fp32.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071736751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_to_int32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_to_int32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_to_int32 " "Found entity 1: fp32_to_int32" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_to_int32.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_to_int32.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071736836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_to_uint32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_to_uint32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_to_uint32 " "Found entity 1: fp32_to_uint32" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_to_uint32.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_to_uint32.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071736914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071736914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_alu_cycloneivgx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_alu_cycloneivgx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_alu_cycloneivgx " "Found entity 1: fp32_alu_cycloneivgx" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_mult_cycloneivgx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_mult_cycloneivgx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_mult_cycloneivgx " "Found entity 1: fp32_mult_cycloneivgx" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_div " "Found entity 1: fp32_div" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_div.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_div.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_sqrt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/fp32_sqrt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp32_sqrt " "Found entity 1: fp32_sqrt" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_dspba_library_ver.sv 4 4 " "Found 4 design units, including 4 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_dspba_library_ver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_dspba_delay_ver " "Found entity 1: niosv_g_dspba_delay_ver" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737398 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosv_g_dspba_sync_reg_ver " "Found entity 2: niosv_g_dspba_sync_reg_ver" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737398 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosv_g_dspba_pipe " "Found entity 3: niosv_g_dspba_pipe" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737398 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosv_g_dspba_dcfifo_mixed_widths " "Found entity 4: niosv_g_dspba_dcfifo_mixed_widths" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/instr_decoder_niosv_g_soc_niosv_g_cpu_hart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/instr_decoder_niosv_g_soc_niosv_g_cpu_hart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart " "Found entity 1: instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_core_niosv_g_soc_niosv_g_cpu_hart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_core_niosv_g_soc_niosv_g_cpu_hart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart " "Found entity 1: niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_niosv_g_cpu_hart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_niosv_g_cpu_hart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_NIOSV_G_CPU_hart " "Found entity 1: NIOSV_G_SOC_NIOSV_G_CPU_hart" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_jtag_uart_com.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_jtag_uart_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_JTAG_UART_COM_sim_scfifo_w " "Found entity 1: NIOSV_G_SOC_JTAG_UART_COM_sim_scfifo_w" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737408 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_JTAG_UART_COM_scfifo_w " "Found entity 2: NIOSV_G_SOC_JTAG_UART_COM_scfifo_w" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737408 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSV_G_SOC_JTAG_UART_COM_sim_scfifo_r " "Found entity 3: NIOSV_G_SOC_JTAG_UART_COM_sim_scfifo_r" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737408 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSV_G_SOC_JTAG_UART_COM_scfifo_r " "Found entity 4: NIOSV_G_SOC_JTAG_UART_COM_scfifo_r" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737408 ""} { "Info" "ISGN_ENTITY_NAME" "5 NIOSV_G_SOC_JTAG_UART_COM " "Found entity 5: NIOSV_G_SOC_JTAG_UART_COM" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_gpo2_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_gpo2_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_GPO2_LEDG " "Found entity 1: NIOSV_G_SOC_GPO2_LEDG" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_GPO2_LEDG.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_GPO2_LEDG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_gpi1_dipsw.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_gpi1_dipsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_GPI1_DIPSW " "Found entity 1: NIOSV_G_SOC_GPI1_DIPSW" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_GPI1_DIPSW.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_GPI1_DIPSW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_gpi0_btn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_gpi0_btn.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_GPI0_BTN " "Found entity 1: NIOSV_G_SOC_GPI0_BTN" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_GPI0_BTN.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_GPI0_BTN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG " "Found entity 1: NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog_epcq_controller_instance_name.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog_epcq_controller_instance_name.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name " "Found entity 1: NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_epcq_controller_arb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_epcq_controller_arb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_epcq_controller_arb " "Found entity 1: altera_epcq_controller_arb" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller_arb.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller_arb.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_epcq_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/altera_epcq_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_epcq_controller " "Found entity 1: altera_epcq_controller" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog_asmi_parallel_instance_name.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog_asmi_parallel_instance_name.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name " "Found entity 1: NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog_asmi_parallel_instance_name_asmi_parallel_instance_name.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_epcs_flash_controller_prog_asmi_parallel_instance_name_asmi_parallel_instance_name.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name " "Found entity 1: NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_altpll_clks.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/niosv_g_soc/synthesis/submodules/niosv_g_soc_altpll_clks.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c " "Found entity 1: NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737441 ""} { "Info" "ISGN_ENTITY_NAME" "2 NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6 " "Found entity 2: NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737441 ""} { "Info" "ISGN_ENTITY_NAME" "3 NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2 " "Found entity 3: NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737441 ""} { "Info" "ISGN_ENTITY_NAME" "4 NIOSV_G_SOC_ALTPLL_CLKS " "Found entity 4: NIOSV_G_SOC_ALTPLL_CLKS" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737441 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "niosv_g_soc_epcs_sdram_iic_top.sv(47) " "Verilog HDL information at niosv_g_soc_epcs_sdram_iic_top.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/niosv_g_soc_epcs_sdram_iic_top.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733071737442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/public/github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_g_soc_epcs_sdram_iic_top " "Found entity 1: niosv_g_soc_epcs_sdram_iic_top" {  } { { "../hdl/niosv_g_soc_epcs_sdram_iic_top.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737442 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v(318) " "Verilog HDL or VHDL warning at NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v(318): conditional expression evaluates to a constant" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1733071737507 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v(328) " "Verilog HDL or VHDL warning at NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v(328): conditional expression evaluates to a constant" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1733071737507 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v(338) " "Verilog HDL or VHDL warning at NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v(338): conditional expression evaluates to a constant" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1733071737507 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v(682) " "Verilog HDL or VHDL warning at NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v(682): conditional expression evaluates to a constant" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1733071737508 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "niosv_g_soc_epcs_sdram_iic_top " "Elaborating entity \"niosv_g_soc_epcs_sdram_iic_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733071737557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC NIOSV_G_SOC:NIOSV_G_SOC_inst " "Elaborating entity \"NIOSV_G_SOC\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\"" {  } { { "../hdl/niosv_g_soc_epcs_sdram_iic_top.sv" "NIOSV_G_SOC_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_ALTPLL_CLKS NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks " "Elaborating entity \"NIOSV_G_SOC_ALTPLL_CLKS\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "altpll_clks" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2 " "Elaborating entity \"NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "stdsync2" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2\|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3 " "Elaborating entity \"NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_G_SOC_ALTPLL_CLKS_stdsync_sv6:stdsync2\|NIOSV_G_SOC_ALTPLL_CLKS_dffpipe_l2c:dffpipe3\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "dffpipe3" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1 " "Elaborating entity \"NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_ALTPLL_CLKS:altpll_clks\|NIOSV_G_SOC_ALTPLL_CLKS_altpll_dch2:sd1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "sd1" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog " "Elaborating entity \"NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "epcs_flash_controller_prog" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst " "Elaborating entity \"NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" "epcq_controller_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_epcq_controller_arb NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst\|altera_epcq_controller_arb:epcq_controller_instance_name " "Elaborating entity \"altera_epcq_controller_arb\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst\|altera_epcq_controller_arb:epcq_controller_instance_name\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name.v" "epcq_controller_instance_name" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_epcq_controller NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst\|altera_epcq_controller_arb:epcq_controller_instance_name\|altera_epcq_controller:controller " "Elaborating entity \"altera_epcq_controller\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst\|altera_epcq_controller_arb:epcq_controller_instance_name\|altera_epcq_controller:controller\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller_arb.sv" "controller" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller_arb.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737660 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_sce_combi altera_epcq_controller.sv(116) " "Verilog HDL or VHDL warning at altera_epcq_controller.sv(116): object \"write_sce_combi\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071737661 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_n_reg altera_epcq_controller.sv(126) " "Verilog HDL or VHDL warning at altera_epcq_controller.sv(126): object \"reset_n_reg\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071737661 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_sce altera_epcq_controller.sv(139) " "Verilog HDL or VHDL warning at altera_epcq_controller.sv(139): object \"temp_sce\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_epcq_controller.sv" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071737661 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_epcq_controller_instance_name:epcq_controller_inst|altera_epcq_controller_arb:epcq_controller_instance_name|altera_epcq_controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst " "Elaborating entity \"NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" "asmi_parallel_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name " "Elaborating entity \"NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name.v" "asmi_parallel_instance_name" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737689 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegal_write_prot_reg NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v(149) " "Verilog HDL or VHDL warning at NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v(149): object \"illegal_write_prot_reg\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071737690 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr " "Elaborating entity \"a_graycounter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "addbyte_cntr" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 3 " "Parameter \"width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071737736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type a_graycounter " "Parameter \"lpm_type\" = \"a_graycounter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071737736 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071737736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9vg " "Found entity 1: a_graycounter_9vg" {  } { { "db/a_graycounter_9vg.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/a_graycounter_9vg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9vg NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr\|a_graycounter_9vg:auto_generated " "Elaborating entity \"a_graycounter_9vg\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:addbyte_cntr\|a_graycounter_9vg:auto_generated\"" {  } { { "a_graycounter.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_graycounter.tdf" 51 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr " "Elaborating entity \"a_graycounter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "spstage_cntr" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 440 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 2 " "Parameter \"width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071737779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type a_graycounter " "Parameter \"lpm_type\" = \"a_graycounter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071737779 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 440 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071737779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8vg " "Found entity 1: a_graycounter_8vg" {  } { { "db/a_graycounter_8vg.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/a_graycounter_8vg.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8vg NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr\|a_graycounter_8vg:auto_generated " "Elaborating entity \"a_graycounter_8vg\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|a_graycounter:spstage_cntr\|a_graycounter_8vg:auto_generated\"" {  } { { "a_graycounter.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/a_graycounter.tdf" 51 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5 " "Elaborating entity \"lpm_compare\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "cmpr5" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1647 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071737833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071737833 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1647 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071737833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7pd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7pd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7pd " "Found entity 1: cmpr_7pd" {  } { { "db/cmpr_7pd.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/cmpr_7pd.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7pd NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5\|cmpr_7pd:auto_generated " "Elaborating entity \"cmpr_7pd\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_compare:cmpr5\|cmpr_7pd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr " "Elaborating entity \"lpm_counter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "pgwr_data_cntr" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1699 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071737900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071737900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071737900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071737900 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1699 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071737900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_haj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_haj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_haj " "Found entity 1: cntr_haj" {  } { { "db/cntr_haj.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/cntr_haj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071737923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071737923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_haj NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr\|cntr_haj:auto_generated " "Elaborating entity \"cntr_haj\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|lpm_counter:pgwr_data_cntr\|cntr_haj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071737924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4 " "Elaborating entity \"scfifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "scfifo4" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1751 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 258 " "Parameter \"lpm_numwords\" = \"258\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738039 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 1751 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071738039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3em.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3em.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3em " "Found entity 1: scfifo_3em" {  } { { "db/scfifo_3em.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/scfifo_3em.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071738062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071738062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3em NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated " "Elaborating entity \"scfifo_3em\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_abs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_abs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_abs " "Found entity 1: a_dpfifo_abs" {  } { { "db/a_dpfifo_abs.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/a_dpfifo_abs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071738074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071738074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_abs NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo " "Elaborating entity \"a_dpfifo_abs\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\"" {  } { { "db/scfifo_3em.tdf" "dpfifo" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/scfifo_3em.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_48e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_48e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_48e " "Found entity 1: a_fefifo_48e" {  } { { "db/a_fefifo_48e.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/a_fefifo_48e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071738087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071738087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_48e NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|a_fefifo_48e:fifo_state " "Elaborating entity \"a_fefifo_48e\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|a_fefifo_48e:fifo_state\"" {  } { { "db/a_dpfifo_abs.tdf" "fifo_state" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/a_dpfifo_abs.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_go7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_go7 " "Found entity 1: cntr_go7" {  } { { "db/cntr_go7.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/cntr_go7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071738115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071738115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_go7 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|a_fefifo_48e:fifo_state\|cntr_go7:count_usedw " "Elaborating entity \"cntr_go7\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|a_fefifo_48e:fifo_state\|cntr_go7:count_usedw\"" {  } { { "db/a_fefifo_48e.tdf" "count_usedw" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/a_fefifo_48e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2lm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2lm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2lm1 " "Found entity 1: altsyncram_2lm1" {  } { { "db/altsyncram_2lm1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_2lm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071738145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071738145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2lm1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|altsyncram_2lm1:FIFOram " "Elaborating entity \"altsyncram_2lm1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|altsyncram_2lm1:FIFOram\"" {  } { { "db/a_dpfifo_abs.tdf" "FIFOram" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/a_dpfifo_abs.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ob " "Found entity 1: cntr_4ob" {  } { { "db/cntr_4ob.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/cntr_4ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071738175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071738175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ob NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|cntr_4ob:rd_ptr_count " "Elaborating entity \"cntr_4ob\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|scfifo:scfifo4\|scfifo_3em:auto_generated\|a_dpfifo_abs:dpfifo\|cntr_4ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_abs.tdf" "rd_ptr_count" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/a_dpfifo_abs.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_GPI0_BTN NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_GPI0_BTN:gpi0_btn " "Elaborating entity \"NIOSV_G_SOC_GPI0_BTN\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_GPI0_BTN:gpi0_btn\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "gpi0_btn" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_GPI1_DIPSW NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_GPI1_DIPSW:gpi1_dipsw " "Elaborating entity \"NIOSV_G_SOC_GPI1_DIPSW\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_GPI1_DIPSW:gpi1_dipsw\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "gpi1_dipsw" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_GPO2_LEDG NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_GPO2_LEDG:gpo2_ledg " "Elaborating entity \"NIOSV_G_SOC_GPO2_LEDG\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_GPO2_LEDG:gpo2_ledg\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "gpo2_ledg" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_JTAG_UART_COM NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com " "Elaborating entity \"NIOSV_G_SOC_JTAG_UART_COM\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "jtag_uart_com" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_JTAG_UART_COM_scfifo_w NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w " "Elaborating entity \"NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "wfifo" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738306 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071738306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5t21 " "Found entity 1: scfifo_5t21" {  } { { "db/scfifo_5t21.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/scfifo_5t21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071738330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071738330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5t21 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated " "Elaborating entity \"scfifo_5t21\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7211.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7211.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7211 " "Found entity 1: a_dpfifo_7211" {  } { { "db/a_dpfifo_7211.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/a_dpfifo_7211.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071738341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071738341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7211 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo " "Elaborating entity \"a_dpfifo_7211\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\"" {  } { { "db/scfifo_5t21.tdf" "dpfifo" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/scfifo_5t21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_pdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_pdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_pdf " "Found entity 1: a_fefifo_pdf" {  } { { "db/a_fefifo_pdf.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/a_fefifo_pdf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071738353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071738353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_pdf NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|a_fefifo_pdf:fifo_state " "Elaborating entity \"a_fefifo_pdf\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|a_fefifo_pdf:fifo_state\"" {  } { { "db/a_dpfifo_7211.tdf" "fifo_state" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/a_dpfifo_7211.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eo7 " "Found entity 1: cntr_eo7" {  } { { "db/cntr_eo7.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/cntr_eo7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071738382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071738382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_eo7 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|a_fefifo_pdf:fifo_state\|cntr_eo7:count_usedw " "Elaborating entity \"cntr_eo7\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|a_fefifo_pdf:fifo_state\|cntr_eo7:count_usedw\"" {  } { { "db/a_fefifo_pdf.tdf" "count_usedw" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/a_fefifo_pdf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rlo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rlo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rlo1 " "Found entity 1: altsyncram_rlo1" {  } { { "db/altsyncram_rlo1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_rlo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071738411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071738411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rlo1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|altsyncram_rlo1:FIFOram " "Elaborating entity \"altsyncram_rlo1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|altsyncram_rlo1:FIFOram\"" {  } { { "db/a_dpfifo_7211.tdf" "FIFOram" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/a_dpfifo_7211.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/cntr_2ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071738440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071738440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|cntr_2ob:rd_ptr_count " "Elaborating entity \"cntr_2ob\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_w:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_w\|scfifo:wfifo\|scfifo_5t21:auto_generated\|a_dpfifo_7211:dpfifo\|cntr_2ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_7211.tdf" "rd_ptr_count" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/a_dpfifo_7211.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_JTAG_UART_COM_scfifo_r NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r " "Elaborating entity \"NIOSV_G_SOC_JTAG_UART_COM_scfifo_r\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|NIOSV_G_SOC_JTAG_UART_COM_scfifo_r:the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "the_NIOSV_G_SOC_JTAG_UART_COM_scfifo_r" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 7 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 7 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738635 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071738635 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071738635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071738928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_JTAG_UART_COM:jtag_uart_com\|alt_jtag_atlantic:NIOSV_G_SOC_JTAG_UART_COM_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_NIOSV_G_CPU NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu " "Elaborating entity \"NIOSV_G_SOC_NIOSV_G_CPU\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "niosv_g_cpu" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_NIOSV_G_CPU_hart NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart " "Elaborating entity \"NIOSV_G_SOC_NIOSV_G_CPU_hart\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" "hart" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_ci_f7 NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(275) " "Verilog HDL or VHDL warning at NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(275): object \"core_ci_f7\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739066 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst " "Elaborating entity \"niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "core_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739081 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "W_instr_valid niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(328) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(328): object \"W_instr_valid\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739084 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_nxt_seq_pc niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(335) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(335): object \"M0_nxt_seq_pc\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739084 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "W_instr_word niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(357) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(357): object \"W_instr_word\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739084 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_mem_op niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(465) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(465): object \"M0_mem_op\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 465 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739085 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_jmp niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(471) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(471): object \"E_jmp\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739085 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_ebreak_instr niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(472) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(472): object \"E_ebreak_instr\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739085 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_ecall_instr niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(473) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(473): object \"E_ecall_instr\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739085 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E_rs1_fpr_val niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(539) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(539): object \"E_rs1_fpr_val\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 539 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739085 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_rs1_gpr_val niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(543) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(543): object \"M0_rs1_gpr_val\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 543 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739085 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_multicycle_instr_done niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(549) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(549): object \"M0_multicycle_instr_done\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 549 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739085 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I_expn_type niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(619) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(619): object \"I_expn_type\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 619 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739085 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "W_expn_type niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(624) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(624): object \"W_expn_type\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 624 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739085 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_instr_incorrect niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(765) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(765): object \"M0_instr_incorrect\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 765 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739086 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_itag_incorrect niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(768) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(768): object \"M0_itag_incorrect\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739086 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_ecc_rs1 niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(797) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(797): object \"M0_ecc_rs1\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 797 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739086 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M0_ecc_rs2 niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(798) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(798): object \"M0_ecc_rs2\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 798 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739086 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ecc_src niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(801) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(801): object \"ecc_src\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 801 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739086 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I_ebreak_instr niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1050) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1050): object \"I_ebreak_instr\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1050 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739086 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I_ecall_instr niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1051) " "Verilog HDL or VHDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1051): object \"I_ecall_instr\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1051 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739086 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(813) " "Verilog HDL assignment warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(813): truncated value with size 32 to match size of target (1)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733071739086 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1237) " "Verilog HDL assignment warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1237): truncated value with size 4 to match size of target (2)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733071739091 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1699) " "Verilog HDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1699): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1699 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1733071739094 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1699) " "Verilog HDL Case Statement warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1699): incomplete case statement has no default case item" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1699 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1733071739094 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1712) " "Verilog HDL warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1712): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1712 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1733071739095 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1712) " "Verilog HDL Case Statement warning at niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(1712): incomplete case statement has no default case item" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1712 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1733071739095 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_fetch NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fetch:instr_fetch_inst " "Elaborating entity \"niosv_g_fetch\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fetch:instr_fetch_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "instr_fetch_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_instr_buffer NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fetch:instr_fetch_inst\|niosv_instr_buffer:buffer_inst " "Elaborating entity \"niosv_instr_buffer\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fetch:instr_fetch_inst\|niosv_instr_buffer:buffer_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fetch.sv" "buffer_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fetch.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_instr_cache NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst " "Elaborating entity \"niosv_g_instr_cache\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "icache_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram " "Elaborating entity \"niosv_ram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" "non_ecc_iram.icache_iram" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739486 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071739486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vap1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vap1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vap1 " "Found entity 1: altsyncram_vap1" {  } { { "db/altsyncram_vap1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_vap1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071739512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071739512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vap1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram\|altsyncram_vap1:auto_generated " "Elaborating entity \"altsyncram_vap1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_iram\|altsyncram:ram_no_ecc.data_ram\|altsyncram_vap1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram " "Elaborating entity \"niosv_ram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" "non_ecc_iram.icache_tag_ram" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739568 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071739568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nnj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nnj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nnj1 " "Found entity 1: altsyncram_nnj1" {  } { { "db/altsyncram_nnj1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_nnj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071739593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071739593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nnj1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram\|altsyncram_nnj1:auto_generated " "Elaborating entity \"altsyncram_nnj1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_instr_cache:icache_inst\|niosv_ram:non_ecc_iram.icache_tag_ram\|altsyncram:ram_no_ecc.data_ram\|altsyncram_nnj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_reg_file NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst " "Elaborating entity \"niosv_reg_file\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "gp_reg_file_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a " "Elaborating entity \"niosv_ram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_reg_file.sv" "non_ecc_regfile.reg_file_a" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_reg_file.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071739696 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071739696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71p1 " "Found entity 1: altsyncram_71p1" {  } { { "db/altsyncram_71p1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_71p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071739722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071739722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71p1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram\|altsyncram_71p1:auto_generated " "Elaborating entity \"altsyncram_71p1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gp_reg_file_inst\|niosv_ram:non_ecc_regfile.reg_file_a\|altsyncram:ram_no_ecc.data_ram\|altsyncram_71p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_reg_file NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst " "Elaborating entity \"niosv_reg_file\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_reg_file:gen_fp_reg_file.fp_reg_file_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "gen_fp_reg_file.fp_reg_file_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart:instr_decoder_inst " "Elaborating entity \"instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart:instr_decoder_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "instr_decoder_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_iw_r_rs3 instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(100) " "Verilog HDL or VHDL warning at instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(100): object \"D_iw_r_rs3\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739884 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart:instr_decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D_cbo_instr instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(107) " "Verilog HDL or VHDL warning at instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv(107): object \"D_cbo_instr\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071739884 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|instr_decoder_NIOSV_G_SOC_NIOSV_G_CPU_hart:instr_decoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_alu NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_alu:alu_inst " "Elaborating entity \"niosv_g_alu\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_alu:alu_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "alu_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_multiplier NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst " "Elaborating entity \"niosv_multiplier\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "gen_muldiv.mul_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071739982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" "dsp_mult_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock CLOCK0 " "Parameter \"input_a0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock CLOCK0 " "Parameter \"input_b0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 64 " "Parameter \"width_result\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a CLOCK0 " "Parameter \"signed_latency_clock_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b CLOCK0 " "Parameter \"signed_latency_clock_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740033 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_multiplier.sv" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071740033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_6fo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_6fo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_6fo2 " "Found entity 1: altera_mult_add_6fo2" {  } { { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071740058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071740058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_6fo2 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated " "Elaborating entity \"altera_mult_add_6fo2\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_6fo2.v" "altera_mult_add_rtl1" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock CLOCK0 " "Parameter \"input_a0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock CLOCK0 " "Parameter \"input_b0_latency_clock\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 NONE " "Parameter \"multiplier_aclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a CLOCK0 " "Parameter \"signed_latency_clock_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b CLOCK0 " "Parameter \"signed_latency_clock_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 64 " "Parameter \"width_result\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740132 ""}  } { { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071740132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740136 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740146 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740230 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740246 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740267 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740285 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740320 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740337 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740420 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_a_ext_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740434 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740454 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740479 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740493 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740519 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_6fo2.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altera_mult_add_6fo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_divider NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_divider:gen_muldiv.div_inst " "Elaborating entity \"niosv_divider\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_divider:gen_muldiv.div_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "gen_muldiv.div_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dcache NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst " "Elaborating entity \"niosv_g_dcache\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "lsu_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|altera_avalon_sc_fifo:wr_rsp_status " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|altera_avalon_sc_fifo:wr_rsp_status\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "wr_rsp_status" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram " "Elaborating entity \"niosv_ram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "non_ecc_tagram.dcache_tag_ram" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 21 " "Parameter \"width_b\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740745 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071740745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tnj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tnj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tnj1 " "Found entity 1: altsyncram_tnj1" {  } { { "db/altsyncram_tnj1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_tnj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071740773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071740773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tnj1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram\|altsyncram_tnj1:auto_generated " "Elaborating entity \"altsyncram_tnj1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_tagram.dcache_tag_ram\|altsyncram:ram_no_ecc.data_ram\|altsyncram_tnj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_dram.dcache_data_inst " "Elaborating entity \"niosv_ram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_dram.dcache_data_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "non_ecc_dram.dcache_data_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 1306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_dram.dcache_data_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_dram.dcache_data_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_dram.dcache_data_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_dram.dcache_data_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_dram.dcache_data_inst\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_dram.dcache_data_inst\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740825 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 191 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071740825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jap1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jap1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jap1 " "Found entity 1: altsyncram_jap1" {  } { { "db/altsyncram_jap1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_jap1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071740851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071740851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jap1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_dram.dcache_data_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_jap1:auto_generated " "Elaborating entity \"altsyncram_jap1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_ram:non_ecc_dram.dcache_data_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_jap1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_victim_buffer NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst " "Elaborating entity \"niosv_victim_buffer\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "niosv_victim_buffer_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" "victim_buffer" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 34 " "Parameter \"width_a\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 34 " "Parameter \"width_b\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071740929 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_victim_buffer.sv" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071740929 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have MLAB blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have MLAB blocks -- using available memory blocks" {  } { { "db/altsyncram_46f1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_46f1.tdf" 1140 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071740956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_46f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_46f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_46f1 " "Found entity 1: altsyncram_46f1" {  } { { "db/altsyncram_46f1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_46f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071740956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071740956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_46f1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer\|altsyncram_46f1:auto_generated " "Elaborating entity \"altsyncram_46f1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|niosv_victim_buffer:niosv_victim_buffer_inst\|altsyncram:victim_buffer\|altsyncram_46f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcache_mem_op_state NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dcache_mem_op_state:read_cmd " "Elaborating entity \"dcache_mem_op_state\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_dcache:lsu_inst\|dcache_mem_op_state:read_cmd\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "read_cmd" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071740993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_csr NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_csr:csr_inst " "Elaborating entity \"niosv_csr\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_csr:csr_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "csr_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_interrupt_handler NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_csr:csr_inst\|niosv_interrupt_handler:irq_inst " "Elaborating entity \"niosv_interrupt_handler\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_csr:csr_inst\|niosv_interrupt_handler:irq_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_csr.sv" "irq_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_csr.sv" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_fpu NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst " "Elaborating entity \"niosv_g_fpu\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "gen_fpu.fpu_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 2670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_fpu_classifier NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_classifier:rs1_classifier_inst " "Elaborating entity \"niosv_g_fpu_classifier\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_classifier:rs1_classifier_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "rs1_classifier_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_fpu_soft_float_multiply_add_ops NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops " "Elaborating entity \"niosv_g_fpu_soft_float_multiply_add_ops\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "gen_soft_float_multiply_add_ops.multiply_add_ops" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_mult_cycloneivgx NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst " "Elaborating entity \"fp32_mult_cycloneivgx\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "cycloneivgx_multiplier_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 1921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im8_component " "Elaborating entity \"lpm_mult\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im8_component\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" "prodXY_uid112_prod_uid48_fpMultFlagsTest_im8_component" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im8_component " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im8_component\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" 268 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im8_component " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im8_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 6 " "Parameter \"lpm_widthb\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741552 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" 268 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071741552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_75v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_75v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_75v " "Found entity 1: mult_75v" {  } { { "db/mult_75v.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/mult_75v.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071741575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071741575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_75v NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im8_component\|mult_75v:auto_generated " "Elaborating entity \"mult_75v\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im8_component\|mult_75v:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im0_component " "Elaborating entity \"lpm_mult\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im0_component\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" "prodXY_uid112_prod_uid48_fpMultFlagsTest_im0_component" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im0_component " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im0_component\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" 343 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im0_component " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im0_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 7 " "Parameter \"lpm_widtha\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 7 " "Parameter \"lpm_widthb\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 14 " "Parameter \"lpm_widthp\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741596 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" 343 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071741596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_isu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_isu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_isu " "Found entity 1: mult_isu" {  } { { "db/mult_isu.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/mult_isu.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071741619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071741619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_isu NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im0_component\|mult_isu:auto_generated " "Elaborating entity \"mult_isu\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im0_component\|mult_isu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im11_component " "Elaborating entity \"lpm_mult\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im11_component\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" "prodXY_uid112_prod_uid48_fpMultFlagsTest_im11_component" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im11_component " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im11_component\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" 367 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im11_component " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im11_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 18 " "Parameter \"lpm_widtha\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 18 " "Parameter \"lpm_widthb\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 36 " "Parameter \"lpm_widthp\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071741633 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" 367 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071741633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t6v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t6v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t6v " "Found entity 1: mult_t6v" {  } { { "db/mult_t6v.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/mult_t6v.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071741656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071741656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_t6v NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im11_component\|mult_t6v:auto_generated " "Elaborating entity \"mult_t6v\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|lpm_mult:prodXY_uid112_prod_uid48_fpMultFlagsTest_im11_component\|mult_t6v:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dspba_delay_ver NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|niosv_g_dspba_delay_ver:redist0_normalizeBit_uid50_fpMultFlagsTest_b_1 " "Elaborating entity \"niosv_g_dspba_delay_ver\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|niosv_g_dspba_delay_ver:redist0_normalizeBit_uid50_fpMultFlagsTest_b_1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" "redist0_normalizeBit_uid50_fpMultFlagsTest_b_1" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dspba_delay_ver NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|niosv_g_dspba_delay_ver:redist2_expSum_uid45_fpMultFlagsTest_q_3 " "Elaborating entity \"niosv_g_dspba_delay_ver\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|niosv_g_dspba_delay_ver:redist2_expSum_uid45_fpMultFlagsTest_q_3\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" "redist2_expSum_uid45_fpMultFlagsTest_q_3" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dspba_delay_ver NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|niosv_g_dspba_delay_ver:redist4_expXIsMax_uid31_fpMultFlagsTest_q_3 " "Elaborating entity \"niosv_g_dspba_delay_ver\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_mult_cycloneivgx:cycloneivgx_multiplier_inst\|niosv_g_dspba_delay_ver:redist4_expXIsMax_uid31_fpMultFlagsTest_q_3\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" "redist4_expXIsMax_uid31_fpMultFlagsTest_q_3" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_mult_cycloneivgx.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071741820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_alu_cycloneivgx NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst " "Elaborating entity \"fp32_alu_cycloneivgx\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "cycloneivgx_adder_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071742175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dspba_delay_ver NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist15_frac_aSig_uid28_fpALUFlagsTest_b_1 " "Elaborating entity \"niosv_g_dspba_delay_ver\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist15_frac_aSig_uid28_fpALUFlagsTest_b_1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "redist15_frac_aSig_uid28_fpALUFlagsTest_b_1" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071742405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dspba_delay_ver NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist4_fracGRS_uid90_fpALUFlagsTest_q_1 " "Elaborating entity \"niosv_g_dspba_delay_ver\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist4_fracGRS_uid90_fpALUFlagsTest_q_1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "redist4_fracGRS_uid90_fpALUFlagsTest_q_1" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071742441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dspba_delay_ver NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist1_vStage_uid168_lzCountVal_uid91_fpALUFlagsTest_b_1 " "Elaborating entity \"niosv_g_dspba_delay_ver\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist1_vStage_uid168_lzCountVal_uid91_fpALUFlagsTest_b_1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "redist1_vStage_uid168_lzCountVal_uid91_fpALUFlagsTest_b_1" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071742471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dspba_delay_ver NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist16_exp_aSig_uid27_fpALUFlagsTest_b_2 " "Elaborating entity \"niosv_g_dspba_delay_ver\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist16_exp_aSig_uid27_fpALUFlagsTest_b_2\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "redist16_exp_aSig_uid27_fpALUFlagsTest_b_2" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071742563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dspba_delay_ver NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1 " "Elaborating entity \"niosv_g_dspba_delay_ver\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 1138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071742594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dspba_delay_ver NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist10_InvExpXIsZero_uid50_fpALUFlagsTest_q_3 " "Elaborating entity \"niosv_g_dspba_delay_ver\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist10_InvExpXIsZero_uid50_fpALUFlagsTest_q_3\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "redist10_InvExpXIsZero_uid50_fpALUFlagsTest_q_3" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071742673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_fp32_fclass NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fp32_fclass:fp32_class_inst " "Elaborating entity \"niosv_g_fp32_fclass\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fp32_fclass:fp32_class_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "fp32_class_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071742990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_fpu_fp32_to_int NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_to_int:fp32_to_int_inst " "Elaborating entity \"niosv_g_fpu_fp32_to_int\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_to_int:fp32_to_int_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "fp32_to_int_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_to_int32 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_to_int:fp32_to_int_inst\|fp32_to_int32:fp32_to_int32_inst " "Elaborating entity \"fp32_to_int32\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_to_int:fp32_to_int_inst\|fp32_to_int32:fp32_to_int32_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "fp32_to_int32_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dspba_delay_ver NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_to_int:fp32_to_int_inst\|fp32_to_int32:fp32_to_int32_inst\|niosv_g_dspba_delay_ver:signX_uid27_fpToFxPTest_delay " "Elaborating entity \"niosv_g_dspba_delay_ver\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_to_int:fp32_to_int_inst\|fp32_to_int32:fp32_to_int32_inst\|niosv_g_dspba_delay_ver:signX_uid27_fpToFxPTest_delay\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_to_int32.sv" "signX_uid27_fpToFxPTest_delay" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_to_int32.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_to_uint32 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_to_int:fp32_to_int_inst\|fp32_to_uint32:fp32_to_uint32_inst " "Elaborating entity \"fp32_to_uint32\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_to_int:fp32_to_int_inst\|fp32_to_uint32:fp32_to_uint32_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "fp32_to_uint32_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_fpu_int_to_fp32 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_int_to_fp32:int_to_fp32_inst " "Elaborating entity \"niosv_g_fpu_int_to_fp32\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_int_to_fp32:int_to_fp32_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "int_to_fp32_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int33_to_fp32 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_int_to_fp32:int_to_fp32_inst\|int33_to_fp32:int33_to_fp32_inst " "Elaborating entity \"int33_to_fp32\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_int_to_fp32:int_to_fp32_inst\|int33_to_fp32:int33_to_fp32_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "int33_to_fp32_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_fpu_fp32_divider NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_divider:div_sqrt_enabled.fp32_divider_inst " "Elaborating entity \"niosv_g_fpu_fp32_divider\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_divider:div_sqrt_enabled.fp32_divider_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "div_sqrt_enabled.fp32_divider_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_div NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_divider:div_sqrt_enabled.fp32_divider_inst\|fp32_div:fp32_div_inst " "Elaborating entity \"fp32_div\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_divider:div_sqrt_enabled.fp32_divider_inst\|fp32_div:fp32_div_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "fp32_div_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_fpu_fp32_sqrt NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst " "Elaborating entity \"niosv_g_fpu_fp32_sqrt\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "div_sqrt_enabled.fp32_sqrt_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp32_sqrt NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst " "Elaborating entity \"fp32_sqrt\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "fp32_sqrt_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 2154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dspba_delay_ver NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|niosv_g_dspba_delay_ver:redist6_negZero_uid59_fpSqrtTest_q_9 " "Elaborating entity \"niosv_g_dspba_delay_ver\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|niosv_g_dspba_delay_ver:redist6_negZero_uid59_fpSqrtTest_q_9\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "redist6_negZero_uid59_fpSqrtTest_q_9" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "memoryC2_uid68_sqrtTables_lutmem_dmem" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 343 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fp32_sqrt_memoryC2_uid68_sqrtTables_lutmem.hex " "Parameter \"init_file\" = \"fp32_sqrt_memoryC2_uid68_sqrtTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743822 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 343 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071743822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6he1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6he1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6he1 " "Found entity 1: altsyncram_6he1" {  } { { "db/altsyncram_6he1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_6he1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071743846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071743846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6he1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem\|altsyncram_6he1:auto_generated " "Elaborating entity \"altsyncram_6he1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC2_uid68_sqrtTables_lutmem_dmem\|altsyncram_6he1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "memoryC1_uid65_sqrtTables_lutmem_dmem" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 467 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 21 " "Parameter \"width_a\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fp32_sqrt_memoryC1_uid65_sqrtTables_lutmem.hex " "Parameter \"init_file\" = \"fp32_sqrt_memoryC1_uid65_sqrtTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743888 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 467 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071743888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2he1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2he1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2he1 " "Found entity 1: altsyncram_2he1" {  } { { "db/altsyncram_2he1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_2he1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071743914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071743914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2he1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem\|altsyncram_2he1:auto_generated " "Elaborating entity \"altsyncram_2he1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC1_uid65_sqrtTables_lutmem_dmem\|altsyncram_2he1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "memoryC0_uid62_sqrtTables_lutmem_dmem" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 778 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071743974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 29 " "Parameter \"width_a\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fp32_sqrt_memoryC0_uid62_sqrtTables_lutmem.hex " "Parameter \"init_file\" = \"fp32_sqrt_memoryC0_uid62_sqrtTables_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071743974 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 778 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071743974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7he1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7he1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7he1 " "Found entity 1: altsyncram_7he1" {  } { { "db/altsyncram_7he1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_7he1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071743999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071743999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7he1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem\|altsyncram_7he1:auto_generated " "Elaborating entity \"altsyncram_7he1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|altsyncram:memoryC0_uid62_sqrtTables_lutmem_dmem\|altsyncram_7he1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dspba_delay_ver NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|niosv_g_dspba_delay_ver:redist14_expRMux_uid31_fpSqrtTest_q_9 " "Elaborating entity \"niosv_g_dspba_delay_ver\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|niosv_g_dspba_delay_ver:redist14_expRMux_uid31_fpSqrtTest_q_9\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "redist14_expRMux_uid31_fpSqrtTest_q_9" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_dspba_delay_ver NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|niosv_g_dspba_delay_ver:redist7_fracSel_uid48_fpSqrtTest_q_9 " "Elaborating entity \"niosv_g_dspba_delay_ver\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|niosv_g_dspba_delay_ver:redist7_fracSel_uid48_fpSqrtTest_q_9\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "redist7_fracSel_uid48_fpSqrtTest_q_9" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_fpu_E_to_gpr_ops NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_E_to_gpr_ops:E_to_gpr_ops_inst " "Elaborating entity \"niosv_g_fpu_E_to_gpr_ops\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_E_to_gpr_ops:E_to_gpr_ops_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "E_to_gpr_ops_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_g_fpu_E_to_fpr_ops NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_E_to_fpr_ops:E_to_fpr_ops_inst " "Elaborating entity \"niosv_g_fpu_E_to_fpr_ops\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_E_to_fpr_ops:E_to_fpr_ops_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" "E_to_fpr_ops_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fpu.sv" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_timer_msip NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_timer_msip:timer_module " "Elaborating entity \"niosv_timer_msip\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_timer_msip:timer_module\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" "timer_module" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_dm_top NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod " "Elaborating entity \"niosv_dm_top\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" "dbg_mod" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_dm_jtag2mm NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst " "Elaborating entity \"niosv_dm_jtag2mm\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_top.sv" "dtm_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_top.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "vjtag_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 5 " "Parameter \"sld_ir_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 19 " "Parameter \"sld_type_id\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744443 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071744443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744446 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "cmd_clk_xer" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" "rsp_clk_xer" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_jtag2mm.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_debug_module NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst " "Elaborating entity \"niosv_debug_module\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_top.sv" "dm_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_dm_top.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst " "Elaborating entity \"niosv_ram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" "niosv_dm_csr_mem_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10 " "Parameter \"numwords_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 10 " "Parameter \"numwords_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071744704 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_ram.sv" 240 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071744704 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have MLAB blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have MLAB blocks -- using available memory blocks" {  } { { "db/altsyncram_coj1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_coj1.tdf" 1010 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071744730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_coj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_coj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_coj1 " "Found entity 1: altsyncram_coj1" {  } { { "db/altsyncram_coj1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_coj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071744730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071744730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_coj1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_coj1:auto_generated " "Elaborating entity \"altsyncram_coj1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_coj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_debug_rom NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst " "Elaborating entity \"niosv_debug_rom\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" "dbg_rom_inst" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper:irq_mapper " "Elaborating entity \"NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_irq_mapper:irq_mapper\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" "irq_mapper" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_NIOSV_G_CPU.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_SDRAM_CONTROLLER_DATA NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data " "Elaborating entity \"NIOSV_G_SOC_SDRAM_CONTROLLER_DATA\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "sdram_controller_data" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data\|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module:the_NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module " "Elaborating entity \"NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA:sdram_controller_data\|NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module:the_NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" "the_NIOSV_G_SOC_SDRAM_CONTROLLER_DATA_input_efifo_module" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_SERIAL_UART_COM NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com " "Elaborating entity \"NIOSV_G_SOC_SERIAL_UART_COM\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "serial_uart_com" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_SERIAL_UART_COM_tx NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_tx:the_NIOSV_G_SOC_SERIAL_UART_COM_tx " "Elaborating entity \"NIOSV_G_SOC_SERIAL_UART_COM_tx\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_tx:the_NIOSV_G_SOC_SERIAL_UART_COM_tx\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "the_NIOSV_G_SOC_SERIAL_UART_COM_tx" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_SERIAL_UART_COM_rx NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx " "Elaborating entity \"NIOSV_G_SOC_SERIAL_UART_COM_rx\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "the_NIOSV_G_SOC_SERIAL_UART_COM_rx" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx\|NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source:the_NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source " "Elaborating entity \"NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx\|NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source:the_NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "the_NIOSV_G_SOC_SERIAL_UART_COM_rx_stimulus_source" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_rx:the_NIOSV_G_SOC_SERIAL_UART_COM_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "the_altera_std_synchronizer" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_SERIAL_UART_COM_regs NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_regs:the_NIOSV_G_SOC_SERIAL_UART_COM_regs " "Elaborating entity \"NIOSV_G_SOC_SERIAL_UART_COM_regs\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SERIAL_UART_COM:serial_uart_com\|NIOSV_G_SOC_SERIAL_UART_COM_regs:the_NIOSV_G_SOC_SERIAL_UART_COM_regs\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "the_NIOSV_G_SOC_SERIAL_UART_COM_regs" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_SOC_SYS_ID NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SOC_SYS_ID:soc_sys_id " "Elaborating entity \"NIOSV_G_SOC_SOC_SYS_ID\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_SOC_SYS_ID:soc_sys_id\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "soc_sys_id" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "mm_interconnect_0" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071744907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:niosv_g_cpu_data_manager_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:niosv_g_cpu_data_manager_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_data_manager_translator" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:niosv_g_cpu_instruction_manager_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:niosv_g_cpu_instruction_manager_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_instruction_manager_translator" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 1765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_com_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_com_avalon_jtag_slave_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "jtag_uart_com_avalon_jtag_slave_translator" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 1829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_csr_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "epcs_flash_controller_prog_avl_csr_translator" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 1893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_flash_controller_prog_avl_mem_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "epcs_flash_controller_prog_avl_mem_translator" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:soc_sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:soc_sys_id_control_slave_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "soc_sys_id_control_slave_translator" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosv_g_cpu_dm_agent_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosv_g_cpu_dm_agent_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_dm_agent_translator" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_clks_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_clks_pll_slave_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "altpll_clks_pll_slave_translator" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_data_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_data_s1_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "sdram_controller_data_s1_translator" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:serial_uart_com_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:serial_uart_com_s1_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "serial_uart_com_s1_translator" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpi0_btn_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpi0_btn_s1_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "gpi0_btn_s1_translator" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpo2_ledg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpo2_ledg_s1_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "gpo2_ledg_s1_translator" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosv_g_cpu_timer_sw_agent_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:niosv_g_cpu_timer_sw_agent_translator\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_timer_sw_agent_translator" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_data_manager_agent" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_g_cpu_data_manager_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_g_cpu_instruction_manager_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:niosv_g_cpu_instruction_manager_agent\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_instruction_manager_agent" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_com_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_com_avalon_jtag_slave_agent\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "jtag_uart_com_avalon_jtag_slave_agent" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_com_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_com_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_com_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_com_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "jtag_uart_com_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_com_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_com_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "jtag_uart_com_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:epcs_flash_controller_prog_avl_mem_agent\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "epcs_flash_controller_prog_avl_mem_agent" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "epcs_flash_controller_prog_avl_mem_agent_rdata_fifo" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rsp_fifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_dm_agent_agent_rsp_fifo" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:niosv_g_cpu_dm_agent_agent_rdata_fifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_dm_agent_agent_rdata_fifo" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_data_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_data_s1_agent\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "sdram_controller_data_s1_agent" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_data_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_data_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rsp_fifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "sdram_controller_data_s1_agent_rsp_fifo" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "sdram_controller_data_s1_agent_rdata_fifo" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 3951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router:router " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router:router\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 4797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router:router\|NIOSV_G_SOC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router:router\|NIOSV_G_SOC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_002 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_002\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_002:router_002\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router_002" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 4829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_002_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_002:router_002\|NIOSV_G_SOC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_002:router_002\|NIOSV_G_SOC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_004 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_004\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_004:router_004\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router_004" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 4861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_004_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_004:router_004\|NIOSV_G_SOC_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_004_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_004:router_004\|NIOSV_G_SOC_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_006 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_006\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_006:router_006\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router_006" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 4893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_006_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_006:router_006\|NIOSV_G_SOC_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_006_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_006:router_006\|NIOSV_G_SOC_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_010 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_010\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_010:router_010\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "router_010" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 4957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_router_010_default_decode NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_010:router_010\|NIOSV_G_SOC_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_router_010_default_decode\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_router_010:router_010\|NIOSV_G_SOC_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_router_010.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:niosv_g_cpu_instruction_manager_wr_limiter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "niosv_g_cpu_instruction_manager_wr_limiter" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 5087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "jtag_uart_com_avalon_jtag_slave_burst_adapter" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 5187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071745984 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 11 to match size of target (9)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733071745990 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_com_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "epcs_flash_controller_prog_avl_mem_burst_adapter" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 5287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 11 to match size of target (9)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733071746123 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:epcs_flash_controller_prog_avl_mem_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "sdram_controller_data_s1_burst_adapter" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 5487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 11 to match size of target (9)" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733071746288 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_data_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_cmd_demux NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_cmd_demux\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 5820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 5932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_cmd_mux NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_cmd_mux\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 5984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_demux NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_demux\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_demux_001 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_demux_001\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_demux_004 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_demux_004\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_demux_005" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_mux NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_mux\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_data_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_data_s1_rsp_width_adapter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "sdram_controller_data_s1_rsp_width_adapter" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071746802 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_data_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071746803 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_data_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733071746803 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_data_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_data_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_data_s1_cmd_width_adapter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "sdram_controller_data_s1_cmd_width_adapter" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746830 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733071746838 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_data_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1733071746839 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_data_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_data_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_data_s1_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "crosser" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 6975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 7514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071746998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071747007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0.v" 7688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071747033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071747041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIOSV_G_SOC_irq_mapper NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_irq_mapper:irq_mapper " "Elaborating entity \"NIOSV_G_SOC_irq_mapper\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_irq_mapper:irq_mapper\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "irq_mapper" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071747069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "irq_synchronizer" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071747075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071747081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_std_synchronizer_bundle.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071747090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_reset_controller:rst_controller\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "rst_controller" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071747099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071747106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071747113 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wr_byteen non_ecc_iram.icache_tag_ram 4 2 " "Port \"wr_byteen\" on the entity instantiation of \"non_ecc_iram.icache_tag_ram\" is connected to a signal of width 4. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" "non_ecc_iram.icache_tag_ram" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_instr_cache.sv" 1211 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1733071748961 "|niosv_g_soc_epcs_sdram_iic_top|NIOSV_G_SOC:NIOSV_G_SOC_inst|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst|niosv_g_instr_cache:icache_inst|niosv_ram:non_ecc_iram.icache_tag_ram"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1733071749370 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.12.01.18:49:11 Progress: Loading sldeb37c75d/alt_sld_fab_wrapper_hw.tcl " "2024.12.01.18:49:11 Progress: Loading sldeb37c75d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071751655 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071755132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071755217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071762752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071762850 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071762948 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071763064 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071763068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071763069 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1733071763760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb37c75d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb37c75d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldeb37c75d/alt_sld_fab.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/ip/sldeb37c75d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071763933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071763933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071764003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071764003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071764006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071764006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071764053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071764053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071764121 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071764121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071764121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/ip/sldeb37c75d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071764179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071764179 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "19 " "Ignored 19 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "19 " "Ignored 19 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1733071766497 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1733071766497 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fetch:instr_fetch_inst\|niosv_instr_buffer:buffer_inst\|queue_mem " "RAM logic \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fetch:instr_fetch_inst\|niosv_instr_buffer:buffer_inst\|queue_mem\" is uninferred due to inappropriate RAM size" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_instr_buffer.sv" "queue_mem" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_instr_buffer.sv" 56 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1733071770407 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo\|mem " "RAM logic \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_data_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1733071770407 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1733071770407 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|Mux27_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|Mux27_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 29 " "Parameter WIDTH_A set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE niosv_g_soc_epcs_sdram_iic.niosv_g_soc_epcs_sdram_iic_top0.rtl.mif " "Parameter INIT_FILE set to niosv_g_soc_epcs_sdram_iic.niosv_g_soc_epcs_sdram_iic_top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1733071777745 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071777745 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733071777745 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071777747 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|Mult3\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "Mult3" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 624 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071777747 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|Mult2\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "Mult2" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 602 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071777747 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|Mult0\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "Mult0" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 387 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071777747 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|Mult1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "Mult1" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 569 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071777747 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733071777747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071777773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:epcs_flash_controller_prog_avl_mem_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777774 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071777774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvg1 " "Found entity 1: altsyncram_uvg1" {  } { { "db/altsyncram_uvg1.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_uvg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071777800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071777800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|altsyncram:Mux27_rtl_0 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|altsyncram:Mux27_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071777821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|altsyncram:Mux27_rtl_0 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_debug_rom:dbg_rom_inst\|altsyncram:Mux27_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 29 " "Parameter \"WIDTH_A\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE niosv_g_soc_epcs_sdram_iic.niosv_g_soc_epcs_sdram_iic_top0.rtl.mif " "Parameter \"INIT_FILE\" = \"niosv_g_soc_epcs_sdram_iic.niosv_g_soc_epcs_sdram_iic_top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777821 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071777821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gm41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gm41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gm41 " "Found entity 1: altsyncram_gm41" {  } { { "db/altsyncram_gm41.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/altsyncram_gm41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071777847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071777847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071777873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_multiplier:gen_muldiv.mul_inst\|altera_mult_add:dsp_mult_inst\|altera_mult_add_6fo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 66 " "Parameter \"LPM_WIDTHP\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 66 " "Parameter \"LPM_WIDTHR\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777873 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071777873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kp01 " "Found entity 1: mult_kp01" {  } { { "db/mult_kp01.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/mult_kp01.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071777897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071777897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult3\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 624 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071777916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult3 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777916 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 624 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071777916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/mult_76t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071777940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071777940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult2\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 602 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071777954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777954 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 602 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071777954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_93t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_93t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_93t " "Found entity 1: mult_93t" {  } { { "db/mult_93t.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/mult_93t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071777977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071777977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult0\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 387 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071777991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071777991 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 387 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071777991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 569 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071778005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071778005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071778005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 6 " "Parameter \"LPM_WIDTHP\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071778005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 6 " "Parameter \"LPM_WIDTHR\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071778005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071778005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071778005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071778005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071778005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071778005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733071778005 ""}  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 569 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733071778005 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\|multcore:mult_core NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 569 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071778038 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/multcore.tdf" 283 8 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 569 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071778055 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 569 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071778081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ibh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ibh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ibh " "Found entity 1: add_sub_ibh" {  } { { "db/add_sub_ibh.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/add_sub_ibh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071778106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071778106 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 569 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071778118 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 569 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071778128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jbh " "Found entity 1: add_sub_jbh" {  } { { "db/add_sub_jbh.tdf" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/db/add_sub_jbh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733071778153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071778153 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_fp32_sqrt:div_sqrt_enabled.fp32_sqrt_inst\|fp32_sqrt:fp32_sqrt_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 569 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071778173 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733071779159 ""}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_SPI_HDR" "" "WYSIWYG ASMI primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_SPI" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|wire_sd3_data0out " "WYSIWYG SPI primitive \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG:epcs_flash_controller_prog\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name:asmi_parallel_inst\|NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name:asmi_parallel_instance_name\|wire_sd3_data0out\" converted to equivalent logic" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name_asmi_parallel_instance_name.v" 492 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG_asmi_parallel_instance_name.v" 56 0 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_EPCS_FLASH_CONTROLLER_PROG.sv" 166 0 0 } } { "../qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/NIOSV_G_SOC.v" 221 0 0 } } { "../hdl/niosv_g_soc_epcs_sdram_iic_top.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv" 93 0 0 } }  } 0 17011 "WYSIWYG SPI primitive \"%1!s!\" converted to equivalent logic" 0 0 "Design Software" 0 -1 1733071779314 ""}  } {  } 0 17010 "WYSIWYG ASMI primitives converted to equivalent logic" 0 0 "Analysis & Synthesis" 0 -1 1733071779314 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "204 " "Ignored 204 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "204 " "Ignored 204 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1733071779335 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1733071779335 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" 442 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 44 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" 356 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "../hdl/niosv_g_soc_epcs_sdram_iic_top.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv" 43 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 61 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SDRAM_CONTROLLER_DATA.v" 306 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_axi_master_ni.sv" 539 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fetch.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_fetch.sv" 200 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 457 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 352 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 569 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_csr.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_csr.sv" 252 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_csr.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_csr.sv" 232 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 671 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_JTAG_UART_COM.v" 398 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1468 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dcache.sv" 364 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1481 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" 300 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_SERIAL_UART_COM.v" 43 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/NIOSV_G_SOC_ALTPLL_CLKS.v" 273 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_sqrt.sv" 939 -1 0 } } { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_debug_module.sv" 191 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733071779446 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733071779447 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "../hdl/niosv_g_soc_epcs_sdram_iic_top.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/hdl/niosv_g_soc_epcs_sdram_iic_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733071785824 "|niosv_g_soc_epcs_sdram_iic_top|SDRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733071785824 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071786404 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1397 " "1397 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733071794774 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071795061 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1733071795969 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733071795969 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733071795969 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  EXT_CLK_50M " "  20.000  EXT_CLK_50M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733071795969 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\] " "  10.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733071795969 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[1\] " "  10.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733071795969 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\] " "  40.000 NIOSV_G_SOC_inst\|altpll_clks\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733071795969 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071795969 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071796394 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 578 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 578 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1733071801258 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071801265 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 225 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 225 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1733071803492 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071803509 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1733071803781 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1733071803782 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071803872 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071804231 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071804377 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1733071804427 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071804428 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1733071804522 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071804522 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/niosv_g_soc_epcs_sdram_iic_top.map.smsg " "Generated suppressed messages file C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/quartus/niosv_g_soc_epcs_sdram_iic_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071806005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733071808773 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733071808773 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "61 " "Optimize away 61 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[8\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[8\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 1124 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[7\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[7\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 1124 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[6\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[6\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 1124 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[5\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[5\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 1124 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[4\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[4\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 1124 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[3\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[3\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 1124 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[2\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[2\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 1124 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[1\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[1\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 1124 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[0\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[0\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 1124 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[9\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|expPostNorm_uid98_fpALUFlagsTest_o\[9\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/fp32_alu_cycloneivgx.sv" 1124 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_csr:csr_inst\|niosv_interrupt_handler:irq_inst\|A1_irq_pndg " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_csr:csr_inst\|niosv_interrupt_handler:irq_inst\|A1_irq_pndg\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_interrupt_handler.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_interrupt_handler.sv" 119 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_csr_addr\[3\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_csr_addr\[3\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1275 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_csr_addr\[5\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_csr_addr\[5\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1275 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_csr_addr\[7\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_csr_addr\[7\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 1275 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[23\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[23\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[22\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[22\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[21\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[21\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[20\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[20\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[19\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[19\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[18\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[18\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[17\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[17\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[16\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[16\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[15\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[15\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[14\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[14\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[13\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[13\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[12\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[12\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[11\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[11\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[10\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[10\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[9\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[9\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[8\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[8\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[7\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[7\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[6\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[6\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[5\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[5\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[4\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[4\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[3\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[3\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[2\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[2\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[1\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[1\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[0\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist3_fracPostNormRndRange_uid108_fpALUFlagsTest_b_1\|delays\[0\]\[0\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:rBi_uid106_fpALUFlagsTest_delay\|delays\[0\]\[0\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:rBi_uid106_fpALUFlagsTest_delay\|delays\[0\]\[0\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist14_fracXIsZero_uid31_fpALUFlagsTest_q_2\|delays\[0\]\[0\] " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|niosv_g_fpu:gen_fpu.fpu_inst\|niosv_g_fpu_soft_float_multiply_add_ops:gen_soft_float_multiply_add_ops.multiply_add_ops\|fp32_alu_cycloneivgx:cycloneivgx_adder_inst\|niosv_g_dspba_delay_ver:redist14_fracXIsZero_uid31_fpALUFlagsTest_q_2\|delays\[0\]\[0\]\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_dspba_library_ver.sv" 61 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_mul_s2_signed " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_mul_s2_signed\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 381 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_mul_s1_signed " "Node: \"NIOSV_G_SOC:NIOSV_G_SOC_inst\|NIOSV_G_SOC_NIOSV_G_CPU:niosv_g_cpu\|NIOSV_G_SOC_NIOSV_G_CPU_hart:hart\|niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart:core_inst\|E_mul_s1_signed\"" {  } { { "../qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" "" { Text "C:/Users/Public/Github/niosv-examples/9.niosv_g_soc_epcs_sdram_iic/qsys/NIOSV_G_SOC/synthesis/submodules/niosv_g_core_NIOSV_G_SOC_NIOSV_G_CPU_hart.sv" 380 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733071809123 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1733071809123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19710 " "Implemented 19710 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733071809578 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733071809578 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1733071809578 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19144 " "Implemented 19144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733071809578 ""} { "Info" "ICUT_CUT_TM_RAMS" "480 " "Implemented 480 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733071809578 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1733071809578 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "20 " "Implemented 20 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1733071809578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733071809578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5251 " "Peak virtual memory: 5251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733071809685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  1 18:50:09 2024 " "Processing ended: Sun Dec  1 18:50:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733071809685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:22 " "Elapsed time: 00:01:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733071809685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733071809685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733071809685 ""}
