```
 *  Copyright: Sybe Feitsma
 *  This work is licensed under CC BY-SA 4.0 
```

## Background Information:

<img src="../../select.svg" style="background-color:white;margin:5px;max-width:100%;">

## TASK: Convert the diagram to verilog.
Extracting a subset of a signal is done using the `select` operator.
<img src="diagram.svg" style="background-color:white;margin:5px;max-width:100%;">