// Seed: 1059930010
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_4;
  genvar id_5;
  logic id_6;
  type_10(
      id_5.id_1, id_4 + id_4, id_2, id_3, id_1 == id_3
  );
  logic id_7;
  assign id_6 = 1;
endmodule
