// Seed: 711139226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout supply1 id_10;
  inout wire id_9;
  assign module_1.id_5 = 0;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_10 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input wor id_2,
    output wand id_3,
    output uwire id_4,
    input tri1 id_5,
    input wire id_6,
    input tri1 id_7,
    output tri1 id_8,
    output supply1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wand id_12,
    input wire id_13,
    output tri0 id_14,
    output wor id_15,
    input tri1 id_16,
    input tri0 id_17,
    input supply1 id_18,
    input tri id_19,
    input wor id_20,
    input tri1 id_21,
    output wand id_22,
    output wire id_23,
    output tri1 id_24
);
  logic id_26 = id_16 == -1'b0;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
endmodule
