# Verilog
Projects and labs from a design of digital systems course
