module vsin (p,n);
  .parameter ampl 
  .parameter dc 
  vsource #(sin.offset(NA( 0.)), .amplitude(ampl), .frequency( 1.), .delay(NA( 0.)), .damping(NA( 0.))  DC dc) V1 (.p(p),.n(n));
endmodule // vsin

parameter r=1 
parameter v=0 
test_ddt0a #() dut (.p(1),.n(0));
vsin #(.ampl(1),.dc(v)) v1 (.p(1),.n(0));
#Time       v(1)       dv(dut)    i(dut._b_ddt_0_) iter(0)   
 0.         0.         0.         0.         2.        
 0.1        0.58779    10.191     5.0955     45.       
 0.2        0.95106    3.8557     1.9279     6.        
 0.3        0.95106   -3.9752    -1.9876     6.        
 0.4        0.58779   -10.556    -5.2778     3.        
 0.5        0.        -12.956    -6.4779     3.        
 0.6       -0.58779   -9.9769    -4.9885     9.        
 0.7       -0.95106   -3.6416    -1.8208     6.        
 0.8       -0.95106    4.1894     2.0947     6.        
 0.9       -0.58779    10.341     5.1707     3.        
 1.         0.         13.17      6.585      3.        
Gnucap   System status
iterations: op=0, dc=0, tran=92, fourier=0, total=123
transient timesteps: accepted=24, rejected=7, total=31
nodes: user=1, subckt=0, model=1, total=2
dctran density=100.0%, ac density=100.0%
