# FuSa
 Contributing to Functional Safety (FuSa) enablement by implementing Dual-Core Lockstep on the Ibex RISC-V processor, including RTL development, lockstep comparator and divergence-detection logic, synchronization checks, and validation of functional/timing consistency, along with performing backend (PD) activities for RTL-to-GDS readiness.
