COMMENT @----------------------------------------------------------------------

	Copyright (c) GeoWorks 1989 -- All Rights Reserved

PROJECT:	PC GEOS
FILE:		interrup.def

DECLARER:	Kernel

DESCRIPTION:
	This file defines various structures and routines for interrupt
code.

	$Id: interrup.def,v 1.1 97/04/04 14:17:29 newdeal Exp $

------------------------------------------------------------------------------@

SetDef	__INTERRUP

StartKernel


COMMENT @----------------------------------------------------------------------

	INT_OFF, INT_ON

	FUNCTION:
		INT_OFF - Turn interrupts off
		INT_ON - Turn interrupts on

-------------------------------------------------------------------------------@
INT_OFF	equ	<cli>
INT_ON	equ	<sti>

global SysEnterInterrupt:far
global SysEnterCritical:far
global SysExitInterrupt:far
global SysCountInterrupt:far

SysExitCritical	equ	SysExitInterrupt

global SysCatchInterrupt:far
global SysResetInterrupt:far
global SysCatchDeviceInterrupt:far
global SysResetDeviceInterrupt:far

ifndef	HARDWARE_TYPE
	HARDWARE_TYPE	equ	<PC>
endif

;--------------------------------------------------------------------------
;			IBM PC hardware values
;--------------------------------------------------------------------------

ifidn	HARDWARE_TYPE, <PC>

;
; Enumerated type for the various levels at which devices typically interrupt.
; SysCatchDeviceInterrupt doesn't care much about the names, just the
; numbers (as you'd expect). Levels greater than 7 are only valid for an AT
;
;	TIMER_0		regular system timer
;	KEYBOARD	guess what?
;	EGA		EGA retrace interrupt on PC and XT only
;	ASYNC		serial ports
;	FIXED_DISK_PC	XT fixed disk adapter
;	PARALLEL	parallel port
;	FLOPPY		floppy-diskette-only and fixed/floppy controller
;	CLUSTER		cluster adapter
;	RTC		CMOS realtime clock
;	
SysDevInterrupt 	etype word, 0
    SDI_TIMER_0 	enum SysDevInterrupt, 	0
    SDI_KEYBOARD	enum SysDevInterrupt, 	1
    SDI_EGA		enum SysDevInterrupt,	2
    SDI_ASYNC_ALT	enum SysDevInterrupt, 	3
    SDI_CLUSTER		enum SysDevInterrupt, 	3
    SDI_ASYNC		enum SysDevInterrupt, 	4
    SDI_FIXED_DISK_PC	enum SysDevInterrupt,	5
    SDI_PARALLEL_ALT	enum SysDevInterrupt,	5
    SDI_FLOPPY		enum SysDevInterrupt,	6
    SDI_CLUSTER_ALT	enum SysDevInterrupt, 	7
    SDI_PARALLEL	enum SysDevInterrupt,	7
    SDI_RTC		enum SysDevInterrupt,	8
    SDI_EGA_AT		enum SysDevInterrupt,	9
    SDI_COPROCESSOR	enum SysDevInterrupt,	13
    SDI_FIXED_DISK_AT	enum SysDevInterrupt,	14

;
; Hardware definitions
;
IC1_MASKPORT	equ	21h	; Port at which interrupt mask for controller 1
				;  is kept/written
IC1_CMDPORT	equ	20h	; Port to which to send end-of-interrupt
				;  commands for controller 1
IC2_MASKPORT	equ	0a1h	; Port at which interrupt mask for controller 2
				;  is kept/written
IC2_CMDPORT	equ	0a0h	; Port to which to send end-of-interrupt
				;  commands for controller 2
; DO NOT USE IC_SPECEOI ANY MORE. Leading Tech 6800SX, for example, doesn't
; have a fully-compatible 8259 implementation and doesn't support specific
; end-of-interrupt. The need for it has also gone away, since the stub no longer
; puts the 8259 into special mask mode.
IC_SPECEOI	equ	60h	; Interrupt level (minus 8 if interrupt in
				;  second controller) is or'ed into this
				;  to get the required end-of-interrupt
				;  command for the controller. NOTE: It
				;  is imperative that all interrupts be
				;  acknowledged with a *specific* end-of-
				;  interrupt, rather than the general
				;  e-o-i the chip also supports, so that any
				;  interrupt fielded while the machine is
				;  stopped by Swat will be properly
				;  acknowledged.
IC_READ_ISR	equ	11	; Command to request read of
				;   in-service register
IC_READ_IRR	equ	10	; Command to request read of
				;   interrupt request register
IC_GENEOI	equ	20h	; General End-Of-Interrupt

endif

;--------------------------------------------------------------------------
;			BULLET PC hardware values
;--------------------------------------------------------------------------




ifidn	HARDWARE_TYPE, <RESPG2>

;
; Enumerated type for the various levels at which devices typically interrupt.
; SysCatchDeviceInterrupt doesn't care much about the names, just the
; numbers (as you'd expect). Levels greater than 7 are only valid for an AT
;
;	TIMER_0		regular system timer
;	KEYBOARD	guess what?
;	EGA		EGA retrace interrupt on PC and XT only
;	ASYNC		serial ports
;	FIXED_DISK_PC	XT fixed disk adapter
;	PARALLEL	parallel port
;	FLOPPY		floppy-diskette-only and fixed/floppy controller
;	CLUSTER		cluster adapter
;	RTC		CMOS realtime clock
;	
SysDevInterrupt 	etype word, 0
    SDI_TIMER_0 	enum SysDevInterrupt, 	0
    SDI_KEYBOARD	enum SysDevInterrupt, 	1
    SDI_CASCADE		enum SysDevInterrupt,	2
    SDI_SIO1		enum SysDevInterrupt, 	3
    SDI_SIO0		enum SysDevInterrupt, 	4
    SDI_ASYNC		enum SysDevInterrupt,   5
    SDI_ASYNC_ALT	enum SysDevInterrupt,   6
    SDI_KEYSCAN		enum SysDevInterrupt, 	7
    SDI_RTC		enum SysDevInterrupt,	8
    SDI_TIMER1		enum SysDevInterrupt,	10
    SDI_TIMER2		enum SysDevInterrupt,	11
    SDI_FIXED_DISK_AT	enum SysDevInterrupt,	14

;
; Hardware definitions
;
IC1_MASKPORT	equ	21h	; Port at which interrupt mask for controller 1
				;  is kept/written
IC1_CMDPORT	equ	20h	; Port to which to send end-of-interrupt
				;  commands for controller 1
IC2_MASKPORT	equ	0a1h	; Port at which interrupt mask for controller 2
				;  is kept/written
IC2_CMDPORT	equ	0a0h	; Port to which to send end-of-interrupt
				;  commands for controller 2
; DO NOT USE IC_SPECEOI ANY MORE. Leading Tech 6800SX, for example, doesn't
; have a fully-compatible 8259 implementation and doesn't support specific
; end-of-interrupt. The need for it has also gone away, since the stub no longer
; puts the 8259 into special mask mode.
IC_SPECEOI	equ	60h	; Interrupt level (minus 8 if interrupt in
				;  second controller) is or'ed into this
				;  to get the required end-of-interrupt
				;  command for the controller. NOTE: It
				;  is imperative that all interrupts be
				;  acknowledged with a *specific* end-of-
				;  interrupt, rather than the general
				;  e-o-i the chip also supports, so that any
				;  interrupt fielded while the machine is
				;  stopped by Swat will be properly
				;  acknowledged.
IC_READ_ISR	equ	11	; Command to request read of
				;   in-service register
IC_READ_IRR	equ	10	; Command to request read of
				;   interrupt request register
IC_GENEOI	equ	20h	; General End-Of-Interrupt

endif

;--------------------------------------------------------------------------
;			Zoomer hardware values
;--------------------------------------------------------------------------


;--------------------------------------------------------------------------
;			REDWOOD PC hardware values
;--------------------------------------------------------------------------


;--------------------------------------------------------------------------
;			Jedi hardware values
;--------------------------------------------------------------------------


;--------------------------------------------------------------------------
;			Nike hardware values
;--------------------------------------------------------------------------



;--------------------------------------------------------------------------
;			Gulliver hardware values
;--------------------------------------------------------------------------

ifidn	HARDWARE_TYPE, <GULLIVER>

; The Gulliver device is basically a 386 PC so it has most of the standard
; stuff.

; Enumerated type for the various levels at which devices typically interrupt.
; SysCatchDeviceInterrupt doesn't care much about the names, just the
; numbers (as you'd expect). Levels greater than 7 are only valid for an AT
;
;	TIMER_0		regular system timer
;	KEYBOARD	guess what?
;	EGA		EGA retrace interrupt on PC and XT only
;	ASYNC		serial ports
;	FIXED_DISK_PC	XT fixed disk adapter
;	PARALLEL	parallel port
;	FLOPPY		floppy-diskette-only and fixed/floppy controller
;	CLUSTER		cluster adapter
;	RTC		CMOS realtime clock
;	
SysDevInterrupt 	etype word, 0
    SDI_TIMER_0 	enum SysDevInterrupt, 	0
    SDI_KEYBOARD	enum SysDevInterrupt, 	1
    SDI_EGA		enum SysDevInterrupt,	2
    SDI_ASYNC_ALT	enum SysDevInterrupt, 	3
    SDI_CLUSTER		enum SysDevInterrupt, 	3
    SDI_ASYNC		enum SysDevInterrupt, 	4
    SDI_FIXED_DISK_PC	enum SysDevInterrupt,	5
    SDI_PARALLEL_ALT	enum SysDevInterrupt,	5
    SDI_FLOPPY		enum SysDevInterrupt,	6
    SDI_CLUSTER_ALT	enum SysDevInterrupt, 	7
    SDI_PARALLEL	enum SysDevInterrupt,	7
    SDI_RTC		enum SysDevInterrupt,	8
    SDI_EGA_AT		enum SysDevInterrupt,	9
    SDI_COPROCESSOR	enum SysDevInterrupt,	13
    SDI_FIXED_DISK_AT	enum SysDevInterrupt,	14

;
; Hardware definitions
;
IC1_MASKPORT	equ	21h	; Port at which interrupt mask for controller 1
				;  is kept/written
IC1_CMDPORT	equ	20h	; Port to which to send end-of-interrupt
				;  commands for controller 1
IC2_MASKPORT	equ	0a1h	; Port at which interrupt mask for controller 2
				;  is kept/written
IC2_CMDPORT	equ	0a0h	; Port to which to send end-of-interrupt
				;  commands for controller 2
; DO NOT USE IC_SPECEOI ANY MORE. Leading Tech 6800SX, for example, doesn't
; have a fully-compatible 8259 implementation and doesn't support specific
; end-of-interrupt. The need for it has also gone away, since the stub no longer
; puts the 8259 into special mask mode.
IC_SPECEOI	equ	60h	; Interrupt level (minus 8 if interrupt in
				;  second controller) is or'ed into this
				;  to get the required end-of-interrupt
				;  command for the controller. NOTE: It
				;  is imperative that all interrupts be
				;  acknowledged with a *specific* end-of-
				;  interrupt, rather than the general
				;  e-o-i the chip also supports, so that any
				;  interrupt fielded while the machine is
				;  stopped by Swat will be properly
				;  acknowledged.
IC_READ_ISR	equ	11	; Command to request read of
				;   in-service register
IC_READ_IRR	equ	10	; Command to request read of
				;   interrupt request register
IC_GENEOI	equ	20h	; General End-Of-Interrupt

endif	;GULLIVER

;--------------------------------------------------------------------------
;			Penelope hardware values
;--------------------------------------------------------------------------


;--------------------------------------------------------------------------
;			Dove hardware values
;--------------------------------------------------------------------------


EndKernel
