--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml all_digital_modulator_fil.twx all_digital_modulator_fil.ncd
-o all_digital_modulator_fil.twr all_digital_modulator_fil.pcf

Design file:              all_digital_modulator_fil.ncd
Physical constraint file: all_digital_modulator_fil.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_TXCLK_RXCLK_path" TIG; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ETH_RXCLK = PERIOD TIMEGRP "ETH_RXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 231430 paths analyzed, 2431 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.669ns.
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13 (SLICE_X53Y26.C4), 18889 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.616ns (Levels of Logic = 10)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.DQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3
    SLICE_X54Y25.D3      net (fanout=2)        1.402   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<3>
    SLICE_X54Y25.DMUX    Topdd                 0.446   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<11>
    SLICE_X55Y25.B4      net (fanout=1)        0.581   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<11>
    SLICE_X55Y25.B       Tilo                  0.259   N32
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X55Y26.C4      net (fanout=1)        0.504   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X55Y26.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X55Y26.D5      net (fanout=23)       0.286   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X55Y26.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X55Y24.C6      net (fanout=17)       0.554   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X55Y24.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount[15]_GND_17_o_equal_141_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X52Y24.A5      net (fanout=1)        0.451   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X52Y24.COUT    Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X52Y25.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X52Y25.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X52Y26.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X52Y26.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X52Y27.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X52Y27.BMUX    Tcinb                 0.310   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor<15>
    SLICE_X53Y26.C4      net (fanout=1)        0.528   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<13>
    SLICE_X53Y26.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2172<13>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13
    -------------------------------------------------  ---------------------------
    Total                                      7.616ns (3.301ns logic, 4.315ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.556ns (Levels of Logic = 10)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.DQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3
    SLICE_X54Y25.D3      net (fanout=2)        1.402   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<3>
    SLICE_X54Y25.COUT    Topcyd                0.290   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<11>
    SLICE_X54Y26.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<11>
    SLICE_X54Y26.DMUX    Tcind                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_xor<15>
    SLICE_X55Y26.C2      net (fanout=1)        1.148   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<15>
    SLICE_X55Y26.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X55Y26.D5      net (fanout=23)       0.286   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X55Y26.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X55Y24.C6      net (fanout=17)       0.554   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X55Y24.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount[15]_GND_17_o_equal_141_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X52Y24.A5      net (fanout=1)        0.451   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X52Y24.COUT    Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X52Y25.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X52Y25.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X52Y26.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X52Y26.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X52Y27.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X52Y27.BMUX    Tcinb                 0.310   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor<15>
    SLICE_X53Y26.C4      net (fanout=1)        0.528   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<13>
    SLICE_X53Y26.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2172<13>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13
    -------------------------------------------------  ---------------------------
    Total                                      7.556ns (3.175ns logic, 4.381ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.406ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.288 - 0.300)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y23.DQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_3
    SLICE_X54Y23.D3      net (fanout=2)        0.807   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
    SLICE_X54Y23.COUT    Topcyd                0.290   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X54Y24.CIN     net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X54Y24.CMUX    Tcinc                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X55Y25.B2      net (fanout=1)        0.751   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<6>
    SLICE_X55Y25.B       Tilo                  0.259   N32
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X55Y26.C4      net (fanout=1)        0.504   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X55Y26.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X55Y26.D5      net (fanout=23)       0.286   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X55Y26.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X55Y24.C6      net (fanout=17)       0.554   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X55Y24.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount[15]_GND_17_o_equal_141_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X52Y24.A5      net (fanout=1)        0.451   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X52Y24.COUT    Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X52Y25.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X52Y25.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X52Y26.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X52Y26.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X52Y27.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X52Y27.BMUX    Tcinb                 0.310   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor<15>
    SLICE_X53Y26.C4      net (fanout=1)        0.528   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<13>
    SLICE_X53Y26.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2172<13>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13
    -------------------------------------------------  ---------------------------
    Total                                      7.406ns (3.434ns logic, 3.972ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg (SLICE_X57Y37.SR), 131 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd24 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.566ns (Levels of Logic = 7)
  Clock Path Skew:      -0.043ns (0.585 - 0.628)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd24 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y29.DQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd24
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd24
    SLICE_X59Y29.A1      net (fanout=8)        1.685   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd24
    SLICE_X59Y29.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd24
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv111113
    SLICE_X57Y29.A1      net (fanout=2)        0.748   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11111
    SLICE_X57Y29.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd12
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11115
    SLICE_X57Y30.C6      net (fanout=2)        0.335   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv1111
    SLICE_X57Y30.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd75
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv1115
    SLICE_X57Y30.B4      net (fanout=2)        0.360   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv111
    SLICE_X57Y30.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd75
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112_SW0
    SLICE_X57Y36.B6      net (fanout=1)        0.592   N254
    SLICE_X57Y36.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/fcs<24>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112
    SLICE_X57Y36.A5      net (fanout=34)       0.282   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112
    SLICE_X57Y36.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/fcs<24>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv113
    SLICE_X57Y37.C6      net (fanout=2)        0.333   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11
    SLICE_X57Y37.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/Reset_OR_DriverANDClockEnable1
    SLICE_X57Y37.SR      net (fanout=1)        0.578   u_FILCore/u_FILCommLayer/u_MWMAC/Reset_OR_DriverANDClockEnable
    SLICE_X57Y37.CLK     Tsrck                 0.410   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg
    -------------------------------------------------  ---------------------------
    Total                                      7.566ns (2.653ns logic, 4.913ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd25 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.510ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (0.585 - 0.616)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd25 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y24.AQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd46
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd25
    SLICE_X56Y26.D3      net (fanout=5)        0.867   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd25
    SLICE_X56Y26.D       Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd15
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11114
    SLICE_X57Y29.A2      net (fanout=1)        1.515   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11118
    SLICE_X57Y29.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd12
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11115
    SLICE_X57Y30.C6      net (fanout=2)        0.335   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv1111
    SLICE_X57Y30.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd75
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv1115
    SLICE_X57Y30.B4      net (fanout=2)        0.360   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv111
    SLICE_X57Y30.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd75
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112_SW0
    SLICE_X57Y36.B6      net (fanout=1)        0.592   N254
    SLICE_X57Y36.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/fcs<24>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112
    SLICE_X57Y36.A5      net (fanout=34)       0.282   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112
    SLICE_X57Y36.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/fcs<24>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv113
    SLICE_X57Y37.C6      net (fanout=2)        0.333   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11
    SLICE_X57Y37.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/Reset_OR_DriverANDClockEnable1
    SLICE_X57Y37.SR      net (fanout=1)        0.578   u_FILCore/u_FILCommLayer/u_MWMAC/Reset_OR_DriverANDClockEnable
    SLICE_X57Y37.CLK     Tsrck                 0.410   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg
    -------------------------------------------------  ---------------------------
    Total                                      7.510ns (2.648ns logic, 4.862ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd27 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.492ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (0.585 - 0.616)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd27 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y24.CQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd46
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd27
    SLICE_X56Y26.D1      net (fanout=8)        0.849   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd27
    SLICE_X56Y26.D       Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd15
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11114
    SLICE_X57Y29.A2      net (fanout=1)        1.515   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11118
    SLICE_X57Y29.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd12
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11115
    SLICE_X57Y30.C6      net (fanout=2)        0.335   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv1111
    SLICE_X57Y30.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd75
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv1115
    SLICE_X57Y30.B4      net (fanout=2)        0.360   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv111
    SLICE_X57Y30.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd75
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112_SW0
    SLICE_X57Y36.B6      net (fanout=1)        0.592   N254
    SLICE_X57Y36.B       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/fcs<24>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112
    SLICE_X57Y36.A5      net (fanout=34)       0.282   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112
    SLICE_X57Y36.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/fcs<24>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv113
    SLICE_X57Y37.C6      net (fanout=2)        0.333   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11
    SLICE_X57Y37.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/Reset_OR_DriverANDClockEnable1
    SLICE_X57Y37.SR      net (fanout=1)        0.578   u_FILCore/u_FILCommLayer/u_MWMAC/Reset_OR_DriverANDClockEnable
    SLICE_X57Y37.CLK     Tsrck                 0.410   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg
    -------------------------------------------------  ---------------------------
    Total                                      7.492ns (2.648ns logic, 4.844ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15 (SLICE_X53Y26.D5), 21583 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.540ns (Levels of Logic = 10)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.DQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3
    SLICE_X54Y25.D3      net (fanout=2)        1.402   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<3>
    SLICE_X54Y25.DMUX    Topdd                 0.446   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<11>
    SLICE_X55Y25.B4      net (fanout=1)        0.581   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<11>
    SLICE_X55Y25.B       Tilo                  0.259   N32
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X55Y26.C4      net (fanout=1)        0.504   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X55Y26.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X55Y26.D5      net (fanout=23)       0.286   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X55Y26.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X55Y24.C6      net (fanout=17)       0.554   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X55Y24.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount[15]_GND_17_o_equal_141_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X52Y24.A5      net (fanout=1)        0.451   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X52Y24.COUT    Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X52Y25.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X52Y25.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X52Y26.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X52Y26.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X52Y27.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X52Y27.DMUX    Tcind                 0.320   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor<15>
    SLICE_X53Y26.D5      net (fanout=1)        0.442   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
    SLICE_X53Y26.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2172<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15
    -------------------------------------------------  ---------------------------
    Total                                      7.540ns (3.311ns logic, 4.229ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.480ns (Levels of Logic = 10)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y26.DQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3
    SLICE_X54Y25.D3      net (fanout=2)        1.402   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<3>
    SLICE_X54Y25.COUT    Topcyd                0.290   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<11>
    SLICE_X54Y26.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<11>
    SLICE_X54Y26.DMUX    Tcind                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_xor<15>
    SLICE_X55Y26.C2      net (fanout=1)        1.148   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<15>
    SLICE_X55Y26.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X55Y26.D5      net (fanout=23)       0.286   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X55Y26.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X55Y24.C6      net (fanout=17)       0.554   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X55Y24.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount[15]_GND_17_o_equal_141_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X52Y24.A5      net (fanout=1)        0.451   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X52Y24.COUT    Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X52Y25.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X52Y25.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X52Y26.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X52Y26.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X52Y27.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X52Y27.DMUX    Tcind                 0.320   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor<15>
    SLICE_X53Y26.D5      net (fanout=1)        0.442   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
    SLICE_X53Y26.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2172<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15
    -------------------------------------------------  ---------------------------
    Total                                      7.480ns (3.185ns logic, 4.295ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.330ns (Levels of Logic = 11)
  Clock Path Skew:      -0.012ns (0.288 - 0.300)
  Source Clock:         ETH_RXCLK_BUFGP rising at 0.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y23.DQ      Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_3
    SLICE_X54Y23.D3      net (fanout=2)        0.807   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
    SLICE_X54Y23.COUT    Topcyd                0.290   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_lut<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X54Y24.CIN     net (fanout=1)        0.082   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<3>
    SLICE_X54Y24.CMUX    Tcinc                 0.289   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT<15:0>_cy<7>
    SLICE_X55Y25.B2      net (fanout=1)        0.751   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT<6>
    SLICE_X55Y25.B       Tilo                  0.259   N32
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>1
    SLICE_X55Y26.C4      net (fanout=1)        0.504   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>
    SLICE_X55Y26.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o<15>3
    SLICE_X55Y26.D5      net (fanout=23)       0.286   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o
    SLICE_X55Y26.D       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5
    SLICE_X55Y24.C6      net (fanout=17)       0.554   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv
    SLICE_X55Y24.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount[15]_GND_17_o_equal_141_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X52Y24.A5      net (fanout=1)        0.451   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>
    SLICE_X52Y24.COUT    Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut<0>_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X52Y25.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<3>
    SLICE_X52Y25.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X52Y26.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<7>
    SLICE_X52Y26.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X52Y27.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy<11>
    SLICE_X52Y27.DMUX    Tcind                 0.320   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor<15>
    SLICE_X53Y26.D5      net (fanout=1)        0.442   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171<15>
    SLICE_X53Y26.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2172<15>1
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15
    -------------------------------------------------  ---------------------------
    Total                                      7.330ns (3.444ns logic, 3.886ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ETH_RXCLK = PERIOD TIMEGRP "ETH_RXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X3Y24.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/wrAddr_9 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         ETH_RXCLK_BUFGP rising at 8.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/wrAddr_9 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y49.CQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/wrAddr<9>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/wrAddr_9
    RAMB16_X3Y24.ADDRA12 net (fanout=5)        0.137   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/wrAddr<9>
    RAMB16_X3Y24.CLKA    Trckc_ADDRA (-Th)     0.066   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.132ns logic, 0.137ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X3Y24.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         ETH_RXCLK_BUFGP rising at 8.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y48.AQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_0
    RAMB16_X3Y24.DIA0    net (fanout=1)        0.159   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData<0>
    RAMB16_X3Y24.CLKA    Trckd_DIA   (-Th)     0.053   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    -------------------------------------------------  ---------------------------
    Total                                      0.304ns (0.145ns logic, 0.159ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X3Y24.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.371ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.220 - 0.187)
  Source Clock:         ETH_RXCLK_BUFGP rising at 8.000ns
  Destination Clock:    ETH_RXCLK_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_4 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y47.AQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_4
    RAMB16_X3Y24.DIA4    net (fanout=1)        0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData<4>
    RAMB16_X3Y24.CLKA    Trckd_DIA   (-Th)     0.053   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.145ns logic, 0.259ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ETH_RXCLK = PERIOD TIMEGRP "ETH_RXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKA
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKA
  Location pin: RAMB16_X3Y24.CLKA
  Clock network: ETH_RXCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKB
  Location pin: RAMB16_X3Y24.CLKB
  Clock network: ETH_RXCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKA
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKA
  Location pin: RAMB16_X3Y30.CLKA
  Clock network: ETH_RXCLK_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysclk = PERIOD TIMEGRP "sysclk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP "sysclk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_ClockManager/u_dcm/CLKIN
  Logical resource: u_ClockManager/u_dcm/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: u_ClockManager/u_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: u_ClockManager/u_dcm/CLKIN
  Logical resource: u_ClockManager/u_dcm/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: u_ClockManager/u_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: u_ClockManager/u_dcm/CLKFX
  Logical resource: u_ClockManager/u_dcm/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: u_ClockManager/dcmclk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RXCLK_DUTCLK_path" TIG;

 15 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (SLICE_X41Y42.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.020ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (FF)
  Data Path Delay:      1.767ns (Levels of Logic = 1)
  Clock Path Skew:      -2.918ns (1.015 - 3.933)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y45.AMUX    Tshcko                0.518   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg<15>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15
    SLICE_X41Y42.A4      net (fanout=1)        0.876   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg<15>
    SLICE_X41Y42.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/reset_fpga_rst_reg[15]_OR_56_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (0.891ns logic, 0.876ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (SLICE_X41Y42.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.997ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (FF)
  Data Path Delay:      1.744ns (Levels of Logic = 1)
  Clock Path Skew:      -2.918ns (1.015 - 3.933)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y45.DQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg<15>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15
    SLICE_X41Y42.A3      net (fanout=1)        0.941   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg<15>
    SLICE_X41Y42.CLK     Tas                   0.373   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/reset_fpga_rst_reg[15]_OR_56_o<15>1
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s
    -------------------------------------------------  ---------------------------
    Total                                      1.744ns (0.803ns logic, 0.941ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4 (SLICE_X56Y73.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.764ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4 (FF)
  Data Path Delay:      1.511ns (Levels of Logic = 0)
  Clock Path Skew:      -2.918ns (1.038 - 3.956)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y68.AQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4
    SLICE_X56Y73.AX      net (fanout=1)        0.996   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<4>
    SLICE_X56Y73.CLK     Tdick                 0.085   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4
    -------------------------------------------------  ---------------------------
    Total                                      1.511ns (0.515ns logic, 0.996ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_RXCLK_DUTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0 (SLICE_X59Y66.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.707ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0 (FF)
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      -0.642ns (0.673 - 1.315)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y66.AQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0
    SLICE_X59Y66.AX      net (fanout=1)        0.141   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<0>
    SLICE_X59Y66.CLK     Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_2 (SLICE_X59Y66.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.710ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_2 (FF)
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      -0.642ns (0.673 - 1.315)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_2 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y66.CQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_2
    SLICE_X59Y66.CX      net (fanout=1)        0.144   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<2>
    SLICE_X59Y66.CLK     Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_11 (SLICE_X56Y74.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.806ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_11 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_11 (FF)
  Data Path Delay:      0.505ns (Levels of Logic = 0)
  Clock Path Skew:      -0.636ns (0.668 - 1.304)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    dutClk rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_11 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y72.DQ      Tcko                  0.234   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_11
    SLICE_X56Y74.DX      net (fanout=1)        0.230   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray<11>
    SLICE_X56Y74.CLK     Tckdi       (-Th)    -0.041   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_11
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.275ns logic, 0.230ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_DUTCLK_RXCLK_path" TIG;

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_12 (SLICE_X57Y71.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.742ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_12 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_12 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.629ns (1.305 - 0.676)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_12 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y79.AQ      Tcko                  0.248   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin<12>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_12
    SLICE_X57Y71.AX      net (fanout=5)        0.718   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin<12>
    SLICE_X57Y71.CLK     Tdick                 0.070   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<12>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_12
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.318ns logic, 0.718ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2 (SLICE_X44Y42.CI), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.524ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2 (FF)
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Clock Path Skew:      0.644ns (1.283 - 0.639)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y41.AQ      Tcko                  0.210   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst
    SLICE_X44Y42.CI      net (fanout=104)      0.566   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst
    SLICE_X44Y42.CLK     Tds                   0.057   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/rxrst_int
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.267ns logic, 0.566ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_11 (SLICE_X59Y71.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.384ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_11 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_11 (FF)
  Data Path Delay:      0.689ns (Levels of Logic = 0)
  Clock Path Skew:      0.640ns (1.305 - 0.665)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_11 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y73.DQ      Tcko                  0.210   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_11
    SLICE_X59Y71.DX      net (fanout=1)        0.409   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<11>
    SLICE_X59Y71.CLK     Tdick                 0.070   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_11
    -------------------------------------------------  ---------------------------
    Total                                      0.689ns (0.280ns logic, 0.409ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_DUTCLK_RXCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6 (SLICE_X58Y71.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.487ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6 (FF)
  Data Path Delay:      0.762ns (Levels of Logic = 0)
  Clock Path Skew:      2.914ns (3.949 - 1.035)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_6 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y72.CQ      Tcko                  0.405   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_6
    SLICE_X58Y71.CX      net (fanout=1)        0.450   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<6>
    SLICE_X58Y71.CLK     Tckdi       (-Th)     0.093   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.312ns logic, 0.450ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7 (SLICE_X58Y71.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.487ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7 (FF)
  Data Path Delay:      0.762ns (Levels of Logic = 0)
  Clock Path Skew:      2.914ns (3.949 - 1.035)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y72.DQ      Tcko                  0.405   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7
    SLICE_X58Y71.DX      net (fanout=1)        0.450   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<7>
    SLICE_X58Y71.CLK     Tckdi       (-Th)     0.093   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.312ns logic, 0.450ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5 (SLICE_X58Y71.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.473ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5 (FF)
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      2.914ns (3.949 - 1.035)
  Source Clock:         dutClk rising
  Destination Clock:    ETH_RXCLK_BUFGP rising
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y72.BQ      Tcko                  0.405   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5
    SLICE_X58Y71.BX      net (fanout=1)        0.464   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray<5>
    SLICE_X58Y71.CLK     Tckdi       (-Th)     0.093   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.312ns logic, 0.464ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_DUTCLK_TXCLK_path" TIG;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3 (SLICE_X3Y43.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.684ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3 (FF)
  Data Path Delay:      1.775ns (Levels of Logic = 0)
  Clock Path Skew:      -0.474ns (2.380 - 2.854)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    txclk rising at 24.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_3 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.AQ       Tcko                  0.525   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<5>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_3
    SLICE_X3Y43.DX       net (fanout=1)        1.136   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<3>
    SLICE_X3Y43.CLK      Tdick                 0.114   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.639ns logic, 1.136ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10 (SLICE_X2Y43.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.659ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10 (FF)
  Data Path Delay:      1.753ns (Levels of Logic = 0)
  Clock Path Skew:      -0.471ns (2.380 - 2.851)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    txclk rising at 24.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.BQ       Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<10>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10
    SLICE_X2Y43.CX       net (fanout=1)        1.238   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<10>
    SLICE_X2Y43.CLK      Tdick                 0.085   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10
    -------------------------------------------------  ---------------------------
    Total                                      1.753ns (0.515ns logic, 1.238ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9 (SLICE_X2Y43.BX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.596ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_9 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9 (FF)
  Data Path Delay:      1.690ns (Levels of Logic = 0)
  Clock Path Skew:      -0.471ns (2.380 - 2.851)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    txclk rising at 24.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_9 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.AQ       Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<10>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_9
    SLICE_X2Y43.BX       net (fanout=1)        1.175   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<9>
    SLICE_X2Y43.CLK      Tdick                 0.085   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9
    -------------------------------------------------  ---------------------------
    Total                                      1.690ns (0.515ns logic, 1.175ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_DUTCLK_TXCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0 (SLICE_X3Y43.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.041ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0 (FF)
  Data Path Delay:      0.448ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (1.073 - 1.019)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    txclk rising at 16.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_0 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y44.AQ       Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<2>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_0
    SLICE_X3Y43.AX       net (fanout=1)        0.191   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<0>
    SLICE_X3Y43.CLK      Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.257ns logic, 0.191ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2 (SLICE_X38Y40.CI), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.058ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2 (FF)
  Data Path Delay:      0.547ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (1.044 - 0.990)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    txclk rising at 16.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y41.AQ      Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst
    SLICE_X38Y40.CI      net (fanout=104)      0.299   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst
    SLICE_X38Y40.CLK     Tdh         (-Th)    -0.050   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/txrst_int
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.248ns logic, 0.299ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1 (SLICE_X3Y43.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.089ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1 (FF)
  Data Path Delay:      0.578ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (1.073 - 1.019)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    txclk rising at 16.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y44.CQ       Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<2>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_1
    SLICE_X3Y43.BX       net (fanout=1)        0.321   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray<1>
    SLICE_X3Y43.CLK      Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.257ns logic, 0.321ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TXCLK_DUTCLK_path" TIG;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4 (SLICE_X0Y46.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.068ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4 (FF)
  Data Path Delay:      2.172ns (Levels of Logic = 1)
  Clock Path Skew:      -0.461ns (2.384 - 2.845)
  Source Clock:         txclk rising at 16.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y37.AQ       Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<4>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4
    SLICE_X0Y46.A2       net (fanout=1)        1.414   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<4>
    SLICE_X0Y46.CLK      Tas                   0.328   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<4>_rt
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4
    -------------------------------------------------  ---------------------------
    Total                                      2.172ns (0.758ns logic, 1.414ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_5 (SLICE_X0Y46.B3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.729ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_5 (FF)
  Data Path Delay:      1.838ns (Levels of Logic = 1)
  Clock Path Skew:      -0.456ns (2.384 - 2.840)
  Source Clock:         txclk rising at 16.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_5 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.AQ       Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<8>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_5
    SLICE_X0Y46.B3       net (fanout=1)        1.080   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<5>
    SLICE_X0Y46.CLK      Tas                   0.328   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<5>_rt
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_5
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.758ns logic, 1.080ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_6 (SLICE_X0Y46.C3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.673ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_6 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_6 (FF)
  Data Path Delay:      1.782ns (Levels of Logic = 1)
  Clock Path Skew:      -0.456ns (2.384 - 2.840)
  Source Clock:         txclk rising at 16.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_6 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.AQ       Tcko                  0.430   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<2>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_6
    SLICE_X0Y46.C3       net (fanout=1)        1.024   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<6>
    SLICE_X0Y46.CLK      Tas                   0.328   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<6>_rt
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_6
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.758ns logic, 1.024ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TXCLK_DUTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2 (SLICE_X1Y43.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.107ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2 (FF)
  Data Path Delay:      0.606ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.073 - 1.009)
  Source Clock:         txclk rising at 24.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y39.CQ       Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<2>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2
    SLICE_X1Y43.CX       net (fanout=1)        0.349   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<2>
    SLICE_X1Y43.CLK      Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.257ns logic, 0.349ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_7 (SLICE_X0Y46.D3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.250ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_7 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_7 (FF)
  Data Path Delay:      0.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (1.077 - 1.009)
  Source Clock:         txclk rising at 24.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_7 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y40.AQ       Tcko                  0.198   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<10>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_7
    SLICE_X0Y46.D3       net (fanout=1)        0.378   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<7>
    SLICE_X0Y46.CLK      Tah         (-Th)    -0.177   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<7>_rt
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.753ns (0.375ns logic, 0.378ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1 (SLICE_X1Y43.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.136ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1 (FF)
  Data Path Delay:      0.635ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (1.073 - 1.009)
  Source Clock:         txclk rising at 24.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.435ns

  Clock Uncertainty:          0.435ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.220ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.BQ       Tcko                  0.234   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<9>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1
    SLICE_X1Y43.BX       net (fanout=1)        0.342   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray<1>
    SLICE_X1Y43.CLK      Tckdi       (-Th)    -0.059   u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1<3>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.293ns logic, 0.342ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TXCLK_RXCLK_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RXCLK_TXCLK_path" TIG;

 1015 paths analyzed, 310 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_crs_reg (SLICE_X19Y26.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     12.728ns (data path - clock path skew + uncertainty)
  Source:               crs (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_crs_reg (FF)
  Data Path Delay:      8.833ns (Levels of Logic = 0)
  Clock Path Skew:      -3.530ns (1.040 - 4.570)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: crs to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_crs_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y84.Q4     Tickq                 1.778   crs
                                                       crs
    SLICE_X19Y26.AX      net (fanout=1)        6.941   crs
    SLICE_X19Y26.CLK     Tdick                 0.114   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_crs_reg
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_crs_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.833ns (1.892ns logic, 6.941ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_col_reg (SLICE_X30Y35.D5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     11.613ns (data path - clock path skew + uncertainty)
  Source:               col (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_col_reg (FF)
  Data Path Delay:      7.697ns (Levels of Logic = 1)
  Clock Path Skew:      -3.551ns (1.019 - 4.570)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: col to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_col_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y85.Q4     Tickq                 1.778   col
                                                       col
    SLICE_X30Y35.D5      net (fanout=1)        5.600   col
    SLICE_X30Y35.CLK     Tas                   0.319   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_col_reg
                                                       col_rt
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_col_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.697ns (2.097ns logic, 5.600ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (SLICE_X14Y21.CIN), 68 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.202ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (FF)
  Data Path Delay:      6.946ns (Levels of Logic = 5)
  Clock Path Skew:      -2.891ns (1.038 - 3.929)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y26.AQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3
    SLICE_X31Y19.A1      net (fanout=3)        2.768   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg<3>
    SLICE_X31Y19.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B101
    SLICE_X14Y18.D5      net (fanout=1)        1.456   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<3>
    SLICE_X14Y18.DMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3
    SLICE_X14Y19.A5      net (fanout=2)        0.726   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3
    SLICE_X14Y19.COUT    Topcya                0.474   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_lut<0>4
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X14Y20.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X14Y21.CLK     Tcinck                0.313   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (1.990ns logic, 4.956ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.061ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_4 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (FF)
  Data Path Delay:      6.805ns (Levels of Logic = 5)
  Clock Path Skew:      -2.891ns (1.038 - 3.929)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_4 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y26.BQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_4
    SLICE_X34Y20.A2      net (fanout=3)        1.921   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg<4>
    SLICE_X34Y20.A       Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B111
    SLICE_X14Y19.A4      net (fanout=1)        1.664   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<4>
    SLICE_X14Y19.AMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs4
    SLICE_X14Y19.BX      net (fanout=2)        1.547   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs4
    SLICE_X14Y19.COUT    Tbxcy                 0.156   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X14Y20.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X14Y21.CLK     Tcinck                0.313   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    -------------------------------------------------  ---------------------------
    Total                                      6.805ns (1.667ns logic, 5.138ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.031ns (data path - clock path skew + uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (FF)
  Data Path Delay:      6.775ns (Levels of Logic = 5)
  Clock Path Skew:      -2.891ns (1.038 - 3.929)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y26.AQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg<6>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3
    SLICE_X31Y19.A1      net (fanout=3)        2.768   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg<3>
    SLICE_X31Y19.A       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B101
    SLICE_X14Y18.D5      net (fanout=1)        1.456   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B<3>
    SLICE_X14Y18.DMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3
    SLICE_X14Y19.AX      net (fanout=2)        0.781   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3
    SLICE_X14Y19.COUT    Taxcy                 0.248   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<7>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_6
    SLICE_X14Y20.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>7
    SLICE_X14Y20.COUT    Tbyp                  0.093   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_10
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>11
    SLICE_X14Y21.CLK     Tcinck                0.313   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy<0>_14
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (1.764ns logic, 5.011ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_RXCLK_TXCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_67 (SLICE_X43Y29.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.134ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_67 (FF)
  Data Path Delay:      0.868ns (Levels of Logic = 1)
  Clock Path Skew:      -0.631ns (0.651 - 1.282)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y25.DQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg_3
    SLICE_X43Y29.D5      net (fanout=2)        0.453   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg<3>
    SLICE_X43Y29.CLK     Tah         (-Th)    -0.215   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<67>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<67>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_67
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.415ns logic, 0.453ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_26 (SLICE_X41Y21.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.150ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_2 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_26 (FF)
  Data Path Delay:      0.877ns (Levels of Logic = 1)
  Clock Path Skew:      -0.638ns (0.645 - 1.283)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_2 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y25.CQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_2
    SLICE_X41Y21.A4      net (fanout=3)        0.462   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg<2>
    SLICE_X41Y21.CLK     Tah         (-Th)    -0.215   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<29>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<26>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_26
    -------------------------------------------------  ---------------------------
    Total                                      0.877ns (0.415ns logic, 0.462ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64 (SLICE_X45Y31.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.157ns (datapath - clock path skew - uncertainty)
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64 (FF)
  Data Path Delay:      0.891ns (Levels of Logic = 1)
  Clock Path Skew:      -0.631ns (0.651 - 1.282)
  Source Clock:         ETH_RXCLK_BUFGP rising
  Destination Clock:    txclk rising
  Clock Uncertainty:    0.365ns

  Clock Uncertainty:          0.365ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg_0 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y25.AQ      Tcko                  0.200   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg_0
    SLICE_X45Y31.A5      net (fanout=2)        0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg<0>
    SLICE_X45Y31.CLK     Tah         (-Th)    -0.215   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader<66>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT<64>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64
    -------------------------------------------------  ---------------------------
    Total                                      0.891ns (0.415ns logic, 0.476ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP 
"u_ClockManager_dcmclk125"         TS_sysclk / 1.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 124952 paths analyzed, 4936 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.766ns.
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24 (SLICE_X7Y18.C3), 90 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.533ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.295 - 0.313)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.CQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_3
    SLICE_X16Y26.C1      net (fanout=6)        1.116   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count<3>
    SLICE_X16Y26.C       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
    SLICE_X16Y26.A1      net (fanout=2)        0.539   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
    SLICE_X16Y26.A       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o<15>1
    SLICE_X11Y22.C5      net (fanout=17)       0.924   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o
    SLICE_X11Y22.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1082
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931
    SLICE_X7Y20.C5       net (fanout=31)       0.830   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493
    SLICE_X7Y20.C        Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<31>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212
    SLICE_X6Y18.B6       net (fanout=1)        0.541   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212
    SLICE_X6Y18.B        Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
    SLICE_X6Y18.D1       net (fanout=1)        0.598   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
    SLICE_X6Y18.CMUX     Topdc                 0.456   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215_F
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215
    SLICE_X7Y18.C3       net (fanout=2)        0.389   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1021
    SLICE_X7Y18.CLK      Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<24>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1025
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24
    -------------------------------------------------  ---------------------------
    Total                                      7.533ns (2.596ns logic, 4.937ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_8 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.461ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.295 - 0.311)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_8 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.AQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count<9>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_8
    SLICE_X16Y26.C4      net (fanout=6)        1.044   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count<8>
    SLICE_X16Y26.C       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
    SLICE_X16Y26.A1      net (fanout=2)        0.539   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
    SLICE_X16Y26.A       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o<15>1
    SLICE_X11Y22.C5      net (fanout=17)       0.924   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o
    SLICE_X11Y22.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1082
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931
    SLICE_X7Y20.C5       net (fanout=31)       0.830   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493
    SLICE_X7Y20.C        Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<31>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212
    SLICE_X6Y18.B6       net (fanout=1)        0.541   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212
    SLICE_X6Y18.B        Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
    SLICE_X6Y18.D1       net (fanout=1)        0.598   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
    SLICE_X6Y18.CMUX     Topdc                 0.456   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215_F
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215
    SLICE_X7Y18.C3       net (fanout=2)        0.389   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1021
    SLICE_X7Y18.CLK      Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<24>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1025
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24
    -------------------------------------------------  ---------------------------
    Total                                      7.461ns (2.596ns logic, 4.865ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.408ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (0.295 - 0.303)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_0 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.BQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_0
    SLICE_X12Y24.C1      net (fanout=20)       1.022   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg<0>
    SLICE_X12Y24.C       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o21
    SLICE_X12Y24.A1      net (fanout=1)        0.532   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o2
    SLICE_X12Y24.A       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o23
    SLICE_X11Y22.C1      net (fanout=8)        0.995   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o
    SLICE_X11Y22.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1082
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931
    SLICE_X7Y20.C5       net (fanout=31)       0.830   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493
    SLICE_X7Y20.C        Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<31>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212
    SLICE_X6Y18.B6       net (fanout=1)        0.541   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212
    SLICE_X6Y18.B        Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
    SLICE_X6Y18.D1       net (fanout=1)        0.598   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
    SLICE_X6Y18.CMUX     Topdc                 0.456   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215_F
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215
    SLICE_X7Y18.C3       net (fanout=2)        0.389   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1021
    SLICE_X7Y18.CLK      Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<24>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1025
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24
    -------------------------------------------------  ---------------------------
    Total                                      7.408ns (2.501ns logic, 4.907ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18 (SLICE_X7Y19.C6), 90 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_3 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.501ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_3 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y28.CQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count<3>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_3
    SLICE_X16Y26.C1      net (fanout=6)        1.116   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count<3>
    SLICE_X16Y26.C       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
    SLICE_X16Y26.A1      net (fanout=2)        0.539   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
    SLICE_X16Y26.A       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o<15>1
    SLICE_X11Y22.C5      net (fanout=17)       0.924   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o
    SLICE_X11Y22.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1082
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931
    SLICE_X7Y20.C5       net (fanout=31)       0.830   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493
    SLICE_X7Y20.C        Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<31>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212
    SLICE_X6Y18.B6       net (fanout=1)        0.541   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212
    SLICE_X6Y18.B        Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
    SLICE_X6Y18.D1       net (fanout=1)        0.598   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
    SLICE_X6Y18.CMUX     Topdc                 0.456   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215_F
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215
    SLICE_X7Y19.C6       net (fanout=2)        0.357   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1021
    SLICE_X7Y19.CLK      Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<18>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT603
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18
    -------------------------------------------------  ---------------------------
    Total                                      7.501ns (2.596ns logic, 4.905ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_8 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.429ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.294 - 0.311)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_8 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.AQ      Tcko                  0.525   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count<9>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_8
    SLICE_X16Y26.C4      net (fanout=6)        1.044   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count<8>
    SLICE_X16Y26.C       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
    SLICE_X16Y26.A1      net (fanout=2)        0.539   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
    SLICE_X16Y26.A       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o<15>1
    SLICE_X11Y22.C5      net (fanout=17)       0.924   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o
    SLICE_X11Y22.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1082
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931
    SLICE_X7Y20.C5       net (fanout=31)       0.830   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493
    SLICE_X7Y20.C        Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<31>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212
    SLICE_X6Y18.B6       net (fanout=1)        0.541   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212
    SLICE_X6Y18.B        Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
    SLICE_X6Y18.D1       net (fanout=1)        0.598   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
    SLICE_X6Y18.CMUX     Topdc                 0.456   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215_F
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215
    SLICE_X7Y19.C6       net (fanout=2)        0.357   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1021
    SLICE_X7Y19.CLK      Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<18>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT603
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18
    -------------------------------------------------  ---------------------------
    Total                                      7.429ns (2.596ns logic, 4.833ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_0 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.294 - 0.303)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_0 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y22.BQ      Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg<15>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_0
    SLICE_X12Y24.C1      net (fanout=20)       1.022   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg<0>
    SLICE_X12Y24.C       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o21
    SLICE_X12Y24.A1      net (fanout=1)        0.532   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o2
    SLICE_X12Y24.A       Tilo                  0.235   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg<4>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o23
    SLICE_X11Y22.C1      net (fanout=8)        0.995   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o
    SLICE_X11Y22.C       Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1082
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931
    SLICE_X7Y20.C5       net (fanout=31)       0.830   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493
    SLICE_X7Y20.C        Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<31>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212
    SLICE_X6Y18.B6       net (fanout=1)        0.541   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212
    SLICE_X6Y18.B        Tilo                  0.254   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
    SLICE_X6Y18.D1       net (fanout=1)        0.598   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
    SLICE_X6Y18.CMUX     Topdc                 0.456   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215_F
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215
    SLICE_X7Y19.C6       net (fanout=2)        0.357   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1021
    SLICE_X7Y19.CLK      Tas                   0.373   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<18>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT603
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (2.501ns logic, 4.875ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11 (SLICE_X4Y21.C3), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_25 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.459ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.288 - 0.311)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_25 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y18.AQ       Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<26>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_25
    SLICE_X5Y19.C3       net (fanout=19)       0.969   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<25>
    SLICE_X5Y19.C        Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT365
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n38751
    SLICE_X5Y20.A4       net (fanout=5)        0.503   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3875
    SLICE_X5Y20.A        Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1817
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mxor__n4074_xo<0>1
    SLICE_X9Y18.A5       net (fanout=10)       1.253   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n4074
    SLICE_X9Y18.A        Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1321
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mxor_fcs[3]_EthHeader[399]_XOR_27654_o_xo<0>
    SLICE_X10Y16.B5      net (fanout=3)        0.797   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs[3]_EthHeader[399]_XOR_27654_o
    SLICE_X10Y16.BMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1144
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT185
    SLICE_X4Y21.C3       net (fanout=1)        1.925   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT184
    SLICE_X4Y21.CLK      Tas                   0.433   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1823_G
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1823
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11
    -------------------------------------------------  ---------------------------
    Total                                      7.459ns (2.012ns logic, 5.447ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.203ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.288 - 0.308)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcko                  0.430   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<31>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31
    SLICE_X5Y19.C4       net (fanout=20)       0.759   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<31>
    SLICE_X5Y19.C        Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT365
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n38751
    SLICE_X5Y20.A4       net (fanout=5)        0.503   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3875
    SLICE_X5Y20.A        Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1817
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mxor__n4074_xo<0>1
    SLICE_X9Y18.A5       net (fanout=10)       1.253   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n4074
    SLICE_X9Y18.A        Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1321
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mxor_fcs[3]_EthHeader[399]_XOR_27654_o_xo<0>
    SLICE_X10Y16.B5      net (fanout=3)        0.797   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs[3]_EthHeader[399]_XOR_27654_o
    SLICE_X10Y16.BMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1144
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT185
    SLICE_X4Y21.C3       net (fanout=1)        1.925   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT184
    SLICE_X4Y21.CLK      Tas                   0.433   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1823_G
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1823
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11
    -------------------------------------------------  ---------------------------
    Total                                      7.203ns (1.966ns logic, 5.237ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_30 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.160ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.288 - 0.312)
  Source Clock:         txclk rising at 0.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_30 to u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.476   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<30>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_30
    SLICE_X5Y20.A3       net (fanout=13)       1.432   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<30>
    SLICE_X5Y20.A        Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1817
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mxor__n4074_xo<0>1
    SLICE_X9Y18.A5       net (fanout=10)       1.253   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n4074
    SLICE_X9Y18.A        Tilo                  0.259   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1321
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mxor_fcs[3]_EthHeader[399]_XOR_27654_o_xo<0>
    SLICE_X10Y16.B5      net (fanout=3)        0.797   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs[3]_EthHeader[399]_XOR_27654_o
    SLICE_X10Y16.BMUX    Tilo                  0.326   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1144
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT185
    SLICE_X4Y21.C3       net (fanout=1)        1.925   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT184
    SLICE_X4Y21.CLK      Tas                   0.433   u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs<11>
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1823_G
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1823
                                                       u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11
    -------------------------------------------------  ---------------------------
    Total                                      7.160ns (1.753ns logic, 5.407ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP "u_ClockManager_dcmclk125"
        TS_sysclk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory (RAMB16_X0Y16.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_8 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.306ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.078 - 0.074)
  Source Clock:         txclk rising at 8.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_8 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.AQ       Tcko                  0.234   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_8
    RAMB16_X0Y16.ADDRB11 net (fanout=4)        0.138   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr<8>
    RAMB16_X0Y16.CLKB    Trckc_ADDRB (-Th)     0.066   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory
    -------------------------------------------------  ---------------------------
    Total                                      0.306ns (0.168ns logic, 0.138ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory (RAMB16_X0Y16.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_9 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.078 - 0.074)
  Source Clock:         txclk rising at 8.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_9 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.BQ       Tcko                  0.234   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr<11>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_9
    RAMB16_X0Y16.ADDRB12 net (fanout=5)        0.140   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr<9>
    RAMB16_X0Y16.CLKB    Trckc_ADDRB (-Th)     0.066   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.168ns logic, 0.140ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory (RAMB16_X0Y16.ADDRB8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_5 (FF)
  Destination:          u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         txclk rising at 8.000ns
  Destination Clock:    txclk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_5 to u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.BQ       Tcko                  0.234   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr<7>
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_5
    RAMB16_X0Y16.ADDRB8  net (fanout=5)        0.182   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr<5>
    RAMB16_X0Y16.CLKB    Trckc_ADDRB (-Th)     0.066   u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory
                                                       u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.168ns logic, 0.182ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP "u_ClockManager_dcmclk125"
        TS_sysclk / 1.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory/CLKBRDCLK
  Logical resource: u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory/CLKBRDCLK
  Location pin: RAMB8_X0Y13.CLKBRDCLK
  Clock network: txclk
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKA
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: txclk
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKB
  Logical resource: u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKB
  Location pin: RAMB16_X0Y16.CLKB
  Clock network: txclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP         
"u_ClockManager_dcmclk125_180" TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP
        "u_ClockManager_dcmclk125_180" TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_ClockManager/u_BUFG_inst2/I0
  Logical resource: u_ClockManager/u_BUFG_inst2/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: u_ClockManager/dcmclk125_180
--------------------------------------------------------------------------------
Slack: 5.960ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: ETH_GTXCLK_OBUF/CLK1
  Logical resource: u_ClockManager/u_ODDR2/CK1
  Location pin: OLOGIC_X27Y63.CLK1
  Clock network: u_ClockManager/clk125_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP 
"u_ClockManager_CLKDV" TS_sysclk * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18508 paths analyzed, 3121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.879ns.
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAMB8_X1Y33.DIPBDIP1), 930 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.675ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.729 - 0.748)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y31.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X33Y64.B5      net (fanout=55)       1.425   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X33Y64.B       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<8>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12
    SLICE_X47Y80.A1      net (fanout=264)      2.841   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X47Y80.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand1
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand11
    SLICE_X52Y63.D5      net (fanout=15)       1.993   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand1
    SLICE_X52Y63.DMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>26
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125
    SLICE_X52Y64.A2      net (fanout=2)        0.768   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125
    SLICE_X52Y64.COUT    Topcya                0.474   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut<0>27
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_29
    SLICE_X52Y65.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
    SLICE_X52Y65.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_33
    SLICE_X52Y66.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
    SLICE_X52Y66.AMUX    Tcina                 0.220   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X1Y33.DIPBDIP1 net (fanout=6)        2.611   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X1Y33.CLKAWRCLKTrdck_DIPB            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     13.675ns (4.031ns logic, 9.644ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.423ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.729 - 0.748)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y31.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X33Y64.B5      net (fanout=55)       1.425   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X33Y64.B       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<8>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12
    SLICE_X47Y80.A1      net (fanout=264)      2.841   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X47Y80.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand1
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand11
    SLICE_X52Y63.D5      net (fanout=15)       1.993   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand1
    SLICE_X52Y63.DMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>26
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125
    SLICE_X52Y64.AX      net (fanout=2)        0.742   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125
    SLICE_X52Y64.COUT    Taxcy                 0.248   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_29
    SLICE_X52Y65.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
    SLICE_X52Y65.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_33
    SLICE_X52Y66.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
    SLICE_X52Y66.AMUX    Tcina                 0.220   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X1Y33.DIPBDIP1 net (fanout=6)        2.611   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X1Y33.CLKAWRCLKTrdck_DIPB            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     13.423ns (3.805ns logic, 9.618ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.214ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.729 - 0.748)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y31.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X33Y64.B5      net (fanout=55)       1.425   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X33Y64.B       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<8>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12
    SLICE_X47Y79.A5      net (fanout=264)      2.532   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X47Y79.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<23>_mand1
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<23>_mand11
    SLICE_X52Y64.A1      net (fanout=13)       2.260   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<23>_mand1
    SLICE_X52Y64.AMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out126
    SLICE_X52Y64.B4      net (fanout=2)        0.340   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out126
    SLICE_X52Y64.COUT    Topcyb                0.483   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut<0>28
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_29
    SLICE_X52Y65.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
    SLICE_X52Y65.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_33
    SLICE_X52Y66.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
    SLICE_X52Y66.AMUX    Tcina                 0.220   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X1Y33.DIPBDIP1 net (fanout=6)        2.611   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X1Y33.CLKAWRCLKTrdck_DIPB            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     13.214ns (4.040ns logic, 9.174ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAMB8_X1Y33.DIPADIP1), 930 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.654ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.729 - 0.748)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y31.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X33Y64.B5      net (fanout=55)       1.425   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X33Y64.B       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<8>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12
    SLICE_X47Y80.A1      net (fanout=264)      2.841   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X47Y80.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand1
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand11
    SLICE_X52Y63.D5      net (fanout=15)       1.993   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand1
    SLICE_X52Y63.DMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>26
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125
    SLICE_X52Y64.A2      net (fanout=2)        0.768   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125
    SLICE_X52Y64.COUT    Topcya                0.474   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut<0>27
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_29
    SLICE_X52Y65.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
    SLICE_X52Y65.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_33
    SLICE_X52Y66.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
    SLICE_X52Y66.AMUX    Tcina                 0.220   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X1Y33.DIPADIP1 net (fanout=6)        2.590   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X1Y33.CLKAWRCLKTrdck_DIPA            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     13.654ns (4.031ns logic, 9.623ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.402ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.729 - 0.748)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y31.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X33Y64.B5      net (fanout=55)       1.425   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X33Y64.B       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<8>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12
    SLICE_X47Y80.A1      net (fanout=264)      2.841   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X47Y80.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand1
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand11
    SLICE_X52Y63.D5      net (fanout=15)       1.993   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand1
    SLICE_X52Y63.DMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>26
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125
    SLICE_X52Y64.AX      net (fanout=2)        0.742   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125
    SLICE_X52Y64.COUT    Taxcy                 0.248   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_29
    SLICE_X52Y65.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
    SLICE_X52Y65.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_33
    SLICE_X52Y66.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
    SLICE_X52Y66.AMUX    Tcina                 0.220   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X1Y33.DIPADIP1 net (fanout=6)        2.590   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X1Y33.CLKAWRCLKTrdck_DIPA            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     13.402ns (3.805ns logic, 9.597ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.193ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.729 - 0.748)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y31.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X33Y64.B5      net (fanout=55)       1.425   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X33Y64.B       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<8>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12
    SLICE_X47Y79.A5      net (fanout=264)      2.532   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X47Y79.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<23>_mand1
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<23>_mand11
    SLICE_X52Y64.A1      net (fanout=13)       2.260   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<23>_mand1
    SLICE_X52Y64.AMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out126
    SLICE_X52Y64.B4      net (fanout=2)        0.340   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out126
    SLICE_X52Y64.COUT    Topcyb                0.483   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut<0>28
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_29
    SLICE_X52Y65.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
    SLICE_X52Y65.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_33
    SLICE_X52Y66.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
    SLICE_X52Y66.AMUX    Tcina                 0.220   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X1Y33.DIPADIP1 net (fanout=6)        2.590   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X1Y33.CLKAWRCLKTrdck_DIPA            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     13.193ns (4.040ns logic, 9.153ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAMB8_X1Y33.DIPBDIP0), 930 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.470ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.729 - 0.748)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y31.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X33Y64.B5      net (fanout=55)       1.425   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X33Y64.B       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<8>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12
    SLICE_X47Y80.A1      net (fanout=264)      2.841   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X47Y80.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand1
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand11
    SLICE_X52Y63.D5      net (fanout=15)       1.993   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand1
    SLICE_X52Y63.DMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>26
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125
    SLICE_X52Y64.A2      net (fanout=2)        0.768   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125
    SLICE_X52Y64.COUT    Topcya                0.474   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut<0>27
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_29
    SLICE_X52Y65.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
    SLICE_X52Y65.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_33
    SLICE_X52Y66.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
    SLICE_X52Y66.AMUX    Tcina                 0.220   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X1Y33.DIPBDIP0 net (fanout=6)        2.406   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X1Y33.CLKAWRCLKTrdck_DIPB            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     13.470ns (4.031ns logic, 9.439ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.218ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.729 - 0.748)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y31.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X33Y64.B5      net (fanout=55)       1.425   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X33Y64.B       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<8>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12
    SLICE_X47Y80.A1      net (fanout=264)      2.841   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X47Y80.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand1
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand11
    SLICE_X52Y63.D5      net (fanout=15)       1.993   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<22>_mand1
    SLICE_X52Y63.DMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>26
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125
    SLICE_X52Y64.AX      net (fanout=2)        0.742   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125
    SLICE_X52Y64.COUT    Taxcy                 0.248   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_29
    SLICE_X52Y65.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
    SLICE_X52Y65.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_33
    SLICE_X52Y66.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
    SLICE_X52Y66.AMUX    Tcina                 0.220   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X1Y33.DIPBDIP0 net (fanout=6)        2.406   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X1Y33.CLKAWRCLKTrdck_DIPB            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     13.218ns (3.805ns logic, 9.413ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      13.009ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.729 - 0.748)
  Source Clock:         dutClk rising at 0.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X2Y31.DOADO0   Trcko_DOA             2.100   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    SLICE_X33Y64.B5      net (fanout=55)       1.425   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout<0>
    SLICE_X33Y64.B       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out<8>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12
    SLICE_X47Y79.A5      net (fanout=264)      2.532   u_FILCore/u_mwfil_chiftop/dut_din<0>
    SLICE_X47Y79.A       Tilo                  0.259   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<23>_mand1
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<23>_mand11
    SLICE_X52Y64.A1      net (fanout=13)       2.260   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv<23>_mand1
    SLICE_X52Y64.AMUX    Tilo                  0.326   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out126
    SLICE_X52Y64.B4      net (fanout=2)        0.340   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out126
    SLICE_X52Y64.COUT    Topcyb                0.483   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut<0>28
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_29
    SLICE_X52Y65.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>30
    SLICE_X52Y65.COUT    Tbyp                  0.093   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>_33
    SLICE_X52Y66.CIN     net (fanout=1)        0.003   u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy<0>34
    SLICE_X52Y66.AMUX    Tcina                 0.220   u_FILCore/u_mwfil_chiftop/dut_dout<33>
                                                       u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor<0>_34
    RAMB8_X1Y33.DIPBDIP0 net (fanout=6)        2.406   u_FILCore/u_mwfil_chiftop/dut_dout<33>
    RAMB8_X1Y33.CLKAWRCLKTrdck_DIPB            0.300   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                     13.009ns (4.040ns logic, 8.969ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP "u_ClockManager_CLKDV" TS_sysclk * 2
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAMB8_X2Y31.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_9 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.078 - 0.076)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_9 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y62.BQ      Tcko                  0.200   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg<11>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_9
    RAMB8_X2Y31.DIADI1   net (fanout=1)        0.125   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg<9>
    RAMB8_X2Y31.CLKAWRCLKTrckd_DIA   (-Th)     0.053   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1
    -------------------------------------------------  ---------------------------
    Total                                      0.272ns (0.147ns logic, 0.125ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2 (RAMB8_X2Y28.DIADI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_56 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.068 - 0.063)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_56 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y56.AQ      Tcko                  0.198   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg<59>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_56
    RAMB8_X2Y28.DIADI12  net (fanout=2)        0.133   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg<56>
    RAMB8_X2Y28.CLKAWRCLKTrckd_DIA   (-Th)     0.053   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.145ns logic, 0.133ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2 (RAMB8_X2Y28.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_61 (FF)
  Destination:          u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.068 - 0.065)
  Source Clock:         dutClk rising at 20.000ns
  Destination Clock:    dutClk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_61 to u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.BQ      Tcko                  0.198   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg<63>
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_61
    RAMB8_X2Y28.DIBDI1   net (fanout=2)        0.131   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg<61>
    RAMB8_X2Y28.CLKAWRCLKTrckd_DIB   (-Th)     0.053   u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2
                                                       u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.145ns logic, 0.131ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP "u_ClockManager_CLKDV" TS_sysclk * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1/CLKAWRCLK
  Logical resource: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1/CLKAWRCLK
  Location pin: RAMB8_X2Y31.CLKAWRCLK
  Clock network: dutClk
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1/CLKBRDCLK
  Logical resource: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1/CLKBRDCLK
  Location pin: RAMB8_X2Y31.CLKBRDCLK
  Clock network: dutClk
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2/CLKAWRCLK
  Logical resource: u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2/CLKAWRCLK
  Location pin: RAMB8_X2Y28.CLKAWRCLK
  Clock network: dutClk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sysclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sysclk                      |     10.000ns|      5.340ns|      9.707ns|            0|            0|            0|       143460|
| TS_u_ClockManager_dcmclk125   |      8.000ns|      7.766ns|          N/A|            0|            0|       124952|            0|
| TS_u_ClockManager_dcmclk125_18|      8.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| 0                             |             |             |             |             |             |             |             |
| TS_u_ClockManager_CLKDV       |     20.000ns|     13.879ns|          N/A|            0|            0|        18508|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ETH_RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_RXCLK      |    7.669|         |         |         |
sysclk         |    0.742|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_RXCLK      |   12.728|         |         |         |
sysclk         |   13.879|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 375959 paths, 0 nets, and 16709 connections

Design statistics:
   Minimum period:  13.879ns{1}   (Maximum frequency:  72.051MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 29 22:21:59 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 301 MB



