
STM32F446_ADC_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000efb8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004ad8  0800f188  0800f188  0001f188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013c60  08013c60  00030220  2**0
                  CONTENTS
  4 .ARM          00000008  08013c60  08013c60  00023c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013c68  08013c68  00030220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013c68  08013c68  00023c68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013c6c  08013c6c  00023c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08013c70  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009114  20000220  08013e90  00030220  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20009334  08013e90  00039334  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016099  00000000  00000000  00030293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000382d  00000000  00000000  0004632c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001450  00000000  00000000  00049b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fa0  00000000  00000000  0004afb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026ae5  00000000  00000000  0004bf50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ab03  00000000  00000000  00072a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2fab  00000000  00000000  0008d538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006bac  00000000  00000000  001704e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00177090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f170 	.word	0x0800f170

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	0800f170 	.word	0x0800f170

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ca6:	f000 b9bb 	b.w	8001020 <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f84d 	bl	8000d58 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f840 	bl	8000d58 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f82f 	bl	8000d58 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f821 	bl	8000d58 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d3c:	f000 b970 	b.w	8001020 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f806 	bl	8000d58 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__udivmoddi4>:
 8000d58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	9e08      	ldr	r6, [sp, #32]
 8000d5e:	460d      	mov	r5, r1
 8000d60:	4604      	mov	r4, r0
 8000d62:	460f      	mov	r7, r1
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d14a      	bne.n	8000dfe <__udivmoddi4+0xa6>
 8000d68:	428a      	cmp	r2, r1
 8000d6a:	4694      	mov	ip, r2
 8000d6c:	d965      	bls.n	8000e3a <__udivmoddi4+0xe2>
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	b143      	cbz	r3, 8000d86 <__udivmoddi4+0x2e>
 8000d74:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d78:	f1c3 0220 	rsb	r2, r3, #32
 8000d7c:	409f      	lsls	r7, r3
 8000d7e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d82:	4317      	orrs	r7, r2
 8000d84:	409c      	lsls	r4, r3
 8000d86:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d8a:	fa1f f58c 	uxth.w	r5, ip
 8000d8e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d92:	0c22      	lsrs	r2, r4, #16
 8000d94:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d98:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d9c:	fb01 f005 	mul.w	r0, r1, r5
 8000da0:	4290      	cmp	r0, r2
 8000da2:	d90a      	bls.n	8000dba <__udivmoddi4+0x62>
 8000da4:	eb1c 0202 	adds.w	r2, ip, r2
 8000da8:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000dac:	f080 811c 	bcs.w	8000fe8 <__udivmoddi4+0x290>
 8000db0:	4290      	cmp	r0, r2
 8000db2:	f240 8119 	bls.w	8000fe8 <__udivmoddi4+0x290>
 8000db6:	3902      	subs	r1, #2
 8000db8:	4462      	add	r2, ip
 8000dba:	1a12      	subs	r2, r2, r0
 8000dbc:	b2a4      	uxth	r4, r4
 8000dbe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dc2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dca:	fb00 f505 	mul.w	r5, r0, r5
 8000dce:	42a5      	cmp	r5, r4
 8000dd0:	d90a      	bls.n	8000de8 <__udivmoddi4+0x90>
 8000dd2:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd6:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dda:	f080 8107 	bcs.w	8000fec <__udivmoddi4+0x294>
 8000dde:	42a5      	cmp	r5, r4
 8000de0:	f240 8104 	bls.w	8000fec <__udivmoddi4+0x294>
 8000de4:	4464      	add	r4, ip
 8000de6:	3802      	subs	r0, #2
 8000de8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dec:	1b64      	subs	r4, r4, r5
 8000dee:	2100      	movs	r1, #0
 8000df0:	b11e      	cbz	r6, 8000dfa <__udivmoddi4+0xa2>
 8000df2:	40dc      	lsrs	r4, r3
 8000df4:	2300      	movs	r3, #0
 8000df6:	e9c6 4300 	strd	r4, r3, [r6]
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0xbc>
 8000e02:	2e00      	cmp	r6, #0
 8000e04:	f000 80ed 	beq.w	8000fe2 <__udivmoddi4+0x28a>
 8000e08:	2100      	movs	r1, #0
 8000e0a:	e9c6 0500 	strd	r0, r5, [r6]
 8000e0e:	4608      	mov	r0, r1
 8000e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e14:	fab3 f183 	clz	r1, r3
 8000e18:	2900      	cmp	r1, #0
 8000e1a:	d149      	bne.n	8000eb0 <__udivmoddi4+0x158>
 8000e1c:	42ab      	cmp	r3, r5
 8000e1e:	d302      	bcc.n	8000e26 <__udivmoddi4+0xce>
 8000e20:	4282      	cmp	r2, r0
 8000e22:	f200 80f8 	bhi.w	8001016 <__udivmoddi4+0x2be>
 8000e26:	1a84      	subs	r4, r0, r2
 8000e28:	eb65 0203 	sbc.w	r2, r5, r3
 8000e2c:	2001      	movs	r0, #1
 8000e2e:	4617      	mov	r7, r2
 8000e30:	2e00      	cmp	r6, #0
 8000e32:	d0e2      	beq.n	8000dfa <__udivmoddi4+0xa2>
 8000e34:	e9c6 4700 	strd	r4, r7, [r6]
 8000e38:	e7df      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000e3a:	b902      	cbnz	r2, 8000e3e <__udivmoddi4+0xe6>
 8000e3c:	deff      	udf	#255	; 0xff
 8000e3e:	fab2 f382 	clz	r3, r2
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x210>
 8000e48:	1a8a      	subs	r2, r1, r2
 8000e4a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e4e:	fa1f fe8c 	uxth.w	lr, ip
 8000e52:	2101      	movs	r1, #1
 8000e54:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e58:	fb07 2015 	mls	r0, r7, r5, r2
 8000e5c:	0c22      	lsrs	r2, r4, #16
 8000e5e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e62:	fb0e f005 	mul.w	r0, lr, r5
 8000e66:	4290      	cmp	r0, r2
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x124>
 8000e6a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x122>
 8000e74:	4290      	cmp	r0, r2
 8000e76:	f200 80cb 	bhi.w	8001010 <__udivmoddi4+0x2b8>
 8000e7a:	4645      	mov	r5, r8
 8000e7c:	1a12      	subs	r2, r2, r0
 8000e7e:	b2a4      	uxth	r4, r4
 8000e80:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e84:	fb07 2210 	mls	r2, r7, r0, r2
 8000e88:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e8c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e90:	45a6      	cmp	lr, r4
 8000e92:	d908      	bls.n	8000ea6 <__udivmoddi4+0x14e>
 8000e94:	eb1c 0404 	adds.w	r4, ip, r4
 8000e98:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e9c:	d202      	bcs.n	8000ea4 <__udivmoddi4+0x14c>
 8000e9e:	45a6      	cmp	lr, r4
 8000ea0:	f200 80bb 	bhi.w	800101a <__udivmoddi4+0x2c2>
 8000ea4:	4610      	mov	r0, r2
 8000ea6:	eba4 040e 	sub.w	r4, r4, lr
 8000eaa:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eae:	e79f      	b.n	8000df0 <__udivmoddi4+0x98>
 8000eb0:	f1c1 0720 	rsb	r7, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eba:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ebe:	fa05 f401 	lsl.w	r4, r5, r1
 8000ec2:	fa20 f307 	lsr.w	r3, r0, r7
 8000ec6:	40fd      	lsrs	r5, r7
 8000ec8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ed2:	fa1f fe8c 	uxth.w	lr, ip
 8000ed6:	fb09 5518 	mls	r5, r9, r8, r5
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ee0:	fb08 f50e 	mul.w	r5, r8, lr
 8000ee4:	42a5      	cmp	r5, r4
 8000ee6:	fa02 f201 	lsl.w	r2, r2, r1
 8000eea:	fa00 f001 	lsl.w	r0, r0, r1
 8000eee:	d90b      	bls.n	8000f08 <__udivmoddi4+0x1b0>
 8000ef0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ef8:	f080 8088 	bcs.w	800100c <__udivmoddi4+0x2b4>
 8000efc:	42a5      	cmp	r5, r4
 8000efe:	f240 8085 	bls.w	800100c <__udivmoddi4+0x2b4>
 8000f02:	f1a8 0802 	sub.w	r8, r8, #2
 8000f06:	4464      	add	r4, ip
 8000f08:	1b64      	subs	r4, r4, r5
 8000f0a:	b29d      	uxth	r5, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f18:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f1c:	45a6      	cmp	lr, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1da>
 8000f20:	eb1c 0404 	adds.w	r4, ip, r4
 8000f24:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000f28:	d26c      	bcs.n	8001004 <__udivmoddi4+0x2ac>
 8000f2a:	45a6      	cmp	lr, r4
 8000f2c:	d96a      	bls.n	8001004 <__udivmoddi4+0x2ac>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	4464      	add	r4, ip
 8000f32:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f36:	fba3 9502 	umull	r9, r5, r3, r2
 8000f3a:	eba4 040e 	sub.w	r4, r4, lr
 8000f3e:	42ac      	cmp	r4, r5
 8000f40:	46c8      	mov	r8, r9
 8000f42:	46ae      	mov	lr, r5
 8000f44:	d356      	bcc.n	8000ff4 <__udivmoddi4+0x29c>
 8000f46:	d053      	beq.n	8000ff0 <__udivmoddi4+0x298>
 8000f48:	b156      	cbz	r6, 8000f60 <__udivmoddi4+0x208>
 8000f4a:	ebb0 0208 	subs.w	r2, r0, r8
 8000f4e:	eb64 040e 	sbc.w	r4, r4, lr
 8000f52:	fa04 f707 	lsl.w	r7, r4, r7
 8000f56:	40ca      	lsrs	r2, r1
 8000f58:	40cc      	lsrs	r4, r1
 8000f5a:	4317      	orrs	r7, r2
 8000f5c:	e9c6 7400 	strd	r7, r4, [r6]
 8000f60:	4618      	mov	r0, r3
 8000f62:	2100      	movs	r1, #0
 8000f64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f68:	f1c3 0120 	rsb	r1, r3, #32
 8000f6c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f70:	fa20 f201 	lsr.w	r2, r0, r1
 8000f74:	fa25 f101 	lsr.w	r1, r5, r1
 8000f78:	409d      	lsls	r5, r3
 8000f7a:	432a      	orrs	r2, r5
 8000f7c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f80:	fa1f fe8c 	uxth.w	lr, ip
 8000f84:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f88:	fb07 1510 	mls	r5, r7, r0, r1
 8000f8c:	0c11      	lsrs	r1, r2, #16
 8000f8e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f92:	fb00 f50e 	mul.w	r5, r0, lr
 8000f96:	428d      	cmp	r5, r1
 8000f98:	fa04 f403 	lsl.w	r4, r4, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x258>
 8000f9e:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000fa6:	d22f      	bcs.n	8001008 <__udivmoddi4+0x2b0>
 8000fa8:	428d      	cmp	r5, r1
 8000faa:	d92d      	bls.n	8001008 <__udivmoddi4+0x2b0>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4461      	add	r1, ip
 8000fb0:	1b49      	subs	r1, r1, r5
 8000fb2:	b292      	uxth	r2, r2
 8000fb4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fb8:	fb07 1115 	mls	r1, r7, r5, r1
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	fb05 f10e 	mul.w	r1, r5, lr
 8000fc4:	4291      	cmp	r1, r2
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x282>
 8000fc8:	eb1c 0202 	adds.w	r2, ip, r2
 8000fcc:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000fd0:	d216      	bcs.n	8001000 <__udivmoddi4+0x2a8>
 8000fd2:	4291      	cmp	r1, r2
 8000fd4:	d914      	bls.n	8001000 <__udivmoddi4+0x2a8>
 8000fd6:	3d02      	subs	r5, #2
 8000fd8:	4462      	add	r2, ip
 8000fda:	1a52      	subs	r2, r2, r1
 8000fdc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fe0:	e738      	b.n	8000e54 <__udivmoddi4+0xfc>
 8000fe2:	4631      	mov	r1, r6
 8000fe4:	4630      	mov	r0, r6
 8000fe6:	e708      	b.n	8000dfa <__udivmoddi4+0xa2>
 8000fe8:	4639      	mov	r1, r7
 8000fea:	e6e6      	b.n	8000dba <__udivmoddi4+0x62>
 8000fec:	4610      	mov	r0, r2
 8000fee:	e6fb      	b.n	8000de8 <__udivmoddi4+0x90>
 8000ff0:	4548      	cmp	r0, r9
 8000ff2:	d2a9      	bcs.n	8000f48 <__udivmoddi4+0x1f0>
 8000ff4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ff8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ffc:	3b01      	subs	r3, #1
 8000ffe:	e7a3      	b.n	8000f48 <__udivmoddi4+0x1f0>
 8001000:	4645      	mov	r5, r8
 8001002:	e7ea      	b.n	8000fda <__udivmoddi4+0x282>
 8001004:	462b      	mov	r3, r5
 8001006:	e794      	b.n	8000f32 <__udivmoddi4+0x1da>
 8001008:	4640      	mov	r0, r8
 800100a:	e7d1      	b.n	8000fb0 <__udivmoddi4+0x258>
 800100c:	46d0      	mov	r8, sl
 800100e:	e77b      	b.n	8000f08 <__udivmoddi4+0x1b0>
 8001010:	3d02      	subs	r5, #2
 8001012:	4462      	add	r2, ip
 8001014:	e732      	b.n	8000e7c <__udivmoddi4+0x124>
 8001016:	4608      	mov	r0, r1
 8001018:	e70a      	b.n	8000e30 <__udivmoddi4+0xd8>
 800101a:	4464      	add	r4, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e742      	b.n	8000ea6 <__udivmoddi4+0x14e>

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <calc_process_dma_buffer>:
 * One DMA buffer contains 2 data sets, one which is "completed" and
 * one which is currently in use by DMA. The parameter "second_half" indicates which
 * of the two halves is ready for processing (not in use by DMA).
 * The DMA buffer is made up of a sequence of alternate readings (CH0,CH1,CH0,CH1, ....)
 */
int calc_process_dma_buffer(int second_half, int adc_num) {
 8001024:	b5b0      	push	{r4, r5, r7, lr}
 8001026:	b086      	sub	sp, #24
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	6039      	str	r1, [r7, #0]
	uint16_t i = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	82fb      	strh	r3, [r7, #22]
	uint16_t dma_buf_start, dma_buf_end;		// DMA buffer source
	uint16_t raw_buf_idx = 0;
 8001032:	2300      	movs	r3, #0
 8001034:	827b      	strh	r3, [r7, #18]
	uint8_t raw_buf_first, raw_buf_second;		// destination index for raw readings
	// adc_num range check (has to be either ADC1 or ADC2
	if ( (adc_num != ADC1_IDX) && (adc_num != ADC2_IDX) ) {
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d005      	beq.n	8001048 <calc_process_dma_buffer+0x24>
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d002      	beq.n	8001048 <calc_process_dma_buffer+0x24>
		return -1;
 8001042:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001046:	e0bc      	b.n	80011c2 <calc_process_dma_buffer+0x19e>
	}
	// channel index to raw buffer array
	raw_buf_first = adc_num *2;			// destination index for first channel reading in DMA buffer
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	b2db      	uxtb	r3, r3
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	747b      	strb	r3, [r7, #17]
	raw_buf_second = raw_buf_first + 1; // destination index for second channel reading in DMA buffer
 8001050:	7c7b      	ldrb	r3, [r7, #17]
 8001052:	3301      	adds	r3, #1
 8001054:	743b      	strb	r3, [r7, #16]
	// first or second half of DMA buffer?
	if (second_half) {
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d003      	beq.n	8001064 <calc_process_dma_buffer+0x40>
		dma_buf_start = ADC_DMA_BUF_SIZE / 2;
 800105c:	f44f 63d2 	mov.w	r3, #1680	; 0x690
 8001060:	82bb      	strh	r3, [r7, #20]
 8001062:	e001      	b.n	8001068 <calc_process_dma_buffer+0x44>
	} else {
		dma_buf_start = 0;	// first half
 8001064:	2300      	movs	r3, #0
 8001066:	82bb      	strh	r3, [r7, #20]
	}
	dma_buf_end = dma_buf_start + (ADC_DMA_BUF_SIZE / 2) -1;
 8001068:	8abb      	ldrh	r3, [r7, #20]
 800106a:	f203 638f 	addw	r3, r3, #1679	; 0x68f
 800106e:	81fb      	strh	r3, [r7, #14]

	// clear meta data in sample buffer
	sample_buf_meta[raw_buf_first].min = ADC_FS_RAW;
 8001070:	7c7a      	ldrb	r2, [r7, #17]
 8001072:	4956      	ldr	r1, [pc, #344]	; (80011cc <calc_process_dma_buffer+0x1a8>)
 8001074:	4613      	mov	r3, r2
 8001076:	009b      	lsls	r3, r3, #2
 8001078:	4413      	add	r3, r2
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	440b      	add	r3, r1
 800107e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001082:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].max = 0;
 8001084:	7c7a      	ldrb	r2, [r7, #17]
 8001086:	4951      	ldr	r1, [pc, #324]	; (80011cc <calc_process_dma_buffer+0x1a8>)
 8001088:	4613      	mov	r3, r2
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	440b      	add	r3, r1
 8001092:	3302      	adds	r3, #2
 8001094:	2200      	movs	r2, #0
 8001096:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].min = ADC_FS_RAW;
 8001098:	7c3a      	ldrb	r2, [r7, #16]
 800109a:	494c      	ldr	r1, [pc, #304]	; (80011cc <calc_process_dma_buffer+0x1a8>)
 800109c:	4613      	mov	r3, r2
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	4413      	add	r3, r2
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	440b      	add	r3, r1
 80010a6:	f640 72ff 	movw	r2, #4095	; 0xfff
 80010aa:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].max = 0;
 80010ac:	7c3a      	ldrb	r2, [r7, #16]
 80010ae:	4947      	ldr	r1, [pc, #284]	; (80011cc <calc_process_dma_buffer+0x1a8>)
 80010b0:	4613      	mov	r3, r2
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	4413      	add	r3, r2
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	440b      	add	r3, r1
 80010ba:	3302      	adds	r3, #2
 80010bc:	2200      	movs	r2, #0
 80010be:	801a      	strh	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].zero_cross_pos = -1;
 80010c0:	7c7a      	ldrb	r2, [r7, #17]
 80010c2:	4942      	ldr	r1, [pc, #264]	; (80011cc <calc_process_dma_buffer+0x1a8>)
 80010c4:	4613      	mov	r3, r2
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	4413      	add	r3, r2
 80010ca:	009b      	lsls	r3, r3, #2
 80010cc:	440b      	add	r3, r1
 80010ce:	3304      	adds	r3, #4
 80010d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80010d4:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].zero_cross_neg = -1;
 80010d6:	7c7a      	ldrb	r2, [r7, #17]
 80010d8:	493c      	ldr	r1, [pc, #240]	; (80011cc <calc_process_dma_buffer+0x1a8>)
 80010da:	4613      	mov	r3, r2
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	4413      	add	r3, r2
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	440b      	add	r3, r1
 80010e4:	3308      	adds	r3, #8
 80010e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80010ea:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].zero_cross_pos = -1;
 80010ec:	7c3a      	ldrb	r2, [r7, #16]
 80010ee:	4937      	ldr	r1, [pc, #220]	; (80011cc <calc_process_dma_buffer+0x1a8>)
 80010f0:	4613      	mov	r3, r2
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	4413      	add	r3, r2
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	440b      	add	r3, r1
 80010fa:	3304      	adds	r3, #4
 80010fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001100:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].zero_cross_neg = -1;
 8001102:	7c3a      	ldrb	r2, [r7, #16]
 8001104:	4931      	ldr	r1, [pc, #196]	; (80011cc <calc_process_dma_buffer+0x1a8>)
 8001106:	4613      	mov	r3, r2
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	4413      	add	r3, r2
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	440b      	add	r3, r1
 8001110:	3308      	adds	r3, #8
 8001112:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001116:	601a      	str	r2, [r3, #0]
	sample_buf_meta[raw_buf_first].measurements_valid = 0;
 8001118:	7c7a      	ldrb	r2, [r7, #17]
 800111a:	492c      	ldr	r1, [pc, #176]	; (80011cc <calc_process_dma_buffer+0x1a8>)
 800111c:	4613      	mov	r3, r2
 800111e:	009b      	lsls	r3, r3, #2
 8001120:	4413      	add	r3, r2
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	440b      	add	r3, r1
 8001126:	330c      	adds	r3, #12
 8001128:	2200      	movs	r2, #0
 800112a:	701a      	strb	r2, [r3, #0]
	sample_buf_meta[raw_buf_second].measurements_valid = 0;
 800112c:	7c3a      	ldrb	r2, [r7, #16]
 800112e:	4927      	ldr	r1, [pc, #156]	; (80011cc <calc_process_dma_buffer+0x1a8>)
 8001130:	4613      	mov	r3, r2
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	4413      	add	r3, r2
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	440b      	add	r3, r1
 800113a:	330c      	adds	r3, #12
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]

	// split DMA buffer in to channels and copy readings into raw buffers
	// step of ADC_NUM_CHANNELS = 2
	for (i=dma_buf_start; i<=dma_buf_end; i+=ADC_NUM_CHANNELS) {
 8001140:	8abb      	ldrh	r3, [r7, #20]
 8001142:	82fb      	strh	r3, [r7, #22]
 8001144:	e030      	b.n	80011a8 <calc_process_dma_buffer+0x184>
		adc_raw_buf[raw_buf_first][raw_buf_idx] = adc_dma_buf[adc_num][i];		// first entry in DMA buffer
 8001146:	8af9      	ldrh	r1, [r7, #22]
 8001148:	7c7a      	ldrb	r2, [r7, #17]
 800114a:	8a7b      	ldrh	r3, [r7, #18]
 800114c:	4c20      	ldr	r4, [pc, #128]	; (80011d0 <calc_process_dma_buffer+0x1ac>)
 800114e:	6838      	ldr	r0, [r7, #0]
 8001150:	f44f 6552 	mov.w	r5, #3360	; 0xd20
 8001154:	fb05 f000 	mul.w	r0, r5, r0
 8001158:	4401      	add	r1, r0
 800115a:	f834 4011 	ldrh.w	r4, [r4, r1, lsl #1]
 800115e:	491d      	ldr	r1, [pc, #116]	; (80011d4 <calc_process_dma_buffer+0x1b0>)
 8001160:	f44f 7052 	mov.w	r0, #840	; 0x348
 8001164:	fb00 f202 	mul.w	r2, r0, r2
 8001168:	4413      	add	r3, r2
 800116a:	4622      	mov	r2, r4
 800116c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		adc_raw_buf[raw_buf_second][raw_buf_idx++] = adc_dma_buf[adc_num][i+1]; // second entry in DMA buffer
 8001170:	8afb      	ldrh	r3, [r7, #22]
 8001172:	1c59      	adds	r1, r3, #1
 8001174:	7c3a      	ldrb	r2, [r7, #16]
 8001176:	8a7b      	ldrh	r3, [r7, #18]
 8001178:	1c58      	adds	r0, r3, #1
 800117a:	8278      	strh	r0, [r7, #18]
 800117c:	461d      	mov	r5, r3
 800117e:	4814      	ldr	r0, [pc, #80]	; (80011d0 <calc_process_dma_buffer+0x1ac>)
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	f44f 6452 	mov.w	r4, #3360	; 0xd20
 8001186:	fb04 f303 	mul.w	r3, r4, r3
 800118a:	440b      	add	r3, r1
 800118c:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
 8001190:	4910      	ldr	r1, [pc, #64]	; (80011d4 <calc_process_dma_buffer+0x1b0>)
 8001192:	f44f 7352 	mov.w	r3, #840	; 0x348
 8001196:	fb02 f303 	mul.w	r3, r2, r3
 800119a:	442b      	add	r3, r5
 800119c:	4602      	mov	r2, r0
 800119e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i=dma_buf_start; i<=dma_buf_end; i+=ADC_NUM_CHANNELS) {
 80011a2:	8afb      	ldrh	r3, [r7, #22]
 80011a4:	3302      	adds	r3, #2
 80011a6:	82fb      	strh	r3, [r7, #22]
 80011a8:	8afa      	ldrh	r2, [r7, #22]
 80011aa:	89fb      	ldrh	r3, [r7, #14]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d9ca      	bls.n	8001146 <calc_process_dma_buffer+0x122>

	}
	// down-sample both channels
	calc_downsample(raw_buf_first);
 80011b0:	7c7b      	ldrb	r3, [r7, #17]
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 f93c 	bl	8001430 <calc_downsample>
	calc_downsample(raw_buf_second);
 80011b8:	7c3b      	ldrb	r3, [r7, #16]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 f938 	bl	8001430 <calc_downsample>
	return 0;
 80011c0:	2300      	movs	r3, #0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bdb0      	pop	{r4, r5, r7, pc}
 80011ca:	bf00      	nop
 80011cc:	2000023c 	.word	0x2000023c
 80011d0:	20002544 	.word	0x20002544
 80011d4:	200059c4 	.word	0x200059c4

080011d8 <calc_zero_detector>:
 * where one value is above zero threshold and a neighboring point is below
 * then check another point either side of those points to see if
 * they conform to the same slope. Out of those 3 detections at least
 * two being true will yield record a crossing.
 */
void calc_zero_detector(uint8_t bufnum, int zeropoint, int window) {
 80011d8:	b480      	push	{r7}
 80011da:	b089      	sub	sp, #36	; 0x24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
 80011e4:	73fb      	strb	r3, [r7, #15]
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 80011e6:	7bfb      	ldrb	r3, [r7, #15]
 80011e8:	2b03      	cmp	r3, #3
 80011ea:	f200 8117 	bhi.w	800141c <calc_zero_detector+0x244>
	uint8_t detected = 0;
 80011ee:	2300      	movs	r3, #0
 80011f0:	77fb      	strb	r3, [r7, #31]
	uint8_t detect_count = 0;
 80011f2:	2300      	movs	r3, #0
 80011f4:	77bb      	strb	r3, [r7, #30]
	// set the detection window
	int window_h = zeropoint + (window/2);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	0fda      	lsrs	r2, r3, #31
 80011fa:	4413      	add	r3, r2
 80011fc:	105b      	asrs	r3, r3, #1
 80011fe:	461a      	mov	r2, r3
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	4413      	add	r3, r2
 8001204:	617b      	str	r3, [r7, #20]
	int window_l = zeropoint - (window/2);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	0fda      	lsrs	r2, r3, #31
 800120a:	4413      	add	r3, r2
 800120c:	105b      	asrs	r3, r3, #1
 800120e:	425b      	negs	r3, r3
 8001210:	461a      	mov	r2, r3
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	4413      	add	r3, r2
 8001216:	613b      	str	r3, [r7, #16]

	for (int i=1; i < SAMPLE_BUF_SIZE; i++) {
 8001218:	2301      	movs	r3, #1
 800121a:	61bb      	str	r3, [r7, #24]
 800121c:	e0df      	b.n	80013de <calc_zero_detector+0x206>
		// start looking for crossing if reading is within the window
		if ( (sample_buf[bufnum][i] >= window_l) && (sample_buf[bufnum][i] <= window_h) ) {
 800121e:	7bfb      	ldrb	r3, [r7, #15]
 8001220:	4981      	ldr	r1, [pc, #516]	; (8001428 <calc_zero_detector+0x250>)
 8001222:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001226:	fb03 f202 	mul.w	r2, r3, r2
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	4413      	add	r3, r2
 800122e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001232:	461a      	mov	r2, r3
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	4293      	cmp	r3, r2
 8001238:	f300 80ce 	bgt.w	80013d8 <calc_zero_detector+0x200>
 800123c:	7bfb      	ldrb	r3, [r7, #15]
 800123e:	497a      	ldr	r1, [pc, #488]	; (8001428 <calc_zero_detector+0x250>)
 8001240:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001244:	fb03 f202 	mul.w	r2, r3, r2
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	4413      	add	r3, r2
 800124c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001250:	461a      	mov	r2, r3
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	4293      	cmp	r3, r2
 8001256:	f2c0 80bf 	blt.w	80013d8 <calc_zero_detector+0x200>
			// positive slope crossing
			if ( (sample_buf[bufnum][i] > zeropoint) && (sample_buf[bufnum][i-1] <= zeropoint) ) {
 800125a:	7bfb      	ldrb	r3, [r7, #15]
 800125c:	4972      	ldr	r1, [pc, #456]	; (8001428 <calc_zero_detector+0x250>)
 800125e:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001262:	fb03 f202 	mul.w	r2, r3, r2
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	4413      	add	r3, r2
 800126a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800126e:	461a      	mov	r2, r3
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	4293      	cmp	r3, r2
 8001274:	da3d      	bge.n	80012f2 <calc_zero_detector+0x11a>
 8001276:	7bfa      	ldrb	r2, [r7, #15]
 8001278:	69bb      	ldr	r3, [r7, #24]
 800127a:	3b01      	subs	r3, #1
 800127c:	496a      	ldr	r1, [pc, #424]	; (8001428 <calc_zero_detector+0x250>)
 800127e:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 8001282:	fb00 f202 	mul.w	r2, r0, r2
 8001286:	4413      	add	r3, r2
 8001288:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800128c:	461a      	mov	r2, r3
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	4293      	cmp	r3, r2
 8001292:	db2e      	blt.n	80012f2 <calc_zero_detector+0x11a>
				detected++;
 8001294:	7ffb      	ldrb	r3, [r7, #31]
 8001296:	3301      	adds	r3, #1
 8001298:	77fb      	strb	r3, [r7, #31]
				if (i-2 >= 0) {	// check point on lower side
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	2b01      	cmp	r3, #1
 800129e:	dd11      	ble.n	80012c4 <calc_zero_detector+0xec>
					if (sample_buf[bufnum][i-2] < zeropoint) {
 80012a0:	7bfa      	ldrb	r2, [r7, #15]
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	3b02      	subs	r3, #2
 80012a6:	4960      	ldr	r1, [pc, #384]	; (8001428 <calc_zero_detector+0x250>)
 80012a8:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80012ac:	fb00 f202 	mul.w	r2, r0, r2
 80012b0:	4413      	add	r3, r2
 80012b2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80012b6:	461a      	mov	r2, r3
 80012b8:	68bb      	ldr	r3, [r7, #8]
 80012ba:	4293      	cmp	r3, r2
 80012bc:	dd02      	ble.n	80012c4 <calc_zero_detector+0xec>
						detected++;
 80012be:	7ffb      	ldrb	r3, [r7, #31]
 80012c0:	3301      	adds	r3, #1
 80012c2:	77fb      	strb	r3, [r7, #31]
					}
				}
				if (i+2 < SAMPLE_BUF_SIZE) {	// check point on higher side
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	3302      	adds	r3, #2
 80012c8:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 80012cc:	d211      	bcs.n	80012f2 <calc_zero_detector+0x11a>
					if (sample_buf[bufnum][i+2] > zeropoint) {
 80012ce:	7bfa      	ldrb	r2, [r7, #15]
 80012d0:	69bb      	ldr	r3, [r7, #24]
 80012d2:	3302      	adds	r3, #2
 80012d4:	4954      	ldr	r1, [pc, #336]	; (8001428 <calc_zero_detector+0x250>)
 80012d6:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80012da:	fb00 f202 	mul.w	r2, r0, r2
 80012de:	4413      	add	r3, r2
 80012e0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80012e4:	461a      	mov	r2, r3
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	4293      	cmp	r3, r2
 80012ea:	da02      	bge.n	80012f2 <calc_zero_detector+0x11a>
						detected++;
 80012ec:	7ffb      	ldrb	r3, [r7, #31]
 80012ee:	3301      	adds	r3, #1
 80012f0:	77fb      	strb	r3, [r7, #31]
					}
				}
			}
			if (detected > 1) {	// if at least two of the above checks have a positive result
 80012f2:	7ffb      	ldrb	r3, [r7, #31]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	d90f      	bls.n	8001318 <calc_zero_detector+0x140>
				sample_buf_meta[bufnum].zero_cross_pos = i;	// set positive crossing point
 80012f8:	7bfa      	ldrb	r2, [r7, #15]
 80012fa:	494c      	ldr	r1, [pc, #304]	; (800142c <calc_zero_detector+0x254>)
 80012fc:	4613      	mov	r3, r2
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	4413      	add	r3, r2
 8001302:	009b      	lsls	r3, r3, #2
 8001304:	440b      	add	r3, r1
 8001306:	3304      	adds	r3, #4
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	601a      	str	r2, [r3, #0]
				detected = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	77fb      	strb	r3, [r7, #31]
				detect_count++;
 8001310:	7fbb      	ldrb	r3, [r7, #30]
 8001312:	3301      	adds	r3, #1
 8001314:	77bb      	strb	r3, [r7, #30]
				continue;		// back to for loop
 8001316:	e05f      	b.n	80013d8 <calc_zero_detector+0x200>
			}
			detected = 0;
 8001318:	2300      	movs	r3, #0
 800131a:	77fb      	strb	r3, [r7, #31]
			// negative slope crossing
			if ( (sample_buf[bufnum][i] < zeropoint) && (sample_buf[bufnum][i-1] >= zeropoint) ) {
 800131c:	7bfb      	ldrb	r3, [r7, #15]
 800131e:	4942      	ldr	r1, [pc, #264]	; (8001428 <calc_zero_detector+0x250>)
 8001320:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001324:	fb03 f202 	mul.w	r2, r3, r2
 8001328:	69bb      	ldr	r3, [r7, #24]
 800132a:	4413      	add	r3, r2
 800132c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001330:	461a      	mov	r2, r3
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	4293      	cmp	r3, r2
 8001336:	dd4f      	ble.n	80013d8 <calc_zero_detector+0x200>
 8001338:	7bfa      	ldrb	r2, [r7, #15]
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	3b01      	subs	r3, #1
 800133e:	493a      	ldr	r1, [pc, #232]	; (8001428 <calc_zero_detector+0x250>)
 8001340:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 8001344:	fb00 f202 	mul.w	r2, r0, r2
 8001348:	4413      	add	r3, r2
 800134a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800134e:	461a      	mov	r2, r3
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	4293      	cmp	r3, r2
 8001354:	dc40      	bgt.n	80013d8 <calc_zero_detector+0x200>
				detected++;
 8001356:	7ffb      	ldrb	r3, [r7, #31]
 8001358:	3301      	adds	r3, #1
 800135a:	77fb      	strb	r3, [r7, #31]
				if (i-2 >= 0) {	// check point on lower side
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	2b01      	cmp	r3, #1
 8001360:	dd11      	ble.n	8001386 <calc_zero_detector+0x1ae>
					if (sample_buf[bufnum][i-2] >= zeropoint) {
 8001362:	7bfa      	ldrb	r2, [r7, #15]
 8001364:	69bb      	ldr	r3, [r7, #24]
 8001366:	3b02      	subs	r3, #2
 8001368:	492f      	ldr	r1, [pc, #188]	; (8001428 <calc_zero_detector+0x250>)
 800136a:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 800136e:	fb00 f202 	mul.w	r2, r0, r2
 8001372:	4413      	add	r3, r2
 8001374:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001378:	461a      	mov	r2, r3
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	4293      	cmp	r3, r2
 800137e:	dc02      	bgt.n	8001386 <calc_zero_detector+0x1ae>
						detected++;
 8001380:	7ffb      	ldrb	r3, [r7, #31]
 8001382:	3301      	adds	r3, #1
 8001384:	77fb      	strb	r3, [r7, #31]
					}
				}
				if (i+2 < SAMPLE_BUF_SIZE) {	// check point on higher side
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	3302      	adds	r3, #2
 800138a:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 800138e:	d211      	bcs.n	80013b4 <calc_zero_detector+0x1dc>
					if (sample_buf[bufnum][i+2] < zeropoint) {
 8001390:	7bfa      	ldrb	r2, [r7, #15]
 8001392:	69bb      	ldr	r3, [r7, #24]
 8001394:	3302      	adds	r3, #2
 8001396:	4924      	ldr	r1, [pc, #144]	; (8001428 <calc_zero_detector+0x250>)
 8001398:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 800139c:	fb00 f202 	mul.w	r2, r0, r2
 80013a0:	4413      	add	r3, r2
 80013a2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80013a6:	461a      	mov	r2, r3
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	4293      	cmp	r3, r2
 80013ac:	dd02      	ble.n	80013b4 <calc_zero_detector+0x1dc>
						detected++;
 80013ae:	7ffb      	ldrb	r3, [r7, #31]
 80013b0:	3301      	adds	r3, #1
 80013b2:	77fb      	strb	r3, [r7, #31]
					}
				}
				if (detected > 1) {	// if at least two of the above checks have a positive result
 80013b4:	7ffb      	ldrb	r3, [r7, #31]
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d90c      	bls.n	80013d4 <calc_zero_detector+0x1fc>
					sample_buf_meta[bufnum].zero_cross_neg = i;	// set positive crossing point
 80013ba:	7bfa      	ldrb	r2, [r7, #15]
 80013bc:	491b      	ldr	r1, [pc, #108]	; (800142c <calc_zero_detector+0x254>)
 80013be:	4613      	mov	r3, r2
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	4413      	add	r3, r2
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	440b      	add	r3, r1
 80013c8:	3308      	adds	r3, #8
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	601a      	str	r2, [r3, #0]
					detect_count++;
 80013ce:	7fbb      	ldrb	r3, [r7, #30]
 80013d0:	3301      	adds	r3, #1
 80013d2:	77bb      	strb	r3, [r7, #30]
				}
				detected = 0;
 80013d4:	2300      	movs	r3, #0
 80013d6:	77fb      	strb	r3, [r7, #31]
	for (int i=1; i < SAMPLE_BUF_SIZE; i++) {
 80013d8:	69bb      	ldr	r3, [r7, #24]
 80013da:	3301      	adds	r3, #1
 80013dc:	61bb      	str	r3, [r7, #24]
 80013de:	69bb      	ldr	r3, [r7, #24]
 80013e0:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 80013e4:	f4ff af1b 	bcc.w	800121e <calc_zero_detector+0x46>
			}
		}	// if inside window
	}	// for in buffer

	// check how many crossings were detected, we could have up to 3
	if (detect_count > 3) {
 80013e8:	7fbb      	ldrb	r3, [r7, #30]
 80013ea:	2b03      	cmp	r3, #3
 80013ec:	d917      	bls.n	800141e <calc_zero_detector+0x246>
		// if we have more than 2 crossings the crossing detections are marked invalid
		sample_buf_meta[bufnum].zero_cross_neg = -9;
 80013ee:	7bfa      	ldrb	r2, [r7, #15]
 80013f0:	490e      	ldr	r1, [pc, #56]	; (800142c <calc_zero_detector+0x254>)
 80013f2:	4613      	mov	r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	4413      	add	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	3308      	adds	r3, #8
 80013fe:	f06f 0208 	mvn.w	r2, #8
 8001402:	601a      	str	r2, [r3, #0]
		sample_buf_meta[bufnum].zero_cross_pos = -9;
 8001404:	7bfa      	ldrb	r2, [r7, #15]
 8001406:	4909      	ldr	r1, [pc, #36]	; (800142c <calc_zero_detector+0x254>)
 8001408:	4613      	mov	r3, r2
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	4413      	add	r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	440b      	add	r3, r1
 8001412:	3304      	adds	r3, #4
 8001414:	f06f 0208 	mvn.w	r2, #8
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	e000      	b.n	800141e <calc_zero_detector+0x246>
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 800141c:	bf00      	nop
	}
}
 800141e:	3724      	adds	r7, #36	; 0x24
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr
 8001428:	20007404 	.word	0x20007404
 800142c:	2000023c 	.word	0x2000023c

08001430 <calc_downsample>:
 * Down-sample ADC raw readings into sample buffer
 * This function provides a filter for the raw ADC readings. It halves
 * the number of samples and averages adjoining samples to smooth out peaks.
 * It also establishes the meta data (min/max and zero crossing) for both channel
 */
void calc_downsample(uint8_t bufnum) {
 8001430:	b590      	push	{r4, r7, lr}
 8001432:	b089      	sub	sp, #36	; 0x24
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	71fb      	strb	r3, [r7, #7]
	uint16_t range;
	uint16_t dest_idx=0;
 800143a:	2300      	movs	r3, #0
 800143c:	83fb      	strh	r3, [r7, #30]
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	2b03      	cmp	r3, #3
 8001442:	f200 80f1 	bhi.w	8001628 <calc_downsample+0x1f8>
	for (int i=1; i < ADC_NUM_DATA-2; i+=2) {
 8001446:	2301      	movs	r3, #1
 8001448:	61bb      	str	r3, [r7, #24]
 800144a:	e083      	b.n	8001554 <calc_downsample+0x124>
		// calculate reading value by averaging 3 readings (the one before and the one after)
		sample_buf[bufnum][dest_idx] = (adc_raw_buf[bufnum][i] + adc_raw_buf[bufnum][i-1] + adc_raw_buf[bufnum][i+1]) / 3;
 800144c:	79fb      	ldrb	r3, [r7, #7]
 800144e:	4978      	ldr	r1, [pc, #480]	; (8001630 <calc_downsample+0x200>)
 8001450:	f44f 7252 	mov.w	r2, #840	; 0x348
 8001454:	fb03 f202 	mul.w	r2, r3, r2
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	4413      	add	r3, r2
 800145c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001460:	461c      	mov	r4, r3
 8001462:	79fa      	ldrb	r2, [r7, #7]
 8001464:	69bb      	ldr	r3, [r7, #24]
 8001466:	3b01      	subs	r3, #1
 8001468:	4971      	ldr	r1, [pc, #452]	; (8001630 <calc_downsample+0x200>)
 800146a:	f44f 7052 	mov.w	r0, #840	; 0x348
 800146e:	fb00 f202 	mul.w	r2, r0, r2
 8001472:	4413      	add	r3, r2
 8001474:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001478:	4423      	add	r3, r4
 800147a:	79f9      	ldrb	r1, [r7, #7]
 800147c:	69ba      	ldr	r2, [r7, #24]
 800147e:	3201      	adds	r2, #1
 8001480:	486b      	ldr	r0, [pc, #428]	; (8001630 <calc_downsample+0x200>)
 8001482:	f44f 7452 	mov.w	r4, #840	; 0x348
 8001486:	fb04 f101 	mul.w	r1, r4, r1
 800148a:	440a      	add	r2, r1
 800148c:	f830 2012 	ldrh.w	r2, [r0, r2, lsl #1]
 8001490:	4413      	add	r3, r2
 8001492:	4a68      	ldr	r2, [pc, #416]	; (8001634 <calc_downsample+0x204>)
 8001494:	fb82 1203 	smull	r1, r2, r2, r3
 8001498:	17db      	asrs	r3, r3, #31
 800149a:	1ad1      	subs	r1, r2, r3
 800149c:	79fa      	ldrb	r2, [r7, #7]
 800149e:	8bfb      	ldrh	r3, [r7, #30]
 80014a0:	b28c      	uxth	r4, r1
 80014a2:	4965      	ldr	r1, [pc, #404]	; (8001638 <calc_downsample+0x208>)
 80014a4:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80014a8:	fb00 f202 	mul.w	r2, r0, r2
 80014ac:	4413      	add	r3, r2
 80014ae:	4622      	mov	r2, r4
 80014b0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		// track min/max values
		sample_buf_meta[bufnum].min = MIN(sample_buf_meta[bufnum].min, sample_buf[bufnum][dest_idx]);
 80014b4:	79fa      	ldrb	r2, [r7, #7]
 80014b6:	4961      	ldr	r1, [pc, #388]	; (800163c <calc_downsample+0x20c>)
 80014b8:	4613      	mov	r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	4413      	add	r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	440b      	add	r3, r1
 80014c2:	881b      	ldrh	r3, [r3, #0]
 80014c4:	82bb      	strh	r3, [r7, #20]
 80014c6:	79fa      	ldrb	r2, [r7, #7]
 80014c8:	8bfb      	ldrh	r3, [r7, #30]
 80014ca:	495b      	ldr	r1, [pc, #364]	; (8001638 <calc_downsample+0x208>)
 80014cc:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80014d0:	fb00 f202 	mul.w	r2, r0, r2
 80014d4:	4413      	add	r3, r2
 80014d6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80014da:	827b      	strh	r3, [r7, #18]
 80014dc:	8a7a      	ldrh	r2, [r7, #18]
 80014de:	8abb      	ldrh	r3, [r7, #20]
 80014e0:	4293      	cmp	r3, r2
 80014e2:	bf28      	it	cs
 80014e4:	4613      	movcs	r3, r2
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	79fa      	ldrb	r2, [r7, #7]
 80014ea:	b298      	uxth	r0, r3
 80014ec:	4953      	ldr	r1, [pc, #332]	; (800163c <calc_downsample+0x20c>)
 80014ee:	4613      	mov	r3, r2
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	4413      	add	r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	440b      	add	r3, r1
 80014f8:	4602      	mov	r2, r0
 80014fa:	801a      	strh	r2, [r3, #0]
		sample_buf_meta[bufnum].max = MAX(sample_buf_meta[bufnum].max, sample_buf[bufnum][dest_idx]);
 80014fc:	79fa      	ldrb	r2, [r7, #7]
 80014fe:	494f      	ldr	r1, [pc, #316]	; (800163c <calc_downsample+0x20c>)
 8001500:	4613      	mov	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4413      	add	r3, r2
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	440b      	add	r3, r1
 800150a:	3302      	adds	r3, #2
 800150c:	881b      	ldrh	r3, [r3, #0]
 800150e:	823b      	strh	r3, [r7, #16]
 8001510:	79fa      	ldrb	r2, [r7, #7]
 8001512:	8bfb      	ldrh	r3, [r7, #30]
 8001514:	4948      	ldr	r1, [pc, #288]	; (8001638 <calc_downsample+0x208>)
 8001516:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 800151a:	fb00 f202 	mul.w	r2, r0, r2
 800151e:	4413      	add	r3, r2
 8001520:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001524:	81fb      	strh	r3, [r7, #14]
 8001526:	89fa      	ldrh	r2, [r7, #14]
 8001528:	8a3b      	ldrh	r3, [r7, #16]
 800152a:	4293      	cmp	r3, r2
 800152c:	bf38      	it	cc
 800152e:	4613      	movcc	r3, r2
 8001530:	b29b      	uxth	r3, r3
 8001532:	79fa      	ldrb	r2, [r7, #7]
 8001534:	b298      	uxth	r0, r3
 8001536:	4941      	ldr	r1, [pc, #260]	; (800163c <calc_downsample+0x20c>)
 8001538:	4613      	mov	r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4413      	add	r3, r2
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	440b      	add	r3, r1
 8001542:	3302      	adds	r3, #2
 8001544:	4602      	mov	r2, r0
 8001546:	801a      	strh	r2, [r3, #0]
		dest_idx++;
 8001548:	8bfb      	ldrh	r3, [r7, #30]
 800154a:	3301      	adds	r3, #1
 800154c:	83fb      	strh	r3, [r7, #30]
	for (int i=1; i < ADC_NUM_DATA-2; i+=2) {
 800154e:	69bb      	ldr	r3, [r7, #24]
 8001550:	3302      	adds	r3, #2
 8001552:	61bb      	str	r3, [r7, #24]
 8001554:	69bb      	ldr	r3, [r7, #24]
 8001556:	f240 3245 	movw	r2, #837	; 0x345
 800155a:	4293      	cmp	r3, r2
 800155c:	f67f af76 	bls.w	800144c <calc_downsample+0x1c>
	}
	// Last sample in the buffer (we only have 2 raw readings available for averaging)
	sample_buf[bufnum][dest_idx++] = (adc_raw_buf[bufnum][ADC_NUM_DATA-1] + adc_raw_buf[bufnum][ADC_NUM_DATA-2]) / 2;
 8001560:	79fb      	ldrb	r3, [r7, #7]
 8001562:	4a33      	ldr	r2, [pc, #204]	; (8001630 <calc_downsample+0x200>)
 8001564:	f44f 61d2 	mov.w	r1, #1680	; 0x690
 8001568:	fb01 f303 	mul.w	r3, r1, r3
 800156c:	4413      	add	r3, r2
 800156e:	f203 638e 	addw	r3, r3, #1678	; 0x68e
 8001572:	881b      	ldrh	r3, [r3, #0]
 8001574:	4618      	mov	r0, r3
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	4a2d      	ldr	r2, [pc, #180]	; (8001630 <calc_downsample+0x200>)
 800157a:	f44f 61d2 	mov.w	r1, #1680	; 0x690
 800157e:	fb01 f303 	mul.w	r3, r1, r3
 8001582:	4413      	add	r3, r2
 8001584:	f203 638c 	addw	r3, r3, #1676	; 0x68c
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	4403      	add	r3, r0
 800158c:	0fda      	lsrs	r2, r3, #31
 800158e:	4413      	add	r3, r2
 8001590:	105b      	asrs	r3, r3, #1
 8001592:	4618      	mov	r0, r3
 8001594:	79fa      	ldrb	r2, [r7, #7]
 8001596:	8bfb      	ldrh	r3, [r7, #30]
 8001598:	1c59      	adds	r1, r3, #1
 800159a:	83f9      	strh	r1, [r7, #30]
 800159c:	461c      	mov	r4, r3
 800159e:	b280      	uxth	r0, r0
 80015a0:	4925      	ldr	r1, [pc, #148]	; (8001638 <calc_downsample+0x208>)
 80015a2:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 80015a6:	fb02 f303 	mul.w	r3, r2, r3
 80015aa:	4423      	add	r3, r4
 80015ac:	4602      	mov	r2, r0
 80015ae:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	// test if the last value is not assigned
	if (dest_idx < SAMPLE_BUF_SIZE) {
 80015b2:	8bfb      	ldrh	r3, [r7, #30]
 80015b4:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 80015b8:	d20a      	bcs.n	80015d0 <calc_downsample+0x1a0>
		sample_buf[bufnum][dest_idx] = 0;
 80015ba:	79fa      	ldrb	r2, [r7, #7]
 80015bc:	8bfb      	ldrh	r3, [r7, #30]
 80015be:	491e      	ldr	r1, [pc, #120]	; (8001638 <calc_downsample+0x208>)
 80015c0:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80015c4:	fb00 f202 	mul.w	r2, r0, r2
 80015c8:	4413      	add	r3, r2
 80015ca:	2200      	movs	r2, #0
 80015cc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	}
	// range of readings
	range = sample_buf_meta[bufnum].max - sample_buf_meta[bufnum].min;
 80015d0:	79fa      	ldrb	r2, [r7, #7]
 80015d2:	491a      	ldr	r1, [pc, #104]	; (800163c <calc_downsample+0x20c>)
 80015d4:	4613      	mov	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	4413      	add	r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	440b      	add	r3, r1
 80015de:	3302      	adds	r3, #2
 80015e0:	8819      	ldrh	r1, [r3, #0]
 80015e2:	79fa      	ldrb	r2, [r7, #7]
 80015e4:	4815      	ldr	r0, [pc, #84]	; (800163c <calc_downsample+0x20c>)
 80015e6:	4613      	mov	r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	4413      	add	r3, r2
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	4403      	add	r3, r0
 80015f0:	881b      	ldrh	r3, [r3, #0]
 80015f2:	1acb      	subs	r3, r1, r3
 80015f4:	82fb      	strh	r3, [r7, #22]
	// detect zero crossings
	calc_zero_detector(bufnum, range / 2 + sample_buf_meta[bufnum].min, range/5);
 80015f6:	8afb      	ldrh	r3, [r7, #22]
 80015f8:	085b      	lsrs	r3, r3, #1
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	4618      	mov	r0, r3
 80015fe:	79fa      	ldrb	r2, [r7, #7]
 8001600:	490e      	ldr	r1, [pc, #56]	; (800163c <calc_downsample+0x20c>)
 8001602:	4613      	mov	r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4413      	add	r3, r2
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	440b      	add	r3, r1
 800160c:	881b      	ldrh	r3, [r3, #0]
 800160e:	18c1      	adds	r1, r0, r3
 8001610:	8afb      	ldrh	r3, [r7, #22]
 8001612:	4a0b      	ldr	r2, [pc, #44]	; (8001640 <calc_downsample+0x210>)
 8001614:	fba2 2303 	umull	r2, r3, r2, r3
 8001618:	089b      	lsrs	r3, r3, #2
 800161a:	b29b      	uxth	r3, r3
 800161c:	461a      	mov	r2, r3
 800161e:	79fb      	ldrb	r3, [r7, #7]
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff fdd9 	bl	80011d8 <calc_zero_detector>
 8001626:	e000      	b.n	800162a <calc_downsample+0x1fa>
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 8001628:	bf00      	nop
}
 800162a:	3724      	adds	r7, #36	; 0x24
 800162c:	46bd      	mov	sp, r7
 800162e:	bd90      	pop	{r4, r7, pc}
 8001630:	200059c4 	.word	0x200059c4
 8001634:	55555556 	.word	0x55555556
 8001638:	20007404 	.word	0x20007404
 800163c:	2000023c 	.word	0x2000023c
 8001640:	cccccccd 	.word	0xcccccccd

08001644 <calc_measurements>:
/*
 * Calculate all measurements
 * returns 0 if measurements are OK, -1 if zero crossing is not detected
 *
 */
int calc_measurements(void) {
 8001644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001648:	ed2d 8b02 	vpush	{d8}
 800164c:	b0a8      	sub	sp, #160	; 0xa0
 800164e:	af00      	add	r7, sp, #0
	int i;
	int64_t v_sq_acc = 0;		// accumulating the squared voltage values
 8001650:	f04f 0200 	mov.w	r2, #0
 8001654:	f04f 0300 	mov.w	r3, #0
 8001658:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
	int64_t i1_sq_acc = 0;		// accumulating the squared I1 values
 800165c:	f04f 0200 	mov.w	r2, #0
 8001660:	f04f 0300 	mov.w	r3, #0
 8001664:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
	double i1_va_acc = 0;
 8001668:	f04f 0200 	mov.w	r2, #0
 800166c:	f04f 0300 	mov.w	r3, #0
 8001670:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	double i1_w_acc = 0;			// accumulating I1 values where I > 0 (for W calculation)
 8001674:	f04f 0200 	mov.w	r2, #0
 8001678:	f04f 0300 	mov.w	r3, #0
 800167c:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
	uint16_t num_readings = 0;		// number of squared readings for v, i and va
 8001680:	2300      	movs	r3, #0
 8001682:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
	//uint16_t num_w_readings = 0;	// number of squared readings for kw
	int16_t v_reading;			// always positive, we are using the positive half wave
	int16_t i_reading;			// could be negative if current is leading or lagging
	double va_instant;			// instant VA value
	uint16_t v_zero = (sample_buf_meta[ADC_CH_V].max - sample_buf_meta[ADC_CH_V].min) / 2;
 8001686:	4bab      	ldr	r3, [pc, #684]	; (8001934 <calc_measurements+0x2f0>)
 8001688:	885b      	ldrh	r3, [r3, #2]
 800168a:	461a      	mov	r2, r3
 800168c:	4ba9      	ldr	r3, [pc, #676]	; (8001934 <calc_measurements+0x2f0>)
 800168e:	881b      	ldrh	r3, [r3, #0]
 8001690:	1ad2      	subs	r2, r2, r3
 8001692:	0fd3      	lsrs	r3, r2, #31
 8001694:	4413      	add	r3, r2
 8001696:	105b      	asrs	r3, r3, #1
 8001698:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
	uint16_t i1_zero = (sample_buf_meta[ADC_CH_I1].max - sample_buf_meta[ADC_CH_I1].min) / 2;
 800169c:	4ba5      	ldr	r3, [pc, #660]	; (8001934 <calc_measurements+0x2f0>)
 800169e:	8adb      	ldrh	r3, [r3, #22]
 80016a0:	461a      	mov	r2, r3
 80016a2:	4ba4      	ldr	r3, [pc, #656]	; (8001934 <calc_measurements+0x2f0>)
 80016a4:	8a9b      	ldrh	r3, [r3, #20]
 80016a6:	1ad2      	subs	r2, r2, r3
 80016a8:	0fd3      	lsrs	r3, r2, #31
 80016aa:	4413      	add	r3, r2
 80016ac:	105b      	asrs	r3, r3, #1
 80016ae:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
	float w=0, va=0;
 80016b2:	f04f 0300 	mov.w	r3, #0
 80016b6:	673b      	str	r3, [r7, #112]	; 0x70
 80016b8:	f04f 0300 	mov.w	r3, #0
 80016bc:	66fb      	str	r3, [r7, #108]	; 0x6c


	// Calculate values using the positive half of the sine wave

	if (sample_buf_meta[ADC_CH_V].zero_cross_pos < 0) { return -1; }	// do we have zero crossing?
 80016be:	4b9d      	ldr	r3, [pc, #628]	; (8001934 <calc_measurements+0x2f0>)
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	da02      	bge.n	80016cc <calc_measurements+0x88>
 80016c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016ca:	e280      	b.n	8001bce <calc_measurements+0x58a>
	// add up squared measurements
	if (sample_buf_meta[ADC_CH_V].zero_cross_pos < sample_buf_meta[ADC_CH_V].zero_cross_neg) {
 80016cc:	4b99      	ldr	r3, [pc, #612]	; (8001934 <calc_measurements+0x2f0>)
 80016ce:	685a      	ldr	r2, [r3, #4]
 80016d0:	4b98      	ldr	r3, [pc, #608]	; (8001934 <calc_measurements+0x2f0>)
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	f280 8091 	bge.w	80017fc <calc_measurements+0x1b8>
		for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<sample_buf_meta[ADC_CH_V].zero_cross_neg; i++ ) {
 80016da:	4b96      	ldr	r3, [pc, #600]	; (8001934 <calc_measurements+0x2f0>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80016e2:	e083      	b.n	80017ec <calc_measurements+0x1a8>
			v_reading = sample_buf[ADC_CH_V][i] - v_zero;
 80016e4:	4a94      	ldr	r2, [pc, #592]	; (8001938 <calc_measurements+0x2f4>)
 80016e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80016ea:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80016ee:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 80016f2:	1ad3      	subs	r3, r2, r3
 80016f4:	b29b      	uxth	r3, r3
 80016f6:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
			v_sq_acc += v_reading * v_reading;
 80016fa:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	; 0x66
 80016fe:	f9b7 2066 	ldrsh.w	r2, [r7, #102]	; 0x66
 8001702:	fb02 f303 	mul.w	r3, r2, r3
 8001706:	17da      	asrs	r2, r3, #31
 8001708:	461c      	mov	r4, r3
 800170a:	4615      	mov	r5, r2
 800170c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8001710:	eb12 0a04 	adds.w	sl, r2, r4
 8001714:	eb43 0b05 	adc.w	fp, r3, r5
 8001718:	e9c7 ab24 	strd	sl, fp, [r7, #144]	; 0x90
			i_reading = sample_buf[ADC_CH_I1][i] - i1_zero;
 800171c:	4a86      	ldr	r2, [pc, #536]	; (8001938 <calc_measurements+0x2f4>)
 800171e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001722:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8001726:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800172a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	b29b      	uxth	r3, r3
 8001732:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
			i1_sq_acc += i_reading * i_reading;
 8001736:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 800173a:	f9b7 2064 	ldrsh.w	r2, [r7, #100]	; 0x64
 800173e:	fb02 f303 	mul.w	r3, r2, r3
 8001742:	17da      	asrs	r2, r3, #31
 8001744:	4698      	mov	r8, r3
 8001746:	4691      	mov	r9, r2
 8001748:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800174c:	eb12 0108 	adds.w	r1, r2, r8
 8001750:	6239      	str	r1, [r7, #32]
 8001752:	eb43 0309 	adc.w	r3, r3, r9
 8001756:	627b      	str	r3, [r7, #36]	; 0x24
 8001758:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800175c:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
			num_readings++;
 8001760:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001764:	3301      	adds	r3, #1
 8001766:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
			va_instant = calc_adc_raw_to_V(v_reading) * calc_adc_raw_to_A(i_reading);
 800176a:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	; 0x66
 800176e:	4618      	mov	r0, r3
 8001770:	f000 fbc0 	bl	8001ef4 <calc_adc_raw_to_V>
 8001774:	eeb0 8a40 	vmov.f32	s16, s0
 8001778:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 800177c:	4618      	mov	r0, r3
 800177e:	f000 fbd7 	bl	8001f30 <calc_adc_raw_to_A>
 8001782:	eef0 7a40 	vmov.f32	s15, s0
 8001786:	ee68 7a27 	vmul.f32	s15, s16, s15
 800178a:	ee17 0a90 	vmov	r0, s15
 800178e:	f7fe fefb 	bl	8000588 <__aeabi_f2d>
 8001792:	4602      	mov	r2, r0
 8001794:	460b      	mov	r3, r1
 8001796:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
			if (i_reading >= 0) {
 800179a:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 800179e:	2b00      	cmp	r3, #0
 80017a0:	db0a      	blt.n	80017b8 <calc_measurements+0x174>
				i1_va_acc += va_instant;
 80017a2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80017a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80017aa:	f7fe fd8f 	bl	80002cc <__adddf3>
 80017ae:	4602      	mov	r2, r0
 80017b0:	460b      	mov	r3, r1
 80017b2:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
 80017b6:	e014      	b.n	80017e2 <calc_measurements+0x19e>
			} else {
				i1_w_acc += abs(va_instant);
 80017b8:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80017bc:	f7ff f9ec 	bl	8000b98 <__aeabi_d2iz>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	bfb8      	it	lt
 80017c6:	425b      	neglt	r3, r3
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7fe fecb 	bl	8000564 <__aeabi_i2d>
 80017ce:	4602      	mov	r2, r0
 80017d0:	460b      	mov	r3, r1
 80017d2:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80017d6:	f7fe fd79 	bl	80002cc <__adddf3>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<sample_buf_meta[ADC_CH_V].zero_cross_neg; i++ ) {
 80017e2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80017e6:	3301      	adds	r3, #1
 80017e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80017ec:	4b51      	ldr	r3, [pc, #324]	; (8001934 <calc_measurements+0x2f0>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80017f4:	429a      	cmp	r2, r3
 80017f6:	f6ff af75 	blt.w	80016e4 <calc_measurements+0xa0>
 80017fa:	e132      	b.n	8001a62 <calc_measurements+0x41e>
				//num_w_readings++;
			}
		}
	} else {
		for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 80017fc:	4b4d      	ldr	r3, [pc, #308]	; (8001934 <calc_measurements+0x2f0>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001804:	e08b      	b.n	800191e <calc_measurements+0x2da>
			v_reading = sample_buf[ADC_CH_V][i] - v_zero;
 8001806:	4a4c      	ldr	r2, [pc, #304]	; (8001938 <calc_measurements+0x2f4>)
 8001808:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800180c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001810:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	b29b      	uxth	r3, r3
 8001818:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
			v_sq_acc += v_reading * v_reading;
 800181c:	f9b7 2066 	ldrsh.w	r2, [r7, #102]	; 0x66
 8001820:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	; 0x66
 8001824:	fb02 f303 	mul.w	r3, r2, r3
 8001828:	17da      	asrs	r2, r3, #31
 800182a:	653b      	str	r3, [r7, #80]	; 0x50
 800182c:	657a      	str	r2, [r7, #84]	; 0x54
 800182e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8001832:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8001836:	4621      	mov	r1, r4
 8001838:	1851      	adds	r1, r2, r1
 800183a:	61b9      	str	r1, [r7, #24]
 800183c:	4629      	mov	r1, r5
 800183e:	414b      	adcs	r3, r1
 8001840:	61fb      	str	r3, [r7, #28]
 8001842:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8001846:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
			i_reading = sample_buf[ADC_CH_I1][i] - i1_zero;
 800184a:	4a3b      	ldr	r2, [pc, #236]	; (8001938 <calc_measurements+0x2f4>)
 800184c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001850:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8001854:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001858:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	b29b      	uxth	r3, r3
 8001860:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
			i1_sq_acc += i_reading * i_reading;
 8001864:	f9b7 2064 	ldrsh.w	r2, [r7, #100]	; 0x64
 8001868:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 800186c:	fb02 f303 	mul.w	r3, r2, r3
 8001870:	17da      	asrs	r2, r3, #31
 8001872:	64bb      	str	r3, [r7, #72]	; 0x48
 8001874:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001876:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800187a:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800187e:	4621      	mov	r1, r4
 8001880:	1851      	adds	r1, r2, r1
 8001882:	6139      	str	r1, [r7, #16]
 8001884:	4629      	mov	r1, r5
 8001886:	414b      	adcs	r3, r1
 8001888:	617b      	str	r3, [r7, #20]
 800188a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800188e:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
			num_readings++;
 8001892:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001896:	3301      	adds	r3, #1
 8001898:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
			va_instant = calc_adc_raw_to_V(v_reading) * calc_adc_raw_to_A(i_reading);
 800189c:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	; 0x66
 80018a0:	4618      	mov	r0, r3
 80018a2:	f000 fb27 	bl	8001ef4 <calc_adc_raw_to_V>
 80018a6:	eeb0 8a40 	vmov.f32	s16, s0
 80018aa:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 80018ae:	4618      	mov	r0, r3
 80018b0:	f000 fb3e 	bl	8001f30 <calc_adc_raw_to_A>
 80018b4:	eef0 7a40 	vmov.f32	s15, s0
 80018b8:	ee68 7a27 	vmul.f32	s15, s16, s15
 80018bc:	ee17 0a90 	vmov	r0, s15
 80018c0:	f7fe fe62 	bl	8000588 <__aeabi_f2d>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
			if (i_reading >= 0) {
 80018cc:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	db0a      	blt.n	80018ea <calc_measurements+0x2a6>
				i1_va_acc += va_instant;
 80018d4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80018d8:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80018dc:	f7fe fcf6 	bl	80002cc <__adddf3>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
 80018e8:	e014      	b.n	8001914 <calc_measurements+0x2d0>
			} else {
				i1_w_acc += abs(va_instant);
 80018ea:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80018ee:	f7ff f953 	bl	8000b98 <__aeabi_d2iz>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	bfb8      	it	lt
 80018f8:	425b      	neglt	r3, r3
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7fe fe32 	bl	8000564 <__aeabi_i2d>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001908:	f7fe fce0 	bl	80002cc <__adddf3>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8001914:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001918:	3301      	adds	r3, #1
 800191a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800191e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001922:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8001926:	f4ff af6e 	bcc.w	8001806 <calc_measurements+0x1c2>
				//num_w_readings++;
			}
		}
		for (i=SAMPLE_BUF_OVERLAP; i<sample_buf_meta[ADC_CH_V].zero_cross_neg; i++ ) {
 800192a:	2314      	movs	r3, #20
 800192c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001930:	e090      	b.n	8001a54 <calc_measurements+0x410>
 8001932:	bf00      	nop
 8001934:	2000023c 	.word	0x2000023c
 8001938:	20007404 	.word	0x20007404
			v_reading = sample_buf[ADC_CH_V][i] - v_zero;
 800193c:	4aa7      	ldr	r2, [pc, #668]	; (8001bdc <calc_measurements+0x598>)
 800193e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001942:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001946:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	b29b      	uxth	r3, r3
 800194e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
			v_sq_acc += v_reading * v_reading;
 8001952:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	; 0x66
 8001956:	f9b7 2066 	ldrsh.w	r2, [r7, #102]	; 0x66
 800195a:	fb02 f303 	mul.w	r3, r2, r3
 800195e:	17da      	asrs	r2, r3, #31
 8001960:	643b      	str	r3, [r7, #64]	; 0x40
 8001962:	647a      	str	r2, [r7, #68]	; 0x44
 8001964:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8001968:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 800196c:	4621      	mov	r1, r4
 800196e:	1851      	adds	r1, r2, r1
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	4629      	mov	r1, r5
 8001974:	414b      	adcs	r3, r1
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800197c:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
			i_reading = sample_buf[ADC_CH_I1][i] - i1_zero;
 8001980:	4a96      	ldr	r2, [pc, #600]	; (8001bdc <calc_measurements+0x598>)
 8001982:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001986:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 800198a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800198e:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8001992:	1ad3      	subs	r3, r2, r3
 8001994:	b29b      	uxth	r3, r3
 8001996:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
			i1_sq_acc += i_reading * i_reading;
 800199a:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 800199e:	f9b7 2064 	ldrsh.w	r2, [r7, #100]	; 0x64
 80019a2:	fb02 f303 	mul.w	r3, r2, r3
 80019a6:	17da      	asrs	r2, r3, #31
 80019a8:	63bb      	str	r3, [r7, #56]	; 0x38
 80019aa:	63fa      	str	r2, [r7, #60]	; 0x3c
 80019ac:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80019b0:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 80019b4:	4621      	mov	r1, r4
 80019b6:	1851      	adds	r1, r2, r1
 80019b8:	6039      	str	r1, [r7, #0]
 80019ba:	4629      	mov	r1, r5
 80019bc:	414b      	adcs	r3, r1
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	e9d7 3400 	ldrd	r3, r4, [r7]
 80019c4:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
			num_readings++;
 80019c8:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 80019cc:	3301      	adds	r3, #1
 80019ce:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
			va_instant = calc_adc_raw_to_V(v_reading) * calc_adc_raw_to_A(i_reading);
 80019d2:	f9b7 3066 	ldrsh.w	r3, [r7, #102]	; 0x66
 80019d6:	4618      	mov	r0, r3
 80019d8:	f000 fa8c 	bl	8001ef4 <calc_adc_raw_to_V>
 80019dc:	eeb0 8a40 	vmov.f32	s16, s0
 80019e0:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 80019e4:	4618      	mov	r0, r3
 80019e6:	f000 faa3 	bl	8001f30 <calc_adc_raw_to_A>
 80019ea:	eef0 7a40 	vmov.f32	s15, s0
 80019ee:	ee68 7a27 	vmul.f32	s15, s16, s15
 80019f2:	ee17 0a90 	vmov	r0, s15
 80019f6:	f7fe fdc7 	bl	8000588 <__aeabi_f2d>
 80019fa:	4602      	mov	r2, r0
 80019fc:	460b      	mov	r3, r1
 80019fe:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58

			if (i_reading >= 0) {
 8001a02:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	db0a      	blt.n	8001a20 <calc_measurements+0x3dc>
				i1_va_acc += va_instant;
 8001a0a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001a0e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8001a12:	f7fe fc5b 	bl	80002cc <__adddf3>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
 8001a1e:	e014      	b.n	8001a4a <calc_measurements+0x406>
			} else {
				i1_w_acc += abs(va_instant);
 8001a20:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8001a24:	f7ff f8b8 	bl	8000b98 <__aeabi_d2iz>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	bfb8      	it	lt
 8001a2e:	425b      	neglt	r3, r3
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7fe fd97 	bl	8000564 <__aeabi_i2d>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001a3e:	f7fe fc45 	bl	80002cc <__adddf3>
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
		for (i=SAMPLE_BUF_OVERLAP; i<sample_buf_meta[ADC_CH_V].zero_cross_neg; i++ ) {
 8001a4a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001a4e:	3301      	adds	r3, #1
 8001a50:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001a54:	4b62      	ldr	r3, [pc, #392]	; (8001be0 <calc_measurements+0x59c>)
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	f6ff af6d 	blt.w	800193c <calc_measurements+0x2f8>
				//num_w_readings++;
			}
		}
	}

	metervalue_v = calc_adc_raw_to_V (sqrt((v_sq_acc / num_readings)));		// RMS voltage
 8001a62:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001a66:	2200      	movs	r2, #0
 8001a68:	633b      	str	r3, [r7, #48]	; 0x30
 8001a6a:	637a      	str	r2, [r7, #52]	; 0x34
 8001a6c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001a70:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8001a74:	f7ff f908 	bl	8000c88 <__aeabi_ldivmod>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	4610      	mov	r0, r2
 8001a7e:	4619      	mov	r1, r3
 8001a80:	f7fe fdac 	bl	80005dc <__aeabi_l2d>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	ec43 2b10 	vmov	d0, r2, r3
 8001a8c:	f00d f9d4 	bl	800ee38 <sqrt>
 8001a90:	ec53 2b10 	vmov	r2, r3, d0
 8001a94:	4610      	mov	r0, r2
 8001a96:	4619      	mov	r1, r3
 8001a98:	f7ff f87e 	bl	8000b98 <__aeabi_d2iz>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	b21b      	sxth	r3, r3
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f000 fa27 	bl	8001ef4 <calc_adc_raw_to_V>
 8001aa6:	eef0 7a40 	vmov.f32	s15, s0
 8001aaa:	4b4e      	ldr	r3, [pc, #312]	; (8001be4 <calc_measurements+0x5a0>)
 8001aac:	edc3 7a00 	vstr	s15, [r3]
	metervalue_i1 = calc_adc_raw_to_A (sqrt((i1_sq_acc / num_readings)));	// RMS current
 8001ab0:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ab8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001aba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001abe:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8001ac2:	f7ff f8e1 	bl	8000c88 <__aeabi_ldivmod>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4610      	mov	r0, r2
 8001acc:	4619      	mov	r1, r3
 8001ace:	f7fe fd85 	bl	80005dc <__aeabi_l2d>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	ec43 2b10 	vmov	d0, r2, r3
 8001ada:	f00d f9ad 	bl	800ee38 <sqrt>
 8001ade:	ec53 2b10 	vmov	r2, r3, d0
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	f7ff f857 	bl	8000b98 <__aeabi_d2iz>
 8001aea:	4603      	mov	r3, r0
 8001aec:	b21b      	sxth	r3, r3
 8001aee:	4618      	mov	r0, r3
 8001af0:	f000 fa1e 	bl	8001f30 <calc_adc_raw_to_A>
 8001af4:	eef0 7a40 	vmov.f32	s15, s0
 8001af8:	4b3b      	ldr	r3, [pc, #236]	; (8001be8 <calc_measurements+0x5a4>)
 8001afa:	edc3 7a00 	vstr	s15, [r3]
	if (i1_va_acc > 0) { va = i1_va_acc / num_readings; }
 8001afe:	f04f 0200 	mov.w	r2, #0
 8001b02:	f04f 0300 	mov.w	r3, #0
 8001b06:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8001b0a:	f7ff f825 	bl	8000b58 <__aeabi_dcmpgt>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d012      	beq.n	8001b3a <calc_measurements+0x4f6>
 8001b14:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7fe fd23 	bl	8000564 <__aeabi_i2d>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8001b26:	f7fe feb1 	bl	800088c <__aeabi_ddiv>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	4610      	mov	r0, r2
 8001b30:	4619      	mov	r1, r3
 8001b32:	f7ff f859 	bl	8000be8 <__aeabi_d2f>
 8001b36:	4603      	mov	r3, r0
 8001b38:	66fb      	str	r3, [r7, #108]	; 0x6c
	if (i1_w_acc > 0) { w = i1_w_acc / num_readings; }
 8001b3a:	f04f 0200 	mov.w	r2, #0
 8001b3e:	f04f 0300 	mov.w	r3, #0
 8001b42:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001b46:	f7ff f807 	bl	8000b58 <__aeabi_dcmpgt>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d012      	beq.n	8001b76 <calc_measurements+0x532>
 8001b50:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7fe fd05 	bl	8000564 <__aeabi_i2d>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001b62:	f7fe fe93 	bl	800088c <__aeabi_ddiv>
 8001b66:	4602      	mov	r2, r0
 8001b68:	460b      	mov	r3, r1
 8001b6a:	4610      	mov	r0, r2
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	f7ff f83b 	bl	8000be8 <__aeabi_d2f>
 8001b72:	4603      	mov	r3, r0
 8001b74:	673b      	str	r3, [r7, #112]	; 0x70
	metervalue_va1 = metervalue_v * metervalue_i1;
 8001b76:	4b1b      	ldr	r3, [pc, #108]	; (8001be4 <calc_measurements+0x5a0>)
 8001b78:	ed93 7a00 	vldr	s14, [r3]
 8001b7c:	4b1a      	ldr	r3, [pc, #104]	; (8001be8 <calc_measurements+0x5a4>)
 8001b7e:	edd3 7a00 	vldr	s15, [r3]
 8001b82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b86:	4b19      	ldr	r3, [pc, #100]	; (8001bec <calc_measurements+0x5a8>)
 8001b88:	edc3 7a00 	vstr	s15, [r3]
	if (w > 0) {
 8001b8c:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001b90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b98:	dd09      	ble.n	8001bae <calc_measurements+0x56a>
		metervalue_w1 = va - w;
 8001b9a:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8001b9e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001ba2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ba6:	4b12      	ldr	r3, [pc, #72]	; (8001bf0 <calc_measurements+0x5ac>)
 8001ba8:	edc3 7a00 	vstr	s15, [r3]
 8001bac:	e003      	b.n	8001bb6 <calc_measurements+0x572>
	} else {
		metervalue_w1 = metervalue_va1;
 8001bae:	4b0f      	ldr	r3, [pc, #60]	; (8001bec <calc_measurements+0x5a8>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a0f      	ldr	r2, [pc, #60]	; (8001bf0 <calc_measurements+0x5ac>)
 8001bb4:	6013      	str	r3, [r2, #0]
	}
	metervalue_pf1 = metervalue_w1 / metervalue_va1;
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <calc_measurements+0x5ac>)
 8001bb8:	edd3 6a00 	vldr	s13, [r3]
 8001bbc:	4b0b      	ldr	r3, [pc, #44]	; (8001bec <calc_measurements+0x5a8>)
 8001bbe:	ed93 7a00 	vldr	s14, [r3]
 8001bc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <calc_measurements+0x5b0>)
 8001bc8:	edc3 7a00 	vstr	s15, [r3]

	//term_print("%.1fVA - %.1fW = %.1f (%d/%d readings)\r\n", va, w, va-w, num_w_readings, num_readings ) ;
	//term_print("Vrms x Irms = %.1fVA\r\n", metervalue_v * metervalue_i1) ;
	//term_print("Meter: %.1fVA %.1fW PF=%.2f (%.1fDeg)f\r\n", metervalue_va1, metervalue_kw1, metervalue_pf1, acos(metervalue_pf1) * (180.0 / 3.14159265)) ;
	return 0;
 8001bcc:	2300      	movs	r3, #0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	37a0      	adds	r7, #160	; 0xa0
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	ecbd 8b02 	vpop	{d8}
 8001bd8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bdc:	20007404 	.word	0x20007404
 8001be0:	2000023c 	.word	0x2000023c
 8001be4:	20008124 	.word	0x20008124
 8001be8:	20008128 	.word	0x20008128
 8001bec:	2000812c 	.word	0x2000812c
 8001bf0:	20008130 	.word	0x20008130
 8001bf4:	20008134 	.word	0x20008134

08001bf8 <calc_channel>:
 * The RMS value is calculated from readings between the positive and negative zero crossing
 * that is, the positive half of the sine wave.
 * The RMS value is calculate by adding the square of each reading to an accumulator and then
 * diving the accumulator by the number of readings.
 */
int calc_channel(uint8_t bufnum) {
 8001bf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bfc:	b090      	sub	sp, #64	; 0x40
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	4603      	mov	r3, r0
 8001c02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	int i;
	uint64_t squared_acc = 0;		// accumulating the squared values
 8001c06:	f04f 0200 	mov.w	r2, #0
 8001c0a:	f04f 0300 	mov.w	r3, #0
 8001c0e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	uint16_t num_readings = 0;		// number of squared readings
 8001c12:	2300      	movs	r3, #0
 8001c14:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t reading = 0;
 8001c16:	2300      	movs	r3, #0
 8001c18:	85bb      	strh	r3, [r7, #44]	; 0x2c
	uint16_t zero_value = (sample_buf_meta[bufnum].max - sample_buf_meta[bufnum].min) / 2;
 8001c1a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001c1e:	4994      	ldr	r1, [pc, #592]	; (8001e70 <calc_channel+0x278>)
 8001c20:	4613      	mov	r3, r2
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	4413      	add	r3, r2
 8001c26:	009b      	lsls	r3, r3, #2
 8001c28:	440b      	add	r3, r1
 8001c2a:	3302      	adds	r3, #2
 8001c2c:	881b      	ldrh	r3, [r3, #0]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001c34:	498e      	ldr	r1, [pc, #568]	; (8001e70 <calc_channel+0x278>)
 8001c36:	4613      	mov	r3, r2
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	4413      	add	r3, r2
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	440b      	add	r3, r1
 8001c40:	881b      	ldrh	r3, [r3, #0]
 8001c42:	1ac2      	subs	r2, r0, r3
 8001c44:	0fd3      	lsrs	r3, r2, #31
 8001c46:	4413      	add	r3, r2
 8001c48:	105b      	asrs	r3, r3, #1
 8001c4a:	857b      	strh	r3, [r7, #42]	; 0x2a

	if (bufnum >= ADC_NUM_BUFFERS) { return -1; }		// check valid buffer number
 8001c4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c50:	2b03      	cmp	r3, #3
 8001c52:	d902      	bls.n	8001c5a <calc_channel+0x62>
 8001c54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c58:	e104      	b.n	8001e64 <calc_channel+0x26c>

	// Calculate the RMS value using the positive half of the sinewave

	if (sample_buf_meta[bufnum].zero_cross_pos < 0) { return -1; }	// do we have zero crossing?
 8001c5a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001c5e:	4984      	ldr	r1, [pc, #528]	; (8001e70 <calc_channel+0x278>)
 8001c60:	4613      	mov	r3, r2
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	4413      	add	r3, r2
 8001c66:	009b      	lsls	r3, r3, #2
 8001c68:	440b      	add	r3, r1
 8001c6a:	3304      	adds	r3, #4
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	da02      	bge.n	8001c78 <calc_channel+0x80>
 8001c72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c76:	e0f5      	b.n	8001e64 <calc_channel+0x26c>
	if (sample_buf_meta[bufnum].zero_cross_pos < sample_buf_meta[bufnum].zero_cross_neg) {
 8001c78:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001c7c:	497c      	ldr	r1, [pc, #496]	; (8001e70 <calc_channel+0x278>)
 8001c7e:	4613      	mov	r3, r2
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	4413      	add	r3, r2
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	440b      	add	r3, r1
 8001c88:	3304      	adds	r3, #4
 8001c8a:	6818      	ldr	r0, [r3, #0]
 8001c8c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001c90:	4977      	ldr	r1, [pc, #476]	; (8001e70 <calc_channel+0x278>)
 8001c92:	4613      	mov	r3, r2
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	4413      	add	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	440b      	add	r3, r1
 8001c9c:	3308      	adds	r3, #8
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4298      	cmp	r0, r3
 8001ca2:	da40      	bge.n	8001d26 <calc_channel+0x12e>
		for (i=sample_buf_meta[bufnum].zero_cross_pos; i<sample_buf_meta[bufnum].zero_cross_neg; i++ ) {
 8001ca4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001ca8:	4971      	ldr	r1, [pc, #452]	; (8001e70 <calc_channel+0x278>)
 8001caa:	4613      	mov	r3, r2
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	4413      	add	r3, r2
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	440b      	add	r3, r1
 8001cb4:	3304      	adds	r3, #4
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cba:	e026      	b.n	8001d0a <calc_channel+0x112>
			reading = sample_buf[bufnum][i] - zero_value;
 8001cbc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001cc0:	496c      	ldr	r1, [pc, #432]	; (8001e74 <calc_channel+0x27c>)
 8001cc2:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001cc6:	fb03 f202 	mul.w	r2, r3, r2
 8001cca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ccc:	4413      	add	r3, r2
 8001cce:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8001cd2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	85bb      	strh	r3, [r7, #44]	; 0x2c
			squared_acc += reading * reading;
 8001cd8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001cda:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001cdc:	fb02 f303 	mul.w	r3, r2, r3
 8001ce0:	17da      	asrs	r2, r3, #31
 8001ce2:	469a      	mov	sl, r3
 8001ce4:	4693      	mov	fp, r2
 8001ce6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001cea:	eb12 010a 	adds.w	r1, r2, sl
 8001cee:	6139      	str	r1, [r7, #16]
 8001cf0:	eb43 030b 	adc.w	r3, r3, fp
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001cfa:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
			num_readings++;
 8001cfe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001d00:	3301      	adds	r3, #1
 8001d02:	85fb      	strh	r3, [r7, #46]	; 0x2e
		for (i=sample_buf_meta[bufnum].zero_cross_pos; i<sample_buf_meta[bufnum].zero_cross_neg; i++ ) {
 8001d04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d06:	3301      	adds	r3, #1
 8001d08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d0a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001d0e:	4958      	ldr	r1, [pc, #352]	; (8001e70 <calc_channel+0x278>)
 8001d10:	4613      	mov	r3, r2
 8001d12:	009b      	lsls	r3, r3, #2
 8001d14:	4413      	add	r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	440b      	add	r3, r1
 8001d1a:	3308      	adds	r3, #8
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d20:	429a      	cmp	r2, r3
 8001d22:	dbcb      	blt.n	8001cbc <calc_channel+0xc4>
 8001d24:	e06b      	b.n	8001dfe <calc_channel+0x206>
		}
	} else {
		for (i=sample_buf_meta[bufnum].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8001d26:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001d2a:	4951      	ldr	r1, [pc, #324]	; (8001e70 <calc_channel+0x278>)
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	4413      	add	r3, r2
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	440b      	add	r3, r1
 8001d36:	3304      	adds	r3, #4
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d3c:	e026      	b.n	8001d8c <calc_channel+0x194>
			reading = sample_buf[bufnum][i] - zero_value;
 8001d3e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001d42:	494c      	ldr	r1, [pc, #304]	; (8001e74 <calc_channel+0x27c>)
 8001d44:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001d48:	fb03 f202 	mul.w	r2, r3, r2
 8001d4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d4e:	4413      	add	r3, r2
 8001d50:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8001d54:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	85bb      	strh	r3, [r7, #44]	; 0x2c
			squared_acc += reading * reading;
 8001d5a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001d5c:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001d5e:	fb02 f303 	mul.w	r3, r2, r3
 8001d62:	17da      	asrs	r2, r3, #31
 8001d64:	4698      	mov	r8, r3
 8001d66:	4691      	mov	r9, r2
 8001d68:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001d6c:	eb12 0108 	adds.w	r1, r2, r8
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	eb43 0309 	adc.w	r3, r3, r9
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d7c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			num_readings++;
 8001d80:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001d82:	3301      	adds	r3, #1
 8001d84:	85fb      	strh	r3, [r7, #46]	; 0x2e
		for (i=sample_buf_meta[bufnum].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8001d86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d88:	3301      	adds	r3, #1
 8001d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d8e:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8001d92:	d3d4      	bcc.n	8001d3e <calc_channel+0x146>
		}
		for (i=SAMPLE_BUF_OVERLAP; i<sample_buf_meta[bufnum].zero_cross_neg; i++ ) {
 8001d94:	2314      	movs	r3, #20
 8001d96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d98:	e024      	b.n	8001de4 <calc_channel+0x1ec>
			reading = sample_buf[bufnum][i] - zero_value;
 8001d9a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001d9e:	4935      	ldr	r1, [pc, #212]	; (8001e74 <calc_channel+0x27c>)
 8001da0:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8001da4:	fb03 f202 	mul.w	r2, r3, r2
 8001da8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001daa:	4413      	add	r3, r2
 8001dac:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8001db0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	85bb      	strh	r3, [r7, #44]	; 0x2c
			squared_acc += reading * reading;
 8001db6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001db8:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001dba:	fb02 f303 	mul.w	r3, r2, r3
 8001dbe:	17da      	asrs	r2, r3, #31
 8001dc0:	461c      	mov	r4, r3
 8001dc2:	4615      	mov	r5, r2
 8001dc4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001dc8:	1911      	adds	r1, r2, r4
 8001dca:	6039      	str	r1, [r7, #0]
 8001dcc:	416b      	adcs	r3, r5
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001dd4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			num_readings++;
 8001dd8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001dda:	3301      	adds	r3, #1
 8001ddc:	85fb      	strh	r3, [r7, #46]	; 0x2e
		for (i=SAMPLE_BUF_OVERLAP; i<sample_buf_meta[bufnum].zero_cross_neg; i++ ) {
 8001dde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001de0:	3301      	adds	r3, #1
 8001de2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001de4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001de8:	4921      	ldr	r1, [pc, #132]	; (8001e70 <calc_channel+0x278>)
 8001dea:	4613      	mov	r3, r2
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	4413      	add	r3, r2
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	440b      	add	r3, r1
 8001df4:	3308      	adds	r3, #8
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	dbcd      	blt.n	8001d9a <calc_channel+0x1a2>
		}
	}
	sample_buf_meta[bufnum].rms_value = sqrt((squared_acc / num_readings));
 8001dfe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001e00:	2200      	movs	r2, #0
 8001e02:	61bb      	str	r3, [r7, #24]
 8001e04:	61fa      	str	r2, [r7, #28]
 8001e06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e0a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001e0e:	f7fe ff8b 	bl	8000d28 <__aeabi_uldivmod>
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	4610      	mov	r0, r2
 8001e18:	4619      	mov	r1, r3
 8001e1a:	f7fe fbd7 	bl	80005cc <__aeabi_ul2d>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	460b      	mov	r3, r1
 8001e22:	ec43 2b10 	vmov	d0, r2, r3
 8001e26:	f00d f807 	bl	800ee38 <sqrt>
 8001e2a:	ec53 2b10 	vmov	r2, r3, d0
 8001e2e:	f897 4027 	ldrb.w	r4, [r7, #39]	; 0x27
 8001e32:	4610      	mov	r0, r2
 8001e34:	4619      	mov	r1, r3
 8001e36:	f7fe feaf 	bl	8000b98 <__aeabi_d2iz>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	490c      	ldr	r1, [pc, #48]	; (8001e70 <calc_channel+0x278>)
 8001e3e:	4623      	mov	r3, r4
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	4423      	add	r3, r4
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	440b      	add	r3, r1
 8001e48:	3310      	adds	r3, #16
 8001e4a:	601a      	str	r2, [r3, #0]
	sample_buf_meta[bufnum].measurements_valid = 1;
 8001e4c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001e50:	4907      	ldr	r1, [pc, #28]	; (8001e70 <calc_channel+0x278>)
 8001e52:	4613      	mov	r3, r2
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	4413      	add	r3, r2
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	440b      	add	r3, r1
 8001e5c:	330c      	adds	r3, #12
 8001e5e:	2201      	movs	r2, #1
 8001e60:	701a      	strb	r2, [r3, #0]
	return 0;
 8001e62:	2300      	movs	r3, #0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3740      	adds	r7, #64	; 0x40
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e6e:	bf00      	nop
 8001e70:	2000023c 	.word	0x2000023c
 8001e74:	20007404 	.word	0x20007404

08001e78 <calc_adc_raw_to_mv_int>:

/*
 * Convert ADC raw reading to mv
 * returns mv as int
 */
int calc_adc_raw_to_mv_int(int16_t adc_raw) {
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	80fb      	strh	r3, [r7, #6]
	return round(calc_adc_raw_to_mv_float(adc_raw));
 8001e82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e86:	4618      	mov	r0, r3
 8001e88:	f000 f816 	bl	8001eb8 <calc_adc_raw_to_mv_float>
 8001e8c:	ee10 3a10 	vmov	r3, s0
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7fe fb79 	bl	8000588 <__aeabi_f2d>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
 8001e9a:	ec43 2b10 	vmov	d0, r2, r3
 8001e9e:	f00d f8db 	bl	800f058 <round>
 8001ea2:	ec53 2b10 	vmov	r2, r3, d0
 8001ea6:	4610      	mov	r0, r2
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f7fe fe75 	bl	8000b98 <__aeabi_d2iz>
 8001eae:	4603      	mov	r3, r0
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3708      	adds	r7, #8
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}

08001eb8 <calc_adc_raw_to_mv_float>:

/*
 * Convert raw reading to mV
 */
float calc_adc_raw_to_mv_float(int16_t adc_raw) {
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	80fb      	strh	r3, [r7, #6]
	return ((float)adc_raw / (float)ADC_FS_RAW) * (float)ADC_FS_MV;
 8001ec2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ec6:	ee07 3a90 	vmov	s15, r3
 8001eca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ece:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001eec <calc_adc_raw_to_mv_float+0x34>
 8001ed2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ed6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001ef0 <calc_adc_raw_to_mv_float+0x38>
 8001eda:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001ede:	eeb0 0a67 	vmov.f32	s0, s15
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr
 8001eec:	457ff000 	.word	0x457ff000
 8001ef0:	454e4000 	.word	0x454e4000

08001ef4 <calc_adc_raw_to_V>:

float calc_adc_raw_to_V(int16_t adc_raw) {
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	80fb      	strh	r3, [r7, #6]
	return ((float)adc_raw / (float)ADC_FS_RAW) * (float)ADC_FS_CH_V;
 8001efe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f02:	ee07 3a90 	vmov	s15, r3
 8001f06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f0a:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001f28 <calc_adc_raw_to_V+0x34>
 8001f0e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f12:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001f2c <calc_adc_raw_to_V+0x38>
 8001f16:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001f1a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr
 8001f28:	457ff000 	.word	0x457ff000
 8001f2c:	44480000 	.word	0x44480000

08001f30 <calc_adc_raw_to_A>:

float calc_adc_raw_to_A(int16_t adc_raw) {
 8001f30:	b480      	push	{r7}
 8001f32:	b083      	sub	sp, #12
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	4603      	mov	r3, r0
 8001f38:	80fb      	strh	r3, [r7, #6]
	return ((float)adc_raw / (float)ADC_FS_RAW) * (float)ADC_FS_CH_I;
 8001f3a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f3e:	ee07 3a90 	vmov	s15, r3
 8001f42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f46:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001f64 <calc_adc_raw_to_A+0x34>
 8001f4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f4e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001f68 <calc_adc_raw_to_A+0x38>
 8001f52:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001f56:	eeb0 0a67 	vmov.f32	s0, s15
 8001f5a:	370c      	adds	r7, #12
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr
 8001f64:	457ff000 	.word	0x457ff000
 8001f68:	43480000 	.word	0x43480000

08001f6c <cmd_error>:
extern uint8_t tft_display;
extern uint16_t new_time_period;

uint8_t cmd_len = 0;

void cmd_error(uint8_t* cmd_str) {
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
	term_print("Error in command <%s>\r\n", cmd_str);
 8001f74:	6879      	ldr	r1, [r7, #4]
 8001f76:	4803      	ldr	r0, [pc, #12]	; (8001f84 <cmd_error+0x18>)
 8001f78:	f002 fb1e 	bl	80045b8 <term_print>
}
 8001f7c:	bf00      	nop
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	0800f188 	.word	0x0800f188

08001f88 <cmd_t>:

int cmd_t(uint8_t* cmd_str) {
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
	switch (cmd_str[1]) {
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	3301      	adds	r3, #1
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	2b74      	cmp	r3, #116	; 0x74
 8001f98:	d014      	beq.n	8001fc4 <cmd_t+0x3c>
 8001f9a:	2b74      	cmp	r3, #116	; 0x74
 8001f9c:	dc17      	bgt.n	8001fce <cmd_t+0x46>
 8001f9e:	2b54      	cmp	r3, #84	; 0x54
 8001fa0:	d010      	beq.n	8001fc4 <cmd_t+0x3c>
 8001fa2:	2b54      	cmp	r3, #84	; 0x54
 8001fa4:	dc13      	bgt.n	8001fce <cmd_t+0x46>
 8001fa6:	2b30      	cmp	r3, #48	; 0x30
 8001fa8:	d002      	beq.n	8001fb0 <cmd_t+0x28>
 8001faa:	2b31      	cmp	r3, #49	; 0x31
 8001fac:	d005      	beq.n	8001fba <cmd_t+0x32>
 8001fae:	e00e      	b.n	8001fce <cmd_t+0x46>
	case '0':
		tft_display = 1;
 8001fb0:	4b0b      	ldr	r3, [pc, #44]	; (8001fe0 <cmd_t+0x58>)
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	701a      	strb	r2, [r3, #0]
		return 0;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	e00b      	b.n	8001fd2 <cmd_t+0x4a>
		break;
	case '1':
		tft_display = 2;
 8001fba:	4b09      	ldr	r3, [pc, #36]	; (8001fe0 <cmd_t+0x58>)
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	701a      	strb	r2, [r3, #0]
		return 0;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	e006      	b.n	8001fd2 <cmd_t+0x4a>
		break;
	case 'T':
	case 't':
		tft_display = 9;
 8001fc4:	4b06      	ldr	r3, [pc, #24]	; (8001fe0 <cmd_t+0x58>)
 8001fc6:	2209      	movs	r2, #9
 8001fc8:	701a      	strb	r2, [r3, #0]
		return 0;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	e001      	b.n	8001fd2 <cmd_t+0x4a>
	}
	return -1;
 8001fce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	2000252e 	.word	0x2000252e

08001fe4 <cmd_p>:

// adjust timer period
int cmd_p(uint8_t* cmd_str) {
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
	unsigned int value;
	int result = sscanf((char*)cmd_str+1, "%u", &value);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	f107 0208 	add.w	r2, r7, #8
 8001ff4:	4909      	ldr	r1, [pc, #36]	; (800201c <cmd_p+0x38>)
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f009 fd82 	bl	800bb00 <siscanf>
 8001ffc:	60f8      	str	r0, [r7, #12]
	if (result != 1) return -1;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2b01      	cmp	r3, #1
 8002002:	d002      	beq.n	800200a <cmd_p+0x26>
 8002004:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002008:	e004      	b.n	8002014 <cmd_p+0x30>
	new_time_period = value;
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	b29a      	uxth	r2, r3
 800200e:	4b04      	ldr	r3, [pc, #16]	; (8002020 <cmd_p+0x3c>)
 8002010:	801a      	strh	r2, [r3, #0]
	return 0;
 8002012:	2300      	movs	r3, #0
}
 8002014:	4618      	mov	r0, r3
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	0800f1a0 	.word	0x0800f1a0
 8002020:	20002530 	.word	0x20002530

08002024 <cmd_led>:

int cmd_led(int cmd) {
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
	if (cmd > 1) {
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2b01      	cmp	r3, #1
 8002030:	dd05      	ble.n	800203e <cmd_led+0x1a>
		HAL_GPIO_WritePin (LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8002032:	2201      	movs	r2, #1
 8002034:	2120      	movs	r1, #32
 8002036:	4807      	ldr	r0, [pc, #28]	; (8002054 <cmd_led+0x30>)
 8002038:	f006 f83a 	bl	80080b0 <HAL_GPIO_WritePin>
 800203c:	e004      	b.n	8002048 <cmd_led+0x24>
	} else {
		HAL_GPIO_WritePin (LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800203e:	2200      	movs	r2, #0
 8002040:	2120      	movs	r1, #32
 8002042:	4804      	ldr	r0, [pc, #16]	; (8002054 <cmd_led+0x30>)
 8002044:	f006 f834 	bl	80080b0 <HAL_GPIO_WritePin>
	}
	return(0);
 8002048:	2300      	movs	r3, #0
}
 800204a:	4618      	mov	r0, r3
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40020000 	.word	0x40020000

08002058 <cmd_help>:


int cmd_help(void) {
 8002058:	b580      	push	{r7, lr}
 800205a:	af00      	add	r7, sp, #0
	term_print("\r\nCommand Help:\r\n");
 800205c:	4811      	ldr	r0, [pc, #68]	; (80020a4 <cmd_help+0x4c>)
 800205e:	f002 faab 	bl	80045b8 <term_print>
	term_print("C[1..4]: CSV output ADC channel 1 - 4 buffer content\r\n");
 8002062:	4811      	ldr	r0, [pc, #68]	; (80020a8 <cmd_help+0x50>)
 8002064:	f002 faa8 	bl	80045b8 <term_print>
#ifdef USE_DISPLAY
	term_print("D[1..4]: Display ADC channel 1 - 4 on TFT display\r\n");
 8002068:	4810      	ldr	r0, [pc, #64]	; (80020ac <cmd_help+0x54>)
 800206a:	f002 faa5 	bl	80045b8 <term_print>
	term_print("D: Display all ADC channel on TFT display\r\n");
 800206e:	4810      	ldr	r0, [pc, #64]	; (80020b0 <cmd_help+0x58>)
 8002070:	f002 faa2 	bl	80045b8 <term_print>
#endif
	term_print("L[0,1]: LED L2 OFF / ON\r\n");
 8002074:	480f      	ldr	r0, [pc, #60]	; (80020b4 <cmd_help+0x5c>)
 8002076:	f002 fa9f 	bl	80045b8 <term_print>
	term_print("M show measurements using all channels");
 800207a:	480f      	ldr	r0, [pc, #60]	; (80020b8 <cmd_help+0x60>)
 800207c:	f002 fa9c 	bl	80045b8 <term_print>
	term_print("M[1..4]: Show measurements for ADC channel 1 - 4 buffer in terminal \r\n");
 8002080:	480e      	ldr	r0, [pc, #56]	; (80020bc <cmd_help+0x64>)
 8002082:	f002 fa99 	bl	80045b8 <term_print>
	term_print("P[2000..2500]: adjust timer value for sample time\r\n");
 8002086:	480e      	ldr	r0, [pc, #56]	; (80020c0 <cmd_help+0x68>)
 8002088:	f002 fa96 	bl	80045b8 <term_print>
	term_print("R: Restart ADC conversion\r\n");
 800208c:	480d      	ldr	r0, [pc, #52]	; (80020c4 <cmd_help+0x6c>)
 800208e:	f002 fa93 	bl	80045b8 <term_print>
	term_print("S[1..4]: Show ADC channel 1 - 4 buffer content in terminal\r\n");
 8002092:	480d      	ldr	r0, [pc, #52]	; (80020c8 <cmd_help+0x70>)
 8002094:	f002 fa90 	bl	80045b8 <term_print>
	term_print("T[0|1|T]: TFT display OFF / ON / Performance test\r\n");
 8002098:	480c      	ldr	r0, [pc, #48]	; (80020cc <cmd_help+0x74>)
 800209a:	f002 fa8d 	bl	80045b8 <term_print>
	return 0;
 800209e:	2300      	movs	r3, #0
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	0800f1a4 	.word	0x0800f1a4
 80020a8:	0800f1b8 	.word	0x0800f1b8
 80020ac:	0800f1f0 	.word	0x0800f1f0
 80020b0:	0800f224 	.word	0x0800f224
 80020b4:	0800f250 	.word	0x0800f250
 80020b8:	0800f26c 	.word	0x0800f26c
 80020bc:	0800f294 	.word	0x0800f294
 80020c0:	0800f2dc 	.word	0x0800f2dc
 80020c4:	0800f310 	.word	0x0800f310
 80020c8:	0800f32c 	.word	0x0800f32c
 80020cc:	0800f36c 	.word	0x0800f36c

080020d0 <cmd_process>:

int cmd_process(uint8_t* cmd_str) {
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
	int retval = -1;
 80020d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80020dc:	60fb      	str	r3, [r7, #12]
	switch(cmd_str[0]) {
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	781b      	ldrb	r3, [r3, #0]
 80020e2:	3b3f      	subs	r3, #63	; 0x3f
 80020e4:	2b35      	cmp	r3, #53	; 0x35
 80020e6:	f200 80c9 	bhi.w	800227c <cmd_process+0x1ac>
 80020ea:	a201      	add	r2, pc, #4	; (adr r2, 80020f0 <cmd_process+0x20>)
 80020ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020f0:	08002277 	.word	0x08002277
 80020f4:	0800227d 	.word	0x0800227d
 80020f8:	0800227d 	.word	0x0800227d
 80020fc:	0800227d 	.word	0x0800227d
 8002100:	080021c9 	.word	0x080021c9
 8002104:	080021df 	.word	0x080021df
 8002108:	0800227d 	.word	0x0800227d
 800210c:	0800227d 	.word	0x0800227d
 8002110:	0800227d 	.word	0x0800227d
 8002114:	08002277 	.word	0x08002277
 8002118:	0800227d 	.word	0x0800227d
 800211c:	0800227d 	.word	0x0800227d
 8002120:	0800227d 	.word	0x0800227d
 8002124:	08002207 	.word	0x08002207
 8002128:	08002219 	.word	0x08002219
 800212c:	0800227d 	.word	0x0800227d
 8002130:	0800227d 	.word	0x0800227d
 8002134:	08002241 	.word	0x08002241
 8002138:	0800227d 	.word	0x0800227d
 800213c:	0800224b 	.word	0x0800224b
 8002140:	08002257 	.word	0x08002257
 8002144:	0800226d 	.word	0x0800226d
 8002148:	0800227d 	.word	0x0800227d
 800214c:	0800227d 	.word	0x0800227d
 8002150:	0800227d 	.word	0x0800227d
 8002154:	0800227d 	.word	0x0800227d
 8002158:	0800227d 	.word	0x0800227d
 800215c:	0800227d 	.word	0x0800227d
 8002160:	0800227d 	.word	0x0800227d
 8002164:	0800227d 	.word	0x0800227d
 8002168:	0800227d 	.word	0x0800227d
 800216c:	0800227d 	.word	0x0800227d
 8002170:	0800227d 	.word	0x0800227d
 8002174:	0800227d 	.word	0x0800227d
 8002178:	0800227d 	.word	0x0800227d
 800217c:	0800227d 	.word	0x0800227d
 8002180:	080021c9 	.word	0x080021c9
 8002184:	080021df 	.word	0x080021df
 8002188:	0800227d 	.word	0x0800227d
 800218c:	0800227d 	.word	0x0800227d
 8002190:	0800227d 	.word	0x0800227d
 8002194:	08002277 	.word	0x08002277
 8002198:	0800227d 	.word	0x0800227d
 800219c:	0800227d 	.word	0x0800227d
 80021a0:	0800227d 	.word	0x0800227d
 80021a4:	08002207 	.word	0x08002207
 80021a8:	08002219 	.word	0x08002219
 80021ac:	0800227d 	.word	0x0800227d
 80021b0:	0800227d 	.word	0x0800227d
 80021b4:	08002241 	.word	0x08002241
 80021b8:	0800227d 	.word	0x0800227d
 80021bc:	0800224b 	.word	0x0800224b
 80021c0:	08002257 	.word	0x08002257
 80021c4:	0800226d 	.word	0x0800226d
	case 'C':
	case 'c':
		term_csv_buffer(cmd_str[1] - 0x31);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	3301      	adds	r3, #1
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	3b31      	subs	r3, #49	; 0x31
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	4618      	mov	r0, r3
 80021d4:	f002 fb84 	bl	80048e0 <term_csv_buffer>
		retval = 0;
 80021d8:	2300      	movs	r3, #0
 80021da:	60fb      	str	r3, [r7, #12]
		break;
 80021dc:	e04e      	b.n	800227c <cmd_process+0x1ac>
#ifdef USE_DISPLAY
	case 'D':
	case 'd':
		if (strlen((char*)cmd_str) > 1) {
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f7fe f866 	bl	80002b0 <strlen>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d908      	bls.n	80021fc <cmd_process+0x12c>
			display_show_curve(cmd_str[1] - 0x31);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	3301      	adds	r3, #1
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	3b31      	subs	r3, #49	; 0x31
 80021f2:	b2db      	uxtb	r3, r3
 80021f4:	4618      	mov	r0, r3
 80021f6:	f000 ffbb 	bl	8003170 <display_show_curve>
 80021fa:	e001      	b.n	8002200 <cmd_process+0x130>
		} else {
			display_show_curves();
 80021fc:	f000 ff92 	bl	8003124 <display_show_curves>
		}
		retval = 0;
 8002200:	2300      	movs	r3, #0
 8002202:	60fb      	str	r3, [r7, #12]
		break;
 8002204:	e03a      	b.n	800227c <cmd_process+0x1ac>
#endif
	case 'L':
	case 'l':
		retval = cmd_led(cmd_str[1] - 0x30 + 1);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3301      	adds	r3, #1
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	3b2f      	subs	r3, #47	; 0x2f
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff ff08 	bl	8002024 <cmd_led>
 8002214:	60f8      	str	r0, [r7, #12]
		break;
 8002216:	e031      	b.n	800227c <cmd_process+0x1ac>
	case 'M':
	case 'm':
		if (strlen((char*)cmd_str) > 1) {
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f7fe f849 	bl	80002b0 <strlen>
 800221e:	4603      	mov	r3, r0
 8002220:	2b01      	cmp	r3, #1
 8002222:	d908      	bls.n	8002236 <cmd_process+0x166>
		    term_show_channel(cmd_str[1] - 0x31);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	3301      	adds	r3, #1
 8002228:	781b      	ldrb	r3, [r3, #0]
 800222a:	3b31      	subs	r3, #49	; 0x31
 800222c:	b2db      	uxtb	r3, r3
 800222e:	4618      	mov	r0, r3
 8002230:	f002 fab2 	bl	8004798 <term_show_channel>
 8002234:	e001      	b.n	800223a <cmd_process+0x16a>
		} else {
			term_show_measurements();
 8002236:	f002 fa3b 	bl	80046b0 <term_show_measurements>
		}
		retval = 0;
 800223a:	2300      	movs	r3, #0
 800223c:	60fb      	str	r3, [r7, #12]
		break;
 800223e:	e01d      	b.n	800227c <cmd_process+0x1ac>
	case 'P':
	case 'p':
		retval = cmd_p(cmd_str);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7ff fecf 	bl	8001fe4 <cmd_p>
 8002246:	60f8      	str	r0, [r7, #12]
		break;
 8002248:	e018      	b.n	800227c <cmd_process+0x1ac>
	case 'R':
	case 'r':
		adc_restart = 1;
 800224a:	4b0f      	ldr	r3, [pc, #60]	; (8002288 <cmd_process+0x1b8>)
 800224c:	2201      	movs	r2, #1
 800224e:	701a      	strb	r2, [r3, #0]
		retval = 0;
 8002250:	2300      	movs	r3, #0
 8002252:	60fb      	str	r3, [r7, #12]
		break;
 8002254:	e012      	b.n	800227c <cmd_process+0x1ac>
	case 'S':
	case 's':
		term_show_buffer(cmd_str[1] - 0x31);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	3301      	adds	r3, #1
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	3b31      	subs	r3, #49	; 0x31
 800225e:	b2db      	uxtb	r3, r3
 8002260:	4618      	mov	r0, r3
 8002262:	f002 f9cd 	bl	8004600 <term_show_buffer>
		retval = 0;
 8002266:	2300      	movs	r3, #0
 8002268:	60fb      	str	r3, [r7, #12]
		break;
 800226a:	e007      	b.n	800227c <cmd_process+0x1ac>
	case 'T':
	case 't':
		retval = cmd_t(cmd_str);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f7ff fe8b 	bl	8001f88 <cmd_t>
 8002272:	60f8      	str	r0, [r7, #12]
		break;
 8002274:	e002      	b.n	800227c <cmd_process+0x1ac>
	case 'H':
	case 'h':
	case '?':
		retval = cmd_help();
 8002276:	f7ff feef 	bl	8002058 <cmd_help>
 800227a:	60f8      	str	r0, [r7, #12]
	}
	return retval;
 800227c:	68fb      	ldr	r3, [r7, #12]
}
 800227e:	4618      	mov	r0, r3
 8002280:	3710      	adds	r7, #16
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	2000252d 	.word	0x2000252d

0800228c <CMD_Handler>:

/*
 * returns -1 if the command failed, 0 if processed OK
 */
int CMD_Handler(uint8_t* cmd_str)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
	cmd_len = strlen((char *) cmd_str);
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f7fe f80b 	bl	80002b0 <strlen>
 800229a:	4603      	mov	r3, r0
 800229c:	b2da      	uxtb	r2, r3
 800229e:	4b0a      	ldr	r3, [pc, #40]	; (80022c8 <CMD_Handler+0x3c>)
 80022a0:	701a      	strb	r2, [r3, #0]
	if (cmd_len < CMD_MIN_LEN) {
 80022a2:	4b09      	ldr	r3, [pc, #36]	; (80022c8 <CMD_Handler+0x3c>)
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d105      	bne.n	80022b6 <CMD_Handler+0x2a>
		cmd_error(cmd_str);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f7ff fe5e 	bl	8001f6c <cmd_error>
		return -1;
 80022b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022b4:	e003      	b.n	80022be <CMD_Handler+0x32>
	}
	return cmd_process(cmd_str);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f7ff ff0a 	bl	80020d0 <cmd_process>
 80022bc:	4603      	mov	r3, r0
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	2000028c 	.word	0x2000028c

080022cc <display_init>:
uint8_t lastbuf = 9;
const Displ_Orientat_e display_orientation = Displ_Orientat_180;
uint16_t display_x, display_y;


void display_init() {
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
	Displ_Init(display_orientation); // initialize the display and set the initial display orientation
 80022d0:	2302      	movs	r3, #2
 80022d2:	4618      	mov	r0, r3
 80022d4:	f002 fc6a 	bl	8004bac <Displ_Init>
	if ((display_orientation == Displ_Orientat_90) || (display_orientation == Displ_Orientat_270)) {	// Horizontal orientation
 80022d8:	2302      	movs	r3, #2
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d002      	beq.n	80022e4 <display_init+0x18>
 80022de:	2302      	movs	r3, #2
 80022e0:	2b03      	cmp	r3, #3
 80022e2:	d107      	bne.n	80022f4 <display_init+0x28>
	  display_x = DISPL_HEIGHT;	// 480 or 320
 80022e4:	4b08      	ldr	r3, [pc, #32]	; (8002308 <display_init+0x3c>)
 80022e6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80022ea:	801a      	strh	r2, [r3, #0]
	  display_y = DISPL_WIDTH;	// 320 or 240
 80022ec:	4b07      	ldr	r3, [pc, #28]	; (800230c <display_init+0x40>)
 80022ee:	22f0      	movs	r2, #240	; 0xf0
 80022f0:	801a      	strh	r2, [r3, #0]
 80022f2:	e007      	b.n	8002304 <display_init+0x38>
	} else {		// vertical orientation
		display_y = DISPL_HEIGHT;	// 480 or 320
 80022f4:	4b05      	ldr	r3, [pc, #20]	; (800230c <display_init+0x40>)
 80022f6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80022fa:	801a      	strh	r2, [r3, #0]
		display_x = DISPL_WIDTH;	// 320 or 240
 80022fc:	4b02      	ldr	r3, [pc, #8]	; (8002308 <display_init+0x3c>)
 80022fe:	22f0      	movs	r2, #240	; 0xf0
 8002300:	801a      	strh	r2, [r3, #0]
	}
}
 8002302:	bf00      	nop
 8002304:	bf00      	nop
 8002306:	bd80      	pop	{r7, pc}
 8002308:	200021f8 	.word	0x200021f8
 800230c:	200021fa 	.word	0x200021fa

08002310 <display_splash_screen>:

void display_splash_screen() {
 8002310:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002312:	b087      	sub	sp, #28
 8002314:	af06      	add	r7, sp, #24
	// Draw initial TFT Display
	Displ_CLS(BLACK);
 8002316:	2000      	movs	r0, #0
 8002318:	f002 fe9e 	bl	8005058 <Displ_CLS>
	snprintf(str,32, "%s V%d.%02d",  product_msg ,VERSION_MAJOR, VERSION_MINOR);
 800231c:	2301      	movs	r3, #1
 800231e:	9301      	str	r3, [sp, #4]
 8002320:	2300      	movs	r3, #0
 8002322:	9300      	str	r3, [sp, #0]
 8002324:	4b33      	ldr	r3, [pc, #204]	; (80023f4 <display_splash_screen+0xe4>)
 8002326:	4a34      	ldr	r2, [pc, #208]	; (80023f8 <display_splash_screen+0xe8>)
 8002328:	2120      	movs	r1, #32
 800232a:	4834      	ldr	r0, [pc, #208]	; (80023fc <display_splash_screen+0xec>)
 800232c:	f009 fb94 	bl	800ba58 <sniprintf>
	Displ_WString((display_x-(strlen(str)*Font24.Width))/2, (display_y-Font24.Height)/2, str, Font24, 1, YELLOW, BLACK);
 8002330:	4b33      	ldr	r3, [pc, #204]	; (8002400 <display_splash_screen+0xf0>)
 8002332:	881b      	ldrh	r3, [r3, #0]
 8002334:	461c      	mov	r4, r3
 8002336:	4831      	ldr	r0, [pc, #196]	; (80023fc <display_splash_screen+0xec>)
 8002338:	f7fd ffba 	bl	80002b0 <strlen>
 800233c:	4603      	mov	r3, r0
 800233e:	4a31      	ldr	r2, [pc, #196]	; (8002404 <display_splash_screen+0xf4>)
 8002340:	8892      	ldrh	r2, [r2, #4]
 8002342:	fb02 f303 	mul.w	r3, r2, r3
 8002346:	1ae3      	subs	r3, r4, r3
 8002348:	085b      	lsrs	r3, r3, #1
 800234a:	b29c      	uxth	r4, r3
 800234c:	4b2e      	ldr	r3, [pc, #184]	; (8002408 <display_splash_screen+0xf8>)
 800234e:	881b      	ldrh	r3, [r3, #0]
 8002350:	461a      	mov	r2, r3
 8002352:	4b2c      	ldr	r3, [pc, #176]	; (8002404 <display_splash_screen+0xf4>)
 8002354:	88db      	ldrh	r3, [r3, #6]
 8002356:	1ad3      	subs	r3, r2, r3
 8002358:	0fda      	lsrs	r2, r3, #31
 800235a:	4413      	add	r3, r2
 800235c:	105b      	asrs	r3, r3, #1
 800235e:	b29d      	uxth	r5, r3
 8002360:	4b28      	ldr	r3, [pc, #160]	; (8002404 <display_splash_screen+0xf4>)
 8002362:	2200      	movs	r2, #0
 8002364:	9204      	str	r2, [sp, #16]
 8002366:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800236a:	9203      	str	r2, [sp, #12]
 800236c:	2201      	movs	r2, #1
 800236e:	9202      	str	r2, [sp, #8]
 8002370:	466e      	mov	r6, sp
 8002372:	1d1a      	adds	r2, r3, #4
 8002374:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002378:	e886 0003 	stmia.w	r6, {r0, r1}
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a1f      	ldr	r2, [pc, #124]	; (80023fc <display_splash_screen+0xec>)
 8002380:	4629      	mov	r1, r5
 8002382:	4620      	mov	r0, r4
 8002384:	f003 fdda 	bl	8005f3c <Displ_WString>
	Displ_WString((display_x-(strlen(copyright_msg)*Font12.Width))/2, (display_y-Font24.Height)/2+25, copyright_msg, Font12, 1, WHITE, BLACK);
 8002388:	4b1d      	ldr	r3, [pc, #116]	; (8002400 <display_splash_screen+0xf0>)
 800238a:	881b      	ldrh	r3, [r3, #0]
 800238c:	461c      	mov	r4, r3
 800238e:	481f      	ldr	r0, [pc, #124]	; (800240c <display_splash_screen+0xfc>)
 8002390:	f7fd ff8e 	bl	80002b0 <strlen>
 8002394:	4603      	mov	r3, r0
 8002396:	4a1e      	ldr	r2, [pc, #120]	; (8002410 <display_splash_screen+0x100>)
 8002398:	8892      	ldrh	r2, [r2, #4]
 800239a:	fb02 f303 	mul.w	r3, r2, r3
 800239e:	1ae3      	subs	r3, r4, r3
 80023a0:	085b      	lsrs	r3, r3, #1
 80023a2:	b29c      	uxth	r4, r3
 80023a4:	4b18      	ldr	r3, [pc, #96]	; (8002408 <display_splash_screen+0xf8>)
 80023a6:	881b      	ldrh	r3, [r3, #0]
 80023a8:	461a      	mov	r2, r3
 80023aa:	4b16      	ldr	r3, [pc, #88]	; (8002404 <display_splash_screen+0xf4>)
 80023ac:	88db      	ldrh	r3, [r3, #6]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	0fda      	lsrs	r2, r3, #31
 80023b2:	4413      	add	r3, r2
 80023b4:	105b      	asrs	r3, r3, #1
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	3319      	adds	r3, #25
 80023ba:	b29d      	uxth	r5, r3
 80023bc:	4b14      	ldr	r3, [pc, #80]	; (8002410 <display_splash_screen+0x100>)
 80023be:	2200      	movs	r2, #0
 80023c0:	9204      	str	r2, [sp, #16]
 80023c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80023c6:	9203      	str	r2, [sp, #12]
 80023c8:	2201      	movs	r2, #1
 80023ca:	9202      	str	r2, [sp, #8]
 80023cc:	466e      	mov	r6, sp
 80023ce:	1d1a      	adds	r2, r3, #4
 80023d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80023d4:	e886 0003 	stmia.w	r6, {r0, r1}
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a0c      	ldr	r2, [pc, #48]	; (800240c <display_splash_screen+0xfc>)
 80023dc:	4629      	mov	r1, r5
 80023de:	4620      	mov	r0, r4
 80023e0:	f003 fdac 	bl	8005f3c <Displ_WString>

	Displ_BackLight('1');
 80023e4:	2031      	movs	r0, #49	; 0x31
 80023e6:	f003 fde9 	bl	8005fbc <Displ_BackLight>
}
 80023ea:	bf00      	nop
 80023ec:	3704      	adds	r7, #4
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023f2:	bf00      	nop
 80023f4:	08013884 	.word	0x08013884
 80023f8:	0800f3a0 	.word	0x0800f3a0
 80023fc:	200021d8 	.word	0x200021d8
 8002400:	200021f8 	.word	0x200021f8
 8002404:	20000018 	.word	0x20000018
 8002408:	200021fa 	.word	0x200021fa
 800240c:	08013888 	.word	0x08013888
 8002410:	2000000c 	.word	0x2000000c
 8002414:	00000000 	.word	0x00000000

08002418 <display_update_meter>:
	Displ_WString(display_x-1-10-strlen(str)*Font12.Width, display_y-10-Font12.Height, str, Font12, 1, BLACK, WHITE);
}



void display_update_meter() {
 8002418:	b590      	push	{r4, r7, lr}
 800241a:	b089      	sub	sp, #36	; 0x24
 800241c:	af06      	add	r7, sp, #24
	uint8_t valid = 1;
 800241e:	2301      	movs	r3, #1
 8002420:	71fb      	strb	r3, [r7, #7]
	//Displ_CLS(BLACK);
	//term_print("update\r\n");
	if (sample_buf_meta[ADC_CH_V].measurements_valid != 1) {
 8002422:	4bb7      	ldr	r3, [pc, #732]	; (8002700 <display_update_meter+0x2e8>)
 8002424:	7b1b      	ldrb	r3, [r3, #12]
 8002426:	2b01      	cmp	r3, #1
 8002428:	d006      	beq.n	8002438 <display_update_meter+0x20>
		if (calc_measurements() != 0) { valid = 0; }
 800242a:	f7ff f90b 	bl	8001644 <calc_measurements>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <display_update_meter+0x20>
 8002434:	2300      	movs	r3, #0
 8002436:	71fb      	strb	r3, [r7, #7]
	}
	if (valid) {
 8002438:	79fb      	ldrb	r3, [r7, #7]
 800243a:	2b00      	cmp	r3, #0
 800243c:	f000 80da 	beq.w	80025f4 <display_update_meter+0x1dc>
		snprintf(str,sizeof(str),"%3.0f", metervalue_v);
 8002440:	4bb0      	ldr	r3, [pc, #704]	; (8002704 <display_update_meter+0x2ec>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4618      	mov	r0, r3
 8002446:	f7fe f89f 	bl	8000588 <__aeabi_f2d>
 800244a:	4602      	mov	r2, r0
 800244c:	460b      	mov	r3, r1
 800244e:	e9cd 2300 	strd	r2, r3, [sp]
 8002452:	4aad      	ldr	r2, [pc, #692]	; (8002708 <display_update_meter+0x2f0>)
 8002454:	2120      	movs	r1, #32
 8002456:	48ad      	ldr	r0, [pc, #692]	; (800270c <display_update_meter+0x2f4>)
 8002458:	f009 fafe 	bl	800ba58 <sniprintf>
		Displ_WString(9, 7, str , Font30, 1, GREEN, BLACK);
 800245c:	4bac      	ldr	r3, [pc, #688]	; (8002710 <display_update_meter+0x2f8>)
 800245e:	2200      	movs	r2, #0
 8002460:	9204      	str	r2, [sp, #16]
 8002462:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002466:	9203      	str	r2, [sp, #12]
 8002468:	2201      	movs	r2, #1
 800246a:	9202      	str	r2, [sp, #8]
 800246c:	466c      	mov	r4, sp
 800246e:	1d1a      	adds	r2, r3, #4
 8002470:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002474:	e884 0003 	stmia.w	r4, {r0, r1}
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4aa4      	ldr	r2, [pc, #656]	; (800270c <display_update_meter+0x2f4>)
 800247c:	2107      	movs	r1, #7
 800247e:	2009      	movs	r0, #9
 8002480:	f003 fd5c 	bl	8005f3c <Displ_WString>
		snprintf(str,sizeof(str),"%4.1f", metervalue_i1);
 8002484:	4ba3      	ldr	r3, [pc, #652]	; (8002714 <display_update_meter+0x2fc>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4618      	mov	r0, r3
 800248a:	f7fe f87d 	bl	8000588 <__aeabi_f2d>
 800248e:	4602      	mov	r2, r0
 8002490:	460b      	mov	r3, r1
 8002492:	e9cd 2300 	strd	r2, r3, [sp]
 8002496:	4aa0      	ldr	r2, [pc, #640]	; (8002718 <display_update_meter+0x300>)
 8002498:	2120      	movs	r1, #32
 800249a:	489c      	ldr	r0, [pc, #624]	; (800270c <display_update_meter+0x2f4>)
 800249c:	f009 fadc 	bl	800ba58 <sniprintf>
		Displ_WString(120, 7, str , Font30, 1, GREEN, BLACK);
 80024a0:	4b9b      	ldr	r3, [pc, #620]	; (8002710 <display_update_meter+0x2f8>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	9204      	str	r2, [sp, #16]
 80024a6:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80024aa:	9203      	str	r2, [sp, #12]
 80024ac:	2201      	movs	r2, #1
 80024ae:	9202      	str	r2, [sp, #8]
 80024b0:	466c      	mov	r4, sp
 80024b2:	1d1a      	adds	r2, r3, #4
 80024b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024b8:	e884 0003 	stmia.w	r4, {r0, r1}
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a93      	ldr	r2, [pc, #588]	; (800270c <display_update_meter+0x2f4>)
 80024c0:	2107      	movs	r1, #7
 80024c2:	2078      	movs	r0, #120	; 0x78
 80024c4:	f003 fd3a 	bl	8005f3c <Displ_WString>
		snprintf(str,sizeof(str),"%7.1f", metervalue_va1 );
 80024c8:	4b94      	ldr	r3, [pc, #592]	; (800271c <display_update_meter+0x304>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7fe f85b 	bl	8000588 <__aeabi_f2d>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	e9cd 2300 	strd	r2, r3, [sp]
 80024da:	4a91      	ldr	r2, [pc, #580]	; (8002720 <display_update_meter+0x308>)
 80024dc:	2120      	movs	r1, #32
 80024de:	488b      	ldr	r0, [pc, #556]	; (800270c <display_update_meter+0x2f4>)
 80024e0:	f009 faba 	bl	800ba58 <sniprintf>
		Displ_WString(9, 48, str , Font30, 1, YELLOW, BLACK);
 80024e4:	4b8a      	ldr	r3, [pc, #552]	; (8002710 <display_update_meter+0x2f8>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	9204      	str	r2, [sp, #16]
 80024ea:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80024ee:	9203      	str	r2, [sp, #12]
 80024f0:	2201      	movs	r2, #1
 80024f2:	9202      	str	r2, [sp, #8]
 80024f4:	466c      	mov	r4, sp
 80024f6:	1d1a      	adds	r2, r3, #4
 80024f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80024fc:	e884 0003 	stmia.w	r4, {r0, r1}
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a82      	ldr	r2, [pc, #520]	; (800270c <display_update_meter+0x2f4>)
 8002504:	2130      	movs	r1, #48	; 0x30
 8002506:	2009      	movs	r0, #9
 8002508:	f003 fd18 	bl	8005f3c <Displ_WString>
		snprintf(str,sizeof(str),"%7.1f", metervalue_w1 );
 800250c:	4b85      	ldr	r3, [pc, #532]	; (8002724 <display_update_meter+0x30c>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4618      	mov	r0, r3
 8002512:	f7fe f839 	bl	8000588 <__aeabi_f2d>
 8002516:	4602      	mov	r2, r0
 8002518:	460b      	mov	r3, r1
 800251a:	e9cd 2300 	strd	r2, r3, [sp]
 800251e:	4a80      	ldr	r2, [pc, #512]	; (8002720 <display_update_meter+0x308>)
 8002520:	2120      	movs	r1, #32
 8002522:	487a      	ldr	r0, [pc, #488]	; (800270c <display_update_meter+0x2f4>)
 8002524:	f009 fa98 	bl	800ba58 <sniprintf>
		Displ_WString(9, 89, str , Font30, 1, YELLOW, BLACK);
 8002528:	4b79      	ldr	r3, [pc, #484]	; (8002710 <display_update_meter+0x2f8>)
 800252a:	2200      	movs	r2, #0
 800252c:	9204      	str	r2, [sp, #16]
 800252e:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002532:	9203      	str	r2, [sp, #12]
 8002534:	2201      	movs	r2, #1
 8002536:	9202      	str	r2, [sp, #8]
 8002538:	466c      	mov	r4, sp
 800253a:	1d1a      	adds	r2, r3, #4
 800253c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002540:	e884 0003 	stmia.w	r4, {r0, r1}
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a71      	ldr	r2, [pc, #452]	; (800270c <display_update_meter+0x2f4>)
 8002548:	2159      	movs	r1, #89	; 0x59
 800254a:	2009      	movs	r0, #9
 800254c:	f003 fcf6 	bl	8005f3c <Displ_WString>
		snprintf(str,sizeof(str),"%4.2f", metervalue_pf1 );
 8002550:	4b75      	ldr	r3, [pc, #468]	; (8002728 <display_update_meter+0x310>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	f7fe f817 	bl	8000588 <__aeabi_f2d>
 800255a:	4602      	mov	r2, r0
 800255c:	460b      	mov	r3, r1
 800255e:	e9cd 2300 	strd	r2, r3, [sp]
 8002562:	4a72      	ldr	r2, [pc, #456]	; (800272c <display_update_meter+0x314>)
 8002564:	2120      	movs	r1, #32
 8002566:	4869      	ldr	r0, [pc, #420]	; (800270c <display_update_meter+0x2f4>)
 8002568:	f009 fa76 	bl	800ba58 <sniprintf>
		Displ_WString(9, 130, str , Font30, 1, WHITE, BLACK);
 800256c:	4b68      	ldr	r3, [pc, #416]	; (8002710 <display_update_meter+0x2f8>)
 800256e:	2200      	movs	r2, #0
 8002570:	9204      	str	r2, [sp, #16]
 8002572:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002576:	9203      	str	r2, [sp, #12]
 8002578:	2201      	movs	r2, #1
 800257a:	9202      	str	r2, [sp, #8]
 800257c:	466c      	mov	r4, sp
 800257e:	1d1a      	adds	r2, r3, #4
 8002580:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002584:	e884 0003 	stmia.w	r4, {r0, r1}
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a60      	ldr	r2, [pc, #384]	; (800270c <display_update_meter+0x2f4>)
 800258c:	2182      	movs	r1, #130	; 0x82
 800258e:	2009      	movs	r0, #9
 8002590:	f003 fcd4 	bl	8005f3c <Displ_WString>
		snprintf(str,sizeof(str),"%4.1f", acos(metervalue_pf1) * (180.0 / 3.14159265) );
 8002594:	4b64      	ldr	r3, [pc, #400]	; (8002728 <display_update_meter+0x310>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4618      	mov	r0, r3
 800259a:	f7fd fff5 	bl	8000588 <__aeabi_f2d>
 800259e:	4602      	mov	r2, r0
 80025a0:	460b      	mov	r3, r1
 80025a2:	ec43 2b10 	vmov	d0, r2, r3
 80025a6:	f00c f9b3 	bl	800e910 <acos>
 80025aa:	ec51 0b10 	vmov	r0, r1, d0
 80025ae:	a352      	add	r3, pc, #328	; (adr r3, 80026f8 <display_update_meter+0x2e0>)
 80025b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b4:	f7fe f840 	bl	8000638 <__aeabi_dmul>
 80025b8:	4602      	mov	r2, r0
 80025ba:	460b      	mov	r3, r1
 80025bc:	e9cd 2300 	strd	r2, r3, [sp]
 80025c0:	4a55      	ldr	r2, [pc, #340]	; (8002718 <display_update_meter+0x300>)
 80025c2:	2120      	movs	r1, #32
 80025c4:	4851      	ldr	r0, [pc, #324]	; (800270c <display_update_meter+0x2f4>)
 80025c6:	f009 fa47 	bl	800ba58 <sniprintf>
		Displ_WString(138, 130, str , Font24, 1, WHITE, BLACK);
 80025ca:	4b59      	ldr	r3, [pc, #356]	; (8002730 <display_update_meter+0x318>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	9204      	str	r2, [sp, #16]
 80025d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025d4:	9203      	str	r2, [sp, #12]
 80025d6:	2201      	movs	r2, #1
 80025d8:	9202      	str	r2, [sp, #8]
 80025da:	466c      	mov	r4, sp
 80025dc:	1d1a      	adds	r2, r3, #4
 80025de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025e2:	e884 0003 	stmia.w	r4, {r0, r1}
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a48      	ldr	r2, [pc, #288]	; (800270c <display_update_meter+0x2f4>)
 80025ea:	2182      	movs	r1, #130	; 0x82
 80025ec:	208a      	movs	r0, #138	; 0x8a
 80025ee:	f003 fca5 	bl	8005f3c <Displ_WString>
 80025f2:	e077      	b.n	80026e4 <display_update_meter+0x2cc>
	} else {		// invalid measurements
		Displ_WString(9, 7, "---" , Font30, 1, GREEN, BLACK);
 80025f4:	4b46      	ldr	r3, [pc, #280]	; (8002710 <display_update_meter+0x2f8>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	9204      	str	r2, [sp, #16]
 80025fa:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80025fe:	9203      	str	r2, [sp, #12]
 8002600:	2201      	movs	r2, #1
 8002602:	9202      	str	r2, [sp, #8]
 8002604:	466c      	mov	r4, sp
 8002606:	1d1a      	adds	r2, r3, #4
 8002608:	e892 0003 	ldmia.w	r2, {r0, r1}
 800260c:	e884 0003 	stmia.w	r4, {r0, r1}
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a48      	ldr	r2, [pc, #288]	; (8002734 <display_update_meter+0x31c>)
 8002614:	2107      	movs	r1, #7
 8002616:	2009      	movs	r0, #9
 8002618:	f003 fc90 	bl	8005f3c <Displ_WString>
		Displ_WString(120, 7, "--.-" , Font30, 1, GREEN, BLACK);
 800261c:	4b3c      	ldr	r3, [pc, #240]	; (8002710 <display_update_meter+0x2f8>)
 800261e:	2200      	movs	r2, #0
 8002620:	9204      	str	r2, [sp, #16]
 8002622:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002626:	9203      	str	r2, [sp, #12]
 8002628:	2201      	movs	r2, #1
 800262a:	9202      	str	r2, [sp, #8]
 800262c:	466c      	mov	r4, sp
 800262e:	1d1a      	adds	r2, r3, #4
 8002630:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002634:	e884 0003 	stmia.w	r4, {r0, r1}
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a3f      	ldr	r2, [pc, #252]	; (8002738 <display_update_meter+0x320>)
 800263c:	2107      	movs	r1, #7
 800263e:	2078      	movs	r0, #120	; 0x78
 8002640:	f003 fc7c 	bl	8005f3c <Displ_WString>
		Displ_WString(9, 48, "-----.-" , Font30, 1, YELLOW, BLACK);
 8002644:	4b32      	ldr	r3, [pc, #200]	; (8002710 <display_update_meter+0x2f8>)
 8002646:	2200      	movs	r2, #0
 8002648:	9204      	str	r2, [sp, #16]
 800264a:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800264e:	9203      	str	r2, [sp, #12]
 8002650:	2201      	movs	r2, #1
 8002652:	9202      	str	r2, [sp, #8]
 8002654:	466c      	mov	r4, sp
 8002656:	1d1a      	adds	r2, r3, #4
 8002658:	e892 0003 	ldmia.w	r2, {r0, r1}
 800265c:	e884 0003 	stmia.w	r4, {r0, r1}
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a36      	ldr	r2, [pc, #216]	; (800273c <display_update_meter+0x324>)
 8002664:	2130      	movs	r1, #48	; 0x30
 8002666:	2009      	movs	r0, #9
 8002668:	f003 fc68 	bl	8005f3c <Displ_WString>
		Displ_WString(9, 89, "-----.-" , Font30, 1, YELLOW, BLACK);
 800266c:	4b28      	ldr	r3, [pc, #160]	; (8002710 <display_update_meter+0x2f8>)
 800266e:	2200      	movs	r2, #0
 8002670:	9204      	str	r2, [sp, #16]
 8002672:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002676:	9203      	str	r2, [sp, #12]
 8002678:	2201      	movs	r2, #1
 800267a:	9202      	str	r2, [sp, #8]
 800267c:	466c      	mov	r4, sp
 800267e:	1d1a      	adds	r2, r3, #4
 8002680:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002684:	e884 0003 	stmia.w	r4, {r0, r1}
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a2c      	ldr	r2, [pc, #176]	; (800273c <display_update_meter+0x324>)
 800268c:	2159      	movs	r1, #89	; 0x59
 800268e:	2009      	movs	r0, #9
 8002690:	f003 fc54 	bl	8005f3c <Displ_WString>
		Displ_WString(9, 130, "-.--" , Font30, 1, WHITE, BLACK);
 8002694:	4b1e      	ldr	r3, [pc, #120]	; (8002710 <display_update_meter+0x2f8>)
 8002696:	2200      	movs	r2, #0
 8002698:	9204      	str	r2, [sp, #16]
 800269a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800269e:	9203      	str	r2, [sp, #12]
 80026a0:	2201      	movs	r2, #1
 80026a2:	9202      	str	r2, [sp, #8]
 80026a4:	466c      	mov	r4, sp
 80026a6:	1d1a      	adds	r2, r3, #4
 80026a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026ac:	e884 0003 	stmia.w	r4, {r0, r1}
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a23      	ldr	r2, [pc, #140]	; (8002740 <display_update_meter+0x328>)
 80026b4:	2182      	movs	r1, #130	; 0x82
 80026b6:	2009      	movs	r0, #9
 80026b8:	f003 fc40 	bl	8005f3c <Displ_WString>
		Displ_WString(138, 130, "--.-" , Font30, 1, WHITE, BLACK);
 80026bc:	4b14      	ldr	r3, [pc, #80]	; (8002710 <display_update_meter+0x2f8>)
 80026be:	2200      	movs	r2, #0
 80026c0:	9204      	str	r2, [sp, #16]
 80026c2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026c6:	9203      	str	r2, [sp, #12]
 80026c8:	2201      	movs	r2, #1
 80026ca:	9202      	str	r2, [sp, #8]
 80026cc:	466c      	mov	r4, sp
 80026ce:	1d1a      	adds	r2, r3, #4
 80026d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026d4:	e884 0003 	stmia.w	r4, {r0, r1}
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a17      	ldr	r2, [pc, #92]	; (8002738 <display_update_meter+0x320>)
 80026dc:	2182      	movs	r1, #130	; 0x82
 80026de:	208a      	movs	r0, #138	; 0x8a
 80026e0:	f003 fc2c 	bl	8005f3c <Displ_WString>
	}
	display_show_curve(ADC_CH_V);
 80026e4:	2000      	movs	r0, #0
 80026e6:	f000 fd43 	bl	8003170 <display_show_curve>
}
 80026ea:	bf00      	nop
 80026ec:	370c      	adds	r7, #12
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd90      	pop	{r4, r7, pc}
 80026f2:	bf00      	nop
 80026f4:	f3af 8000 	nop.w
 80026f8:	1af05a77 	.word	0x1af05a77
 80026fc:	404ca5dc 	.word	0x404ca5dc
 8002700:	2000023c 	.word	0x2000023c
 8002704:	20008124 	.word	0x20008124
 8002708:	0800f3bc 	.word	0x0800f3bc
 800270c:	200021d8 	.word	0x200021d8
 8002710:	20000024 	.word	0x20000024
 8002714:	20008128 	.word	0x20008128
 8002718:	0800f3c4 	.word	0x0800f3c4
 800271c:	2000812c 	.word	0x2000812c
 8002720:	0800f3cc 	.word	0x0800f3cc
 8002724:	20008130 	.word	0x20008130
 8002728:	20008134 	.word	0x20008134
 800272c:	0800f3d4 	.word	0x0800f3d4
 8002730:	20000018 	.word	0x20000018
 8002734:	0800f3dc 	.word	0x0800f3dc
 8002738:	0800f3e0 	.word	0x0800f3e0
 800273c:	0800f3e8 	.word	0x0800f3e8
 8002740:	0800f3f0 	.word	0x0800f3f0

08002744 <display_meter_mask>:

/*
 * Draw the screen mask for meter main screen
 */
void display_meter_mask() {
 8002744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002746:	b08b      	sub	sp, #44	; 0x2c
 8002748:	af06      	add	r7, sp, #24
	uint16_t ypos = 0;
 800274a:	2300      	movs	r3, #0
 800274c:	81fb      	strh	r3, [r7, #14]
	uint16_t box_height = 40;
 800274e:	2328      	movs	r3, #40	; 0x28
 8002750:	81bb      	strh	r3, [r7, #12]
	uint16_t border_col = GREEN;
 8002752:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8002756:	817b      	strh	r3, [r7, #10]
	uint16_t font_col = GREEN;
 8002758:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800275c:	813b      	strh	r3, [r7, #8]
	uint16_t back_col = BLACK;
 800275e:	2300      	movs	r3, #0
 8002760:	80fb      	strh	r3, [r7, #6]
	Displ_CLS(back_col);
 8002762:	88fb      	ldrh	r3, [r7, #6]
 8002764:	4618      	mov	r0, r3
 8002766:	f002 fc77 	bl	8005058 <Displ_CLS>
	// V + A
	Displ_Line(0,ypos,display_x-1,ypos, border_col);
 800276a:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 800276e:	4ba5      	ldr	r3, [pc, #660]	; (8002a04 <display_meter_mask+0x2c0>)
 8002770:	881b      	ldrh	r3, [r3, #0]
 8002772:	3b01      	subs	r3, #1
 8002774:	b29b      	uxth	r3, r3
 8002776:	b21a      	sxth	r2, r3
 8002778:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 800277c:	897b      	ldrh	r3, [r7, #10]
 800277e:	9300      	str	r3, [sp, #0]
 8002780:	4603      	mov	r3, r0
 8002782:	2000      	movs	r0, #0
 8002784:	f002 fe51 	bl	800542a <Displ_Line>
	Displ_Line(0,ypos,0,ypos+box_height, border_col);
 8002788:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 800278c:	89fa      	ldrh	r2, [r7, #14]
 800278e:	89bb      	ldrh	r3, [r7, #12]
 8002790:	4413      	add	r3, r2
 8002792:	b29b      	uxth	r3, r3
 8002794:	b21a      	sxth	r2, r3
 8002796:	897b      	ldrh	r3, [r7, #10]
 8002798:	9300      	str	r3, [sp, #0]
 800279a:	4613      	mov	r3, r2
 800279c:	2200      	movs	r2, #0
 800279e:	2000      	movs	r0, #0
 80027a0:	f002 fe43 	bl	800542a <Displ_Line>
	Displ_Line(0,ypos+box_height,display_x-1,ypos+box_height,border_col);
 80027a4:	89fa      	ldrh	r2, [r7, #14]
 80027a6:	89bb      	ldrh	r3, [r7, #12]
 80027a8:	4413      	add	r3, r2
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	b219      	sxth	r1, r3
 80027ae:	4b95      	ldr	r3, [pc, #596]	; (8002a04 <display_meter_mask+0x2c0>)
 80027b0:	881b      	ldrh	r3, [r3, #0]
 80027b2:	3b01      	subs	r3, #1
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	b218      	sxth	r0, r3
 80027b8:	89fa      	ldrh	r2, [r7, #14]
 80027ba:	89bb      	ldrh	r3, [r7, #12]
 80027bc:	4413      	add	r3, r2
 80027be:	b29b      	uxth	r3, r3
 80027c0:	b21a      	sxth	r2, r3
 80027c2:	897b      	ldrh	r3, [r7, #10]
 80027c4:	9300      	str	r3, [sp, #0]
 80027c6:	4613      	mov	r3, r2
 80027c8:	4602      	mov	r2, r0
 80027ca:	2000      	movs	r0, #0
 80027cc:	f002 fe2d 	bl	800542a <Displ_Line>
	Displ_Line(display_x-1, ypos+box_height, display_x-1, 0, border_col);
 80027d0:	4b8c      	ldr	r3, [pc, #560]	; (8002a04 <display_meter_mask+0x2c0>)
 80027d2:	881b      	ldrh	r3, [r3, #0]
 80027d4:	3b01      	subs	r3, #1
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	b218      	sxth	r0, r3
 80027da:	89fa      	ldrh	r2, [r7, #14]
 80027dc:	89bb      	ldrh	r3, [r7, #12]
 80027de:	4413      	add	r3, r2
 80027e0:	b29b      	uxth	r3, r3
 80027e2:	b219      	sxth	r1, r3
 80027e4:	4b87      	ldr	r3, [pc, #540]	; (8002a04 <display_meter_mask+0x2c0>)
 80027e6:	881b      	ldrh	r3, [r3, #0]
 80027e8:	3b01      	subs	r3, #1
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	b21a      	sxth	r2, r3
 80027ee:	897b      	ldrh	r3, [r7, #10]
 80027f0:	9300      	str	r3, [sp, #0]
 80027f2:	2300      	movs	r3, #0
 80027f4:	f002 fe19 	bl	800542a <Displ_Line>
	Displ_WChar(75, ypos+9, 'V', Font24, 1, font_col, back_col);
 80027f8:	89fb      	ldrh	r3, [r7, #14]
 80027fa:	3309      	adds	r3, #9
 80027fc:	b29c      	uxth	r4, r3
 80027fe:	4b82      	ldr	r3, [pc, #520]	; (8002a08 <display_meter_mask+0x2c4>)
 8002800:	88fa      	ldrh	r2, [r7, #6]
 8002802:	9204      	str	r2, [sp, #16]
 8002804:	893a      	ldrh	r2, [r7, #8]
 8002806:	9203      	str	r2, [sp, #12]
 8002808:	2201      	movs	r2, #1
 800280a:	9202      	str	r2, [sp, #8]
 800280c:	466d      	mov	r5, sp
 800280e:	1d1a      	adds	r2, r3, #4
 8002810:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002814:	e885 0003 	stmia.w	r5, {r0, r1}
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2256      	movs	r2, #86	; 0x56
 800281c:	4621      	mov	r1, r4
 800281e:	204b      	movs	r0, #75	; 0x4b
 8002820:	f003 f90e 	bl	8005a40 <Displ_WChar>
	Displ_WChar(display_x-30, 9, 'A', Font24, 1, font_col, back_col);
 8002824:	4b77      	ldr	r3, [pc, #476]	; (8002a04 <display_meter_mask+0x2c0>)
 8002826:	881b      	ldrh	r3, [r3, #0]
 8002828:	3b1e      	subs	r3, #30
 800282a:	b29c      	uxth	r4, r3
 800282c:	4b76      	ldr	r3, [pc, #472]	; (8002a08 <display_meter_mask+0x2c4>)
 800282e:	88fa      	ldrh	r2, [r7, #6]
 8002830:	9204      	str	r2, [sp, #16]
 8002832:	893a      	ldrh	r2, [r7, #8]
 8002834:	9203      	str	r2, [sp, #12]
 8002836:	2201      	movs	r2, #1
 8002838:	9202      	str	r2, [sp, #8]
 800283a:	466d      	mov	r5, sp
 800283c:	1d1a      	adds	r2, r3, #4
 800283e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002842:	e885 0003 	stmia.w	r5, {r0, r1}
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2241      	movs	r2, #65	; 0x41
 800284a:	2109      	movs	r1, #9
 800284c:	4620      	mov	r0, r4
 800284e:	f003 f8f7 	bl	8005a40 <Displ_WChar>
	// VA
	ypos += box_height+1;
 8002852:	89ba      	ldrh	r2, [r7, #12]
 8002854:	89fb      	ldrh	r3, [r7, #14]
 8002856:	4413      	add	r3, r2
 8002858:	b29b      	uxth	r3, r3
 800285a:	3301      	adds	r3, #1
 800285c:	81fb      	strh	r3, [r7, #14]
	border_col = font_col = YELLOW;
 800285e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002862:	813b      	strh	r3, [r7, #8]
 8002864:	893b      	ldrh	r3, [r7, #8]
 8002866:	817b      	strh	r3, [r7, #10]
	Displ_Line(0,ypos,display_x-1,ypos, border_col);
 8002868:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 800286c:	4b65      	ldr	r3, [pc, #404]	; (8002a04 <display_meter_mask+0x2c0>)
 800286e:	881b      	ldrh	r3, [r3, #0]
 8002870:	3b01      	subs	r3, #1
 8002872:	b29b      	uxth	r3, r3
 8002874:	b21a      	sxth	r2, r3
 8002876:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 800287a:	897b      	ldrh	r3, [r7, #10]
 800287c:	9300      	str	r3, [sp, #0]
 800287e:	4603      	mov	r3, r0
 8002880:	2000      	movs	r0, #0
 8002882:	f002 fdd2 	bl	800542a <Displ_Line>
	Displ_Line(0,ypos,0,ypos+box_height, border_col);
 8002886:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 800288a:	89fa      	ldrh	r2, [r7, #14]
 800288c:	89bb      	ldrh	r3, [r7, #12]
 800288e:	4413      	add	r3, r2
 8002890:	b29b      	uxth	r3, r3
 8002892:	b21a      	sxth	r2, r3
 8002894:	897b      	ldrh	r3, [r7, #10]
 8002896:	9300      	str	r3, [sp, #0]
 8002898:	4613      	mov	r3, r2
 800289a:	2200      	movs	r2, #0
 800289c:	2000      	movs	r0, #0
 800289e:	f002 fdc4 	bl	800542a <Displ_Line>
	Displ_Line(0,ypos+box_height,display_x-1,ypos+box_height,border_col);
 80028a2:	89fa      	ldrh	r2, [r7, #14]
 80028a4:	89bb      	ldrh	r3, [r7, #12]
 80028a6:	4413      	add	r3, r2
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	b219      	sxth	r1, r3
 80028ac:	4b55      	ldr	r3, [pc, #340]	; (8002a04 <display_meter_mask+0x2c0>)
 80028ae:	881b      	ldrh	r3, [r3, #0]
 80028b0:	3b01      	subs	r3, #1
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	b218      	sxth	r0, r3
 80028b6:	89fa      	ldrh	r2, [r7, #14]
 80028b8:	89bb      	ldrh	r3, [r7, #12]
 80028ba:	4413      	add	r3, r2
 80028bc:	b29b      	uxth	r3, r3
 80028be:	b21a      	sxth	r2, r3
 80028c0:	897b      	ldrh	r3, [r7, #10]
 80028c2:	9300      	str	r3, [sp, #0]
 80028c4:	4613      	mov	r3, r2
 80028c6:	4602      	mov	r2, r0
 80028c8:	2000      	movs	r0, #0
 80028ca:	f002 fdae 	bl	800542a <Displ_Line>
	Displ_Line(display_x-1, ypos+box_height, display_x-1, ypos, border_col);
 80028ce:	4b4d      	ldr	r3, [pc, #308]	; (8002a04 <display_meter_mask+0x2c0>)
 80028d0:	881b      	ldrh	r3, [r3, #0]
 80028d2:	3b01      	subs	r3, #1
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	b218      	sxth	r0, r3
 80028d8:	89fa      	ldrh	r2, [r7, #14]
 80028da:	89bb      	ldrh	r3, [r7, #12]
 80028dc:	4413      	add	r3, r2
 80028de:	b29b      	uxth	r3, r3
 80028e0:	b219      	sxth	r1, r3
 80028e2:	4b48      	ldr	r3, [pc, #288]	; (8002a04 <display_meter_mask+0x2c0>)
 80028e4:	881b      	ldrh	r3, [r3, #0]
 80028e6:	3b01      	subs	r3, #1
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	b21a      	sxth	r2, r3
 80028ec:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 80028f0:	897b      	ldrh	r3, [r7, #10]
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	4623      	mov	r3, r4
 80028f6:	f002 fd98 	bl	800542a <Displ_Line>
	Displ_WString(display_x-80, ypos+9, "VA", Font24, 1, font_col, back_col);
 80028fa:	4b42      	ldr	r3, [pc, #264]	; (8002a04 <display_meter_mask+0x2c0>)
 80028fc:	881b      	ldrh	r3, [r3, #0]
 80028fe:	3b50      	subs	r3, #80	; 0x50
 8002900:	b29c      	uxth	r4, r3
 8002902:	89fb      	ldrh	r3, [r7, #14]
 8002904:	3309      	adds	r3, #9
 8002906:	b29d      	uxth	r5, r3
 8002908:	4b3f      	ldr	r3, [pc, #252]	; (8002a08 <display_meter_mask+0x2c4>)
 800290a:	88fa      	ldrh	r2, [r7, #6]
 800290c:	9204      	str	r2, [sp, #16]
 800290e:	893a      	ldrh	r2, [r7, #8]
 8002910:	9203      	str	r2, [sp, #12]
 8002912:	2201      	movs	r2, #1
 8002914:	9202      	str	r2, [sp, #8]
 8002916:	466e      	mov	r6, sp
 8002918:	1d1a      	adds	r2, r3, #4
 800291a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800291e:	e886 0003 	stmia.w	r6, {r0, r1}
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a39      	ldr	r2, [pc, #228]	; (8002a0c <display_meter_mask+0x2c8>)
 8002926:	4629      	mov	r1, r5
 8002928:	4620      	mov	r0, r4
 800292a:	f003 fb07 	bl	8005f3c <Displ_WString>
	// W
	ypos += box_height+1;
 800292e:	89ba      	ldrh	r2, [r7, #12]
 8002930:	89fb      	ldrh	r3, [r7, #14]
 8002932:	4413      	add	r3, r2
 8002934:	b29b      	uxth	r3, r3
 8002936:	3301      	adds	r3, #1
 8002938:	81fb      	strh	r3, [r7, #14]
	border_col = font_col = YELLOW;
 800293a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800293e:	813b      	strh	r3, [r7, #8]
 8002940:	893b      	ldrh	r3, [r7, #8]
 8002942:	817b      	strh	r3, [r7, #10]
	Displ_Line(0,ypos,display_x-1,ypos, border_col);
 8002944:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8002948:	4b2e      	ldr	r3, [pc, #184]	; (8002a04 <display_meter_mask+0x2c0>)
 800294a:	881b      	ldrh	r3, [r3, #0]
 800294c:	3b01      	subs	r3, #1
 800294e:	b29b      	uxth	r3, r3
 8002950:	b21a      	sxth	r2, r3
 8002952:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8002956:	897b      	ldrh	r3, [r7, #10]
 8002958:	9300      	str	r3, [sp, #0]
 800295a:	4603      	mov	r3, r0
 800295c:	2000      	movs	r0, #0
 800295e:	f002 fd64 	bl	800542a <Displ_Line>
	Displ_Line(0,ypos,0,ypos+box_height, border_col);
 8002962:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8002966:	89fa      	ldrh	r2, [r7, #14]
 8002968:	89bb      	ldrh	r3, [r7, #12]
 800296a:	4413      	add	r3, r2
 800296c:	b29b      	uxth	r3, r3
 800296e:	b21a      	sxth	r2, r3
 8002970:	897b      	ldrh	r3, [r7, #10]
 8002972:	9300      	str	r3, [sp, #0]
 8002974:	4613      	mov	r3, r2
 8002976:	2200      	movs	r2, #0
 8002978:	2000      	movs	r0, #0
 800297a:	f002 fd56 	bl	800542a <Displ_Line>
	Displ_Line(0,ypos+box_height,display_x-1,ypos+box_height,border_col);
 800297e:	89fa      	ldrh	r2, [r7, #14]
 8002980:	89bb      	ldrh	r3, [r7, #12]
 8002982:	4413      	add	r3, r2
 8002984:	b29b      	uxth	r3, r3
 8002986:	b219      	sxth	r1, r3
 8002988:	4b1e      	ldr	r3, [pc, #120]	; (8002a04 <display_meter_mask+0x2c0>)
 800298a:	881b      	ldrh	r3, [r3, #0]
 800298c:	3b01      	subs	r3, #1
 800298e:	b29b      	uxth	r3, r3
 8002990:	b218      	sxth	r0, r3
 8002992:	89fa      	ldrh	r2, [r7, #14]
 8002994:	89bb      	ldrh	r3, [r7, #12]
 8002996:	4413      	add	r3, r2
 8002998:	b29b      	uxth	r3, r3
 800299a:	b21a      	sxth	r2, r3
 800299c:	897b      	ldrh	r3, [r7, #10]
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	4613      	mov	r3, r2
 80029a2:	4602      	mov	r2, r0
 80029a4:	2000      	movs	r0, #0
 80029a6:	f002 fd40 	bl	800542a <Displ_Line>
	Displ_Line(display_x-1, ypos+box_height, display_x-1, ypos, border_col);
 80029aa:	4b16      	ldr	r3, [pc, #88]	; (8002a04 <display_meter_mask+0x2c0>)
 80029ac:	881b      	ldrh	r3, [r3, #0]
 80029ae:	3b01      	subs	r3, #1
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	b218      	sxth	r0, r3
 80029b4:	89fa      	ldrh	r2, [r7, #14]
 80029b6:	89bb      	ldrh	r3, [r7, #12]
 80029b8:	4413      	add	r3, r2
 80029ba:	b29b      	uxth	r3, r3
 80029bc:	b219      	sxth	r1, r3
 80029be:	4b11      	ldr	r3, [pc, #68]	; (8002a04 <display_meter_mask+0x2c0>)
 80029c0:	881b      	ldrh	r3, [r3, #0]
 80029c2:	3b01      	subs	r3, #1
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	b21a      	sxth	r2, r3
 80029c8:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 80029cc:	897b      	ldrh	r3, [r7, #10]
 80029ce:	9300      	str	r3, [sp, #0]
 80029d0:	4623      	mov	r3, r4
 80029d2:	f002 fd2a 	bl	800542a <Displ_Line>
	Displ_WChar(display_x-80, ypos+9, 'W', Font24, 1, font_col, back_col);
 80029d6:	4b0b      	ldr	r3, [pc, #44]	; (8002a04 <display_meter_mask+0x2c0>)
 80029d8:	881b      	ldrh	r3, [r3, #0]
 80029da:	3b50      	subs	r3, #80	; 0x50
 80029dc:	b29c      	uxth	r4, r3
 80029de:	89fb      	ldrh	r3, [r7, #14]
 80029e0:	3309      	adds	r3, #9
 80029e2:	b29d      	uxth	r5, r3
 80029e4:	4b08      	ldr	r3, [pc, #32]	; (8002a08 <display_meter_mask+0x2c4>)
 80029e6:	88fa      	ldrh	r2, [r7, #6]
 80029e8:	9204      	str	r2, [sp, #16]
 80029ea:	893a      	ldrh	r2, [r7, #8]
 80029ec:	9203      	str	r2, [sp, #12]
 80029ee:	2201      	movs	r2, #1
 80029f0:	9202      	str	r2, [sp, #8]
 80029f2:	466e      	mov	r6, sp
 80029f4:	1d1a      	adds	r2, r3, #4
 80029f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80029fa:	e886 0003 	stmia.w	r6, {r0, r1}
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2257      	movs	r2, #87	; 0x57
 8002a02:	e005      	b.n	8002a10 <display_meter_mask+0x2cc>
 8002a04:	200021f8 	.word	0x200021f8
 8002a08:	20000018 	.word	0x20000018
 8002a0c:	0800f3f8 	.word	0x0800f3f8
 8002a10:	4629      	mov	r1, r5
 8002a12:	4620      	mov	r0, r4
 8002a14:	f003 f814 	bl	8005a40 <Displ_WChar>

	// PF
	ypos += box_height+1;
 8002a18:	89ba      	ldrh	r2, [r7, #12]
 8002a1a:	89fb      	ldrh	r3, [r7, #14]
 8002a1c:	4413      	add	r3, r2
 8002a1e:	b29b      	uxth	r3, r3
 8002a20:	3301      	adds	r3, #1
 8002a22:	81fb      	strh	r3, [r7, #14]
	border_col = font_col = WHITE;
 8002a24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002a28:	813b      	strh	r3, [r7, #8]
 8002a2a:	893b      	ldrh	r3, [r7, #8]
 8002a2c:	817b      	strh	r3, [r7, #10]
	Displ_Line(0,ypos,display_x-1,ypos, border_col);
 8002a2e:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8002a32:	4b5c      	ldr	r3, [pc, #368]	; (8002ba4 <display_meter_mask+0x460>)
 8002a34:	881b      	ldrh	r3, [r3, #0]
 8002a36:	3b01      	subs	r3, #1
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	b21a      	sxth	r2, r3
 8002a3c:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8002a40:	897b      	ldrh	r3, [r7, #10]
 8002a42:	9300      	str	r3, [sp, #0]
 8002a44:	4603      	mov	r3, r0
 8002a46:	2000      	movs	r0, #0
 8002a48:	f002 fcef 	bl	800542a <Displ_Line>
	Displ_Line(0,ypos,0,ypos+box_height, border_col);
 8002a4c:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8002a50:	89fa      	ldrh	r2, [r7, #14]
 8002a52:	89bb      	ldrh	r3, [r7, #12]
 8002a54:	4413      	add	r3, r2
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	b21a      	sxth	r2, r3
 8002a5a:	897b      	ldrh	r3, [r7, #10]
 8002a5c:	9300      	str	r3, [sp, #0]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	2200      	movs	r2, #0
 8002a62:	2000      	movs	r0, #0
 8002a64:	f002 fce1 	bl	800542a <Displ_Line>
	Displ_Line(0,ypos+box_height,display_x-1,ypos+box_height,border_col);
 8002a68:	89fa      	ldrh	r2, [r7, #14]
 8002a6a:	89bb      	ldrh	r3, [r7, #12]
 8002a6c:	4413      	add	r3, r2
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	b219      	sxth	r1, r3
 8002a72:	4b4c      	ldr	r3, [pc, #304]	; (8002ba4 <display_meter_mask+0x460>)
 8002a74:	881b      	ldrh	r3, [r3, #0]
 8002a76:	3b01      	subs	r3, #1
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	b218      	sxth	r0, r3
 8002a7c:	89fa      	ldrh	r2, [r7, #14]
 8002a7e:	89bb      	ldrh	r3, [r7, #12]
 8002a80:	4413      	add	r3, r2
 8002a82:	b29b      	uxth	r3, r3
 8002a84:	b21a      	sxth	r2, r3
 8002a86:	897b      	ldrh	r3, [r7, #10]
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	4613      	mov	r3, r2
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	2000      	movs	r0, #0
 8002a90:	f002 fccb 	bl	800542a <Displ_Line>
	Displ_Line(display_x-1, ypos+box_height, display_x-1, ypos, border_col);
 8002a94:	4b43      	ldr	r3, [pc, #268]	; (8002ba4 <display_meter_mask+0x460>)
 8002a96:	881b      	ldrh	r3, [r3, #0]
 8002a98:	3b01      	subs	r3, #1
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	b218      	sxth	r0, r3
 8002a9e:	89fa      	ldrh	r2, [r7, #14]
 8002aa0:	89bb      	ldrh	r3, [r7, #12]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	b219      	sxth	r1, r3
 8002aa8:	4b3e      	ldr	r3, [pc, #248]	; (8002ba4 <display_meter_mask+0x460>)
 8002aaa:	881b      	ldrh	r3, [r3, #0]
 8002aac:	3b01      	subs	r3, #1
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	b21a      	sxth	r2, r3
 8002ab2:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 8002ab6:	897b      	ldrh	r3, [r7, #10]
 8002ab8:	9300      	str	r3, [sp, #0]
 8002aba:	4623      	mov	r3, r4
 8002abc:	f002 fcb5 	bl	800542a <Displ_Line>
	Displ_WString(95, ypos+9, "PF", Font24, 1, font_col, back_col);
 8002ac0:	89fb      	ldrh	r3, [r7, #14]
 8002ac2:	3309      	adds	r3, #9
 8002ac4:	b29c      	uxth	r4, r3
 8002ac6:	4b38      	ldr	r3, [pc, #224]	; (8002ba8 <display_meter_mask+0x464>)
 8002ac8:	88fa      	ldrh	r2, [r7, #6]
 8002aca:	9204      	str	r2, [sp, #16]
 8002acc:	893a      	ldrh	r2, [r7, #8]
 8002ace:	9203      	str	r2, [sp, #12]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	9202      	str	r2, [sp, #8]
 8002ad4:	466d      	mov	r5, sp
 8002ad6:	1d1a      	adds	r2, r3, #4
 8002ad8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002adc:	e885 0003 	stmia.w	r5, {r0, r1}
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a32      	ldr	r2, [pc, #200]	; (8002bac <display_meter_mask+0x468>)
 8002ae4:	4621      	mov	r1, r4
 8002ae6:	205f      	movs	r0, #95	; 0x5f
 8002ae8:	f003 fa28 	bl	8005f3c <Displ_WString>
	Displ_WChar(display_x-22, 130, 0x60, Font30, 1, font_col, back_col);
 8002aec:	4b2d      	ldr	r3, [pc, #180]	; (8002ba4 <display_meter_mask+0x460>)
 8002aee:	881b      	ldrh	r3, [r3, #0]
 8002af0:	3b16      	subs	r3, #22
 8002af2:	b29c      	uxth	r4, r3
 8002af4:	4b2e      	ldr	r3, [pc, #184]	; (8002bb0 <display_meter_mask+0x46c>)
 8002af6:	88fa      	ldrh	r2, [r7, #6]
 8002af8:	9204      	str	r2, [sp, #16]
 8002afa:	893a      	ldrh	r2, [r7, #8]
 8002afc:	9203      	str	r2, [sp, #12]
 8002afe:	2201      	movs	r2, #1
 8002b00:	9202      	str	r2, [sp, #8]
 8002b02:	466d      	mov	r5, sp
 8002b04:	1d1a      	adds	r2, r3, #4
 8002b06:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002b0a:	e885 0003 	stmia.w	r5, {r0, r1}
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2260      	movs	r2, #96	; 0x60
 8002b12:	2182      	movs	r1, #130	; 0x82
 8002b14:	4620      	mov	r0, r4
 8002b16:	f002 ff93 	bl	8005a40 <Displ_WChar>

	// Curve Box
	ypos += box_height+1;
 8002b1a:	89ba      	ldrh	r2, [r7, #12]
 8002b1c:	89fb      	ldrh	r3, [r7, #14]
 8002b1e:	4413      	add	r3, r2
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	3301      	adds	r3, #1
 8002b24:	81fb      	strh	r3, [r7, #14]
	border_col = BLUE;
 8002b26:	231f      	movs	r3, #31
 8002b28:	817b      	strh	r3, [r7, #10]
	curve_y_size = display_y-ypos-4;
 8002b2a:	4b22      	ldr	r3, [pc, #136]	; (8002bb4 <display_meter_mask+0x470>)
 8002b2c:	881a      	ldrh	r2, [r3, #0]
 8002b2e:	89fb      	ldrh	r3, [r7, #14]
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	3b04      	subs	r3, #4
 8002b36:	b29a      	uxth	r2, r3
 8002b38:	4b1f      	ldr	r3, [pc, #124]	; (8002bb8 <display_meter_mask+0x474>)
 8002b3a:	801a      	strh	r2, [r3, #0]
	curve_y_zero = ypos + curve_y_size / 2;
 8002b3c:	4b1e      	ldr	r3, [pc, #120]	; (8002bb8 <display_meter_mask+0x474>)
 8002b3e:	881b      	ldrh	r3, [r3, #0]
 8002b40:	085b      	lsrs	r3, r3, #1
 8002b42:	b29a      	uxth	r2, r3
 8002b44:	89fb      	ldrh	r3, [r7, #14]
 8002b46:	4413      	add	r3, r2
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	4b1c      	ldr	r3, [pc, #112]	; (8002bbc <display_meter_mask+0x478>)
 8002b4c:	801a      	strh	r2, [r3, #0]
	Displ_Border(0,ypos,display_x,display_y-ypos, 2, border_col);
 8002b4e:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8002b52:	4b14      	ldr	r3, [pc, #80]	; (8002ba4 <display_meter_mask+0x460>)
 8002b54:	881b      	ldrh	r3, [r3, #0]
 8002b56:	b218      	sxth	r0, r3
 8002b58:	4b16      	ldr	r3, [pc, #88]	; (8002bb4 <display_meter_mask+0x470>)
 8002b5a:	881a      	ldrh	r2, [r3, #0]
 8002b5c:	89fb      	ldrh	r3, [r7, #14]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	b21a      	sxth	r2, r3
 8002b64:	897b      	ldrh	r3, [r7, #10]
 8002b66:	9301      	str	r3, [sp, #4]
 8002b68:	2302      	movs	r3, #2
 8002b6a:	9300      	str	r3, [sp, #0]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	4602      	mov	r2, r0
 8002b70:	2000      	movs	r0, #0
 8002b72:	f002 fd8b 	bl	800568c <Displ_Border>
	Displ_Line(curve_x_zero, curve_y_zero, curve_x_zero+200, curve_y_zero, WHITE);
 8002b76:	4b12      	ldr	r3, [pc, #72]	; (8002bc0 <display_meter_mask+0x47c>)
 8002b78:	881b      	ldrh	r3, [r3, #0]
 8002b7a:	b218      	sxth	r0, r3
 8002b7c:	4b0f      	ldr	r3, [pc, #60]	; (8002bbc <display_meter_mask+0x478>)
 8002b7e:	881b      	ldrh	r3, [r3, #0]
 8002b80:	b219      	sxth	r1, r3
 8002b82:	4b0f      	ldr	r3, [pc, #60]	; (8002bc0 <display_meter_mask+0x47c>)
 8002b84:	881b      	ldrh	r3, [r3, #0]
 8002b86:	33c8      	adds	r3, #200	; 0xc8
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	b21a      	sxth	r2, r3
 8002b8c:	4b0b      	ldr	r3, [pc, #44]	; (8002bbc <display_meter_mask+0x478>)
 8002b8e:	881b      	ldrh	r3, [r3, #0]
 8002b90:	b21b      	sxth	r3, r3
 8002b92:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002b96:	9400      	str	r4, [sp, #0]
 8002b98:	f002 fc47 	bl	800542a <Displ_Line>
}
 8002b9c:	bf00      	nop
 8002b9e:	3714      	adds	r7, #20
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ba4:	200021f8 	.word	0x200021f8
 8002ba8:	20000018 	.word	0x20000018
 8002bac:	0800f3fc 	.word	0x0800f3fc
 8002bb0:	20000024 	.word	0x20000024
 8002bb4:	200021fa 	.word	0x200021fa
 8002bb8:	20000008 	.word	0x20000008
 8002bbc:	200008d0 	.word	0x200008d0
 8002bc0:	2000000a 	.word	0x2000000a

08002bc4 <display_align_curves>:
/*
 * Aligns curve to start at positive zero crossing and reduces it to cuts one full cycle
 * parameter bufnum: buffer to use for curve display
 * returns: number of points in the aligned curve or -1 if alignment failed
 */
int display_align_curves() {
 8002bc4:	b480      	push	{r7}
 8002bc6:	b085      	sub	sp, #20
 8002bc8:	af00      	add	r7, sp, #0
	int dest_idx = -1;
 8002bca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bce:	60fb      	str	r3, [r7, #12]
	int i, continue_at = -1;
 8002bd0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bd4:	607b      	str	r3, [r7, #4]

	// if we don't have a zero crossing use the sample_buf curve entries
	if (sample_buf_meta[ADC_CH_V].zero_cross_pos < 0) {
 8002bd6:	4b5e      	ldr	r3, [pc, #376]	; (8002d50 <display_align_curves+0x18c>)
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	da38      	bge.n	8002c50 <display_align_curves+0x8c>
		for (i=0; i<SAMPLE_BUF_SIZE; i++ ) {
 8002bde:	2300      	movs	r3, #0
 8002be0:	60bb      	str	r3, [r7, #8]
 8002be2:	e02e      	b.n	8002c42 <display_align_curves+0x7e>
			aligned_curve[ADC_CH_V][i] = sample_buf[ADC_CH_V][i];
 8002be4:	4a5b      	ldr	r2, [pc, #364]	; (8002d54 <display_align_curves+0x190>)
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002bec:	4a5a      	ldr	r2, [pc, #360]	; (8002d58 <display_align_curves+0x194>)
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			aligned_curve[ADC_CH_I1][i] = sample_buf[ADC_CH_I1][i];
 8002bf4:	4a57      	ldr	r2, [pc, #348]	; (8002d54 <display_align_curves+0x190>)
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8002bfc:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002c00:	4a55      	ldr	r2, [pc, #340]	; (8002d58 <display_align_curves+0x194>)
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	f503 7348 	add.w	r3, r3, #800	; 0x320
 8002c08:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			aligned_curve[ADC_CH_I2][i] = sample_buf[ADC_CH_I2][i];
 8002c0c:	4a51      	ldr	r2, [pc, #324]	; (8002d54 <display_align_curves+0x190>)
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	f503 7352 	add.w	r3, r3, #840	; 0x348
 8002c14:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002c18:	4a4f      	ldr	r2, [pc, #316]	; (8002d58 <display_align_curves+0x194>)
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 8002c20:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			aligned_curve[ADC_CH_I3][i] = sample_buf[ADC_CH_I3][i];
 8002c24:	4a4b      	ldr	r2, [pc, #300]	; (8002d54 <display_align_curves+0x190>)
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	f203 43ec 	addw	r3, r3, #1260	; 0x4ec
 8002c2c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002c30:	4a49      	ldr	r2, [pc, #292]	; (8002d58 <display_align_curves+0x194>)
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	f503 6316 	add.w	r3, r3, #2400	; 0x960
 8002c38:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (i=0; i<SAMPLE_BUF_SIZE; i++ ) {
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	3301      	adds	r3, #1
 8002c40:	60bb      	str	r3, [r7, #8]
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8002c48:	d3cc      	bcc.n	8002be4 <display_align_curves+0x20>
		}
		return SAMPLE_BUF_SIZE;
 8002c4a:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8002c4e:	e079      	b.n	8002d44 <display_align_curves+0x180>
	}

	// start at zero crossing and use every reading up to the end of the sample buffer
	for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8002c50:	4b3f      	ldr	r3, [pc, #252]	; (8002d50 <display_align_curves+0x18c>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	60bb      	str	r3, [r7, #8]
 8002c56:	e031      	b.n	8002cbc <display_align_curves+0xf8>
		dest_idx++;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	60fb      	str	r3, [r7, #12]
		aligned_curve[ADC_CH_V][dest_idx] = sample_buf[ADC_CH_V][i];
 8002c5e:	4a3d      	ldr	r2, [pc, #244]	; (8002d54 <display_align_curves+0x190>)
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002c66:	4a3c      	ldr	r2, [pc, #240]	; (8002d58 <display_align_curves+0x194>)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I1][dest_idx] = sample_buf[ADC_CH_I1][i];
 8002c6e:	4a39      	ldr	r2, [pc, #228]	; (8002d54 <display_align_curves+0x190>)
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8002c76:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002c7a:	4a37      	ldr	r2, [pc, #220]	; (8002d58 <display_align_curves+0x194>)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f503 7348 	add.w	r3, r3, #800	; 0x320
 8002c82:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I2][dest_idx] = sample_buf[ADC_CH_I2][i];
 8002c86:	4a33      	ldr	r2, [pc, #204]	; (8002d54 <display_align_curves+0x190>)
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	f503 7352 	add.w	r3, r3, #840	; 0x348
 8002c8e:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002c92:	4a31      	ldr	r2, [pc, #196]	; (8002d58 <display_align_curves+0x194>)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 8002c9a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I3][dest_idx] = sample_buf[ADC_CH_I3][i];
 8002c9e:	4a2d      	ldr	r2, [pc, #180]	; (8002d54 <display_align_curves+0x190>)
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	f203 43ec 	addw	r3, r3, #1260	; 0x4ec
 8002ca6:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002caa:	4a2b      	ldr	r2, [pc, #172]	; (8002d58 <display_align_curves+0x194>)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f503 6316 	add.w	r3, r3, #2400	; 0x960
 8002cb2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (i=sample_buf_meta[ADC_CH_V].zero_cross_pos; i<SAMPLE_BUF_SIZE; i++ ) {
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	3301      	adds	r3, #1
 8002cba:	60bb      	str	r3, [r7, #8]
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8002cc2:	d3c9      	bcc.n	8002c58 <display_align_curves+0x94>
			}
		}
	}
	*/

	continue_at = SAMPLE_BUF_OVERLAP;
 8002cc4:	2314      	movs	r3, #20
 8002cc6:	607b      	str	r3, [r7, #4]

	for (i=continue_at; i<sample_buf_meta[ADC_CH_V].zero_cross_pos; i++) {
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	60bb      	str	r3, [r7, #8]
 8002ccc:	e031      	b.n	8002d32 <display_align_curves+0x16e>
		dest_idx++;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	60fb      	str	r3, [r7, #12]
		aligned_curve[ADC_CH_V][dest_idx] = sample_buf[ADC_CH_V][i];
 8002cd4:	4a1f      	ldr	r2, [pc, #124]	; (8002d54 <display_align_curves+0x190>)
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002cdc:	4a1e      	ldr	r2, [pc, #120]	; (8002d58 <display_align_curves+0x194>)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I1][dest_idx] = sample_buf[ADC_CH_I1][i];
 8002ce4:	4a1b      	ldr	r2, [pc, #108]	; (8002d54 <display_align_curves+0x190>)
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8002cec:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002cf0:	4a19      	ldr	r2, [pc, #100]	; (8002d58 <display_align_curves+0x194>)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f503 7348 	add.w	r3, r3, #800	; 0x320
 8002cf8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I2][dest_idx] = sample_buf[ADC_CH_I2][i];
 8002cfc:	4a15      	ldr	r2, [pc, #84]	; (8002d54 <display_align_curves+0x190>)
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	f503 7352 	add.w	r3, r3, #840	; 0x348
 8002d04:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002d08:	4a13      	ldr	r2, [pc, #76]	; (8002d58 <display_align_curves+0x194>)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 8002d10:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		aligned_curve[ADC_CH_I3][dest_idx] = sample_buf[ADC_CH_I3][i];
 8002d14:	4a0f      	ldr	r2, [pc, #60]	; (8002d54 <display_align_curves+0x190>)
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	f203 43ec 	addw	r3, r3, #1260	; 0x4ec
 8002d1c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002d20:	4a0d      	ldr	r2, [pc, #52]	; (8002d58 <display_align_curves+0x194>)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f503 6316 	add.w	r3, r3, #2400	; 0x960
 8002d28:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (i=continue_at; i<sample_buf_meta[ADC_CH_V].zero_cross_pos; i++) {
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	3301      	adds	r3, #1
 8002d30:	60bb      	str	r3, [r7, #8]
 8002d32:	4b07      	ldr	r3, [pc, #28]	; (8002d50 <display_align_curves+0x18c>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	68ba      	ldr	r2, [r7, #8]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	dbc8      	blt.n	8002cce <display_align_curves+0x10a>
	}

	return ++dest_idx;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	3301      	adds	r3, #1
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	68fb      	ldr	r3, [r7, #12]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3714      	adds	r7, #20
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr
 8002d50:	2000023c 	.word	0x2000023c
 8002d54:	20007404 	.word	0x20007404
 8002d58:	200008d4 	.word	0x200008d4

08002d5c <draw_curve>:

void draw_curve(uint16_t colour, uint8_t dont_clear) {
 8002d5c:	b590      	push	{r4, r7, lr}
 8002d5e:	b087      	sub	sp, #28
 8002d60:	af02      	add	r7, sp, #8
 8002d62:	4603      	mov	r3, r0
 8002d64:	460a      	mov	r2, r1
 8002d66:	80fb      	strh	r3, [r7, #6]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	717b      	strb	r3, [r7, #5]
	if (! dont_clear) {
 8002d6c:	797b      	ldrb	r3, [r7, #5]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d114      	bne.n	8002d9c <draw_curve+0x40>
		// first clear the curve area
		Displ_FillArea(2,display_y-curve_y_size+2,display_x-4,curve_y_size-4, BLACK);
 8002d72:	4b2d      	ldr	r3, [pc, #180]	; (8002e28 <draw_curve+0xcc>)
 8002d74:	881a      	ldrh	r2, [r3, #0]
 8002d76:	4b2d      	ldr	r3, [pc, #180]	; (8002e2c <draw_curve+0xd0>)
 8002d78:	881b      	ldrh	r3, [r3, #0]
 8002d7a:	1ad3      	subs	r3, r2, r3
 8002d7c:	b29b      	uxth	r3, r3
 8002d7e:	3302      	adds	r3, #2
 8002d80:	b299      	uxth	r1, r3
 8002d82:	4b2b      	ldr	r3, [pc, #172]	; (8002e30 <draw_curve+0xd4>)
 8002d84:	881b      	ldrh	r3, [r3, #0]
 8002d86:	3b04      	subs	r3, #4
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	4b28      	ldr	r3, [pc, #160]	; (8002e2c <draw_curve+0xd0>)
 8002d8c:	881b      	ldrh	r3, [r3, #0]
 8002d8e:	3b04      	subs	r3, #4
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	2000      	movs	r0, #0
 8002d94:	9000      	str	r0, [sp, #0]
 8002d96:	2002      	movs	r0, #2
 8002d98:	f001 ffaa 	bl	8004cf0 <Displ_FillArea>
	}
	// draw curve border
	//Displ_Border(0,display_y-curve_y_size,display_x-1,curve_y_size, 5, BLUE);
	// draw zero line
	Displ_Line(curve_x_zero, curve_y_zero, curve_x_zero+curve_len, curve_y_zero, WHITE);
 8002d9c:	4b25      	ldr	r3, [pc, #148]	; (8002e34 <draw_curve+0xd8>)
 8002d9e:	881b      	ldrh	r3, [r3, #0]
 8002da0:	b218      	sxth	r0, r3
 8002da2:	4b25      	ldr	r3, [pc, #148]	; (8002e38 <draw_curve+0xdc>)
 8002da4:	881b      	ldrh	r3, [r3, #0]
 8002da6:	b219      	sxth	r1, r3
 8002da8:	4b22      	ldr	r3, [pc, #136]	; (8002e34 <draw_curve+0xd8>)
 8002daa:	881a      	ldrh	r2, [r3, #0]
 8002dac:	4b23      	ldr	r3, [pc, #140]	; (8002e3c <draw_curve+0xe0>)
 8002dae:	881b      	ldrh	r3, [r3, #0]
 8002db0:	4413      	add	r3, r2
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	b21a      	sxth	r2, r3
 8002db6:	4b20      	ldr	r3, [pc, #128]	; (8002e38 <draw_curve+0xdc>)
 8002db8:	881b      	ldrh	r3, [r3, #0]
 8002dba:	b21b      	sxth	r3, r3
 8002dbc:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8002dc0:	9400      	str	r4, [sp, #0]
 8002dc2:	f002 fb32 	bl	800542a <Displ_Line>
	// draw the curve
	for (int x=1; x<curve_len-1; x++) {
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	e022      	b.n	8002e12 <draw_curve+0xb6>
		Displ_Line(x+curve_x_zero-1, curve_y[x-1], x+curve_x_zero, curve_y[x], colour);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	4b18      	ldr	r3, [pc, #96]	; (8002e34 <draw_curve+0xd8>)
 8002dd2:	881b      	ldrh	r3, [r3, #0]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	b218      	sxth	r0, r3
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	3b01      	subs	r3, #1
 8002de2:	4a17      	ldr	r2, [pc, #92]	; (8002e40 <draw_curve+0xe4>)
 8002de4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002de8:	b219      	sxth	r1, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	4b11      	ldr	r3, [pc, #68]	; (8002e34 <draw_curve+0xd8>)
 8002df0:	881b      	ldrh	r3, [r3, #0]
 8002df2:	4413      	add	r3, r2
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	b21a      	sxth	r2, r3
 8002df8:	4c11      	ldr	r4, [pc, #68]	; (8002e40 <draw_curve+0xe4>)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
 8002e00:	b21c      	sxth	r4, r3
 8002e02:	88fb      	ldrh	r3, [r7, #6]
 8002e04:	9300      	str	r3, [sp, #0]
 8002e06:	4623      	mov	r3, r4
 8002e08:	f002 fb0f 	bl	800542a <Displ_Line>
	for (int x=1; x<curve_len-1; x++) {
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	3301      	adds	r3, #1
 8002e10:	60fb      	str	r3, [r7, #12]
 8002e12:	4b0a      	ldr	r3, [pc, #40]	; (8002e3c <draw_curve+0xe0>)
 8002e14:	881b      	ldrh	r3, [r3, #0]
 8002e16:	3b01      	subs	r3, #1
 8002e18:	68fa      	ldr	r2, [r7, #12]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	dbd6      	blt.n	8002dcc <draw_curve+0x70>
	}
}
 8002e1e:	bf00      	nop
 8002e20:	bf00      	nop
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd90      	pop	{r4, r7, pc}
 8002e28:	200021fa 	.word	0x200021fa
 8002e2c:	20000008 	.word	0x20000008
 8002e30:	200021f8 	.word	0x200021f8
 8002e34:	2000000a 	.word	0x2000000a
 8002e38:	200008d0 	.word	0x200008d0
 8002e3c:	200021d4 	.word	0x200021d4
 8002e40:	20000290 	.word	0x20000290

08002e44 <make_curve>:

void make_curve(uint8_t bufnum) {
 8002e44:	b590      	push	{r4, r7, lr}
 8002e46:	b08b      	sub	sp, #44	; 0x2c
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	71fb      	strb	r3, [r7, #7]
	int value;
	int y_max = display_y -1;		// max Y pixel position
 8002e4e:	4bae      	ldr	r3, [pc, #696]	; (8003108 <make_curve+0x2c4>)
 8002e50:	881b      	ldrh	r3, [r3, #0]
 8002e52:	3b01      	subs	r3, #1
 8002e54:	617b      	str	r3, [r7, #20]
	int y_offset = 0;
 8002e56:	2300      	movs	r3, #0
 8002e58:	613b      	str	r3, [r7, #16]
	int scale_factor = 1;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	627b      	str	r3, [r7, #36]	; 0x24
	int src_idx = 0;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	623b      	str	r3, [r7, #32]

	float fScale = (float)curve_y_size / (float)sample_buf_meta[bufnum].max;
 8002e62:	4baa      	ldr	r3, [pc, #680]	; (800310c <make_curve+0x2c8>)
 8002e64:	881b      	ldrh	r3, [r3, #0]
 8002e66:	ee07 3a90 	vmov	s15, r3
 8002e6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e6e:	79fa      	ldrb	r2, [r7, #7]
 8002e70:	49a7      	ldr	r1, [pc, #668]	; (8003110 <make_curve+0x2cc>)
 8002e72:	4613      	mov	r3, r2
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	4413      	add	r3, r2
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	440b      	add	r3, r1
 8002e7c:	3302      	adds	r3, #2
 8002e7e:	881b      	ldrh	r3, [r3, #0]
 8002e80:	ee07 3a90 	vmov	s15, r3
 8002e84:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002e88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002e8c:	edc7 7a03 	vstr	s15, [r7, #12]
	if (fScale < 1) {
 8002e90:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e94:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002e98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ea0:	d52d      	bpl.n	8002efe <make_curve+0xba>
		scale_factor = trunc(1/fScale)+1; // divisor
 8002ea2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002ea6:	edd7 7a03 	vldr	s15, [r7, #12]
 8002eaa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002eae:	ee16 0a90 	vmov	r0, s13
 8002eb2:	f7fd fb69 	bl	8000588 <__aeabi_f2d>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	460b      	mov	r3, r1
 8002eba:	ec43 2b10 	vmov	d0, r2, r3
 8002ebe:	f00c f913 	bl	800f0e8 <trunc>
 8002ec2:	ec51 0b10 	vmov	r0, r1, d0
 8002ec6:	f04f 0200 	mov.w	r2, #0
 8002eca:	4b92      	ldr	r3, [pc, #584]	; (8003114 <make_curve+0x2d0>)
 8002ecc:	f7fd f9fe 	bl	80002cc <__adddf3>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	4610      	mov	r0, r2
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	f7fd fe5e 	bl	8000b98 <__aeabi_d2iz>
 8002edc:	4603      	mov	r3, r0
 8002ede:	627b      	str	r3, [r7, #36]	; 0x24
		value = sample_buf_meta[bufnum].max / scale_factor;
 8002ee0:	79fa      	ldrb	r2, [r7, #7]
 8002ee2:	498b      	ldr	r1, [pc, #556]	; (8003110 <make_curve+0x2cc>)
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	4413      	add	r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	3302      	adds	r3, #2
 8002ef0:	881b      	ldrh	r3, [r3, #0]
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef6:	fb92 f3f3 	sdiv	r3, r2, r3
 8002efa:	60bb      	str	r3, [r7, #8]
 8002efc:	e01e      	b.n	8002f3c <make_curve+0xf8>
	} else {
		scale_factor = trunc(fScale);	// multiplier
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	f7fd fb42 	bl	8000588 <__aeabi_f2d>
 8002f04:	4602      	mov	r2, r0
 8002f06:	460b      	mov	r3, r1
 8002f08:	ec43 2b10 	vmov	d0, r2, r3
 8002f0c:	f00c f8ec 	bl	800f0e8 <trunc>
 8002f10:	ec53 2b10 	vmov	r2, r3, d0
 8002f14:	4610      	mov	r0, r2
 8002f16:	4619      	mov	r1, r3
 8002f18:	f7fd fe3e 	bl	8000b98 <__aeabi_d2iz>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	627b      	str	r3, [r7, #36]	; 0x24
		value = sample_buf_meta[bufnum].max * scale_factor;
 8002f20:	79fa      	ldrb	r2, [r7, #7]
 8002f22:	497b      	ldr	r1, [pc, #492]	; (8003110 <make_curve+0x2cc>)
 8002f24:	4613      	mov	r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	4413      	add	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	3302      	adds	r3, #2
 8002f30:	881b      	ldrh	r3, [r3, #0]
 8002f32:	461a      	mov	r2, r3
 8002f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f36:	fb02 f303 	mul.w	r3, r2, r3
 8002f3a:	60bb      	str	r3, [r7, #8]
	}

	curve_len = display_align_curves() / 2;
 8002f3c:	f7ff fe42 	bl	8002bc4 <display_align_curves>
 8002f40:	4603      	mov	r3, r0
 8002f42:	0fda      	lsrs	r2, r3, #31
 8002f44:	4413      	add	r3, r2
 8002f46:	105b      	asrs	r3, r3, #1
 8002f48:	b29a      	uxth	r2, r3
 8002f4a:	4b73      	ldr	r3, [pc, #460]	; (8003118 <make_curve+0x2d4>)
 8002f4c:	801a      	strh	r2, [r3, #0]
	//term_print("%s() - curve_len = %d\r\n",__FUNCTION__, curve_len);
	// calculate the new curve
	// set multiplier and divider to ensure the function can handle a wide range of values
	if (fScale < 1) {
 8002f4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f52:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002f56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f5e:	d565      	bpl.n	800302c <make_curve+0x1e8>
		// calculate start of first line
		value = (aligned_curve[bufnum][src_idx] + aligned_curve[bufnum][src_idx+1]) / 2;
 8002f60:	79fb      	ldrb	r3, [r7, #7]
 8002f62:	496e      	ldr	r1, [pc, #440]	; (800311c <make_curve+0x2d8>)
 8002f64:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002f68:	fb03 f202 	mul.w	r2, r3, r2
 8002f6c:	6a3b      	ldr	r3, [r7, #32]
 8002f6e:	4413      	add	r3, r2
 8002f70:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002f74:	461c      	mov	r4, r3
 8002f76:	79fa      	ldrb	r2, [r7, #7]
 8002f78:	6a3b      	ldr	r3, [r7, #32]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	4967      	ldr	r1, [pc, #412]	; (800311c <make_curve+0x2d8>)
 8002f7e:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002f82:	fb00 f202 	mul.w	r2, r0, r2
 8002f86:	4413      	add	r3, r2
 8002f88:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002f8c:	4423      	add	r3, r4
 8002f8e:	0fda      	lsrs	r2, r3, #31
 8002f90:	4413      	add	r3, r2
 8002f92:	105b      	asrs	r3, r3, #1
 8002f94:	60bb      	str	r3, [r7, #8]
		curve_y[0] = y_max - (value / scale_factor + y_offset) ;
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	b29a      	uxth	r2, r3
 8002f9a:	68b9      	ldr	r1, [r7, #8]
 8002f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9e:	fb91 f3f3 	sdiv	r3, r1, r3
 8002fa2:	b299      	uxth	r1, r3
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	b29b      	uxth	r3, r3
 8002fa8:	440b      	add	r3, r1
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	b29a      	uxth	r2, r3
 8002fb0:	4b5b      	ldr	r3, [pc, #364]	; (8003120 <make_curve+0x2dc>)
 8002fb2:	801a      	strh	r2, [r3, #0]
		for (int pos_x=1; pos_x < curve_len-1; pos_x++) {
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	61fb      	str	r3, [r7, #28]
 8002fb8:	e031      	b.n	800301e <make_curve+0x1da>
			src_idx+=2;
 8002fba:	6a3b      	ldr	r3, [r7, #32]
 8002fbc:	3302      	adds	r3, #2
 8002fbe:	623b      	str	r3, [r7, #32]
			value = (aligned_curve[bufnum][src_idx] + aligned_curve[bufnum][src_idx+1]) / 2;
 8002fc0:	79fb      	ldrb	r3, [r7, #7]
 8002fc2:	4956      	ldr	r1, [pc, #344]	; (800311c <make_curve+0x2d8>)
 8002fc4:	f44f 7248 	mov.w	r2, #800	; 0x320
 8002fc8:	fb03 f202 	mul.w	r2, r3, r2
 8002fcc:	6a3b      	ldr	r3, [r7, #32]
 8002fce:	4413      	add	r3, r2
 8002fd0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002fd4:	461c      	mov	r4, r3
 8002fd6:	79fa      	ldrb	r2, [r7, #7]
 8002fd8:	6a3b      	ldr	r3, [r7, #32]
 8002fda:	3301      	adds	r3, #1
 8002fdc:	494f      	ldr	r1, [pc, #316]	; (800311c <make_curve+0x2d8>)
 8002fde:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002fe2:	fb00 f202 	mul.w	r2, r0, r2
 8002fe6:	4413      	add	r3, r2
 8002fe8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8002fec:	4423      	add	r3, r4
 8002fee:	0fda      	lsrs	r2, r3, #31
 8002ff0:	4413      	add	r3, r2
 8002ff2:	105b      	asrs	r3, r3, #1
 8002ff4:	60bb      	str	r3, [r7, #8]
			// calculate reading pixel on display using the scale value
			curve_y[pos_x] = y_max - (value / scale_factor + y_offset);
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	b29a      	uxth	r2, r3
 8002ffa:	68b9      	ldr	r1, [r7, #8]
 8002ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ffe:	fb91 f3f3 	sdiv	r3, r1, r3
 8003002:	b299      	uxth	r1, r3
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	b29b      	uxth	r3, r3
 8003008:	440b      	add	r3, r1
 800300a:	b29b      	uxth	r3, r3
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	b299      	uxth	r1, r3
 8003010:	4a43      	ldr	r2, [pc, #268]	; (8003120 <make_curve+0x2dc>)
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int pos_x=1; pos_x < curve_len-1; pos_x++) {
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	3301      	adds	r3, #1
 800301c:	61fb      	str	r3, [r7, #28]
 800301e:	4b3e      	ldr	r3, [pc, #248]	; (8003118 <make_curve+0x2d4>)
 8003020:	881b      	ldrh	r3, [r3, #0]
 8003022:	3b01      	subs	r3, #1
 8003024:	69fa      	ldr	r2, [r7, #28]
 8003026:	429a      	cmp	r2, r3
 8003028:	dbc7      	blt.n	8002fba <make_curve+0x176>
			value = (aligned_curve[bufnum][src_idx] + aligned_curve[bufnum][src_idx+1]) / 2;
			// calculate reading pixel on display using the scale value
			curve_y[pos_x] = y_max - (value * scale_factor + y_offset);
		}
	}
}
 800302a:	e068      	b.n	80030fe <make_curve+0x2ba>
		value = (aligned_curve[bufnum][src_idx] + aligned_curve[bufnum][src_idx+1]) / 2;
 800302c:	79fb      	ldrb	r3, [r7, #7]
 800302e:	493b      	ldr	r1, [pc, #236]	; (800311c <make_curve+0x2d8>)
 8003030:	f44f 7248 	mov.w	r2, #800	; 0x320
 8003034:	fb03 f202 	mul.w	r2, r3, r2
 8003038:	6a3b      	ldr	r3, [r7, #32]
 800303a:	4413      	add	r3, r2
 800303c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003040:	461c      	mov	r4, r3
 8003042:	79fa      	ldrb	r2, [r7, #7]
 8003044:	6a3b      	ldr	r3, [r7, #32]
 8003046:	3301      	adds	r3, #1
 8003048:	4934      	ldr	r1, [pc, #208]	; (800311c <make_curve+0x2d8>)
 800304a:	f44f 7048 	mov.w	r0, #800	; 0x320
 800304e:	fb00 f202 	mul.w	r2, r0, r2
 8003052:	4413      	add	r3, r2
 8003054:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003058:	4423      	add	r3, r4
 800305a:	0fda      	lsrs	r2, r3, #31
 800305c:	4413      	add	r3, r2
 800305e:	105b      	asrs	r3, r3, #1
 8003060:	60bb      	str	r3, [r7, #8]
		curve_y[0] = y_max - (value * scale_factor + y_offset) ;
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	b29a      	uxth	r2, r3
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	b299      	uxth	r1, r3
 800306a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800306c:	b29b      	uxth	r3, r3
 800306e:	fb11 f303 	smulbb	r3, r1, r3
 8003072:	b299      	uxth	r1, r3
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	b29b      	uxth	r3, r3
 8003078:	440b      	add	r3, r1
 800307a:	b29b      	uxth	r3, r3
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	b29a      	uxth	r2, r3
 8003080:	4b27      	ldr	r3, [pc, #156]	; (8003120 <make_curve+0x2dc>)
 8003082:	801a      	strh	r2, [r3, #0]
		for (int pos_x=1; pos_x < curve_len-1; pos_x++) {
 8003084:	2301      	movs	r3, #1
 8003086:	61bb      	str	r3, [r7, #24]
 8003088:	e033      	b.n	80030f2 <make_curve+0x2ae>
			src_idx+=2;
 800308a:	6a3b      	ldr	r3, [r7, #32]
 800308c:	3302      	adds	r3, #2
 800308e:	623b      	str	r3, [r7, #32]
			value = (aligned_curve[bufnum][src_idx] + aligned_curve[bufnum][src_idx+1]) / 2;
 8003090:	79fb      	ldrb	r3, [r7, #7]
 8003092:	4922      	ldr	r1, [pc, #136]	; (800311c <make_curve+0x2d8>)
 8003094:	f44f 7248 	mov.w	r2, #800	; 0x320
 8003098:	fb03 f202 	mul.w	r2, r3, r2
 800309c:	6a3b      	ldr	r3, [r7, #32]
 800309e:	4413      	add	r3, r2
 80030a0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80030a4:	461c      	mov	r4, r3
 80030a6:	79fa      	ldrb	r2, [r7, #7]
 80030a8:	6a3b      	ldr	r3, [r7, #32]
 80030aa:	3301      	adds	r3, #1
 80030ac:	491b      	ldr	r1, [pc, #108]	; (800311c <make_curve+0x2d8>)
 80030ae:	f44f 7048 	mov.w	r0, #800	; 0x320
 80030b2:	fb00 f202 	mul.w	r2, r0, r2
 80030b6:	4413      	add	r3, r2
 80030b8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80030bc:	4423      	add	r3, r4
 80030be:	0fda      	lsrs	r2, r3, #31
 80030c0:	4413      	add	r3, r2
 80030c2:	105b      	asrs	r3, r3, #1
 80030c4:	60bb      	str	r3, [r7, #8]
			curve_y[pos_x] = y_max - (value * scale_factor + y_offset);
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	b29a      	uxth	r2, r3
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	b299      	uxth	r1, r3
 80030ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d0:	b29b      	uxth	r3, r3
 80030d2:	fb11 f303 	smulbb	r3, r1, r3
 80030d6:	b299      	uxth	r1, r3
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	b29b      	uxth	r3, r3
 80030dc:	440b      	add	r3, r1
 80030de:	b29b      	uxth	r3, r3
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	b299      	uxth	r1, r3
 80030e4:	4a0e      	ldr	r2, [pc, #56]	; (8003120 <make_curve+0x2dc>)
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int pos_x=1; pos_x < curve_len-1; pos_x++) {
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	3301      	adds	r3, #1
 80030f0:	61bb      	str	r3, [r7, #24]
 80030f2:	4b09      	ldr	r3, [pc, #36]	; (8003118 <make_curve+0x2d4>)
 80030f4:	881b      	ldrh	r3, [r3, #0]
 80030f6:	3b01      	subs	r3, #1
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	dbc5      	blt.n	800308a <make_curve+0x246>
}
 80030fe:	bf00      	nop
 8003100:	372c      	adds	r7, #44	; 0x2c
 8003102:	46bd      	mov	sp, r7
 8003104:	bd90      	pop	{r4, r7, pc}
 8003106:	bf00      	nop
 8003108:	200021fa 	.word	0x200021fa
 800310c:	20000008 	.word	0x20000008
 8003110:	2000023c 	.word	0x2000023c
 8003114:	3ff00000 	.word	0x3ff00000
 8003118:	200021d4 	.word	0x200021d4
 800311c:	200008d4 	.word	0x200008d4
 8003120:	20000290 	.word	0x20000290

08003124 <display_show_curves>:

/*
 * Display curves for all channels on TFT display
 */
void display_show_curves(void) {
 8003124:	b580      	push	{r7, lr}
 8003126:	b082      	sub	sp, #8
 8003128:	af00      	add	r7, sp, #0
	uint8_t dont_clear = 0;
 800312a:	2300      	movs	r3, #0
 800312c:	71fb      	strb	r3, [r7, #7]
	for (int i=0; i<4; i++) {
 800312e:	2300      	movs	r3, #0
 8003130:	603b      	str	r3, [r7, #0]
 8003132:	e012      	b.n	800315a <display_show_curves+0x36>
		make_curve(i);
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	b2db      	uxtb	r3, r3
 8003138:	4618      	mov	r0, r3
 800313a:	f7ff fe83 	bl	8002e44 <make_curve>
		draw_curve(channel_colour[i], dont_clear);
 800313e:	4a0b      	ldr	r2, [pc, #44]	; (800316c <display_show_curves+0x48>)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003146:	79fa      	ldrb	r2, [r7, #7]
 8003148:	4611      	mov	r1, r2
 800314a:	4618      	mov	r0, r3
 800314c:	f7ff fe06 	bl	8002d5c <draw_curve>
		dont_clear = 1;
 8003150:	2301      	movs	r3, #1
 8003152:	71fb      	strb	r3, [r7, #7]
	for (int i=0; i<4; i++) {
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	3301      	adds	r3, #1
 8003158:	603b      	str	r3, [r7, #0]
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	2b03      	cmp	r3, #3
 800315e:	dde9      	ble.n	8003134 <display_show_curves+0x10>
	}
}
 8003160:	bf00      	nop
 8003162:	bf00      	nop
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	20000000 	.word	0x20000000

08003170 <display_show_curve>:
/*
 * Show a ADC channel curve on TFT display
 * parameter bufnum: adc_raw_buf index to ADC channel
 * Disp_CLS() takes a long time to run so we draw the previous curve in black to remove it
 */
void display_show_curve(uint8_t bufnum) {
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	4603      	mov	r3, r0
 8003178:	71fb      	strb	r3, [r7, #7]
	if ( (bufnum >= ADC_NUM_BUFFERS) || (bufnum < 0) ) return;	// buffer range check
 800317a:	79fb      	ldrb	r3, [r7, #7]
 800317c:	2b03      	cmp	r3, #3
 800317e:	d80c      	bhi.n	800319a <display_show_curve+0x2a>

	make_curve(bufnum);
 8003180:	79fb      	ldrb	r3, [r7, #7]
 8003182:	4618      	mov	r0, r3
 8003184:	f7ff fe5e 	bl	8002e44 <make_curve>
	draw_curve(channel_colour[bufnum], 0);
 8003188:	79fb      	ldrb	r3, [r7, #7]
 800318a:	4a06      	ldr	r2, [pc, #24]	; (80031a4 <display_show_curve+0x34>)
 800318c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003190:	2100      	movs	r1, #0
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff fde2 	bl	8002d5c <draw_curve>
 8003198:	e000      	b.n	800319c <display_show_curve+0x2c>
	if ( (bufnum >= ADC_NUM_BUFFERS) || (bufnum < 0) ) return;	// buffer range check
 800319a:	bf00      	nop

}
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	20000000 	.word	0x20000000

080031a8 <start_adcs>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void start_adcs() {
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
	// Start ADC1 - keeps running via TIM2
	if ( HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma_buf[ADC1_IDX], ADC_DMA_BUF_SIZE) != HAL_OK) {
 80031ac:	f44f 6252 	mov.w	r2, #3360	; 0xd20
 80031b0:	490d      	ldr	r1, [pc, #52]	; (80031e8 <start_adcs+0x40>)
 80031b2:	480e      	ldr	r0, [pc, #56]	; (80031ec <start_adcs+0x44>)
 80031b4:	f003 fcfc 	bl	8006bb0 <HAL_ADC_Start_DMA>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d004      	beq.n	80031c8 <start_adcs+0x20>
	  term_print("Error starting ADC1 DMA\r\n");
 80031be:	480c      	ldr	r0, [pc, #48]	; (80031f0 <start_adcs+0x48>)
 80031c0:	f001 f9fa 	bl	80045b8 <term_print>
  	  Error_Handler();
 80031c4:	f000 fe18 	bl	8003df8 <Error_Handler>
	}
	//Start ADC2 - keeps running via TIM2
	if ( HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_dma_buf[ADC2_IDX], ADC_DMA_BUF_SIZE) != HAL_OK) {
 80031c8:	f44f 6252 	mov.w	r2, #3360	; 0xd20
 80031cc:	4909      	ldr	r1, [pc, #36]	; (80031f4 <start_adcs+0x4c>)
 80031ce:	480a      	ldr	r0, [pc, #40]	; (80031f8 <start_adcs+0x50>)
 80031d0:	f003 fcee 	bl	8006bb0 <HAL_ADC_Start_DMA>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d004      	beq.n	80031e4 <start_adcs+0x3c>
	  term_print("Error starting ADC2 DMA\r\n");
 80031da:	4808      	ldr	r0, [pc, #32]	; (80031fc <start_adcs+0x54>)
 80031dc:	f001 f9ec 	bl	80045b8 <term_print>
 	  Error_Handler();
 80031e0:	f000 fe0a 	bl	8003df8 <Error_Handler>
	}
}
 80031e4:	bf00      	nop
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	20002544 	.word	0x20002544
 80031ec:	200021fc 	.word	0x200021fc
 80031f0:	0800f400 	.word	0x0800f400
 80031f4:	20003f84 	.word	0x20003f84
 80031f8:	20002244 	.word	0x20002244
 80031fc:	0800f41c 	.word	0x0800f41c

08003200 <adjust_TIM2_period>:
 * This function is used in conjunction with the debug GPIO to tune each individual
 * board to produce 25us signal which is shown on the oscilloscope
 * as a 20kHz square wave (period 50us) as the signal changes
 * with every TIM2 call
 */
void adjust_TIM2_period(uint16_t newPeriod, uint8_t store) {
 8003200:	b580      	push	{r7, lr}
 8003202:	b082      	sub	sp, #8
 8003204:	af00      	add	r7, sp, #0
 8003206:	4603      	mov	r3, r0
 8003208:	460a      	mov	r2, r1
 800320a:	80fb      	strh	r3, [r7, #6]
 800320c:	4613      	mov	r3, r2
 800320e:	717b      	strb	r3, [r7, #5]
	if ( (newPeriod > 2500) || (newPeriod < 2000) ) {
 8003210:	88fb      	ldrh	r3, [r7, #6]
 8003212:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8003216:	4293      	cmp	r3, r2
 8003218:	d803      	bhi.n	8003222 <adjust_TIM2_period+0x22>
 800321a:	88fb      	ldrh	r3, [r7, #6]
 800321c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003220:	d205      	bcs.n	800322e <adjust_TIM2_period+0x2e>
		term_print("Invalid period for TIM (%u)\r\n", newPeriod);
 8003222:	88fb      	ldrh	r3, [r7, #6]
 8003224:	4619      	mov	r1, r3
 8003226:	4808      	ldr	r0, [pc, #32]	; (8003248 <adjust_TIM2_period+0x48>)
 8003228:	f001 f9c6 	bl	80045b8 <term_print>
		return;
 800322c:	e008      	b.n	8003240 <adjust_TIM2_period+0x40>
	}
	TIM2->ARR = (uint32_t) newPeriod;	// change register directly
 800322e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003232:	88fb      	ldrh	r3, [r7, #6]
 8003234:	62d3      	str	r3, [r2, #44]	; 0x2c
	term_print("TIM2 ARR = %u\r\n", newPeriod);
 8003236:	88fb      	ldrh	r3, [r7, #6]
 8003238:	4619      	mov	r1, r3
 800323a:	4804      	ldr	r0, [pc, #16]	; (800324c <adjust_TIM2_period+0x4c>)
 800323c:	f001 f9bc 	bl	80045b8 <term_print>
			term_print("EEPROM write failed\r\n");
		} else {
			term_print("EEPROM write %u\r\n", newPeriod);
		}
	}*/
}
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	0800f438 	.word	0x0800f438
 800324c:	0800f458 	.word	0x0800f458

08003250 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b082      	sub	sp, #8
 8003254:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003256:	f003 fbd1 	bl	80069fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800325a:	f000 f9e7 	bl	800362c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800325e:	f000 fc2b 	bl	8003ab8 <MX_GPIO_Init>
  MX_DMA_Init();
 8003262:	f000 fbeb 	bl	8003a3c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8003266:	f000 fb95 	bl	8003994 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800326a:	f000 fb47 	bl	80038fc <MX_TIM2_Init>
  MX_ADC1_Init();
 800326e:	f000 fa4f 	bl	8003710 <MX_ADC1_Init>
  MX_ADC2_Init();
 8003272:	f000 faad 	bl	80037d0 <MX_ADC2_Init>
  MX_SPI2_Init();
 8003276:	f000 fb0b 	bl	8003890 <MX_SPI2_Init>
  MX_USART3_UART_Init();
 800327a:	f000 fbb5 	bl	80039e8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

#ifdef USE_DISPLAY
  // TFT Display
  display_init(); // THIS FUNCTION MUST PRECEED ANY OTHER DISPLAY FUNCTION CALL.
 800327e:	f7ff f825 	bl	80022cc <display_init>
#endif

  // Start UART receive via interrupt
  if (HAL_UART_Receive_IT(&huart2, (uint8_t*)&rx_byte, 1) != HAL_OK) {
 8003282:	2201      	movs	r2, #1
 8003284:	497c      	ldr	r1, [pc, #496]	; (8003478 <main+0x228>)
 8003286:	487d      	ldr	r0, [pc, #500]	; (800347c <main+0x22c>)
 8003288:	f006 ffe7 	bl	800a25a <HAL_UART_Receive_IT>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d001      	beq.n	8003296 <main+0x46>
    Error_Handler();
 8003292:	f000 fdb1 	bl	8003df8 <Error_Handler>
  }

  // Start Timer for ADC readings
  if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK) {
 8003296:	487a      	ldr	r0, [pc, #488]	; (8003480 <main+0x230>)
 8003298:	f006 fac4 	bl	8009824 <HAL_TIM_Base_Start_IT>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <main+0x56>
     Error_Handler();
 80032a2:	f000 fda9 	bl	8003df8 <Error_Handler>
  }

  // Start ADCs
  start_adcs();
 80032a6:	f7ff ff7f 	bl	80031a8 <start_adcs>

#ifdef USE_DISPLAY
  display_splash_screen();
 80032aa:	f7ff f831 	bl	8002310 <display_splash_screen>
  display_splash_ticks = HAL_GetTick() + SPLASH_SCREEN_TIME;
 80032ae:	f003 fc0b 	bl	8006ac8 <HAL_GetTick>
 80032b2:	4603      	mov	r3, r0
 80032b4:	f203 53dc 	addw	r3, r3, #1500	; 0x5dc
 80032b8:	4a72      	ldr	r2, [pc, #456]	; (8003484 <main+0x234>)
 80032ba:	6013      	str	r3, [r2, #0]
#endif

  // Startup message
  sprintf(msg_buf, "\r\n%s V%d.%02d\r\n%s\r\n",  product_msg ,VERSION_MAJOR, VERSION_MINOR, copyright_msg);
 80032bc:	4b72      	ldr	r3, [pc, #456]	; (8003488 <main+0x238>)
 80032be:	9301      	str	r3, [sp, #4]
 80032c0:	2301      	movs	r3, #1
 80032c2:	9300      	str	r3, [sp, #0]
 80032c4:	2300      	movs	r3, #0
 80032c6:	4a71      	ldr	r2, [pc, #452]	; (800348c <main+0x23c>)
 80032c8:	4971      	ldr	r1, [pc, #452]	; (8003490 <main+0x240>)
 80032ca:	4872      	ldr	r0, [pc, #456]	; (8003494 <main+0x244>)
 80032cc:	f008 fbf8 	bl	800bac0 <siprintf>
  if (HAL_UART_Transmit(&huart2, (uint8_t*)msg_buf, strlen(msg_buf), 1000) != HAL_OK) {
 80032d0:	4870      	ldr	r0, [pc, #448]	; (8003494 <main+0x244>)
 80032d2:	f7fc ffed 	bl	80002b0 <strlen>
 80032d6:	4603      	mov	r3, r0
 80032d8:	b29a      	uxth	r2, r3
 80032da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032de:	496d      	ldr	r1, [pc, #436]	; (8003494 <main+0x244>)
 80032e0:	4866      	ldr	r0, [pc, #408]	; (800347c <main+0x22c>)
 80032e2:	f006 ff28 	bl	800a136 <HAL_UART_Transmit>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d001      	beq.n	80032f0 <main+0xa0>
    Error_Handler();
 80032ec:	f000 fd84 	bl	8003df8 <Error_Handler>
  }
  // Show active TIM2 configuration (for 25us ADC trigger)
  term_print("TIM2 ARR = %d\r\n",TIM2->ARR);
 80032f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80032f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032f6:	4619      	mov	r1, r3
 80032f8:	4867      	ldr	r0, [pc, #412]	; (8003498 <main+0x248>)
 80032fa:	f001 f95d 	bl	80045b8 <term_print>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  next_process_time = HAL_GetTick() + PROCESS_INTERVAL;
 80032fe:	f003 fbe3 	bl	8006ac8 <HAL_GetTick>
 8003302:	4603      	mov	r3, r0
 8003304:	3364      	adds	r3, #100	; 0x64
 8003306:	4a65      	ldr	r2, [pc, #404]	; (800349c <main+0x24c>)
 8003308:	6013      	str	r3, [r2, #0]
  term_print("current: %lu next: %lu\r\n", HAL_GetTick(), next_process_time);
 800330a:	f003 fbdd 	bl	8006ac8 <HAL_GetTick>
 800330e:	4601      	mov	r1, r0
 8003310:	4b62      	ldr	r3, [pc, #392]	; (800349c <main+0x24c>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	461a      	mov	r2, r3
 8003316:	4862      	ldr	r0, [pc, #392]	; (80034a0 <main+0x250>)
 8003318:	f001 f94e 	bl	80045b8 <term_print>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	now_ticks = HAL_GetTick();
 800331c:	f003 fbd4 	bl	8006ac8 <HAL_GetTick>
 8003320:	4603      	mov	r3, r0
 8003322:	4a60      	ldr	r2, [pc, #384]	; (80034a4 <main+0x254>)
 8003324:	6013      	str	r3, [r2, #0]
	// look for ticks overrun
	if (now_ticks < last_ticks) {
 8003326:	4b5f      	ldr	r3, [pc, #380]	; (80034a4 <main+0x254>)
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	4b5f      	ldr	r3, [pc, #380]	; (80034a8 <main+0x258>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	429a      	cmp	r2, r3
 8003330:	d216      	bcs.n	8003360 <main+0x110>
		next_process_time = now_ticks + PROCESS_INTERVAL;
 8003332:	4b5c      	ldr	r3, [pc, #368]	; (80034a4 <main+0x254>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	3364      	adds	r3, #100	; 0x64
 8003338:	4a58      	ldr	r2, [pc, #352]	; (800349c <main+0x24c>)
 800333a:	6013      	str	r3, [r2, #0]
		if (display_off_ticks) { display_off_ticks = now_ticks + DISPLAY_TIMEOUT; }
 800333c:	4b5b      	ldr	r3, [pc, #364]	; (80034ac <main+0x25c>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d007      	beq.n	8003354 <main+0x104>
 8003344:	4b57      	ldr	r3, [pc, #348]	; (80034a4 <main+0x254>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f503 2392 	add.w	r3, r3, #299008	; 0x49000
 800334c:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 8003350:	4a56      	ldr	r2, [pc, #344]	; (80034ac <main+0x25c>)
 8003352:	6013      	str	r3, [r2, #0]
		display_update_ticks = now_ticks + DISPLAY_UPDATE_TIME;
 8003354:	4b53      	ldr	r3, [pc, #332]	; (80034a4 <main+0x254>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 800335c:	4a54      	ldr	r2, [pc, #336]	; (80034b0 <main+0x260>)
 800335e:	6013      	str	r3, [r2, #0]
	}
	last_ticks = now_ticks;		// store for compare in next iteration
 8003360:	4b50      	ldr	r3, [pc, #320]	; (80034a4 <main+0x254>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a50      	ldr	r2, [pc, #320]	; (80034a8 <main+0x258>)
 8003366:	6013      	str	r3, [r2, #0]

	// process slow tasks
	if ( now_ticks >= next_process_time ) {
 8003368:	4b4e      	ldr	r3, [pc, #312]	; (80034a4 <main+0x254>)
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	4b4b      	ldr	r3, [pc, #300]	; (800349c <main+0x24c>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	429a      	cmp	r2, r3
 8003372:	f0c0 80be 	bcc.w	80034f2 <main+0x2a2>
		next_process_time = now_ticks + PROCESS_INTERVAL;
 8003376:	4b4b      	ldr	r3, [pc, #300]	; (80034a4 <main+0x254>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	3364      	adds	r3, #100	; 0x64
 800337c:	4a47      	ldr	r2, [pc, #284]	; (800349c <main+0x24c>)
 800337e:	6013      	str	r3, [r2, #0]

		// clear splash screen
		if (display_splash_ticks) {
 8003380:	4b40      	ldr	r3, [pc, #256]	; (8003484 <main+0x234>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d017      	beq.n	80033b8 <main+0x168>
			if (now_ticks >= display_splash_ticks) {
 8003388:	4b46      	ldr	r3, [pc, #280]	; (80034a4 <main+0x254>)
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	4b3d      	ldr	r3, [pc, #244]	; (8003484 <main+0x234>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	429a      	cmp	r2, r3
 8003392:	d31f      	bcc.n	80033d4 <main+0x184>
				display_splash_ticks = 0;
 8003394:	4b3b      	ldr	r3, [pc, #236]	; (8003484 <main+0x234>)
 8003396:	2200      	movs	r2, #0
 8003398:	601a      	str	r2, [r3, #0]
				display_update_ticks = now_ticks;
 800339a:	4b42      	ldr	r3, [pc, #264]	; (80034a4 <main+0x254>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a44      	ldr	r2, [pc, #272]	; (80034b0 <main+0x260>)
 80033a0:	6013      	str	r3, [r2, #0]
				display_meter_mask();
 80033a2:	f7ff f9cf 	bl	8002744 <display_meter_mask>
				display_off_ticks = now_ticks + DISPLAY_TIMEOUT;
 80033a6:	4b3f      	ldr	r3, [pc, #252]	; (80034a4 <main+0x254>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f503 2392 	add.w	r3, r3, #299008	; 0x49000
 80033ae:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 80033b2:	4a3e      	ldr	r2, [pc, #248]	; (80034ac <main+0x25c>)
 80033b4:	6013      	str	r3, [r2, #0]
 80033b6:	e00d      	b.n	80033d4 <main+0x184>
			}
		} else {
		// Meter display update
			if (now_ticks >= display_update_ticks) {
 80033b8:	4b3a      	ldr	r3, [pc, #232]	; (80034a4 <main+0x254>)
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	4b3c      	ldr	r3, [pc, #240]	; (80034b0 <main+0x260>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d307      	bcc.n	80033d4 <main+0x184>
				display_update_ticks = now_ticks + DISPLAY_UPDATE_TIME;
 80033c4:	4b37      	ldr	r3, [pc, #220]	; (80034a4 <main+0x254>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 80033cc:	4a38      	ldr	r2, [pc, #224]	; (80034b0 <main+0x260>)
 80033ce:	6013      	str	r3, [r2, #0]
				display_update_meter();
 80033d0:	f7ff f822 	bl	8002418 <display_update_meter>
			}
		}

		// display timeout
		if (display_off_ticks && (now_ticks >= display_off_ticks)) {
 80033d4:	4b35      	ldr	r3, [pc, #212]	; (80034ac <main+0x25c>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00b      	beq.n	80033f4 <main+0x1a4>
 80033dc:	4b31      	ldr	r3, [pc, #196]	; (80034a4 <main+0x254>)
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	4b32      	ldr	r3, [pc, #200]	; (80034ac <main+0x25c>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d305      	bcc.n	80033f4 <main+0x1a4>
			Displ_BackLight('0');
 80033e8:	2030      	movs	r0, #48	; 0x30
 80033ea:	f002 fde7 	bl	8005fbc <Displ_BackLight>
	  		display_off_ticks = 0;
 80033ee:	4b2f      	ldr	r3, [pc, #188]	; (80034ac <main+0x25c>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	601a      	str	r2, [r3, #0]
	  	}

		// Handle UART communication
		if (rx_cmd_ready) {
 80033f4:	4b2f      	ldr	r3, [pc, #188]	; (80034b4 <main+0x264>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d008      	beq.n	800340e <main+0x1be>
		  CMD_Handler((uint8_t*)rx_buff);
 80033fc:	482e      	ldr	r0, [pc, #184]	; (80034b8 <main+0x268>)
 80033fe:	f7fe ff45 	bl	800228c <CMD_Handler>
		  rx_count = 0;
 8003402:	4b2e      	ldr	r3, [pc, #184]	; (80034bc <main+0x26c>)
 8003404:	2200      	movs	r2, #0
 8003406:	801a      	strh	r2, [r3, #0]
		  rx_cmd_ready = 0;
 8003408:	4b2a      	ldr	r3, [pc, #168]	; (80034b4 <main+0x264>)
 800340a:	2200      	movs	r2, #0
 800340c:	701a      	strb	r2, [r3, #0]
		}

		if (adc_restart) {
 800340e:	4b2c      	ldr	r3, [pc, #176]	; (80034c0 <main+0x270>)
 8003410:	781b      	ldrb	r3, [r3, #0]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d004      	beq.n	8003420 <main+0x1d0>
		  adc_restart = 0;
 8003416:	4b2a      	ldr	r3, [pc, #168]	; (80034c0 <main+0x270>)
 8003418:	2200      	movs	r2, #0
 800341a:	701a      	strb	r2, [r3, #0]
		  start_adcs();
 800341c:	f7ff fec4 	bl	80031a8 <start_adcs>
		}

		if (new_time_period) {
 8003420:	4b28      	ldr	r3, [pc, #160]	; (80034c4 <main+0x274>)
 8003422:	881b      	ldrh	r3, [r3, #0]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d008      	beq.n	800343a <main+0x1ea>
		  // change timer period to new value
		  adjust_TIM2_period(new_time_period, 1);
 8003428:	4b26      	ldr	r3, [pc, #152]	; (80034c4 <main+0x274>)
 800342a:	881b      	ldrh	r3, [r3, #0]
 800342c:	2101      	movs	r1, #1
 800342e:	4618      	mov	r0, r3
 8003430:	f7ff fee6 	bl	8003200 <adjust_TIM2_period>
		  new_time_period = 0;
 8003434:	4b23      	ldr	r3, [pc, #140]	; (80034c4 <main+0x274>)
 8003436:	2200      	movs	r2, #0
 8003438:	801a      	strh	r2, [r3, #0]
		}

#ifdef USE_DISPLAY

		if (tft_display) {
 800343a:	4b23      	ldr	r3, [pc, #140]	; (80034c8 <main+0x278>)
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d057      	beq.n	80034f2 <main+0x2a2>
			if (tft_display == 9) {
 8003442:	4b21      	ldr	r3, [pc, #132]	; (80034c8 <main+0x278>)
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	2b09      	cmp	r3, #9
 8003448:	d10e      	bne.n	8003468 <main+0x218>
				term_print("Running TFT performance test ...\r\n");
 800344a:	4820      	ldr	r0, [pc, #128]	; (80034cc <main+0x27c>)
 800344c:	f001 f8b4 	bl	80045b8 <term_print>
				Displ_BackLight('1');
 8003450:	2031      	movs	r0, #49	; 0x31
 8003452:	f002 fdb3 	bl	8005fbc <Displ_BackLight>
				Displ_TestAll();
 8003456:	f003 fa7b 	bl	8006950 <Displ_TestAll>
				Displ_BackLight('0');
 800345a:	2030      	movs	r0, #48	; 0x30
 800345c:	f002 fdae 	bl	8005fbc <Displ_BackLight>
				term_print("....completed\r\n");
 8003460:	481b      	ldr	r0, [pc, #108]	; (80034d0 <main+0x280>)
 8003462:	f001 f8a9 	bl	80045b8 <term_print>
 8003466:	e041      	b.n	80034ec <main+0x29c>
			} else {
				if (tft_display == 1) {
 8003468:	4b17      	ldr	r3, [pc, #92]	; (80034c8 <main+0x278>)
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d131      	bne.n	80034d4 <main+0x284>
					Displ_BackLight('0');
 8003470:	2030      	movs	r0, #48	; 0x30
 8003472:	f002 fda3 	bl	8005fbc <Displ_BackLight>
 8003476:	e039      	b.n	80034ec <main+0x29c>
 8003478:	20002516 	.word	0x20002516
 800347c:	2000244c 	.word	0x2000244c
 8003480:	20002404 	.word	0x20002404
 8003484:	2000813c 	.word	0x2000813c
 8003488:	08013888 	.word	0x08013888
 800348c:	08013884 	.word	0x08013884
 8003490:	0800f468 	.word	0x0800f468
 8003494:	200024d4 	.word	0x200024d4
 8003498:	0800f47c 	.word	0x0800f47c
 800349c:	2000814c 	.word	0x2000814c
 80034a0:	0800f48c 	.word	0x0800f48c
 80034a4:	20008144 	.word	0x20008144
 80034a8:	20008148 	.word	0x20008148
 80034ac:	20008138 	.word	0x20008138
 80034b0:	20008140 	.word	0x20008140
 80034b4:	2000252c 	.word	0x2000252c
 80034b8:	20002518 	.word	0x20002518
 80034bc:	20002514 	.word	0x20002514
 80034c0:	2000252d 	.word	0x2000252d
 80034c4:	20002530 	.word	0x20002530
 80034c8:	2000252e 	.word	0x2000252e
 80034cc:	0800f4a8 	.word	0x0800f4a8
 80034d0:	0800f4cc 	.word	0x0800f4cc
				} else {
					Displ_BackLight('1');
 80034d4:	2031      	movs	r0, #49	; 0x31
 80034d6:	f002 fd71 	bl	8005fbc <Displ_BackLight>
					display_off_ticks = HAL_GetTick() + DISPLAY_TIMEOUT;
 80034da:	f003 faf5 	bl	8006ac8 <HAL_GetTick>
 80034de:	4603      	mov	r3, r0
 80034e0:	f503 2392 	add.w	r3, r3, #299008	; 0x49000
 80034e4:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 80034e8:	4a45      	ldr	r2, [pc, #276]	; (8003600 <main+0x3b0>)
 80034ea:	6013      	str	r3, [r2, #0]
				}
			}
		tft_display = 0;
 80034ec:	4b45      	ldr	r3, [pc, #276]	; (8003604 <main+0x3b4>)
 80034ee:	2200      	movs	r2, #0
 80034f0:	701a      	strb	r2, [r3, #0]

		}

		// Check if we have missed processing DMA data sets
		// This occurs if the main loop execution takes longer than 20ms (e.g. terminal output of lots of data)
		if ( (adc1_dma_l_count > 1) || (adc1_dma_h_count > 1) || (adc2_dma_l_count > 1) || (adc2_dma_h_count > 1)) {
 80034f2:	4b45      	ldr	r3, [pc, #276]	; (8003608 <main+0x3b8>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	dc0b      	bgt.n	8003512 <main+0x2c2>
 80034fa:	4b44      	ldr	r3, [pc, #272]	; (800360c <main+0x3bc>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	dc07      	bgt.n	8003512 <main+0x2c2>
 8003502:	4b43      	ldr	r3, [pc, #268]	; (8003610 <main+0x3c0>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2b01      	cmp	r3, #1
 8003508:	dc03      	bgt.n	8003512 <main+0x2c2>
 800350a:	4b42      	ldr	r3, [pc, #264]	; (8003614 <main+0x3c4>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	2b01      	cmp	r3, #1
 8003510:	dd28      	ble.n	8003564 <main+0x314>
			term_print("Processing has missed data - %lu %lu %lu %lu\r\n", adc1_dma_l_count, adc1_dma_h_count, adc2_dma_l_count, adc2_dma_h_count);
 8003512:	4b3d      	ldr	r3, [pc, #244]	; (8003608 <main+0x3b8>)
 8003514:	6819      	ldr	r1, [r3, #0]
 8003516:	4b3d      	ldr	r3, [pc, #244]	; (800360c <main+0x3bc>)
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	4b3d      	ldr	r3, [pc, #244]	; (8003610 <main+0x3c0>)
 800351c:	6818      	ldr	r0, [r3, #0]
 800351e:	4b3d      	ldr	r3, [pc, #244]	; (8003614 <main+0x3c4>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	9300      	str	r3, [sp, #0]
 8003524:	4603      	mov	r3, r0
 8003526:	483c      	ldr	r0, [pc, #240]	; (8003618 <main+0x3c8>)
 8003528:	f001 f846 	bl	80045b8 <term_print>
			if (adc1_dma_l_count > 1) { adc1_dma_l_count = 1; }
 800352c:	4b36      	ldr	r3, [pc, #216]	; (8003608 <main+0x3b8>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2b01      	cmp	r3, #1
 8003532:	dd02      	ble.n	800353a <main+0x2ea>
 8003534:	4b34      	ldr	r3, [pc, #208]	; (8003608 <main+0x3b8>)
 8003536:	2201      	movs	r2, #1
 8003538:	601a      	str	r2, [r3, #0]
			if (adc1_dma_h_count > 1) { adc1_dma_h_count = 1; }
 800353a:	4b34      	ldr	r3, [pc, #208]	; (800360c <main+0x3bc>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2b01      	cmp	r3, #1
 8003540:	dd02      	ble.n	8003548 <main+0x2f8>
 8003542:	4b32      	ldr	r3, [pc, #200]	; (800360c <main+0x3bc>)
 8003544:	2201      	movs	r2, #1
 8003546:	601a      	str	r2, [r3, #0]
			if (adc2_dma_l_count > 1) { adc2_dma_l_count = 1; }
 8003548:	4b31      	ldr	r3, [pc, #196]	; (8003610 <main+0x3c0>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2b01      	cmp	r3, #1
 800354e:	dd02      	ble.n	8003556 <main+0x306>
 8003550:	4b2f      	ldr	r3, [pc, #188]	; (8003610 <main+0x3c0>)
 8003552:	2201      	movs	r2, #1
 8003554:	601a      	str	r2, [r3, #0]
			if (adc2_dma_h_count > 1) { adc2_dma_h_count = 1; }
 8003556:	4b2f      	ldr	r3, [pc, #188]	; (8003614 <main+0x3c4>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2b01      	cmp	r3, #1
 800355c:	dd02      	ble.n	8003564 <main+0x314>
 800355e:	4b2d      	ldr	r3, [pc, #180]	; (8003614 <main+0x3c4>)
 8003560:	2201      	movs	r2, #1
 8003562:	601a      	str	r2, [r3, #0]
		}

		// Process DMA buffers
		if (adc1_dma_l_count > 0) {
 8003564:	4b28      	ldr	r3, [pc, #160]	; (8003608 <main+0x3b8>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2b00      	cmp	r3, #0
 800356a:	dd0e      	ble.n	800358a <main+0x33a>
			if (calc_process_dma_buffer(0,ADC1_IDX) != 0) {
 800356c:	2100      	movs	r1, #0
 800356e:	2000      	movs	r0, #0
 8003570:	f7fd fd58 	bl	8001024 <calc_process_dma_buffer>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d002      	beq.n	8003580 <main+0x330>
				term_print("Processing ADC1 DMA 1st half failed\r\n");
 800357a:	4828      	ldr	r0, [pc, #160]	; (800361c <main+0x3cc>)
 800357c:	f001 f81c 	bl	80045b8 <term_print>
			}
			adc1_dma_l_count--;
 8003580:	4b21      	ldr	r3, [pc, #132]	; (8003608 <main+0x3b8>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	3b01      	subs	r3, #1
 8003586:	4a20      	ldr	r2, [pc, #128]	; (8003608 <main+0x3b8>)
 8003588:	6013      	str	r3, [r2, #0]
		}
		if (adc1_dma_h_count > 0) {
 800358a:	4b20      	ldr	r3, [pc, #128]	; (800360c <main+0x3bc>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2b00      	cmp	r3, #0
 8003590:	dd0e      	ble.n	80035b0 <main+0x360>
			if (calc_process_dma_buffer(1,ADC1_IDX) != 0) {
 8003592:	2100      	movs	r1, #0
 8003594:	2001      	movs	r0, #1
 8003596:	f7fd fd45 	bl	8001024 <calc_process_dma_buffer>
 800359a:	4603      	mov	r3, r0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d002      	beq.n	80035a6 <main+0x356>
				term_print("Processing ADC1 DMA 2nd half failed\r\n");
 80035a0:	481f      	ldr	r0, [pc, #124]	; (8003620 <main+0x3d0>)
 80035a2:	f001 f809 	bl	80045b8 <term_print>
			}
			adc1_dma_h_count--;
 80035a6:	4b19      	ldr	r3, [pc, #100]	; (800360c <main+0x3bc>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	3b01      	subs	r3, #1
 80035ac:	4a17      	ldr	r2, [pc, #92]	; (800360c <main+0x3bc>)
 80035ae:	6013      	str	r3, [r2, #0]
		}
		if (adc2_dma_l_count > 0) {
 80035b0:	4b17      	ldr	r3, [pc, #92]	; (8003610 <main+0x3c0>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	dd0e      	ble.n	80035d6 <main+0x386>
			if (calc_process_dma_buffer(0,ADC2_IDX) != 0) {
 80035b8:	2101      	movs	r1, #1
 80035ba:	2000      	movs	r0, #0
 80035bc:	f7fd fd32 	bl	8001024 <calc_process_dma_buffer>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d002      	beq.n	80035cc <main+0x37c>
			term_print("Processing ADC2 DMA 1st half failed\r\n");
 80035c6:	4817      	ldr	r0, [pc, #92]	; (8003624 <main+0x3d4>)
 80035c8:	f000 fff6 	bl	80045b8 <term_print>
			}
			adc2_dma_l_count--;
 80035cc:	4b10      	ldr	r3, [pc, #64]	; (8003610 <main+0x3c0>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	3b01      	subs	r3, #1
 80035d2:	4a0f      	ldr	r2, [pc, #60]	; (8003610 <main+0x3c0>)
 80035d4:	6013      	str	r3, [r2, #0]
		}
		if (adc2_dma_h_count > 0) {
 80035d6:	4b0f      	ldr	r3, [pc, #60]	; (8003614 <main+0x3c4>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	f77f ae9e 	ble.w	800331c <main+0xcc>
			if (calc_process_dma_buffer(1,ADC2_IDX) != 0) {
 80035e0:	2101      	movs	r1, #1
 80035e2:	2001      	movs	r0, #1
 80035e4:	f7fd fd1e 	bl	8001024 <calc_process_dma_buffer>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d002      	beq.n	80035f4 <main+0x3a4>
			term_print("Processing ADC2 DMA 2nd half failed\r\n");
 80035ee:	480e      	ldr	r0, [pc, #56]	; (8003628 <main+0x3d8>)
 80035f0:	f000 ffe2 	bl	80045b8 <term_print>
			}
			adc2_dma_h_count--;
 80035f4:	4b07      	ldr	r3, [pc, #28]	; (8003614 <main+0x3c4>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	3b01      	subs	r3, #1
 80035fa:	4a06      	ldr	r2, [pc, #24]	; (8003614 <main+0x3c4>)
 80035fc:	6013      	str	r3, [r2, #0]
	now_ticks = HAL_GetTick();
 80035fe:	e68d      	b.n	800331c <main+0xcc>
 8003600:	20008138 	.word	0x20008138
 8003604:	2000252e 	.word	0x2000252e
 8003608:	20002534 	.word	0x20002534
 800360c:	20002538 	.word	0x20002538
 8003610:	2000253c 	.word	0x2000253c
 8003614:	20002540 	.word	0x20002540
 8003618:	0800f4dc 	.word	0x0800f4dc
 800361c:	0800f50c 	.word	0x0800f50c
 8003620:	0800f534 	.word	0x0800f534
 8003624:	0800f55c 	.word	0x0800f55c
 8003628:	0800f584 	.word	0x0800f584

0800362c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b094      	sub	sp, #80	; 0x50
 8003630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003632:	f107 031c 	add.w	r3, r7, #28
 8003636:	2234      	movs	r2, #52	; 0x34
 8003638:	2100      	movs	r1, #0
 800363a:	4618      	mov	r0, r3
 800363c:	f008 fbe0 	bl	800be00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003640:	f107 0308 	add.w	r3, r7, #8
 8003644:	2200      	movs	r2, #0
 8003646:	601a      	str	r2, [r3, #0]
 8003648:	605a      	str	r2, [r3, #4]
 800364a:	609a      	str	r2, [r3, #8]
 800364c:	60da      	str	r2, [r3, #12]
 800364e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003650:	2300      	movs	r3, #0
 8003652:	607b      	str	r3, [r7, #4]
 8003654:	4b2c      	ldr	r3, [pc, #176]	; (8003708 <SystemClock_Config+0xdc>)
 8003656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003658:	4a2b      	ldr	r2, [pc, #172]	; (8003708 <SystemClock_Config+0xdc>)
 800365a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800365e:	6413      	str	r3, [r2, #64]	; 0x40
 8003660:	4b29      	ldr	r3, [pc, #164]	; (8003708 <SystemClock_Config+0xdc>)
 8003662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003664:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003668:	607b      	str	r3, [r7, #4]
 800366a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800366c:	2300      	movs	r3, #0
 800366e:	603b      	str	r3, [r7, #0]
 8003670:	4b26      	ldr	r3, [pc, #152]	; (800370c <SystemClock_Config+0xe0>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a25      	ldr	r2, [pc, #148]	; (800370c <SystemClock_Config+0xe0>)
 8003676:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800367a:	6013      	str	r3, [r2, #0]
 800367c:	4b23      	ldr	r3, [pc, #140]	; (800370c <SystemClock_Config+0xe0>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003684:	603b      	str	r3, [r7, #0]
 8003686:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003688:	2302      	movs	r3, #2
 800368a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800368c:	2301      	movs	r3, #1
 800368e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003690:	2310      	movs	r3, #16
 8003692:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003694:	2302      	movs	r3, #2
 8003696:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003698:	2300      	movs	r3, #0
 800369a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800369c:	2308      	movs	r3, #8
 800369e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80036a0:	23b4      	movs	r3, #180	; 0xb4
 80036a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80036a4:	2302      	movs	r3, #2
 80036a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80036a8:	2302      	movs	r3, #2
 80036aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80036ac:	2302      	movs	r3, #2
 80036ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80036b0:	f107 031c 	add.w	r3, r7, #28
 80036b4:	4618      	mov	r0, r3
 80036b6:	f005 f8ed 	bl	8008894 <HAL_RCC_OscConfig>
 80036ba:	4603      	mov	r3, r0
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d001      	beq.n	80036c4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80036c0:	f000 fb9a 	bl	8003df8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80036c4:	f004 fd4c 	bl	8008160 <HAL_PWREx_EnableOverDrive>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d001      	beq.n	80036d2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80036ce:	f000 fb93 	bl	8003df8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036d2:	230f      	movs	r3, #15
 80036d4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80036d6:	2302      	movs	r3, #2
 80036d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036da:	2300      	movs	r3, #0
 80036dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80036de:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80036e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80036e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036e8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80036ea:	f107 0308 	add.w	r3, r7, #8
 80036ee:	2105      	movs	r1, #5
 80036f0:	4618      	mov	r0, r3
 80036f2:	f004 fd85 	bl	8008200 <HAL_RCC_ClockConfig>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d001      	beq.n	8003700 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80036fc:	f000 fb7c 	bl	8003df8 <Error_Handler>
  }
}
 8003700:	bf00      	nop
 8003702:	3750      	adds	r7, #80	; 0x50
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40023800 	.word	0x40023800
 800370c:	40007000 	.word	0x40007000

08003710 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b084      	sub	sp, #16
 8003714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003716:	463b      	mov	r3, r7
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	605a      	str	r2, [r3, #4]
 800371e:	609a      	str	r2, [r3, #8]
 8003720:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003722:	4b29      	ldr	r3, [pc, #164]	; (80037c8 <MX_ADC1_Init+0xb8>)
 8003724:	4a29      	ldr	r2, [pc, #164]	; (80037cc <MX_ADC1_Init+0xbc>)
 8003726:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8003728:	4b27      	ldr	r3, [pc, #156]	; (80037c8 <MX_ADC1_Init+0xb8>)
 800372a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800372e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003730:	4b25      	ldr	r3, [pc, #148]	; (80037c8 <MX_ADC1_Init+0xb8>)
 8003732:	2200      	movs	r2, #0
 8003734:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003736:	4b24      	ldr	r3, [pc, #144]	; (80037c8 <MX_ADC1_Init+0xb8>)
 8003738:	2201      	movs	r2, #1
 800373a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800373c:	4b22      	ldr	r3, [pc, #136]	; (80037c8 <MX_ADC1_Init+0xb8>)
 800373e:	2200      	movs	r2, #0
 8003740:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003742:	4b21      	ldr	r3, [pc, #132]	; (80037c8 <MX_ADC1_Init+0xb8>)
 8003744:	2200      	movs	r2, #0
 8003746:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800374a:	4b1f      	ldr	r3, [pc, #124]	; (80037c8 <MX_ADC1_Init+0xb8>)
 800374c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003750:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8003752:	4b1d      	ldr	r3, [pc, #116]	; (80037c8 <MX_ADC1_Init+0xb8>)
 8003754:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8003758:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800375a:	4b1b      	ldr	r3, [pc, #108]	; (80037c8 <MX_ADC1_Init+0xb8>)
 800375c:	2200      	movs	r2, #0
 800375e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8003760:	4b19      	ldr	r3, [pc, #100]	; (80037c8 <MX_ADC1_Init+0xb8>)
 8003762:	2202      	movs	r2, #2
 8003764:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003766:	4b18      	ldr	r3, [pc, #96]	; (80037c8 <MX_ADC1_Init+0xb8>)
 8003768:	2201      	movs	r2, #1
 800376a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800376e:	4b16      	ldr	r3, [pc, #88]	; (80037c8 <MX_ADC1_Init+0xb8>)
 8003770:	2200      	movs	r2, #0
 8003772:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003774:	4814      	ldr	r0, [pc, #80]	; (80037c8 <MX_ADC1_Init+0xb8>)
 8003776:	f003 f9d7 	bl	8006b28 <HAL_ADC_Init>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d001      	beq.n	8003784 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8003780:	f000 fb3a 	bl	8003df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003784:	2300      	movs	r3, #0
 8003786:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003788:	2301      	movs	r3, #1
 800378a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800378c:	2303      	movs	r3, #3
 800378e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003790:	463b      	mov	r3, r7
 8003792:	4619      	mov	r1, r3
 8003794:	480c      	ldr	r0, [pc, #48]	; (80037c8 <MX_ADC1_Init+0xb8>)
 8003796:	f003 fb1b 	bl	8006dd0 <HAL_ADC_ConfigChannel>
 800379a:	4603      	mov	r3, r0
 800379c:	2b00      	cmp	r3, #0
 800379e:	d001      	beq.n	80037a4 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80037a0:	f000 fb2a 	bl	8003df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80037a4:	230a      	movs	r3, #10
 80037a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80037a8:	2302      	movs	r3, #2
 80037aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80037ac:	463b      	mov	r3, r7
 80037ae:	4619      	mov	r1, r3
 80037b0:	4805      	ldr	r0, [pc, #20]	; (80037c8 <MX_ADC1_Init+0xb8>)
 80037b2:	f003 fb0d 	bl	8006dd0 <HAL_ADC_ConfigChannel>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d001      	beq.n	80037c0 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 80037bc:	f000 fb1c 	bl	8003df8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80037c0:	bf00      	nop
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	200021fc 	.word	0x200021fc
 80037cc:	40012000 	.word	0x40012000

080037d0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80037d6:	463b      	mov	r3, r7
 80037d8:	2200      	movs	r2, #0
 80037da:	601a      	str	r2, [r3, #0]
 80037dc:	605a      	str	r2, [r3, #4]
 80037de:	609a      	str	r2, [r3, #8]
 80037e0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80037e2:	4b29      	ldr	r3, [pc, #164]	; (8003888 <MX_ADC2_Init+0xb8>)
 80037e4:	4a29      	ldr	r2, [pc, #164]	; (800388c <MX_ADC2_Init+0xbc>)
 80037e6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 80037e8:	4b27      	ldr	r3, [pc, #156]	; (8003888 <MX_ADC2_Init+0xb8>)
 80037ea:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80037ee:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80037f0:	4b25      	ldr	r3, [pc, #148]	; (8003888 <MX_ADC2_Init+0xb8>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 80037f6:	4b24      	ldr	r3, [pc, #144]	; (8003888 <MX_ADC2_Init+0xb8>)
 80037f8:	2201      	movs	r2, #1
 80037fa:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80037fc:	4b22      	ldr	r3, [pc, #136]	; (8003888 <MX_ADC2_Init+0xb8>)
 80037fe:	2200      	movs	r2, #0
 8003800:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003802:	4b21      	ldr	r3, [pc, #132]	; (8003888 <MX_ADC2_Init+0xb8>)
 8003804:	2200      	movs	r2, #0
 8003806:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800380a:	4b1f      	ldr	r3, [pc, #124]	; (8003888 <MX_ADC2_Init+0xb8>)
 800380c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003810:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 8003812:	4b1d      	ldr	r3, [pc, #116]	; (8003888 <MX_ADC2_Init+0xb8>)
 8003814:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8003818:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800381a:	4b1b      	ldr	r3, [pc, #108]	; (8003888 <MX_ADC2_Init+0xb8>)
 800381c:	2200      	movs	r2, #0
 800381e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 2;
 8003820:	4b19      	ldr	r3, [pc, #100]	; (8003888 <MX_ADC2_Init+0xb8>)
 8003822:	2202      	movs	r2, #2
 8003824:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8003826:	4b18      	ldr	r3, [pc, #96]	; (8003888 <MX_ADC2_Init+0xb8>)
 8003828:	2201      	movs	r2, #1
 800382a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800382e:	4b16      	ldr	r3, [pc, #88]	; (8003888 <MX_ADC2_Init+0xb8>)
 8003830:	2200      	movs	r2, #0
 8003832:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003834:	4814      	ldr	r0, [pc, #80]	; (8003888 <MX_ADC2_Init+0xb8>)
 8003836:	f003 f977 	bl	8006b28 <HAL_ADC_Init>
 800383a:	4603      	mov	r3, r0
 800383c:	2b00      	cmp	r3, #0
 800383e:	d001      	beq.n	8003844 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8003840:	f000 fada 	bl	8003df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003844:	2301      	movs	r3, #1
 8003846:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003848:	2301      	movs	r3, #1
 800384a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800384c:	2303      	movs	r3, #3
 800384e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003850:	463b      	mov	r3, r7
 8003852:	4619      	mov	r1, r3
 8003854:	480c      	ldr	r0, [pc, #48]	; (8003888 <MX_ADC2_Init+0xb8>)
 8003856:	f003 fabb 	bl	8006dd0 <HAL_ADC_ConfigChannel>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d001      	beq.n	8003864 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 8003860:	f000 faca 	bl	8003df8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8003864:	230b      	movs	r3, #11
 8003866:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003868:	2302      	movs	r3, #2
 800386a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800386c:	463b      	mov	r3, r7
 800386e:	4619      	mov	r1, r3
 8003870:	4805      	ldr	r0, [pc, #20]	; (8003888 <MX_ADC2_Init+0xb8>)
 8003872:	f003 faad 	bl	8006dd0 <HAL_ADC_ConfigChannel>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d001      	beq.n	8003880 <MX_ADC2_Init+0xb0>
  {
    Error_Handler();
 800387c:	f000 fabc 	bl	8003df8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8003880:	bf00      	nop
 8003882:	3710      	adds	r7, #16
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	20002244 	.word	0x20002244
 800388c:	40012100 	.word	0x40012100

08003890 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8003894:	4b17      	ldr	r3, [pc, #92]	; (80038f4 <MX_SPI2_Init+0x64>)
 8003896:	4a18      	ldr	r2, [pc, #96]	; (80038f8 <MX_SPI2_Init+0x68>)
 8003898:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800389a:	4b16      	ldr	r3, [pc, #88]	; (80038f4 <MX_SPI2_Init+0x64>)
 800389c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80038a0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80038a2:	4b14      	ldr	r3, [pc, #80]	; (80038f4 <MX_SPI2_Init+0x64>)
 80038a4:	2200      	movs	r2, #0
 80038a6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80038a8:	4b12      	ldr	r3, [pc, #72]	; (80038f4 <MX_SPI2_Init+0x64>)
 80038aa:	2200      	movs	r2, #0
 80038ac:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80038ae:	4b11      	ldr	r3, [pc, #68]	; (80038f4 <MX_SPI2_Init+0x64>)
 80038b0:	2200      	movs	r2, #0
 80038b2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80038b4:	4b0f      	ldr	r3, [pc, #60]	; (80038f4 <MX_SPI2_Init+0x64>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80038ba:	4b0e      	ldr	r3, [pc, #56]	; (80038f4 <MX_SPI2_Init+0x64>)
 80038bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038c0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038c2:	4b0c      	ldr	r3, [pc, #48]	; (80038f4 <MX_SPI2_Init+0x64>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80038c8:	4b0a      	ldr	r3, [pc, #40]	; (80038f4 <MX_SPI2_Init+0x64>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80038ce:	4b09      	ldr	r3, [pc, #36]	; (80038f4 <MX_SPI2_Init+0x64>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038d4:	4b07      	ldr	r3, [pc, #28]	; (80038f4 <MX_SPI2_Init+0x64>)
 80038d6:	2200      	movs	r2, #0
 80038d8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80038da:	4b06      	ldr	r3, [pc, #24]	; (80038f4 <MX_SPI2_Init+0x64>)
 80038dc:	220a      	movs	r2, #10
 80038de:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80038e0:	4804      	ldr	r0, [pc, #16]	; (80038f4 <MX_SPI2_Init+0x64>)
 80038e2:	f005 fa75 	bl	8008dd0 <HAL_SPI_Init>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80038ec:	f000 fa84 	bl	8003df8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80038f0:	bf00      	nop
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	2000234c 	.word	0x2000234c
 80038f8:	40003800 	.word	0x40003800

080038fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b086      	sub	sp, #24
 8003900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003902:	f107 0308 	add.w	r3, r7, #8
 8003906:	2200      	movs	r2, #0
 8003908:	601a      	str	r2, [r3, #0]
 800390a:	605a      	str	r2, [r3, #4]
 800390c:	609a      	str	r2, [r3, #8]
 800390e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003910:	463b      	mov	r3, r7
 8003912:	2200      	movs	r2, #0
 8003914:	601a      	str	r2, [r3, #0]
 8003916:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003918:	4b1d      	ldr	r3, [pc, #116]	; (8003990 <MX_TIM2_Init+0x94>)
 800391a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800391e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003920:	4b1b      	ldr	r3, [pc, #108]	; (8003990 <MX_TIM2_Init+0x94>)
 8003922:	2200      	movs	r2, #0
 8003924:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003926:	4b1a      	ldr	r3, [pc, #104]	; (8003990 <MX_TIM2_Init+0x94>)
 8003928:	2200      	movs	r2, #0
 800392a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2286;
 800392c:	4b18      	ldr	r3, [pc, #96]	; (8003990 <MX_TIM2_Init+0x94>)
 800392e:	f640 02ee 	movw	r2, #2286	; 0x8ee
 8003932:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003934:	4b16      	ldr	r3, [pc, #88]	; (8003990 <MX_TIM2_Init+0x94>)
 8003936:	2200      	movs	r2, #0
 8003938:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800393a:	4b15      	ldr	r3, [pc, #84]	; (8003990 <MX_TIM2_Init+0x94>)
 800393c:	2200      	movs	r2, #0
 800393e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003940:	4813      	ldr	r0, [pc, #76]	; (8003990 <MX_TIM2_Init+0x94>)
 8003942:	f005 ff1f 	bl	8009784 <HAL_TIM_Base_Init>
 8003946:	4603      	mov	r3, r0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d001      	beq.n	8003950 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800394c:	f000 fa54 	bl	8003df8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003950:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003954:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003956:	f107 0308 	add.w	r3, r7, #8
 800395a:	4619      	mov	r1, r3
 800395c:	480c      	ldr	r0, [pc, #48]	; (8003990 <MX_TIM2_Init+0x94>)
 800395e:	f006 f8d9 	bl	8009b14 <HAL_TIM_ConfigClockSource>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d001      	beq.n	800396c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003968:	f000 fa46 	bl	8003df8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800396c:	2320      	movs	r3, #32
 800396e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003970:	2300      	movs	r3, #0
 8003972:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003974:	463b      	mov	r3, r7
 8003976:	4619      	mov	r1, r3
 8003978:	4805      	ldr	r0, [pc, #20]	; (8003990 <MX_TIM2_Init+0x94>)
 800397a:	f006 faff 	bl	8009f7c <HAL_TIMEx_MasterConfigSynchronization>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d001      	beq.n	8003988 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003984:	f000 fa38 	bl	8003df8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003988:	bf00      	nop
 800398a:	3718      	adds	r7, #24
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}
 8003990:	20002404 	.word	0x20002404

08003994 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003998:	4b11      	ldr	r3, [pc, #68]	; (80039e0 <MX_USART2_UART_Init+0x4c>)
 800399a:	4a12      	ldr	r2, [pc, #72]	; (80039e4 <MX_USART2_UART_Init+0x50>)
 800399c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800399e:	4b10      	ldr	r3, [pc, #64]	; (80039e0 <MX_USART2_UART_Init+0x4c>)
 80039a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80039a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039a6:	4b0e      	ldr	r3, [pc, #56]	; (80039e0 <MX_USART2_UART_Init+0x4c>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80039ac:	4b0c      	ldr	r3, [pc, #48]	; (80039e0 <MX_USART2_UART_Init+0x4c>)
 80039ae:	2200      	movs	r2, #0
 80039b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80039b2:	4b0b      	ldr	r3, [pc, #44]	; (80039e0 <MX_USART2_UART_Init+0x4c>)
 80039b4:	2200      	movs	r2, #0
 80039b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039b8:	4b09      	ldr	r3, [pc, #36]	; (80039e0 <MX_USART2_UART_Init+0x4c>)
 80039ba:	220c      	movs	r2, #12
 80039bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039be:	4b08      	ldr	r3, [pc, #32]	; (80039e0 <MX_USART2_UART_Init+0x4c>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80039c4:	4b06      	ldr	r3, [pc, #24]	; (80039e0 <MX_USART2_UART_Init+0x4c>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80039ca:	4805      	ldr	r0, [pc, #20]	; (80039e0 <MX_USART2_UART_Init+0x4c>)
 80039cc:	f006 fb66 	bl	800a09c <HAL_UART_Init>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80039d6:	f000 fa0f 	bl	8003df8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80039da:	bf00      	nop
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	2000244c 	.word	0x2000244c
 80039e4:	40004400 	.word	0x40004400

080039e8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80039ec:	4b11      	ldr	r3, [pc, #68]	; (8003a34 <MX_USART3_UART_Init+0x4c>)
 80039ee:	4a12      	ldr	r2, [pc, #72]	; (8003a38 <MX_USART3_UART_Init+0x50>)
 80039f0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80039f2:	4b10      	ldr	r3, [pc, #64]	; (8003a34 <MX_USART3_UART_Init+0x4c>)
 80039f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80039f8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80039fa:	4b0e      	ldr	r3, [pc, #56]	; (8003a34 <MX_USART3_UART_Init+0x4c>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003a00:	4b0c      	ldr	r3, [pc, #48]	; (8003a34 <MX_USART3_UART_Init+0x4c>)
 8003a02:	2200      	movs	r2, #0
 8003a04:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003a06:	4b0b      	ldr	r3, [pc, #44]	; (8003a34 <MX_USART3_UART_Init+0x4c>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003a0c:	4b09      	ldr	r3, [pc, #36]	; (8003a34 <MX_USART3_UART_Init+0x4c>)
 8003a0e:	220c      	movs	r2, #12
 8003a10:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a12:	4b08      	ldr	r3, [pc, #32]	; (8003a34 <MX_USART3_UART_Init+0x4c>)
 8003a14:	2200      	movs	r2, #0
 8003a16:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a18:	4b06      	ldr	r3, [pc, #24]	; (8003a34 <MX_USART3_UART_Init+0x4c>)
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003a1e:	4805      	ldr	r0, [pc, #20]	; (8003a34 <MX_USART3_UART_Init+0x4c>)
 8003a20:	f006 fb3c 	bl	800a09c <HAL_UART_Init>
 8003a24:	4603      	mov	r3, r0
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003a2a:	f000 f9e5 	bl	8003df8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003a2e:	bf00      	nop
 8003a30:	bd80      	pop	{r7, pc}
 8003a32:	bf00      	nop
 8003a34:	20002490 	.word	0x20002490
 8003a38:	40004800 	.word	0x40004800

08003a3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b082      	sub	sp, #8
 8003a40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003a42:	2300      	movs	r3, #0
 8003a44:	607b      	str	r3, [r7, #4]
 8003a46:	4b1b      	ldr	r3, [pc, #108]	; (8003ab4 <MX_DMA_Init+0x78>)
 8003a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a4a:	4a1a      	ldr	r2, [pc, #104]	; (8003ab4 <MX_DMA_Init+0x78>)
 8003a4c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a50:	6313      	str	r3, [r2, #48]	; 0x30
 8003a52:	4b18      	ldr	r3, [pc, #96]	; (8003ab4 <MX_DMA_Init+0x78>)
 8003a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a5a:	607b      	str	r3, [r7, #4]
 8003a5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003a5e:	2300      	movs	r3, #0
 8003a60:	603b      	str	r3, [r7, #0]
 8003a62:	4b14      	ldr	r3, [pc, #80]	; (8003ab4 <MX_DMA_Init+0x78>)
 8003a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a66:	4a13      	ldr	r2, [pc, #76]	; (8003ab4 <MX_DMA_Init+0x78>)
 8003a68:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8003a6e:	4b11      	ldr	r3, [pc, #68]	; (8003ab4 <MX_DMA_Init+0x78>)
 8003a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a72:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a76:	603b      	str	r3, [r7, #0]
 8003a78:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	200f      	movs	r0, #15
 8003a80:	f003 fd31 	bl	80074e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8003a84:	200f      	movs	r0, #15
 8003a86:	f003 fd4a 	bl	800751e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	2038      	movs	r0, #56	; 0x38
 8003a90:	f003 fd29 	bl	80074e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003a94:	2038      	movs	r0, #56	; 0x38
 8003a96:	f003 fd42 	bl	800751e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	203a      	movs	r0, #58	; 0x3a
 8003aa0:	f003 fd21 	bl	80074e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003aa4:	203a      	movs	r0, #58	; 0x3a
 8003aa6:	f003 fd3a 	bl	800751e <HAL_NVIC_EnableIRQ>

}
 8003aaa:	bf00      	nop
 8003aac:	3708      	adds	r7, #8
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	40023800 	.word	0x40023800

08003ab8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b08a      	sub	sp, #40	; 0x28
 8003abc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003abe:	f107 0314 	add.w	r3, r7, #20
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	601a      	str	r2, [r3, #0]
 8003ac6:	605a      	str	r2, [r3, #4]
 8003ac8:	609a      	str	r2, [r3, #8]
 8003aca:	60da      	str	r2, [r3, #12]
 8003acc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ace:	2300      	movs	r3, #0
 8003ad0:	613b      	str	r3, [r7, #16]
 8003ad2:	4b57      	ldr	r3, [pc, #348]	; (8003c30 <MX_GPIO_Init+0x178>)
 8003ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad6:	4a56      	ldr	r2, [pc, #344]	; (8003c30 <MX_GPIO_Init+0x178>)
 8003ad8:	f043 0304 	orr.w	r3, r3, #4
 8003adc:	6313      	str	r3, [r2, #48]	; 0x30
 8003ade:	4b54      	ldr	r3, [pc, #336]	; (8003c30 <MX_GPIO_Init+0x178>)
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae2:	f003 0304 	and.w	r3, r3, #4
 8003ae6:	613b      	str	r3, [r7, #16]
 8003ae8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003aea:	2300      	movs	r3, #0
 8003aec:	60fb      	str	r3, [r7, #12]
 8003aee:	4b50      	ldr	r3, [pc, #320]	; (8003c30 <MX_GPIO_Init+0x178>)
 8003af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af2:	4a4f      	ldr	r2, [pc, #316]	; (8003c30 <MX_GPIO_Init+0x178>)
 8003af4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003af8:	6313      	str	r3, [r2, #48]	; 0x30
 8003afa:	4b4d      	ldr	r3, [pc, #308]	; (8003c30 <MX_GPIO_Init+0x178>)
 8003afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b02:	60fb      	str	r3, [r7, #12]
 8003b04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b06:	2300      	movs	r3, #0
 8003b08:	60bb      	str	r3, [r7, #8]
 8003b0a:	4b49      	ldr	r3, [pc, #292]	; (8003c30 <MX_GPIO_Init+0x178>)
 8003b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b0e:	4a48      	ldr	r2, [pc, #288]	; (8003c30 <MX_GPIO_Init+0x178>)
 8003b10:	f043 0301 	orr.w	r3, r3, #1
 8003b14:	6313      	str	r3, [r2, #48]	; 0x30
 8003b16:	4b46      	ldr	r3, [pc, #280]	; (8003c30 <MX_GPIO_Init+0x178>)
 8003b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1a:	f003 0301 	and.w	r3, r3, #1
 8003b1e:	60bb      	str	r3, [r7, #8]
 8003b20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b22:	2300      	movs	r3, #0
 8003b24:	607b      	str	r3, [r7, #4]
 8003b26:	4b42      	ldr	r3, [pc, #264]	; (8003c30 <MX_GPIO_Init+0x178>)
 8003b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2a:	4a41      	ldr	r2, [pc, #260]	; (8003c30 <MX_GPIO_Init+0x178>)
 8003b2c:	f043 0302 	orr.w	r3, r3, #2
 8003b30:	6313      	str	r3, [r2, #48]	; 0x30
 8003b32:	4b3f      	ldr	r3, [pc, #252]	; (8003c30 <MX_GPIO_Init+0x178>)
 8003b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b36:	f003 0302 	and.w	r3, r3, #2
 8003b3a:	607b      	str	r3, [r7, #4]
 8003b3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DISPL_LED_Pin|DISPL_DC_Pin|DEBUG_Pin
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f248 41e0 	movw	r1, #34016	; 0x84e0
 8003b44:	483b      	ldr	r0, [pc, #236]	; (8003c34 <MX_GPIO_Init+0x17c>)
 8003b46:	f004 fab3 	bl	80080b0 <HAL_GPIO_WritePin>
                          |ESP01_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET);
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	2180      	movs	r1, #128	; 0x80
 8003b4e:	483a      	ldr	r0, [pc, #232]	; (8003c38 <MX_GPIO_Init+0x180>)
 8003b50:	f004 faae 	bl	80080b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);
 8003b54:	2201      	movs	r2, #1
 8003b56:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003b5a:	4836      	ldr	r0, [pc, #216]	; (8003c34 <MX_GPIO_Init+0x17c>)
 8003b5c:	f004 faa8 	bl	80080b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DISPL_RST_Pin|ESP01_RST_Pin, GPIO_PIN_RESET);
 8003b60:	2200      	movs	r2, #0
 8003b62:	21c0      	movs	r1, #192	; 0xc0
 8003b64:	4835      	ldr	r0, [pc, #212]	; (8003c3c <MX_GPIO_Init+0x184>)
 8003b66:	f004 faa3 	bl	80080b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003b6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003b70:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003b74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b76:	2300      	movs	r3, #0
 8003b78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003b7a:	f107 0314 	add.w	r3, r7, #20
 8003b7e:	4619      	mov	r1, r3
 8003b80:	482d      	ldr	r0, [pc, #180]	; (8003c38 <MX_GPIO_Init+0x180>)
 8003b82:	f004 f8e9 	bl	8007d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin DISPL_LED_Pin DEBUG_Pin ESP01_EN_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|DISPL_LED_Pin|DEBUG_Pin|ESP01_EN_Pin;
 8003b86:	f248 4360 	movw	r3, #33888	; 0x8460
 8003b8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b90:	2300      	movs	r3, #0
 8003b92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b94:	2300      	movs	r3, #0
 8003b96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b98:	f107 0314 	add.w	r3, r7, #20
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	4825      	ldr	r0, [pc, #148]	; (8003c34 <MX_GPIO_Init+0x17c>)
 8003ba0:	f004 f8da 	bl	8007d58 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISPL_DC_Pin */
  GPIO_InitStruct.Pin = DISPL_DC_Pin;
 8003ba4:	2380      	movs	r3, #128	; 0x80
 8003ba6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bac:	2300      	movs	r3, #0
 8003bae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISPL_DC_GPIO_Port, &GPIO_InitStruct);
 8003bb4:	f107 0314 	add.w	r3, r7, #20
 8003bb8:	4619      	mov	r1, r3
 8003bba:	481e      	ldr	r0, [pc, #120]	; (8003c34 <MX_GPIO_Init+0x17c>)
 8003bbc:	f004 f8cc 	bl	8007d58 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISPL_CS_Pin */
  GPIO_InitStruct.Pin = DISPL_CS_Pin;
 8003bc0:	2380      	movs	r3, #128	; 0x80
 8003bc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bcc:	2303      	movs	r3, #3
 8003bce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DISPL_CS_GPIO_Port, &GPIO_InitStruct);
 8003bd0:	f107 0314 	add.w	r3, r7, #20
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	4818      	ldr	r0, [pc, #96]	; (8003c38 <MX_GPIO_Init+0x180>)
 8003bd8:	f004 f8be 	bl	8007d58 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_CS_Pin */
  GPIO_InitStruct.Pin = TOUCH_CS_Pin;
 8003bdc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003be0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003be2:	2301      	movs	r3, #1
 8003be4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be6:	2300      	movs	r3, #0
 8003be8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bea:	2303      	movs	r3, #3
 8003bec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TOUCH_CS_GPIO_Port, &GPIO_InitStruct);
 8003bee:	f107 0314 	add.w	r3, r7, #20
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	480f      	ldr	r0, [pc, #60]	; (8003c34 <MX_GPIO_Init+0x17c>)
 8003bf6:	f004 f8af 	bl	8007d58 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISPL_RST_Pin ESP01_RST_Pin */
  GPIO_InitStruct.Pin = DISPL_RST_Pin|ESP01_RST_Pin;
 8003bfa:	23c0      	movs	r3, #192	; 0xc0
 8003bfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c02:	2300      	movs	r3, #0
 8003c04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c06:	2300      	movs	r3, #0
 8003c08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c0a:	f107 0314 	add.w	r3, r7, #20
 8003c0e:	4619      	mov	r1, r3
 8003c10:	480a      	ldr	r0, [pc, #40]	; (8003c3c <MX_GPIO_Init+0x184>)
 8003c12:	f004 f8a1 	bl	8007d58 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003c16:	2200      	movs	r2, #0
 8003c18:	2100      	movs	r1, #0
 8003c1a:	2028      	movs	r0, #40	; 0x28
 8003c1c:	f003 fc63 	bl	80074e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8003c20:	2028      	movs	r0, #40	; 0x28
 8003c22:	f003 fc7c 	bl	800751e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003c26:	bf00      	nop
 8003c28:	3728      	adds	r7, #40	; 0x28
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	40023800 	.word	0x40023800
 8003c34:	40020000 	.word	0x40020000
 8003c38:	40020800 	.word	0x40020800
 8003c3c:	40020400 	.word	0x40020400

08003c40 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

// ADC conversion - DMA buffer 2nd half full
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1) {
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	4a0a      	ldr	r2, [pc, #40]	; (8003c74 <HAL_ADC_ConvCpltCallback+0x34>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d105      	bne.n	8003c5c <HAL_ADC_ConvCpltCallback+0x1c>
		adc1_dma_h_count++;
 8003c50:	4b09      	ldr	r3, [pc, #36]	; (8003c78 <HAL_ADC_ConvCpltCallback+0x38>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	3301      	adds	r3, #1
 8003c56:	4a08      	ldr	r2, [pc, #32]	; (8003c78 <HAL_ADC_ConvCpltCallback+0x38>)
 8003c58:	6013      	str	r3, [r2, #0]
	} else {
		adc2_dma_h_count++;
	}
}
 8003c5a:	e004      	b.n	8003c66 <HAL_ADC_ConvCpltCallback+0x26>
		adc2_dma_h_count++;
 8003c5c:	4b07      	ldr	r3, [pc, #28]	; (8003c7c <HAL_ADC_ConvCpltCallback+0x3c>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	3301      	adds	r3, #1
 8003c62:	4a06      	ldr	r2, [pc, #24]	; (8003c7c <HAL_ADC_ConvCpltCallback+0x3c>)
 8003c64:	6013      	str	r3, [r2, #0]
}
 8003c66:	bf00      	nop
 8003c68:	370c      	adds	r7, #12
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	200021fc 	.word	0x200021fc
 8003c78:	20002538 	.word	0x20002538
 8003c7c:	20002540 	.word	0x20002540

08003c80 <HAL_ADC_ConvHalfCpltCallback>:

// ADC conversion - DMA buffer 1st half full
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
	if (hadc == &hadc1) {
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a0a      	ldr	r2, [pc, #40]	; (8003cb4 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d105      	bne.n	8003c9c <HAL_ADC_ConvHalfCpltCallback+0x1c>
		adc1_dma_l_count++;
 8003c90:	4b09      	ldr	r3, [pc, #36]	; (8003cb8 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	3301      	adds	r3, #1
 8003c96:	4a08      	ldr	r2, [pc, #32]	; (8003cb8 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8003c98:	6013      	str	r3, [r2, #0]
	} else {
		adc2_dma_l_count++;
	}
}
 8003c9a:	e004      	b.n	8003ca6 <HAL_ADC_ConvHalfCpltCallback+0x26>
		adc2_dma_l_count++;
 8003c9c:	4b07      	ldr	r3, [pc, #28]	; (8003cbc <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	3301      	adds	r3, #1
 8003ca2:	4a06      	ldr	r2, [pc, #24]	; (8003cbc <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 8003ca4:	6013      	str	r3, [r2, #0]
}
 8003ca6:	bf00      	nop
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	200021fc 	.word	0x200021fc
 8003cb8:	20002534 	.word	0x20002534
 8003cbc:	2000253c 	.word	0x2000253c

08003cc0 <HAL_ADC_ErrorCallback>:

// ADC errors
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
	int adc_num;
	if (hadc == &hadc1) {
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a22      	ldr	r2, [pc, #136]	; (8003d54 <HAL_ADC_ErrorCallback+0x94>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d102      	bne.n	8003cd6 <HAL_ADC_ErrorCallback+0x16>
	  adc_num = 1;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	60fb      	str	r3, [r7, #12]
 8003cd4:	e001      	b.n	8003cda <HAL_ADC_ErrorCallback+0x1a>
	} else {
	  adc_num = 2;
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	60fb      	str	r3, [r7, #12]
	}
	switch (hadc->ErrorCode) {
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cde:	2b04      	cmp	r3, #4
 8003ce0:	d82c      	bhi.n	8003d3c <HAL_ADC_ErrorCallback+0x7c>
 8003ce2:	a201      	add	r2, pc, #4	; (adr r2, 8003ce8 <HAL_ADC_ErrorCallback+0x28>)
 8003ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce8:	08003cfd 	.word	0x08003cfd
 8003cec:	08003d0d 	.word	0x08003d0d
 8003cf0:	08003d1d 	.word	0x08003d1d
 8003cf4:	08003d3d 	.word	0x08003d3d
 8003cf8:	08003d2d 	.word	0x08003d2d
	case HAL_ADC_ERROR_NONE:
		term_print("ADC%d No Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d00:	461a      	mov	r2, r3
 8003d02:	68f9      	ldr	r1, [r7, #12]
 8003d04:	4814      	ldr	r0, [pc, #80]	; (8003d58 <HAL_ADC_ErrorCallback+0x98>)
 8003d06:	f000 fc57 	bl	80045b8 <term_print>
		break;
 8003d0a:	e01e      	b.n	8003d4a <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_INTERNAL:
		term_print("ADC%d Internal Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d10:	461a      	mov	r2, r3
 8003d12:	68f9      	ldr	r1, [r7, #12]
 8003d14:	4811      	ldr	r0, [pc, #68]	; (8003d5c <HAL_ADC_ErrorCallback+0x9c>)
 8003d16:	f000 fc4f 	bl	80045b8 <term_print>
		break;
 8003d1a:	e016      	b.n	8003d4a <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_OVR:
		term_print("ADC%d Overrun Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d20:	461a      	mov	r2, r3
 8003d22:	68f9      	ldr	r1, [r7, #12]
 8003d24:	480e      	ldr	r0, [pc, #56]	; (8003d60 <HAL_ADC_ErrorCallback+0xa0>)
 8003d26:	f000 fc47 	bl	80045b8 <term_print>
		break;
 8003d2a:	e00e      	b.n	8003d4a <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_DMA:
		term_print("ADC%d DMA Error (0x%08lx)\r\n", adc_num, hadc->ErrorCode);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d30:	461a      	mov	r2, r3
 8003d32:	68f9      	ldr	r1, [r7, #12]
 8003d34:	480b      	ldr	r0, [pc, #44]	; (8003d64 <HAL_ADC_ErrorCallback+0xa4>)
 8003d36:	f000 fc3f 	bl	80045b8 <term_print>
		break;
 8003d3a:	e006      	b.n	8003d4a <HAL_ADC_ErrorCallback+0x8a>
	case HAL_ADC_ERROR_INVALID_CALLBACK:
		term_print("ADC%d Callback Error (0x%08lx)  [%d]\r\n", adc_num, hadc->ErrorCode);
		break;
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
	default:
		term_print("ADC Unknown Error: 0x%08lx\r\n", hadc->ErrorCode);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d40:	4619      	mov	r1, r3
 8003d42:	4809      	ldr	r0, [pc, #36]	; (8003d68 <HAL_ADC_ErrorCallback+0xa8>)
 8003d44:	f000 fc38 	bl	80045b8 <term_print>
	}
}
 8003d48:	bf00      	nop
 8003d4a:	bf00      	nop
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
 8003d52:	bf00      	nop
 8003d54:	200021fc 	.word	0x200021fc
 8003d58:	0800f5ac 	.word	0x0800f5ac
 8003d5c:	0800f5c8 	.word	0x0800f5c8
 8003d60:	0800f5ec 	.word	0x0800f5ec
 8003d64:	0800f60c 	.word	0x0800f60c
 8003d68:	0800f628 	.word	0x0800f628

08003d6c <HAL_UART_RxCpltCallback>:

// UART has received
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
	if (rx_count >= sizeof(rx_buff)) {
 8003d74:	4b1b      	ldr	r3, [pc, #108]	; (8003de4 <HAL_UART_RxCpltCallback+0x78>)
 8003d76:	881b      	ldrh	r3, [r3, #0]
 8003d78:	2b13      	cmp	r3, #19
 8003d7a:	d902      	bls.n	8003d82 <HAL_UART_RxCpltCallback+0x16>
		rx_count = 0;		// wrap back to start
 8003d7c:	4b19      	ldr	r3, [pc, #100]	; (8003de4 <HAL_UART_RxCpltCallback+0x78>)
 8003d7e:	2200      	movs	r2, #0
 8003d80:	801a      	strh	r2, [r3, #0]
	}
	if ( HAL_UART_Receive_IT(&huart2, (uint8_t*)&rx_byte, 1) == HAL_UART_ERROR_NONE) {
 8003d82:	2201      	movs	r2, #1
 8003d84:	4918      	ldr	r1, [pc, #96]	; (8003de8 <HAL_UART_RxCpltCallback+0x7c>)
 8003d86:	4819      	ldr	r0, [pc, #100]	; (8003dec <HAL_UART_RxCpltCallback+0x80>)
 8003d88:	f006 fa67 	bl	800a25a <HAL_UART_Receive_IT>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d124      	bne.n	8003ddc <HAL_UART_RxCpltCallback+0x70>
		// check for End of input (CR or LF)
		if ( (rx_byte != 0x0A) && (rx_byte !=  0x0D) ) {
 8003d92:	4b15      	ldr	r3, [pc, #84]	; (8003de8 <HAL_UART_RxCpltCallback+0x7c>)
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	2b0a      	cmp	r3, #10
 8003d98:	d00f      	beq.n	8003dba <HAL_UART_RxCpltCallback+0x4e>
 8003d9a:	4b13      	ldr	r3, [pc, #76]	; (8003de8 <HAL_UART_RxCpltCallback+0x7c>)
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	2b0d      	cmp	r3, #13
 8003da0:	d00b      	beq.n	8003dba <HAL_UART_RxCpltCallback+0x4e>
			rx_buff[rx_count++] = rx_byte;
 8003da2:	4b10      	ldr	r3, [pc, #64]	; (8003de4 <HAL_UART_RxCpltCallback+0x78>)
 8003da4:	881b      	ldrh	r3, [r3, #0]
 8003da6:	1c5a      	adds	r2, r3, #1
 8003da8:	b291      	uxth	r1, r2
 8003daa:	4a0e      	ldr	r2, [pc, #56]	; (8003de4 <HAL_UART_RxCpltCallback+0x78>)
 8003dac:	8011      	strh	r1, [r2, #0]
 8003dae:	461a      	mov	r2, r3
 8003db0:	4b0d      	ldr	r3, [pc, #52]	; (8003de8 <HAL_UART_RxCpltCallback+0x7c>)
 8003db2:	7819      	ldrb	r1, [r3, #0]
 8003db4:	4b0e      	ldr	r3, [pc, #56]	; (8003df0 <HAL_UART_RxCpltCallback+0x84>)
 8003db6:	5499      	strb	r1, [r3, r2]
				rx_cmd_ready = 1;
				rx_buff[rx_count++] = 0;	// end of string
			}
		}
	} // else { rx_error_count++; } // this should never happen
}
 8003db8:	e010      	b.n	8003ddc <HAL_UART_RxCpltCallback+0x70>
			if (rx_count != 0) {	// a CR or LF without any pre-ceeding chars gets ignored
 8003dba:	4b0a      	ldr	r3, [pc, #40]	; (8003de4 <HAL_UART_RxCpltCallback+0x78>)
 8003dbc:	881b      	ldrh	r3, [r3, #0]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d00c      	beq.n	8003ddc <HAL_UART_RxCpltCallback+0x70>
				rx_cmd_ready = 1;
 8003dc2:	4b0c      	ldr	r3, [pc, #48]	; (8003df4 <HAL_UART_RxCpltCallback+0x88>)
 8003dc4:	2201      	movs	r2, #1
 8003dc6:	701a      	strb	r2, [r3, #0]
				rx_buff[rx_count++] = 0;	// end of string
 8003dc8:	4b06      	ldr	r3, [pc, #24]	; (8003de4 <HAL_UART_RxCpltCallback+0x78>)
 8003dca:	881b      	ldrh	r3, [r3, #0]
 8003dcc:	1c5a      	adds	r2, r3, #1
 8003dce:	b291      	uxth	r1, r2
 8003dd0:	4a04      	ldr	r2, [pc, #16]	; (8003de4 <HAL_UART_RxCpltCallback+0x78>)
 8003dd2:	8011      	strh	r1, [r2, #0]
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	4b06      	ldr	r3, [pc, #24]	; (8003df0 <HAL_UART_RxCpltCallback+0x84>)
 8003dd8:	2100      	movs	r1, #0
 8003dda:	5499      	strb	r1, [r3, r2]
}
 8003ddc:	bf00      	nop
 8003dde:	3708      	adds	r7, #8
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	20002514 	.word	0x20002514
 8003de8:	20002516 	.word	0x20002516
 8003dec:	2000244c 	.word	0x2000244c
 8003df0:	20002518 	.word	0x20002518
 8003df4:	2000252c 	.word	0x2000252c

08003df8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
	printf("Error_Handler() called - program execution stopped");
 8003dfc:	4802      	ldr	r0, [pc, #8]	; (8003e08 <Error_Handler+0x10>)
 8003dfe:	f007 ffed 	bl	800bddc <iprintf>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003e02:	b672      	cpsid	i
}
 8003e04:	bf00      	nop
    __disable_irq();
    while (1)
 8003e06:	e7fe      	b.n	8003e06 <Error_Handler+0xe>
 8003e08:	0800f648 	.word	0x0800f648

08003e0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e12:	2300      	movs	r3, #0
 8003e14:	607b      	str	r3, [r7, #4]
 8003e16:	4b10      	ldr	r3, [pc, #64]	; (8003e58 <HAL_MspInit+0x4c>)
 8003e18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e1a:	4a0f      	ldr	r2, [pc, #60]	; (8003e58 <HAL_MspInit+0x4c>)
 8003e1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e20:	6453      	str	r3, [r2, #68]	; 0x44
 8003e22:	4b0d      	ldr	r3, [pc, #52]	; (8003e58 <HAL_MspInit+0x4c>)
 8003e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e2a:	607b      	str	r3, [r7, #4]
 8003e2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e2e:	2300      	movs	r3, #0
 8003e30:	603b      	str	r3, [r7, #0]
 8003e32:	4b09      	ldr	r3, [pc, #36]	; (8003e58 <HAL_MspInit+0x4c>)
 8003e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e36:	4a08      	ldr	r2, [pc, #32]	; (8003e58 <HAL_MspInit+0x4c>)
 8003e38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e3c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e3e:	4b06      	ldr	r3, [pc, #24]	; (8003e58 <HAL_MspInit+0x4c>)
 8003e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e46:	603b      	str	r3, [r7, #0]
 8003e48:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003e4a:	2007      	movs	r0, #7
 8003e4c:	f003 fb40 	bl	80074d0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e50:	bf00      	nop
 8003e52:	3708      	adds	r7, #8
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40023800 	.word	0x40023800

08003e5c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08e      	sub	sp, #56	; 0x38
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e68:	2200      	movs	r2, #0
 8003e6a:	601a      	str	r2, [r3, #0]
 8003e6c:	605a      	str	r2, [r3, #4]
 8003e6e:	609a      	str	r2, [r3, #8]
 8003e70:	60da      	str	r2, [r3, #12]
 8003e72:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a79      	ldr	r2, [pc, #484]	; (8004060 <HAL_ADC_MspInit+0x204>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d173      	bne.n	8003f66 <HAL_ADC_MspInit+0x10a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003e7e:	2300      	movs	r3, #0
 8003e80:	623b      	str	r3, [r7, #32]
 8003e82:	4b78      	ldr	r3, [pc, #480]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e86:	4a77      	ldr	r2, [pc, #476]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003e88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e8c:	6453      	str	r3, [r2, #68]	; 0x44
 8003e8e:	4b75      	ldr	r3, [pc, #468]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e96:	623b      	str	r3, [r7, #32]
 8003e98:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	61fb      	str	r3, [r7, #28]
 8003e9e:	4b71      	ldr	r3, [pc, #452]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	4a70      	ldr	r2, [pc, #448]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003ea4:	f043 0304 	orr.w	r3, r3, #4
 8003ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8003eaa:	4b6e      	ldr	r3, [pc, #440]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eae:	f003 0304 	and.w	r3, r3, #4
 8003eb2:	61fb      	str	r3, [r7, #28]
 8003eb4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	61bb      	str	r3, [r7, #24]
 8003eba:	4b6a      	ldr	r3, [pc, #424]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ebe:	4a69      	ldr	r2, [pc, #420]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003ec0:	f043 0301 	orr.w	r3, r3, #1
 8003ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ec6:	4b67      	ldr	r3, [pc, #412]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	61bb      	str	r3, [r7, #24]
 8003ed0:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eda:	2300      	movs	r3, #0
 8003edc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ede:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	4860      	ldr	r0, [pc, #384]	; (8004068 <HAL_ADC_MspInit+0x20c>)
 8003ee6:	f003 ff37 	bl	8007d58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003eea:	2301      	movs	r3, #1
 8003eec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ef6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003efa:	4619      	mov	r1, r3
 8003efc:	485b      	ldr	r0, [pc, #364]	; (800406c <HAL_ADC_MspInit+0x210>)
 8003efe:	f003 ff2b 	bl	8007d58 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003f02:	4b5b      	ldr	r3, [pc, #364]	; (8004070 <HAL_ADC_MspInit+0x214>)
 8003f04:	4a5b      	ldr	r2, [pc, #364]	; (8004074 <HAL_ADC_MspInit+0x218>)
 8003f06:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003f08:	4b59      	ldr	r3, [pc, #356]	; (8004070 <HAL_ADC_MspInit+0x214>)
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003f0e:	4b58      	ldr	r3, [pc, #352]	; (8004070 <HAL_ADC_MspInit+0x214>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f14:	4b56      	ldr	r3, [pc, #344]	; (8004070 <HAL_ADC_MspInit+0x214>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003f1a:	4b55      	ldr	r3, [pc, #340]	; (8004070 <HAL_ADC_MspInit+0x214>)
 8003f1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003f20:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003f22:	4b53      	ldr	r3, [pc, #332]	; (8004070 <HAL_ADC_MspInit+0x214>)
 8003f24:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f28:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003f2a:	4b51      	ldr	r3, [pc, #324]	; (8004070 <HAL_ADC_MspInit+0x214>)
 8003f2c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003f30:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003f32:	4b4f      	ldr	r3, [pc, #316]	; (8004070 <HAL_ADC_MspInit+0x214>)
 8003f34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f38:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003f3a:	4b4d      	ldr	r3, [pc, #308]	; (8004070 <HAL_ADC_MspInit+0x214>)
 8003f3c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003f40:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003f42:	4b4b      	ldr	r3, [pc, #300]	; (8004070 <HAL_ADC_MspInit+0x214>)
 8003f44:	2200      	movs	r2, #0
 8003f46:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003f48:	4849      	ldr	r0, [pc, #292]	; (8004070 <HAL_ADC_MspInit+0x214>)
 8003f4a:	f003 fb03 	bl	8007554 <HAL_DMA_Init>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d001      	beq.n	8003f58 <HAL_ADC_MspInit+0xfc>
    {
      Error_Handler();
 8003f54:	f7ff ff50 	bl	8003df8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a45      	ldr	r2, [pc, #276]	; (8004070 <HAL_ADC_MspInit+0x214>)
 8003f5c:	639a      	str	r2, [r3, #56]	; 0x38
 8003f5e:	4a44      	ldr	r2, [pc, #272]	; (8004070 <HAL_ADC_MspInit+0x214>)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003f64:	e078      	b.n	8004058 <HAL_ADC_MspInit+0x1fc>
  else if(hadc->Instance==ADC2)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a43      	ldr	r2, [pc, #268]	; (8004078 <HAL_ADC_MspInit+0x21c>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d173      	bne.n	8004058 <HAL_ADC_MspInit+0x1fc>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8003f70:	2300      	movs	r3, #0
 8003f72:	617b      	str	r3, [r7, #20]
 8003f74:	4b3b      	ldr	r3, [pc, #236]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003f76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f78:	4a3a      	ldr	r2, [pc, #232]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003f7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f7e:	6453      	str	r3, [r2, #68]	; 0x44
 8003f80:	4b38      	ldr	r3, [pc, #224]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f88:	617b      	str	r3, [r7, #20]
 8003f8a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	613b      	str	r3, [r7, #16]
 8003f90:	4b34      	ldr	r3, [pc, #208]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f94:	4a33      	ldr	r2, [pc, #204]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003f96:	f043 0304 	orr.w	r3, r3, #4
 8003f9a:	6313      	str	r3, [r2, #48]	; 0x30
 8003f9c:	4b31      	ldr	r3, [pc, #196]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa0:	f003 0304 	and.w	r3, r3, #4
 8003fa4:	613b      	str	r3, [r7, #16]
 8003fa6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fa8:	2300      	movs	r3, #0
 8003faa:	60fb      	str	r3, [r7, #12]
 8003fac:	4b2d      	ldr	r3, [pc, #180]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb0:	4a2c      	ldr	r2, [pc, #176]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003fb2:	f043 0301 	orr.w	r3, r3, #1
 8003fb6:	6313      	str	r3, [r2, #48]	; 0x30
 8003fb8:	4b2a      	ldr	r3, [pc, #168]	; (8004064 <HAL_ADC_MspInit+0x208>)
 8003fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fbc:	f003 0301 	and.w	r3, r3, #1
 8003fc0:	60fb      	str	r3, [r7, #12]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003fd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	4824      	ldr	r0, [pc, #144]	; (8004068 <HAL_ADC_MspInit+0x20c>)
 8003fd8:	f003 febe 	bl	8007d58 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8003fdc:	2302      	movs	r3, #2
 8003fde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003fe0:	2303      	movs	r3, #3
 8003fe2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fe8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003fec:	4619      	mov	r1, r3
 8003fee:	481f      	ldr	r0, [pc, #124]	; (800406c <HAL_ADC_MspInit+0x210>)
 8003ff0:	f003 feb2 	bl	8007d58 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8003ff4:	4b21      	ldr	r3, [pc, #132]	; (800407c <HAL_ADC_MspInit+0x220>)
 8003ff6:	4a22      	ldr	r2, [pc, #136]	; (8004080 <HAL_ADC_MspInit+0x224>)
 8003ff8:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8003ffa:	4b20      	ldr	r3, [pc, #128]	; (800407c <HAL_ADC_MspInit+0x220>)
 8003ffc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004000:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004002:	4b1e      	ldr	r3, [pc, #120]	; (800407c <HAL_ADC_MspInit+0x220>)
 8004004:	2200      	movs	r2, #0
 8004006:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004008:	4b1c      	ldr	r3, [pc, #112]	; (800407c <HAL_ADC_MspInit+0x220>)
 800400a:	2200      	movs	r2, #0
 800400c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800400e:	4b1b      	ldr	r3, [pc, #108]	; (800407c <HAL_ADC_MspInit+0x220>)
 8004010:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004014:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004016:	4b19      	ldr	r3, [pc, #100]	; (800407c <HAL_ADC_MspInit+0x220>)
 8004018:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800401c:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800401e:	4b17      	ldr	r3, [pc, #92]	; (800407c <HAL_ADC_MspInit+0x220>)
 8004020:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004024:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8004026:	4b15      	ldr	r3, [pc, #84]	; (800407c <HAL_ADC_MspInit+0x220>)
 8004028:	f44f 7280 	mov.w	r2, #256	; 0x100
 800402c:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800402e:	4b13      	ldr	r3, [pc, #76]	; (800407c <HAL_ADC_MspInit+0x220>)
 8004030:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8004034:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004036:	4b11      	ldr	r3, [pc, #68]	; (800407c <HAL_ADC_MspInit+0x220>)
 8004038:	2200      	movs	r2, #0
 800403a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800403c:	480f      	ldr	r0, [pc, #60]	; (800407c <HAL_ADC_MspInit+0x220>)
 800403e:	f003 fa89 	bl	8007554 <HAL_DMA_Init>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d001      	beq.n	800404c <HAL_ADC_MspInit+0x1f0>
      Error_Handler();
 8004048:	f7ff fed6 	bl	8003df8 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a0b      	ldr	r2, [pc, #44]	; (800407c <HAL_ADC_MspInit+0x220>)
 8004050:	639a      	str	r2, [r3, #56]	; 0x38
 8004052:	4a0a      	ldr	r2, [pc, #40]	; (800407c <HAL_ADC_MspInit+0x220>)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6393      	str	r3, [r2, #56]	; 0x38
}
 8004058:	bf00      	nop
 800405a:	3738      	adds	r7, #56	; 0x38
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}
 8004060:	40012000 	.word	0x40012000
 8004064:	40023800 	.word	0x40023800
 8004068:	40020800 	.word	0x40020800
 800406c:	40020000 	.word	0x40020000
 8004070:	2000228c 	.word	0x2000228c
 8004074:	40026410 	.word	0x40026410
 8004078:	40012100 	.word	0x40012100
 800407c:	200022ec 	.word	0x200022ec
 8004080:	40026440 	.word	0x40026440

08004084 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b08a      	sub	sp, #40	; 0x28
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800408c:	f107 0314 	add.w	r3, r7, #20
 8004090:	2200      	movs	r2, #0
 8004092:	601a      	str	r2, [r3, #0]
 8004094:	605a      	str	r2, [r3, #4]
 8004096:	609a      	str	r2, [r3, #8]
 8004098:	60da      	str	r2, [r3, #12]
 800409a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a43      	ldr	r2, [pc, #268]	; (80041b0 <HAL_SPI_MspInit+0x12c>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d17f      	bne.n	80041a6 <HAL_SPI_MspInit+0x122>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80040a6:	2300      	movs	r3, #0
 80040a8:	613b      	str	r3, [r7, #16]
 80040aa:	4b42      	ldr	r3, [pc, #264]	; (80041b4 <HAL_SPI_MspInit+0x130>)
 80040ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ae:	4a41      	ldr	r2, [pc, #260]	; (80041b4 <HAL_SPI_MspInit+0x130>)
 80040b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040b4:	6413      	str	r3, [r2, #64]	; 0x40
 80040b6:	4b3f      	ldr	r3, [pc, #252]	; (80041b4 <HAL_SPI_MspInit+0x130>)
 80040b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040be:	613b      	str	r3, [r7, #16]
 80040c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80040c2:	2300      	movs	r3, #0
 80040c4:	60fb      	str	r3, [r7, #12]
 80040c6:	4b3b      	ldr	r3, [pc, #236]	; (80041b4 <HAL_SPI_MspInit+0x130>)
 80040c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ca:	4a3a      	ldr	r2, [pc, #232]	; (80041b4 <HAL_SPI_MspInit+0x130>)
 80040cc:	f043 0304 	orr.w	r3, r3, #4
 80040d0:	6313      	str	r3, [r2, #48]	; 0x30
 80040d2:	4b38      	ldr	r3, [pc, #224]	; (80041b4 <HAL_SPI_MspInit+0x130>)
 80040d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d6:	f003 0304 	and.w	r3, r3, #4
 80040da:	60fb      	str	r3, [r7, #12]
 80040dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040de:	2300      	movs	r3, #0
 80040e0:	60bb      	str	r3, [r7, #8]
 80040e2:	4b34      	ldr	r3, [pc, #208]	; (80041b4 <HAL_SPI_MspInit+0x130>)
 80040e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040e6:	4a33      	ldr	r2, [pc, #204]	; (80041b4 <HAL_SPI_MspInit+0x130>)
 80040e8:	f043 0302 	orr.w	r3, r3, #2
 80040ec:	6313      	str	r3, [r2, #48]	; 0x30
 80040ee:	4b31      	ldr	r3, [pc, #196]	; (80041b4 <HAL_SPI_MspInit+0x130>)
 80040f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	60bb      	str	r3, [r7, #8]
 80040f8:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = TOUCH_MISO_Pin|DISPL_MOSI_Pin;
 80040fa:	230c      	movs	r3, #12
 80040fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040fe:	2302      	movs	r3, #2
 8004100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004102:	2300      	movs	r3, #0
 8004104:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004106:	2303      	movs	r3, #3
 8004108:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800410a:	2305      	movs	r3, #5
 800410c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800410e:	f107 0314 	add.w	r3, r7, #20
 8004112:	4619      	mov	r1, r3
 8004114:	4828      	ldr	r0, [pc, #160]	; (80041b8 <HAL_SPI_MspInit+0x134>)
 8004116:	f003 fe1f 	bl	8007d58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DISPL_SCK_Pin;
 800411a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800411e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004120:	2302      	movs	r3, #2
 8004122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004124:	2300      	movs	r3, #0
 8004126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004128:	2303      	movs	r3, #3
 800412a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800412c:	2305      	movs	r3, #5
 800412e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISPL_SCK_GPIO_Port, &GPIO_InitStruct);
 8004130:	f107 0314 	add.w	r3, r7, #20
 8004134:	4619      	mov	r1, r3
 8004136:	4821      	ldr	r0, [pc, #132]	; (80041bc <HAL_SPI_MspInit+0x138>)
 8004138:	f003 fe0e 	bl	8007d58 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800413c:	4b20      	ldr	r3, [pc, #128]	; (80041c0 <HAL_SPI_MspInit+0x13c>)
 800413e:	4a21      	ldr	r2, [pc, #132]	; (80041c4 <HAL_SPI_MspInit+0x140>)
 8004140:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8004142:	4b1f      	ldr	r3, [pc, #124]	; (80041c0 <HAL_SPI_MspInit+0x13c>)
 8004144:	2200      	movs	r2, #0
 8004146:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004148:	4b1d      	ldr	r3, [pc, #116]	; (80041c0 <HAL_SPI_MspInit+0x13c>)
 800414a:	2240      	movs	r2, #64	; 0x40
 800414c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800414e:	4b1c      	ldr	r3, [pc, #112]	; (80041c0 <HAL_SPI_MspInit+0x13c>)
 8004150:	2200      	movs	r2, #0
 8004152:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004154:	4b1a      	ldr	r3, [pc, #104]	; (80041c0 <HAL_SPI_MspInit+0x13c>)
 8004156:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800415a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800415c:	4b18      	ldr	r3, [pc, #96]	; (80041c0 <HAL_SPI_MspInit+0x13c>)
 800415e:	2200      	movs	r2, #0
 8004160:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004162:	4b17      	ldr	r3, [pc, #92]	; (80041c0 <HAL_SPI_MspInit+0x13c>)
 8004164:	2200      	movs	r2, #0
 8004166:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004168:	4b15      	ldr	r3, [pc, #84]	; (80041c0 <HAL_SPI_MspInit+0x13c>)
 800416a:	2200      	movs	r2, #0
 800416c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800416e:	4b14      	ldr	r3, [pc, #80]	; (80041c0 <HAL_SPI_MspInit+0x13c>)
 8004170:	2200      	movs	r2, #0
 8004172:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004174:	4b12      	ldr	r3, [pc, #72]	; (80041c0 <HAL_SPI_MspInit+0x13c>)
 8004176:	2200      	movs	r2, #0
 8004178:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800417a:	4811      	ldr	r0, [pc, #68]	; (80041c0 <HAL_SPI_MspInit+0x13c>)
 800417c:	f003 f9ea 	bl	8007554 <HAL_DMA_Init>
 8004180:	4603      	mov	r3, r0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d001      	beq.n	800418a <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8004186:	f7ff fe37 	bl	8003df8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a0c      	ldr	r2, [pc, #48]	; (80041c0 <HAL_SPI_MspInit+0x13c>)
 800418e:	649a      	str	r2, [r3, #72]	; 0x48
 8004190:	4a0b      	ldr	r2, [pc, #44]	; (80041c0 <HAL_SPI_MspInit+0x13c>)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8004196:	2200      	movs	r2, #0
 8004198:	2100      	movs	r1, #0
 800419a:	2024      	movs	r0, #36	; 0x24
 800419c:	f003 f9a3 	bl	80074e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80041a0:	2024      	movs	r0, #36	; 0x24
 80041a2:	f003 f9bc 	bl	800751e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80041a6:	bf00      	nop
 80041a8:	3728      	adds	r7, #40	; 0x28
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	40003800 	.word	0x40003800
 80041b4:	40023800 	.word	0x40023800
 80041b8:	40020800 	.word	0x40020800
 80041bc:	40020400 	.word	0x40020400
 80041c0:	200023a4 	.word	0x200023a4
 80041c4:	40026070 	.word	0x40026070

080041c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041d8:	d115      	bne.n	8004206 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80041da:	2300      	movs	r3, #0
 80041dc:	60fb      	str	r3, [r7, #12]
 80041de:	4b0c      	ldr	r3, [pc, #48]	; (8004210 <HAL_TIM_Base_MspInit+0x48>)
 80041e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e2:	4a0b      	ldr	r2, [pc, #44]	; (8004210 <HAL_TIM_Base_MspInit+0x48>)
 80041e4:	f043 0301 	orr.w	r3, r3, #1
 80041e8:	6413      	str	r3, [r2, #64]	; 0x40
 80041ea:	4b09      	ldr	r3, [pc, #36]	; (8004210 <HAL_TIM_Base_MspInit+0x48>)
 80041ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	60fb      	str	r3, [r7, #12]
 80041f4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80041f6:	2200      	movs	r2, #0
 80041f8:	2100      	movs	r1, #0
 80041fa:	201c      	movs	r0, #28
 80041fc:	f003 f973 	bl	80074e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004200:	201c      	movs	r0, #28
 8004202:	f003 f98c 	bl	800751e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004206:	bf00      	nop
 8004208:	3710      	adds	r7, #16
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	40023800 	.word	0x40023800

08004214 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b08c      	sub	sp, #48	; 0x30
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800421c:	f107 031c 	add.w	r3, r7, #28
 8004220:	2200      	movs	r2, #0
 8004222:	601a      	str	r2, [r3, #0]
 8004224:	605a      	str	r2, [r3, #4]
 8004226:	609a      	str	r2, [r3, #8]
 8004228:	60da      	str	r2, [r3, #12]
 800422a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a36      	ldr	r2, [pc, #216]	; (800430c <HAL_UART_MspInit+0xf8>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d134      	bne.n	80042a0 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004236:	2300      	movs	r3, #0
 8004238:	61bb      	str	r3, [r7, #24]
 800423a:	4b35      	ldr	r3, [pc, #212]	; (8004310 <HAL_UART_MspInit+0xfc>)
 800423c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800423e:	4a34      	ldr	r2, [pc, #208]	; (8004310 <HAL_UART_MspInit+0xfc>)
 8004240:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004244:	6413      	str	r3, [r2, #64]	; 0x40
 8004246:	4b32      	ldr	r3, [pc, #200]	; (8004310 <HAL_UART_MspInit+0xfc>)
 8004248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800424e:	61bb      	str	r3, [r7, #24]
 8004250:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004252:	2300      	movs	r3, #0
 8004254:	617b      	str	r3, [r7, #20]
 8004256:	4b2e      	ldr	r3, [pc, #184]	; (8004310 <HAL_UART_MspInit+0xfc>)
 8004258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800425a:	4a2d      	ldr	r2, [pc, #180]	; (8004310 <HAL_UART_MspInit+0xfc>)
 800425c:	f043 0301 	orr.w	r3, r3, #1
 8004260:	6313      	str	r3, [r2, #48]	; 0x30
 8004262:	4b2b      	ldr	r3, [pc, #172]	; (8004310 <HAL_UART_MspInit+0xfc>)
 8004264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004266:	f003 0301 	and.w	r3, r3, #1
 800426a:	617b      	str	r3, [r7, #20]
 800426c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800426e:	230c      	movs	r3, #12
 8004270:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004272:	2302      	movs	r3, #2
 8004274:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004276:	2300      	movs	r3, #0
 8004278:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800427a:	2303      	movs	r3, #3
 800427c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800427e:	2307      	movs	r3, #7
 8004280:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004282:	f107 031c 	add.w	r3, r7, #28
 8004286:	4619      	mov	r1, r3
 8004288:	4822      	ldr	r0, [pc, #136]	; (8004314 <HAL_UART_MspInit+0x100>)
 800428a:	f003 fd65 	bl	8007d58 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800428e:	2200      	movs	r2, #0
 8004290:	2100      	movs	r1, #0
 8004292:	2026      	movs	r0, #38	; 0x26
 8004294:	f003 f927 	bl	80074e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004298:	2026      	movs	r0, #38	; 0x26
 800429a:	f003 f940 	bl	800751e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800429e:	e031      	b.n	8004304 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART3)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a1c      	ldr	r2, [pc, #112]	; (8004318 <HAL_UART_MspInit+0x104>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d12c      	bne.n	8004304 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80042aa:	2300      	movs	r3, #0
 80042ac:	613b      	str	r3, [r7, #16]
 80042ae:	4b18      	ldr	r3, [pc, #96]	; (8004310 <HAL_UART_MspInit+0xfc>)
 80042b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b2:	4a17      	ldr	r2, [pc, #92]	; (8004310 <HAL_UART_MspInit+0xfc>)
 80042b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042b8:	6413      	str	r3, [r2, #64]	; 0x40
 80042ba:	4b15      	ldr	r3, [pc, #84]	; (8004310 <HAL_UART_MspInit+0xfc>)
 80042bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042c2:	613b      	str	r3, [r7, #16]
 80042c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80042c6:	2300      	movs	r3, #0
 80042c8:	60fb      	str	r3, [r7, #12]
 80042ca:	4b11      	ldr	r3, [pc, #68]	; (8004310 <HAL_UART_MspInit+0xfc>)
 80042cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ce:	4a10      	ldr	r2, [pc, #64]	; (8004310 <HAL_UART_MspInit+0xfc>)
 80042d0:	f043 0304 	orr.w	r3, r3, #4
 80042d4:	6313      	str	r3, [r2, #48]	; 0x30
 80042d6:	4b0e      	ldr	r3, [pc, #56]	; (8004310 <HAL_UART_MspInit+0xfc>)
 80042d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042da:	f003 0304 	and.w	r3, r3, #4
 80042de:	60fb      	str	r3, [r7, #12]
 80042e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 80042e2:	f44f 6384 	mov.w	r3, #1056	; 0x420
 80042e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042e8:	2302      	movs	r3, #2
 80042ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ec:	2300      	movs	r3, #0
 80042ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042f0:	2303      	movs	r3, #3
 80042f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80042f4:	2307      	movs	r3, #7
 80042f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80042f8:	f107 031c 	add.w	r3, r7, #28
 80042fc:	4619      	mov	r1, r3
 80042fe:	4807      	ldr	r0, [pc, #28]	; (800431c <HAL_UART_MspInit+0x108>)
 8004300:	f003 fd2a 	bl	8007d58 <HAL_GPIO_Init>
}
 8004304:	bf00      	nop
 8004306:	3730      	adds	r7, #48	; 0x30
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	40004400 	.word	0x40004400
 8004310:	40023800 	.word	0x40023800
 8004314:	40020000 	.word	0x40020000
 8004318:	40004800 	.word	0x40004800
 800431c:	40020800 	.word	0x40020800

08004320 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004320:	b480      	push	{r7}
 8004322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004324:	e7fe      	b.n	8004324 <NMI_Handler+0x4>

08004326 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004326:	b480      	push	{r7}
 8004328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800432a:	e7fe      	b.n	800432a <HardFault_Handler+0x4>

0800432c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800432c:	b480      	push	{r7}
 800432e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004330:	e7fe      	b.n	8004330 <MemManage_Handler+0x4>

08004332 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004332:	b480      	push	{r7}
 8004334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004336:	e7fe      	b.n	8004336 <BusFault_Handler+0x4>

08004338 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004338:	b480      	push	{r7}
 800433a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800433c:	e7fe      	b.n	800433c <UsageFault_Handler+0x4>

0800433e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800433e:	b480      	push	{r7}
 8004340:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004342:	bf00      	nop
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr

0800434c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800434c:	b480      	push	{r7}
 800434e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004350:	bf00      	nop
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr

0800435a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800435a:	b480      	push	{r7}
 800435c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800435e:	bf00      	nop
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr

08004368 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800436c:	f002 fb98 	bl	8006aa0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004370:	bf00      	nop
 8004372:	bd80      	pop	{r7, pc}

08004374 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004378:	4802      	ldr	r0, [pc, #8]	; (8004384 <DMA1_Stream4_IRQHandler+0x10>)
 800437a:	f003 fa83 	bl	8007884 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800437e:	bf00      	nop
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	200023a4 	.word	0x200023a4

08004388 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800438c:	4804      	ldr	r0, [pc, #16]	; (80043a0 <TIM2_IRQHandler+0x18>)
 800438e:	f005 fab9 	bl	8009904 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  // Debug (oscilloscope) indicator for ADC trigger
  HAL_GPIO_TogglePin (DEBUG_GPIO_Port, DEBUG_Pin);
 8004392:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004396:	4803      	ldr	r0, [pc, #12]	; (80043a4 <TIM2_IRQHandler+0x1c>)
 8004398:	f003 fea3 	bl	80080e2 <HAL_GPIO_TogglePin>
  /* USER CODE END TIM2_IRQn 1 */
}
 800439c:	bf00      	nop
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	20002404 	.word	0x20002404
 80043a4:	40020000 	.word	0x40020000

080043a8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80043ac:	4802      	ldr	r0, [pc, #8]	; (80043b8 <SPI2_IRQHandler+0x10>)
 80043ae:	f004 ff8b 	bl	80092c8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80043b2:	bf00      	nop
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	2000234c 	.word	0x2000234c

080043bc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80043c0:	4802      	ldr	r0, [pc, #8]	; (80043cc <USART2_IRQHandler+0x10>)
 80043c2:	f005 ff7b 	bl	800a2bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80043c6:	bf00      	nop
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	2000244c 	.word	0x2000244c

080043d0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80043d4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80043d8:	f003 fe9e 	bl	8008118 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80043dc:	bf00      	nop
 80043de:	bd80      	pop	{r7, pc}

080043e0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80043e4:	4802      	ldr	r0, [pc, #8]	; (80043f0 <DMA2_Stream0_IRQHandler+0x10>)
 80043e6:	f003 fa4d 	bl	8007884 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80043ea:	bf00      	nop
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	2000228c 	.word	0x2000228c

080043f4 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80043f8:	4802      	ldr	r0, [pc, #8]	; (8004404 <DMA2_Stream2_IRQHandler+0x10>)
 80043fa:	f003 fa43 	bl	8007884 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80043fe:	bf00      	nop
 8004400:	bd80      	pop	{r7, pc}
 8004402:	bf00      	nop
 8004404:	200022ec 	.word	0x200022ec

08004408 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004408:	b480      	push	{r7}
 800440a:	af00      	add	r7, sp, #0
  return 1;
 800440c:	2301      	movs	r3, #1
}
 800440e:	4618      	mov	r0, r3
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <_kill>:

int _kill(int pid, int sig)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b082      	sub	sp, #8
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004422:	f007 fd3f 	bl	800bea4 <__errno>
 8004426:	4603      	mov	r3, r0
 8004428:	2216      	movs	r2, #22
 800442a:	601a      	str	r2, [r3, #0]
  return -1;
 800442c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004430:	4618      	mov	r0, r3
 8004432:	3708      	adds	r7, #8
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <_exit>:

void _exit (int status)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b082      	sub	sp, #8
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004440:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f7ff ffe7 	bl	8004418 <_kill>
  while (1) {}    /* Make sure we hang here */
 800444a:	e7fe      	b.n	800444a <_exit+0x12>

0800444c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b086      	sub	sp, #24
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004458:	2300      	movs	r3, #0
 800445a:	617b      	str	r3, [r7, #20]
 800445c:	e00a      	b.n	8004474 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800445e:	f3af 8000 	nop.w
 8004462:	4601      	mov	r1, r0
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	1c5a      	adds	r2, r3, #1
 8004468:	60ba      	str	r2, [r7, #8]
 800446a:	b2ca      	uxtb	r2, r1
 800446c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	3301      	adds	r3, #1
 8004472:	617b      	str	r3, [r7, #20]
 8004474:	697a      	ldr	r2, [r7, #20]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	429a      	cmp	r2, r3
 800447a:	dbf0      	blt.n	800445e <_read+0x12>
  }

  return len;
 800447c:	687b      	ldr	r3, [r7, #4]
}
 800447e:	4618      	mov	r0, r3
 8004480:	3718      	adds	r7, #24
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}

08004486 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004486:	b580      	push	{r7, lr}
 8004488:	b086      	sub	sp, #24
 800448a:	af00      	add	r7, sp, #0
 800448c:	60f8      	str	r0, [r7, #12]
 800448e:	60b9      	str	r1, [r7, #8]
 8004490:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004492:	2300      	movs	r3, #0
 8004494:	617b      	str	r3, [r7, #20]
 8004496:	e009      	b.n	80044ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	1c5a      	adds	r2, r3, #1
 800449c:	60ba      	str	r2, [r7, #8]
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	3301      	adds	r3, #1
 80044aa:	617b      	str	r3, [r7, #20]
 80044ac:	697a      	ldr	r2, [r7, #20]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	dbf1      	blt.n	8004498 <_write+0x12>
  }
  return len;
 80044b4:	687b      	ldr	r3, [r7, #4]
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3718      	adds	r7, #24
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <_close>:

int _close(int file)
{
 80044be:	b480      	push	{r7}
 80044c0:	b083      	sub	sp, #12
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80044c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	370c      	adds	r7, #12
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr

080044d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80044d6:	b480      	push	{r7}
 80044d8:	b083      	sub	sp, #12
 80044da:	af00      	add	r7, sp, #0
 80044dc:	6078      	str	r0, [r7, #4]
 80044de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80044e6:	605a      	str	r2, [r3, #4]
  return 0;
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr

080044f6 <_isatty>:

int _isatty(int file)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b083      	sub	sp, #12
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80044fe:	2301      	movs	r3, #1
}
 8004500:	4618      	mov	r0, r3
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr

0800450c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800450c:	b480      	push	{r7}
 800450e:	b085      	sub	sp, #20
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	3714      	adds	r7, #20
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr
	...

08004528 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b086      	sub	sp, #24
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004530:	4a14      	ldr	r2, [pc, #80]	; (8004584 <_sbrk+0x5c>)
 8004532:	4b15      	ldr	r3, [pc, #84]	; (8004588 <_sbrk+0x60>)
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800453c:	4b13      	ldr	r3, [pc, #76]	; (800458c <_sbrk+0x64>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d102      	bne.n	800454a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004544:	4b11      	ldr	r3, [pc, #68]	; (800458c <_sbrk+0x64>)
 8004546:	4a12      	ldr	r2, [pc, #72]	; (8004590 <_sbrk+0x68>)
 8004548:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800454a:	4b10      	ldr	r3, [pc, #64]	; (800458c <_sbrk+0x64>)
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4413      	add	r3, r2
 8004552:	693a      	ldr	r2, [r7, #16]
 8004554:	429a      	cmp	r2, r3
 8004556:	d207      	bcs.n	8004568 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004558:	f007 fca4 	bl	800bea4 <__errno>
 800455c:	4603      	mov	r3, r0
 800455e:	220c      	movs	r2, #12
 8004560:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004562:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004566:	e009      	b.n	800457c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004568:	4b08      	ldr	r3, [pc, #32]	; (800458c <_sbrk+0x64>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800456e:	4b07      	ldr	r3, [pc, #28]	; (800458c <_sbrk+0x64>)
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4413      	add	r3, r2
 8004576:	4a05      	ldr	r2, [pc, #20]	; (800458c <_sbrk+0x64>)
 8004578:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800457a:	68fb      	ldr	r3, [r7, #12]
}
 800457c:	4618      	mov	r0, r3
 800457e:	3718      	adds	r7, #24
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}
 8004584:	20020000 	.word	0x20020000
 8004588:	00000400 	.word	0x00000400
 800458c:	20008150 	.word	0x20008150
 8004590:	20009338 	.word	0x20009338

08004594 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004594:	b480      	push	{r7}
 8004596:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004598:	4b06      	ldr	r3, [pc, #24]	; (80045b4 <SystemInit+0x20>)
 800459a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800459e:	4a05      	ldr	r2, [pc, #20]	; (80045b4 <SystemInit+0x20>)
 80045a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80045a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80045a8:	bf00      	nop
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr
 80045b2:	bf00      	nop
 80045b4:	e000ed00 	.word	0xe000ed00

080045b8 <term_print>:

int term_init(void) {
	return 0;
}

HAL_StatusTypeDef term_print(const char* format, ...) {
 80045b8:	b40f      	push	{r0, r1, r2, r3}
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b082      	sub	sp, #8
 80045be:	af00      	add	r7, sp, #0
	va_list argptr;
	va_start(argptr, format);
 80045c0:	f107 0314 	add.w	r3, r7, #20
 80045c4:	607b      	str	r3, [r7, #4]
	vsnprintf((char*)term_buf, TERM_BUF_SIZE, format, argptr);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	693a      	ldr	r2, [r7, #16]
 80045ca:	2180      	movs	r1, #128	; 0x80
 80045cc:	480a      	ldr	r0, [pc, #40]	; (80045f8 <term_print+0x40>)
 80045ce:	f007 fbf7 	bl	800bdc0 <vsniprintf>
	va_end(argptr);
	return HAL_UART_Transmit(&huart2, term_buf, strlen((char*)term_buf), 1000);
 80045d2:	4809      	ldr	r0, [pc, #36]	; (80045f8 <term_print+0x40>)
 80045d4:	f7fb fe6c 	bl	80002b0 <strlen>
 80045d8:	4603      	mov	r3, r0
 80045da:	b29a      	uxth	r2, r3
 80045dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80045e0:	4905      	ldr	r1, [pc, #20]	; (80045f8 <term_print+0x40>)
 80045e2:	4806      	ldr	r0, [pc, #24]	; (80045fc <term_print+0x44>)
 80045e4:	f005 fda7 	bl	800a136 <HAL_UART_Transmit>
 80045e8:	4603      	mov	r3, r0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3708      	adds	r7, #8
 80045ee:	46bd      	mov	sp, r7
 80045f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80045f4:	b004      	add	sp, #16
 80045f6:	4770      	bx	lr
 80045f8:	20008154 	.word	0x20008154
 80045fc:	2000244c 	.word	0x2000244c

08004600 <term_show_buffer>:

/*
 * Show the adc_raw_buf contents in terminal
 */
void term_show_buffer(uint8_t bufnum) {
 8004600:	b580      	push	{r7, lr}
 8004602:	b086      	sub	sp, #24
 8004604:	af00      	add	r7, sp, #0
 8004606:	4603      	mov	r3, r0
 8004608:	71fb      	strb	r3, [r7, #7]
	int count = 0;
 800460a:	2300      	movs	r3, #0
 800460c:	617b      	str	r3, [r7, #20]
	uint16_t address = 0;
 800460e:	2300      	movs	r3, #0
 8004610:	827b      	strh	r3, [r7, #18]

	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 8004612:	79fb      	ldrb	r3, [r7, #7]
 8004614:	2b03      	cmp	r3, #3
 8004616:	d838      	bhi.n	800468a <term_show_buffer+0x8a>
	term_print("Buffer %d\r\n", bufnum);
 8004618:	79fb      	ldrb	r3, [r7, #7]
 800461a:	4619      	mov	r1, r3
 800461c:	481d      	ldr	r0, [pc, #116]	; (8004694 <term_show_buffer+0x94>)
 800461e:	f7ff ffcb 	bl	80045b8 <term_print>
	term_print("%3d: ", 0);
 8004622:	2100      	movs	r1, #0
 8004624:	481c      	ldr	r0, [pc, #112]	; (8004698 <term_show_buffer+0x98>)
 8004626:	f7ff ffc7 	bl	80045b8 <term_print>
	for (int i=0; i<SAMPLE_BUF_SIZE; i++) {
 800462a:	2300      	movs	r3, #0
 800462c:	60fb      	str	r3, [r7, #12]
 800462e:	e020      	b.n	8004672 <term_show_buffer+0x72>
		if (count >= 20) {
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	2b13      	cmp	r3, #19
 8004634:	dd06      	ble.n	8004644 <term_show_buffer+0x44>
			count =0;
 8004636:	2300      	movs	r3, #0
 8004638:	617b      	str	r3, [r7, #20]
			term_print("\r\n%3d: ", address);
 800463a:	8a7b      	ldrh	r3, [r7, #18]
 800463c:	4619      	mov	r1, r3
 800463e:	4817      	ldr	r0, [pc, #92]	; (800469c <term_show_buffer+0x9c>)
 8004640:	f7ff ffba 	bl	80045b8 <term_print>
		}
		term_print("%04u ", sample_buf[bufnum][i]);
 8004644:	79fb      	ldrb	r3, [r7, #7]
 8004646:	4916      	ldr	r1, [pc, #88]	; (80046a0 <term_show_buffer+0xa0>)
 8004648:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 800464c:	fb03 f202 	mul.w	r2, r3, r2
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	4413      	add	r3, r2
 8004654:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004658:	4619      	mov	r1, r3
 800465a:	4812      	ldr	r0, [pc, #72]	; (80046a4 <term_show_buffer+0xa4>)
 800465c:	f7ff ffac 	bl	80045b8 <term_print>
		count++; address++;
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	3301      	adds	r3, #1
 8004664:	617b      	str	r3, [r7, #20]
 8004666:	8a7b      	ldrh	r3, [r7, #18]
 8004668:	3301      	adds	r3, #1
 800466a:	827b      	strh	r3, [r7, #18]
	for (int i=0; i<SAMPLE_BUF_SIZE; i++) {
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	3301      	adds	r3, #1
 8004670:	60fb      	str	r3, [r7, #12]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f5b3 7fd2 	cmp.w	r3, #420	; 0x1a4
 8004678:	d3da      	bcc.n	8004630 <term_show_buffer+0x30>
	}
	term_print("\r\n");
 800467a:	480b      	ldr	r0, [pc, #44]	; (80046a8 <term_show_buffer+0xa8>)
 800467c:	f7ff ff9c 	bl	80045b8 <term_print>
	term_show_channel(bufnum);
 8004680:	79fb      	ldrb	r3, [r7, #7]
 8004682:	4618      	mov	r0, r3
 8004684:	f000 f888 	bl	8004798 <term_show_channel>
 8004688:	e000      	b.n	800468c <term_show_buffer+0x8c>
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 800468a:	bf00      	nop
}
 800468c:	3718      	adds	r7, #24
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	0800f67c 	.word	0x0800f67c
 8004698:	0800f688 	.word	0x0800f688
 800469c:	0800f690 	.word	0x0800f690
 80046a0:	20007404 	.word	0x20007404
 80046a4:	0800f698 	.word	0x0800f698
 80046a8:	0800f6a0 	.word	0x0800f6a0
 80046ac:	00000000 	.word	0x00000000

080046b0 <term_show_measurements>:

void term_show_measurements() {
 80046b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046b4:	b08e      	sub	sp, #56	; 0x38
 80046b6:	af0a      	add	r7, sp, #40	; 0x28
	if (sample_buf_meta[ADC_CH_V].measurements_valid != 1) {
 80046b8:	4b2f      	ldr	r3, [pc, #188]	; (8004778 <term_show_measurements+0xc8>)
 80046ba:	7b1b      	ldrb	r3, [r3, #12]
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d008      	beq.n	80046d2 <term_show_measurements+0x22>
		if (calc_measurements() != 0) {
 80046c0:	f7fc ffc0 	bl	8001644 <calc_measurements>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d003      	beq.n	80046d2 <term_show_measurements+0x22>
			term_print(" invalid readings\r\n");
 80046ca:	482c      	ldr	r0, [pc, #176]	; (800477c <term_show_measurements+0xcc>)
 80046cc:	f7ff ff74 	bl	80045b8 <term_print>
			return;
 80046d0:	e047      	b.n	8004762 <term_show_measurements+0xb2>
		}
	}
	term_print("%.1fV %.1fA %.1fVA %.1fW PF=%.2f (%.1fDeg)\r\n", metervalue_v, metervalue_i1, metervalue_va1,
 80046d2:	4b2b      	ldr	r3, [pc, #172]	; (8004780 <term_show_measurements+0xd0>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7fb ff56 	bl	8000588 <__aeabi_f2d>
 80046dc:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80046e0:	4b28      	ldr	r3, [pc, #160]	; (8004784 <term_show_measurements+0xd4>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4618      	mov	r0, r3
 80046e6:	f7fb ff4f 	bl	8000588 <__aeabi_f2d>
 80046ea:	4604      	mov	r4, r0
 80046ec:	460d      	mov	r5, r1
 80046ee:	4b26      	ldr	r3, [pc, #152]	; (8004788 <term_show_measurements+0xd8>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f7fb ff48 	bl	8000588 <__aeabi_f2d>
 80046f8:	4680      	mov	r8, r0
 80046fa:	4689      	mov	r9, r1
 80046fc:	4b23      	ldr	r3, [pc, #140]	; (800478c <term_show_measurements+0xdc>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4618      	mov	r0, r3
 8004702:	f7fb ff41 	bl	8000588 <__aeabi_f2d>
 8004706:	4682      	mov	sl, r0
 8004708:	468b      	mov	fp, r1
 800470a:	4b21      	ldr	r3, [pc, #132]	; (8004790 <term_show_measurements+0xe0>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4618      	mov	r0, r3
 8004710:	f7fb ff3a 	bl	8000588 <__aeabi_f2d>
 8004714:	e9c7 0100 	strd	r0, r1, [r7]
			metervalue_w1, metervalue_pf1, acos(metervalue_pf1) * (180.0 / 3.14159265) );
 8004718:	4b1d      	ldr	r3, [pc, #116]	; (8004790 <term_show_measurements+0xe0>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4618      	mov	r0, r3
 800471e:	f7fb ff33 	bl	8000588 <__aeabi_f2d>
 8004722:	4602      	mov	r2, r0
 8004724:	460b      	mov	r3, r1
 8004726:	ec43 2b10 	vmov	d0, r2, r3
 800472a:	f00a f8f1 	bl	800e910 <acos>
 800472e:	ec51 0b10 	vmov	r0, r1, d0
	term_print("%.1fV %.1fA %.1fVA %.1fW PF=%.2f (%.1fDeg)\r\n", metervalue_v, metervalue_i1, metervalue_va1,
 8004732:	a30f      	add	r3, pc, #60	; (adr r3, 8004770 <term_show_measurements+0xc0>)
 8004734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004738:	f7fb ff7e 	bl	8000638 <__aeabi_dmul>
 800473c:	4602      	mov	r2, r0
 800473e:	460b      	mov	r3, r1
 8004740:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004744:	ed97 7b00 	vldr	d7, [r7]
 8004748:	ed8d 7b06 	vstr	d7, [sp, #24]
 800474c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8004750:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8004754:	e9cd 4500 	strd	r4, r5, [sp]
 8004758:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800475c:	480d      	ldr	r0, [pc, #52]	; (8004794 <term_show_measurements+0xe4>)
 800475e:	f7ff ff2b 	bl	80045b8 <term_print>
}
 8004762:	3710      	adds	r7, #16
 8004764:	46bd      	mov	sp, r7
 8004766:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800476a:	bf00      	nop
 800476c:	f3af 8000 	nop.w
 8004770:	1af05a77 	.word	0x1af05a77
 8004774:	404ca5dc 	.word	0x404ca5dc
 8004778:	2000023c 	.word	0x2000023c
 800477c:	0800f6a4 	.word	0x0800f6a4
 8004780:	20008124 	.word	0x20008124
 8004784:	20008128 	.word	0x20008128
 8004788:	2000812c 	.word	0x2000812c
 800478c:	20008130 	.word	0x20008130
 8004790:	20008134 	.word	0x20008134
 8004794:	0800f6b8 	.word	0x0800f6b8

08004798 <term_show_channel>:

void term_show_channel(uint8_t bufnum) {
 8004798:	b5b0      	push	{r4, r5, r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	4603      	mov	r3, r0
 80047a0:	71fb      	strb	r3, [r7, #7]
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 80047a2:	79fb      	ldrb	r3, [r7, #7]
 80047a4:	2b03      	cmp	r3, #3
 80047a6:	f200 808a 	bhi.w	80048be <term_show_channel+0x126>
	if (sample_buf_meta[bufnum].measurements_valid != 1) {
 80047aa:	79fa      	ldrb	r2, [r7, #7]
 80047ac:	4946      	ldr	r1, [pc, #280]	; (80048c8 <term_show_channel+0x130>)
 80047ae:	4613      	mov	r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	4413      	add	r3, r2
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	440b      	add	r3, r1
 80047b8:	330c      	adds	r3, #12
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d00c      	beq.n	80047da <term_show_channel+0x42>
		if (calc_channel(bufnum) != 0) {
 80047c0:	79fb      	ldrb	r3, [r7, #7]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f7fd fa18 	bl	8001bf8 <calc_channel>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d005      	beq.n	80047da <term_show_channel+0x42>
			term_print("Buffer %d - invalid readings\r\n", bufnum);
 80047ce:	79fb      	ldrb	r3, [r7, #7]
 80047d0:	4619      	mov	r1, r3
 80047d2:	483e      	ldr	r0, [pc, #248]	; (80048cc <term_show_channel+0x134>)
 80047d4:	f7ff fef0 	bl	80045b8 <term_print>
			return; } ;
 80047d8:	e072      	b.n	80048c0 <term_show_channel+0x128>
	}
	int pp_reading = sample_buf_meta[bufnum].max - sample_buf_meta[bufnum].min;
 80047da:	79fa      	ldrb	r2, [r7, #7]
 80047dc:	493a      	ldr	r1, [pc, #232]	; (80048c8 <term_show_channel+0x130>)
 80047de:	4613      	mov	r3, r2
 80047e0:	009b      	lsls	r3, r3, #2
 80047e2:	4413      	add	r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	440b      	add	r3, r1
 80047e8:	3302      	adds	r3, #2
 80047ea:	881b      	ldrh	r3, [r3, #0]
 80047ec:	4618      	mov	r0, r3
 80047ee:	79fa      	ldrb	r2, [r7, #7]
 80047f0:	4935      	ldr	r1, [pc, #212]	; (80048c8 <term_show_channel+0x130>)
 80047f2:	4613      	mov	r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	4413      	add	r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	440b      	add	r3, r1
 80047fc:	881b      	ldrh	r3, [r3, #0]
 80047fe:	1ac3      	subs	r3, r0, r3
 8004800:	60fb      	str	r3, [r7, #12]
	term_print("Measurements Buffer %d:\r\n", bufnum);
 8004802:	79fb      	ldrb	r3, [r7, #7]
 8004804:	4619      	mov	r1, r3
 8004806:	4832      	ldr	r0, [pc, #200]	; (80048d0 <term_show_channel+0x138>)
 8004808:	f7ff fed6 	bl	80045b8 <term_print>
	term_print("RMS: %dmV, P-P:%d mV, Zero: %dmV\r\n", calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].rms_value) ,
 800480c:	79fa      	ldrb	r2, [r7, #7]
 800480e:	492e      	ldr	r1, [pc, #184]	; (80048c8 <term_show_channel+0x130>)
 8004810:	4613      	mov	r3, r2
 8004812:	009b      	lsls	r3, r3, #2
 8004814:	4413      	add	r3, r2
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	440b      	add	r3, r1
 800481a:	3310      	adds	r3, #16
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	b21b      	sxth	r3, r3
 8004820:	4618      	mov	r0, r3
 8004822:	f7fd fb29 	bl	8001e78 <calc_adc_raw_to_mv_int>
 8004826:	4604      	mov	r4, r0
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	b21b      	sxth	r3, r3
 800482c:	4618      	mov	r0, r3
 800482e:	f7fd fb23 	bl	8001e78 <calc_adc_raw_to_mv_int>
 8004832:	4605      	mov	r5, r0
			calc_adc_raw_to_mv_int(pp_reading),
			calc_adc_raw_to_mv_int(pp_reading/2) );
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	0fda      	lsrs	r2, r3, #31
 8004838:	4413      	add	r3, r2
 800483a:	105b      	asrs	r3, r3, #1
	term_print("RMS: %dmV, P-P:%d mV, Zero: %dmV\r\n", calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].rms_value) ,
 800483c:	b21b      	sxth	r3, r3
 800483e:	4618      	mov	r0, r3
 8004840:	f7fd fb1a 	bl	8001e78 <calc_adc_raw_to_mv_int>
 8004844:	4603      	mov	r3, r0
 8004846:	462a      	mov	r2, r5
 8004848:	4621      	mov	r1, r4
 800484a:	4822      	ldr	r0, [pc, #136]	; (80048d4 <term_show_channel+0x13c>)
 800484c:	f7ff feb4 	bl	80045b8 <term_print>
	term_print("Range: %dmV - %dmV\r\n", calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].min), calc_adc_raw_to_mv_int(sample_buf_meta[bufnum].max) );
 8004850:	79fa      	ldrb	r2, [r7, #7]
 8004852:	491d      	ldr	r1, [pc, #116]	; (80048c8 <term_show_channel+0x130>)
 8004854:	4613      	mov	r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	4413      	add	r3, r2
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	440b      	add	r3, r1
 800485e:	881b      	ldrh	r3, [r3, #0]
 8004860:	b21b      	sxth	r3, r3
 8004862:	4618      	mov	r0, r3
 8004864:	f7fd fb08 	bl	8001e78 <calc_adc_raw_to_mv_int>
 8004868:	4604      	mov	r4, r0
 800486a:	79fa      	ldrb	r2, [r7, #7]
 800486c:	4916      	ldr	r1, [pc, #88]	; (80048c8 <term_show_channel+0x130>)
 800486e:	4613      	mov	r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	4413      	add	r3, r2
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	440b      	add	r3, r1
 8004878:	3302      	adds	r3, #2
 800487a:	881b      	ldrh	r3, [r3, #0]
 800487c:	b21b      	sxth	r3, r3
 800487e:	4618      	mov	r0, r3
 8004880:	f7fd fafa 	bl	8001e78 <calc_adc_raw_to_mv_int>
 8004884:	4603      	mov	r3, r0
 8004886:	461a      	mov	r2, r3
 8004888:	4621      	mov	r1, r4
 800488a:	4813      	ldr	r0, [pc, #76]	; (80048d8 <term_show_channel+0x140>)
 800488c:	f7ff fe94 	bl	80045b8 <term_print>
	term_print("Zero crossing: pos=%d neg=%d\r\n", sample_buf_meta[bufnum].zero_cross_pos, sample_buf_meta[bufnum].zero_cross_neg);
 8004890:	79fa      	ldrb	r2, [r7, #7]
 8004892:	490d      	ldr	r1, [pc, #52]	; (80048c8 <term_show_channel+0x130>)
 8004894:	4613      	mov	r3, r2
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	4413      	add	r3, r2
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	440b      	add	r3, r1
 800489e:	3304      	adds	r3, #4
 80048a0:	6819      	ldr	r1, [r3, #0]
 80048a2:	79fa      	ldrb	r2, [r7, #7]
 80048a4:	4808      	ldr	r0, [pc, #32]	; (80048c8 <term_show_channel+0x130>)
 80048a6:	4613      	mov	r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	4413      	add	r3, r2
 80048ac:	009b      	lsls	r3, r3, #2
 80048ae:	4403      	add	r3, r0
 80048b0:	3308      	adds	r3, #8
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	461a      	mov	r2, r3
 80048b6:	4809      	ldr	r0, [pc, #36]	; (80048dc <term_show_channel+0x144>)
 80048b8:	f7ff fe7e 	bl	80045b8 <term_print>
 80048bc:	e000      	b.n	80048c0 <term_show_channel+0x128>
	if (bufnum >= ADC_NUM_BUFFERS) { return; }
 80048be:	bf00      	nop
}
 80048c0:	3710      	adds	r7, #16
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bdb0      	pop	{r4, r5, r7, pc}
 80048c6:	bf00      	nop
 80048c8:	2000023c 	.word	0x2000023c
 80048cc:	0800f6e8 	.word	0x0800f6e8
 80048d0:	0800f708 	.word	0x0800f708
 80048d4:	0800f724 	.word	0x0800f724
 80048d8:	0800f748 	.word	0x0800f748
 80048dc:	0800f760 	.word	0x0800f760

080048e0 <term_csv_buffer>:

/*
 * Output adc_raw_buf contents in CSV format to terminal
 */
void term_csv_buffer(uint8_t buf_num) {
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	4603      	mov	r3, r0
 80048e8:	71fb      	strb	r3, [r7, #7]
	if (buf_num >= ADC_NUM_BUFFERS) { return; }
 80048ea:	79fb      	ldrb	r3, [r7, #7]
 80048ec:	2b03      	cmp	r3, #3
 80048ee:	d821      	bhi.n	8004934 <term_csv_buffer+0x54>
	term_print("Buffer %d\r\n", buf_num);
 80048f0:	79fb      	ldrb	r3, [r7, #7]
 80048f2:	4619      	mov	r1, r3
 80048f4:	4811      	ldr	r0, [pc, #68]	; (800493c <term_csv_buffer+0x5c>)
 80048f6:	f7ff fe5f 	bl	80045b8 <term_print>
	for (int i=0; i<ADC_NUM_DATA; i++) {
 80048fa:	2300      	movs	r3, #0
 80048fc:	60fb      	str	r3, [r7, #12]
 80048fe:	e011      	b.n	8004924 <term_csv_buffer+0x44>
		term_print("%d,%u\r\n", i, adc_raw_buf[buf_num][i]);
 8004900:	79fb      	ldrb	r3, [r7, #7]
 8004902:	490f      	ldr	r1, [pc, #60]	; (8004940 <term_csv_buffer+0x60>)
 8004904:	f44f 7252 	mov.w	r2, #840	; 0x348
 8004908:	fb03 f202 	mul.w	r2, r3, r2
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	4413      	add	r3, r2
 8004910:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004914:	461a      	mov	r2, r3
 8004916:	68f9      	ldr	r1, [r7, #12]
 8004918:	480a      	ldr	r0, [pc, #40]	; (8004944 <term_csv_buffer+0x64>)
 800491a:	f7ff fe4d 	bl	80045b8 <term_print>
	for (int i=0; i<ADC_NUM_DATA; i++) {
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	3301      	adds	r3, #1
 8004922:	60fb      	str	r3, [r7, #12]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f5b3 7f52 	cmp.w	r3, #840	; 0x348
 800492a:	d3e9      	bcc.n	8004900 <term_csv_buffer+0x20>
	}
	term_print("\r\n\r\n");
 800492c:	4806      	ldr	r0, [pc, #24]	; (8004948 <term_csv_buffer+0x68>)
 800492e:	f7ff fe43 	bl	80045b8 <term_print>
 8004932:	e000      	b.n	8004936 <term_csv_buffer+0x56>
	if (buf_num >= ADC_NUM_BUFFERS) { return; }
 8004934:	bf00      	nop
}
 8004936:	3710      	adds	r7, #16
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	0800f67c 	.word	0x0800f67c
 8004940:	200059c4 	.word	0x200059c4
 8004944:	0800f780 	.word	0x0800f780
 8004948:	0800f788 	.word	0x0800f788

0800494c <Displ_Select>:

/******************************************
 * @brief	enable display, disabling touch
 * 			device selected if CS low
 ******************************************/
void Displ_Select(void) {
 800494c:	b580      	push	{r7, lr}
 800494e:	af00      	add	r7, sp, #0
	if (TOUCH_SPI==DISPL_SPI){														// if SPI port shared (display <-> touch)
		if (HAL_GPIO_ReadPin(DISPL_CS_GPIO_Port, DISPL_CS_Pin)) {					// if display not yet selected
 8004950:	2180      	movs	r1, #128	; 0x80
 8004952:	480f      	ldr	r0, [pc, #60]	; (8004990 <Displ_Select+0x44>)
 8004954:	f003 fb94 	bl	8008080 <HAL_GPIO_ReadPin>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d015      	beq.n	800498a <Displ_Select+0x3e>
			HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET); 		// unselect touch
 800495e:	2201      	movs	r2, #1
 8004960:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004964:	480b      	ldr	r0, [pc, #44]	; (8004994 <Displ_Select+0x48>)
 8004966:	f003 fba3 	bl	80080b0 <HAL_GPIO_WritePin>
			SET_DISPL_SPI_BAUDRATE;				   									//change SPI port speed as per display needs
 800496a:	4b0b      	ldr	r3, [pc, #44]	; (8004998 <Displ_Select+0x4c>)
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	490a      	ldr	r1, [pc, #40]	; (8004998 <Displ_Select+0x4c>)
 8004970:	f64f 73c7 	movw	r3, #65479	; 0xffc7
 8004974:	4013      	ands	r3, r2
 8004976:	600b      	str	r3, [r1, #0]
 8004978:	4b07      	ldr	r3, [pc, #28]	; (8004998 <Displ_Select+0x4c>)
 800497a:	4a07      	ldr	r2, [pc, #28]	; (8004998 <Displ_Select+0x4c>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET);	// select display
 8004980:	2200      	movs	r2, #0
 8004982:	2180      	movs	r1, #128	; 0x80
 8004984:	4802      	ldr	r0, [pc, #8]	; (8004990 <Displ_Select+0x44>)
 8004986:	f003 fb93 	bl	80080b0 <HAL_GPIO_WritePin>
		}
	}
}
 800498a:	bf00      	nop
 800498c:	bd80      	pop	{r7, pc}
 800498e:	bf00      	nop
 8004990:	40020800 	.word	0x40020800
 8004994:	40020000 	.word	0x40020000
 8004998:	40003800 	.word	0x40003800

0800499c <Displ_Transmit>:
 * @PARAM	DC_Status 	indicates if sending command or data
 * 			data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **************************/
void Displ_Transmit(GPIO_PinState DC_Status, uint8_t* data, uint16_t dataSize, uint8_t isTouchGFXBuffer ){
 800499c:	b580      	push	{r7, lr}
 800499e:	b086      	sub	sp, #24
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6039      	str	r1, [r7, #0]
 80049a4:	4611      	mov	r1, r2
 80049a6:	461a      	mov	r2, r3
 80049a8:	4603      	mov	r3, r0
 80049aa:	71fb      	strb	r3, [r7, #7]
 80049ac:	460b      	mov	r3, r1
 80049ae:	80bb      	strh	r3, [r7, #4]
 80049b0:	4613      	mov	r3, r2
 80049b2:	71bb      	strb	r3, [r7, #6]

	while (!Displ_SpiAvailable) {};  // waiting for a free SPI port. Flag is set to 1 by transmission-complete interrupt callback
 80049b4:	bf00      	nop
 80049b6:	4b22      	ldr	r3, [pc, #136]	; (8004a40 <Displ_Transmit+0xa4>)
 80049b8:	781b      	ldrb	r3, [r3, #0]
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d0fa      	beq.n	80049b6 <Displ_Transmit+0x1a>

	Displ_Select();
 80049c0:	f7ff ffc4 	bl	800494c <Displ_Select>
	HAL_GPIO_WritePin(DISPL_DC_GPIO_Port, DISPL_DC_Pin, DC_Status);
 80049c4:	79fb      	ldrb	r3, [r7, #7]
 80049c6:	461a      	mov	r2, r3
 80049c8:	2180      	movs	r1, #128	; 0x80
 80049ca:	481e      	ldr	r0, [pc, #120]	; (8004a44 <Displ_Transmit+0xa8>)
 80049cc:	f003 fb70 	bl	80080b0 <HAL_GPIO_WritePin>

	if (isTouchGFXBuffer){
 80049d0:	79bb      	ldrb	r3, [r7, #6]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d016      	beq.n	8004a04 <Displ_Transmit+0x68>
#ifdef Z_RGB565
//if color format is RGB565 just swap even and odd bytes correcting endianess for ILI driver
		uint32_t *limit=(uint32_t*)(data+dataSize);
 80049d6:	88bb      	ldrh	r3, [r7, #4]
 80049d8:	683a      	ldr	r2, [r7, #0]
 80049da:	4413      	add	r3, r2
 80049dc:	613b      	str	r3, [r7, #16]
		for (uint32_t *data32=(uint32_t*)data; data32<limit; data32++) {
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	617b      	str	r3, [r7, #20]
 80049e2:	e00b      	b.n	80049fc <Displ_Transmit+0x60>
			*data32=__REV16(*data32);
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	ba5b      	rev16	r3, r3
 80049ee:	60bb      	str	r3, [r7, #8]
  return result;
 80049f0:	68ba      	ldr	r2, [r7, #8]
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	601a      	str	r2, [r3, #0]
		for (uint32_t *data32=(uint32_t*)data; data32<limit; data32++) {
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	3304      	adds	r3, #4
 80049fa:	617b      	str	r3, [r7, #20]
 80049fc:	697a      	ldr	r2, [r7, #20]
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d3ef      	bcc.n	80049e4 <Displ_Transmit+0x48>
#ifdef DISPLAY_SPI_INTERRUPT_MODE
		Displ_SpiAvailable=0;
		HAL_SPI_Transmit_IT(&DISPL_SPI_PORT , data, dataSize);
#else
#ifdef DISPLAY_SPI_DMA_MODE
		if (dataSize<DISPL_DMA_CUTOFF) {
 8004a04:	88bb      	ldrh	r3, [r7, #4]
 8004a06:	2b13      	cmp	r3, #19
 8004a08:	d80d      	bhi.n	8004a26 <Displ_Transmit+0x8a>
#endif //DISPLAY_SPI_DMA_MODE
			Displ_SpiAvailable=0;
 8004a0a:	4b0d      	ldr	r3, [pc, #52]	; (8004a40 <Displ_Transmit+0xa4>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit(&DISPL_SPI_PORT , data, dataSize, HAL_MAX_DELAY);
 8004a10:	88ba      	ldrh	r2, [r7, #4]
 8004a12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a16:	6839      	ldr	r1, [r7, #0]
 8004a18:	480b      	ldr	r0, [pc, #44]	; (8004a48 <Displ_Transmit+0xac>)
 8004a1a:	f004 fa62 	bl	8008ee2 <HAL_SPI_Transmit>
			Displ_SpiAvailable=1;
 8004a1e:	4b08      	ldr	r3, [pc, #32]	; (8004a40 <Displ_Transmit+0xa4>)
 8004a20:	2201      	movs	r2, #1
 8004a22:	701a      	strb	r2, [r3, #0]
			Displ_SpiAvailable=0;
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
		}
#endif //DISPLAY_SPI_DMA_MODE
#endif //DISPLAY_SPI_INTERRUPT_MODE
	}
 8004a24:	e008      	b.n	8004a38 <Displ_Transmit+0x9c>
			Displ_SpiAvailable=0;
 8004a26:	4b06      	ldr	r3, [pc, #24]	; (8004a40 <Displ_Transmit+0xa4>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
 8004a2c:	88bb      	ldrh	r3, [r7, #4]
 8004a2e:	461a      	mov	r2, r3
 8004a30:	6839      	ldr	r1, [r7, #0]
 8004a32:	4805      	ldr	r0, [pc, #20]	; (8004a48 <Displ_Transmit+0xac>)
 8004a34:	f004 fb92 	bl	800915c <HAL_SPI_Transmit_DMA>
	}
 8004a38:	bf00      	nop
 8004a3a:	3718      	adds	r7, #24
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bd80      	pop	{r7, pc}
 8004a40:	20000034 	.word	0x20000034
 8004a44:	40020000 	.word	0x40020000
 8004a48:	2000234c 	.word	0x2000234c

08004a4c <Displ_WriteCommand>:


/**********************************
 * @BRIEF	transmit a byte in a SPI_COMMAND format
 **********************************/
void Displ_WriteCommand(uint8_t cmd){
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b082      	sub	sp, #8
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	4603      	mov	r3, r0
 8004a54:	71fb      	strb	r3, [r7, #7]
	Displ_Transmit(SPI_COMMAND, &cmd, sizeof(cmd),0);
 8004a56:	1df9      	adds	r1, r7, #7
 8004a58:	2300      	movs	r3, #0
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	2000      	movs	r0, #0
 8004a5e:	f7ff ff9d 	bl	800499c <Displ_Transmit>
}
 8004a62:	bf00      	nop
 8004a64:	3708      	adds	r7, #8
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}

08004a6a <Displ_WriteData>:
 * @BRIEF	transmit a set of data in a SPI_DATA format
 * @PARAM 	data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **********************************/
void Displ_WriteData(uint8_t* buff, size_t buff_size, uint8_t isTouchGFXBuffer){
 8004a6a:	b580      	push	{r7, lr}
 8004a6c:	b084      	sub	sp, #16
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	60f8      	str	r0, [r7, #12]
 8004a72:	60b9      	str	r1, [r7, #8]
 8004a74:	4613      	mov	r3, r2
 8004a76:	71fb      	strb	r3, [r7, #7]
	if (buff_size==0) return;
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d007      	beq.n	8004a8e <Displ_WriteData+0x24>
	Displ_Transmit(SPI_DATA, buff, buff_size, isTouchGFXBuffer);
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	b29a      	uxth	r2, r3
 8004a82:	79fb      	ldrb	r3, [r7, #7]
 8004a84:	68f9      	ldr	r1, [r7, #12]
 8004a86:	2001      	movs	r0, #1
 8004a88:	f7ff ff88 	bl	800499c <Displ_Transmit>
 8004a8c:	e000      	b.n	8004a90 <Displ_WriteData+0x26>
	if (buff_size==0) return;
 8004a8e:	bf00      	nop
}
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
	...

08004a98 <ILI9XXX_Init>:


/**********************************
 * @brief	ILIXXX initialization sequence
 **********************************/
void ILI9XXX_Init(){
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	af00      	add	r7, sp, #0
	Displ_Select();
 8004a9c:	f7ff ff56 	bl	800494c <Displ_Select>
	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_RESET);
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	2140      	movs	r1, #64	; 0x40
 8004aa4:	4819      	ldr	r0, [pc, #100]	; (8004b0c <ILI9XXX_Init+0x74>)
 8004aa6:	f003 fb03 	bl	80080b0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8004aaa:	2001      	movs	r0, #1
 8004aac:	f002 f818 	bl	8006ae0 <HAL_Delay>
	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_SET);
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	2140      	movs	r1, #64	; 0x40
 8004ab4:	4815      	ldr	r0, [pc, #84]	; (8004b0c <ILI9XXX_Init+0x74>)
 8004ab6:	f003 fafb 	bl	80080b0 <HAL_GPIO_WritePin>
	HAL_Delay(165);
 8004aba:	20a5      	movs	r0, #165	; 0xa5
 8004abc:	f002 f810 	bl	8006ae0 <HAL_Delay>
		Displ_WriteData(data,3);
	#endif
*/


	Displ_WriteCommand(ILI9XXX_PIXEL_FORMAT);
 8004ac0:	203a      	movs	r0, #58	; 0x3a
 8004ac2:	f7ff ffc3 	bl	8004a4c <Displ_WriteCommand>
#ifdef Z_RGB666
	Displ_WriteData((uint8_t *)"\x66",1,0);		// RGB666
#endif
#ifdef Z_RGB565
	Displ_WriteData((uint8_t *)"\x55",1,0);		// RGB565
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	2101      	movs	r1, #1
 8004aca:	4811      	ldr	r0, [pc, #68]	; (8004b10 <ILI9XXX_Init+0x78>)
 8004acc:	f7ff ffcd 	bl	8004a6a <Displ_WriteData>
#endif
	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 8004ad0:	20b0      	movs	r0, #176	; 0xb0
 8004ad2:	f7ff ffbb 	bl	8004a4c <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	2101      	movs	r1, #1
 8004ada:	480e      	ldr	r0, [pc, #56]	; (8004b14 <ILI9XXX_Init+0x7c>)
 8004adc:	f7ff ffc5 	bl	8004a6a <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 8004ae0:	20b0      	movs	r0, #176	; 0xb0
 8004ae2:	f7ff ffb3 	bl	8004a4c <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	2101      	movs	r1, #1
 8004aea:	480a      	ldr	r0, [pc, #40]	; (8004b14 <ILI9XXX_Init+0x7c>)
 8004aec:	f7ff ffbd 	bl	8004a6a <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_SLEEP_OUT);
 8004af0:	2011      	movs	r0, #17
 8004af2:	f7ff ffab 	bl	8004a4c <Displ_WriteCommand>
	HAL_Delay(120);
 8004af6:	2078      	movs	r0, #120	; 0x78
 8004af8:	f001 fff2 	bl	8006ae0 <HAL_Delay>

	Displ_WriteCommand(ILI9XXX_DISPLAY_ON);
 8004afc:	2029      	movs	r0, #41	; 0x29
 8004afe:	f7ff ffa5 	bl	8004a4c <Displ_WriteCommand>
	HAL_Delay(5);
 8004b02:	2005      	movs	r0, #5
 8004b04:	f001 ffec 	bl	8006ae0 <HAL_Delay>

}
 8004b08:	bf00      	nop
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	40020400 	.word	0x40020400
 8004b10:	0800f790 	.word	0x0800f790
 8004b14:	0800f794 	.word	0x0800f794

08004b18 <Displ_SetAddressWindow>:
 * 			information
 * @param  x1,y1,x2,y2 top left and bottom
 * 					   right corner of the area
 * 					   to write
 **********************************************/
void Displ_SetAddressWindow(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8004b18:	b590      	push	{r4, r7, lr}
 8004b1a:	b083      	sub	sp, #12
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	4604      	mov	r4, r0
 8004b20:	4608      	mov	r0, r1
 8004b22:	4611      	mov	r1, r2
 8004b24:	461a      	mov	r2, r3
 8004b26:	4623      	mov	r3, r4
 8004b28:	80fb      	strh	r3, [r7, #6]
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	80bb      	strh	r3, [r7, #4]
 8004b2e:	460b      	mov	r3, r1
 8004b30:	807b      	strh	r3, [r7, #2]
 8004b32:	4613      	mov	r3, r2
 8004b34:	803b      	strh	r3, [r7, #0]
	static uint8_t data[4];

	((uint32_t *)data)[0]=(((x2 & 0xFF)<<24) | ((x2 & 0xFF00)<<8) | ((x1 & 0xFF)<<8) | ((x1 & 0xFF00)>>8) );
 8004b36:	887b      	ldrh	r3, [r7, #2]
 8004b38:	061a      	lsls	r2, r3, #24
 8004b3a:	887b      	ldrh	r3, [r7, #2]
 8004b3c:	021b      	lsls	r3, r3, #8
 8004b3e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004b42:	431a      	orrs	r2, r3
 8004b44:	88fb      	ldrh	r3, [r7, #6]
 8004b46:	021b      	lsls	r3, r3, #8
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	88fa      	ldrh	r2, [r7, #6]
 8004b4e:	0a12      	lsrs	r2, r2, #8
 8004b50:	b292      	uxth	r2, r2
 8004b52:	431a      	orrs	r2, r3
 8004b54:	4b14      	ldr	r3, [pc, #80]	; (8004ba8 <Displ_SetAddressWindow+0x90>)
 8004b56:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_COLUMN_ADDR);
 8004b58:	202a      	movs	r0, #42	; 0x2a
 8004b5a:	f7ff ff77 	bl	8004a4c <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 8004b5e:	2200      	movs	r2, #0
 8004b60:	2104      	movs	r1, #4
 8004b62:	4811      	ldr	r0, [pc, #68]	; (8004ba8 <Displ_SetAddressWindow+0x90>)
 8004b64:	f7ff ff81 	bl	8004a6a <Displ_WriteData>

	((uint32_t *)data)[0]=(((y2 & 0xFF)<<24) | ((y2 & 0xFF00)<<8) | ((y1 & 0xFF)<<8) | ((y1 & 0xFF00)>>8) );
 8004b68:	883b      	ldrh	r3, [r7, #0]
 8004b6a:	061a      	lsls	r2, r3, #24
 8004b6c:	883b      	ldrh	r3, [r7, #0]
 8004b6e:	021b      	lsls	r3, r3, #8
 8004b70:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004b74:	431a      	orrs	r2, r3
 8004b76:	88bb      	ldrh	r3, [r7, #4]
 8004b78:	021b      	lsls	r3, r3, #8
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	88ba      	ldrh	r2, [r7, #4]
 8004b80:	0a12      	lsrs	r2, r2, #8
 8004b82:	b292      	uxth	r2, r2
 8004b84:	431a      	orrs	r2, r3
 8004b86:	4b08      	ldr	r3, [pc, #32]	; (8004ba8 <Displ_SetAddressWindow+0x90>)
 8004b88:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_PAGE_ADDR);
 8004b8a:	202b      	movs	r0, #43	; 0x2b
 8004b8c:	f7ff ff5e 	bl	8004a4c <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 8004b90:	2200      	movs	r2, #0
 8004b92:	2104      	movs	r1, #4
 8004b94:	4804      	ldr	r0, [pc, #16]	; (8004ba8 <Displ_SetAddressWindow+0x90>)
 8004b96:	f7ff ff68 	bl	8004a6a <Displ_WriteData>
	Displ_WriteCommand(ILI9XXX_MEMWR);
 8004b9a:	202c      	movs	r0, #44	; 0x2c
 8004b9c:	f7ff ff56 	bl	8004a4c <Displ_WriteCommand>
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bd90      	pop	{r4, r7, pc}
 8004ba8:	200091dc 	.word	0x200091dc

08004bac <Displ_Init>:

/*****************************************************
 * @brief				first display initialization.
 * @param	orientation	display orientation
 *****************************************************/
void Displ_Init(Displ_Orientat_e orientation){
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b082      	sub	sp, #8
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	71fb      	strb	r3, [r7, #7]
	if (TOUCH_SPI==DISPL_SPI){													// if touch and display share the same SPI port
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET); 		// unselect display (will be selected at writing time)
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	2180      	movs	r1, #128	; 0x80
 8004bba:	4809      	ldr	r0, [pc, #36]	; (8004be0 <Displ_Init+0x34>)
 8004bbc:	f003 fa78 	bl	80080b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);		// unselect touch (will be selected at writing time)
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004bc6:	4807      	ldr	r0, [pc, #28]	; (8004be4 <Displ_Init+0x38>)
 8004bc8:	f003 fa72 	bl	80080b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET); 	// select display
		SET_DISPL_SPI_BAUDRATE;
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET);	// select touch
		SET_TOUCH_SPI_BAUDRATE;
	}
	ILI9XXX_Init();
 8004bcc:	f7ff ff64 	bl	8004a98 <ILI9XXX_Init>
	Displ_Orientation(orientation);
 8004bd0:	79fb      	ldrb	r3, [r7, #7]
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f000 f808 	bl	8004be8 <Displ_Orientation>
}
 8004bd8:	bf00      	nop
 8004bda:	3708      	adds	r7, #8
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	40020800 	.word	0x40020800
 8004be4:	40020000 	.word	0x40020000

08004be8 <Displ_Orientation>:

/**********************************************
 * @brief		set orientation of the display
 * @param  	m	orientation
 **********************************************/
void Displ_Orientation(Displ_Orientat_e orientation){
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b082      	sub	sp, #8
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	4603      	mov	r3, r0
 8004bf0:	71fb      	strb	r3, [r7, #7]
	static uint8_t data[1];
	switch(orientation) {
 8004bf2:	79fb      	ldrb	r3, [r7, #7]
 8004bf4:	2b03      	cmp	r3, #3
 8004bf6:	d837      	bhi.n	8004c68 <Displ_Orientation+0x80>
 8004bf8:	a201      	add	r2, pc, #4	; (adr r2, 8004c00 <Displ_Orientation+0x18>)
 8004bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bfe:	bf00      	nop
 8004c00:	08004c11 	.word	0x08004c11
 8004c04:	08004c27 	.word	0x08004c27
 8004c08:	08004c3d 	.word	0x08004c3d
 8004c0c:	08004c53 	.word	0x08004c53
		case Displ_Orientat_0:
			data[0]=ILI9XXX_MADCTL_0DEG;
 8004c10:	4b1d      	ldr	r3, [pc, #116]	; (8004c88 <Displ_Orientation+0xa0>)
 8004c12:	2288      	movs	r2, #136	; 0x88
 8004c14:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 8004c16:	4b1d      	ldr	r3, [pc, #116]	; (8004c8c <Displ_Orientation+0xa4>)
 8004c18:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004c1c:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 8004c1e:	4b1c      	ldr	r3, [pc, #112]	; (8004c90 <Displ_Orientation+0xa8>)
 8004c20:	22f0      	movs	r2, #240	; 0xf0
 8004c22:	801a      	strh	r2, [r3, #0]
			break;
 8004c24:	e020      	b.n	8004c68 <Displ_Orientation+0x80>
		case Displ_Orientat_90:
			data[0]=ILI9XXX_MADCTL_90DEG;
 8004c26:	4b18      	ldr	r3, [pc, #96]	; (8004c88 <Displ_Orientation+0xa0>)
 8004c28:	22e8      	movs	r2, #232	; 0xe8
 8004c2a:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 8004c2c:	4b17      	ldr	r3, [pc, #92]	; (8004c8c <Displ_Orientation+0xa4>)
 8004c2e:	22f0      	movs	r2, #240	; 0xf0
 8004c30:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 8004c32:	4b17      	ldr	r3, [pc, #92]	; (8004c90 <Displ_Orientation+0xa8>)
 8004c34:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004c38:	801a      	strh	r2, [r3, #0]
			break;
 8004c3a:	e015      	b.n	8004c68 <Displ_Orientation+0x80>
		case Displ_Orientat_180:
			data[0]=ILI9XXX_MADCTL_180DEG;
 8004c3c:	4b12      	ldr	r3, [pc, #72]	; (8004c88 <Displ_Orientation+0xa0>)
 8004c3e:	2248      	movs	r2, #72	; 0x48
 8004c40:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 8004c42:	4b12      	ldr	r3, [pc, #72]	; (8004c8c <Displ_Orientation+0xa4>)
 8004c44:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004c48:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 8004c4a:	4b11      	ldr	r3, [pc, #68]	; (8004c90 <Displ_Orientation+0xa8>)
 8004c4c:	22f0      	movs	r2, #240	; 0xf0
 8004c4e:	801a      	strh	r2, [r3, #0]
			break;
 8004c50:	e00a      	b.n	8004c68 <Displ_Orientation+0x80>
		case Displ_Orientat_270:
			data[0]=ILI9XXX_MADCTL_270DEG;
 8004c52:	4b0d      	ldr	r3, [pc, #52]	; (8004c88 <Displ_Orientation+0xa0>)
 8004c54:	2228      	movs	r2, #40	; 0x28
 8004c56:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 8004c58:	4b0c      	ldr	r3, [pc, #48]	; (8004c8c <Displ_Orientation+0xa4>)
 8004c5a:	22f0      	movs	r2, #240	; 0xf0
 8004c5c:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 8004c5e:	4b0c      	ldr	r3, [pc, #48]	; (8004c90 <Displ_Orientation+0xa8>)
 8004c60:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004c64:	801a      	strh	r2, [r3, #0]
			break;
 8004c66:	bf00      	nop
	}
	Displ_WriteCommand(ILI9XXX_MADCTL);
 8004c68:	2036      	movs	r0, #54	; 0x36
 8004c6a:	f7ff feef 	bl	8004a4c <Displ_WriteCommand>
	Displ_WriteData(data,1,0);
 8004c6e:	2200      	movs	r2, #0
 8004c70:	2101      	movs	r1, #1
 8004c72:	4805      	ldr	r0, [pc, #20]	; (8004c88 <Displ_Orientation+0xa0>)
 8004c74:	f7ff fef9 	bl	8004a6a <Displ_WriteData>
	current_orientation = orientation;  //stores active orientation into a global variable for touch routines
 8004c78:	4a06      	ldr	r2, [pc, #24]	; (8004c94 <Displ_Orientation+0xac>)
 8004c7a:	79fb      	ldrb	r3, [r7, #7]
 8004c7c:	7013      	strb	r3, [r2, #0]
}
 8004c7e:	bf00      	nop
 8004c80:	3708      	adds	r7, #8
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	200091e0 	.word	0x200091e0
 8004c8c:	200081d8 	.word	0x200081d8
 8004c90:	200081d6 	.word	0x200081d6
 8004c94:	200081d4 	.word	0x200081d4

08004c98 <HAL_SPI_ErrorCallback>:




void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
	if (hspi->Instance==DISPL_SPI) {
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a05      	ldr	r2, [pc, #20]	; (8004cbc <HAL_SPI_ErrorCallback+0x24>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d102      	bne.n	8004cb0 <HAL_SPI_ErrorCallback+0x18>
		Displ_SpiAvailable=1;
 8004caa:	4b05      	ldr	r3, [pc, #20]	; (8004cc0 <HAL_SPI_ErrorCallback+0x28>)
 8004cac:	2201      	movs	r2, #1
 8004cae:	701a      	strb	r2, [r3, #0]
	}
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr
 8004cbc:	40003800 	.word	0x40003800
 8004cc0:	20000034 	.word	0x20000034

08004cc4 <HAL_SPI_TxCpltCallback>:





void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8004cc4:	b480      	push	{r7}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
	if (hspi->Instance==DISPL_SPI) {
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a05      	ldr	r2, [pc, #20]	; (8004ce8 <HAL_SPI_TxCpltCallback+0x24>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d102      	bne.n	8004cdc <HAL_SPI_TxCpltCallback+0x18>
		Displ_SpiAvailable=1;
 8004cd6:	4b05      	ldr	r3, [pc, #20]	; (8004cec <HAL_SPI_TxCpltCallback+0x28>)
 8004cd8:	2201      	movs	r2, #1
 8004cda:	701a      	strb	r2, [r3, #0]
	#ifdef DISPLAY_USING_TOUCHGFX
		DisplayDriver_TransferCompleteCallback();
	#endif

	}
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr
 8004ce8:	40003800 	.word	0x40003800
 8004cec:	20000034 	.word	0x20000034

08004cf0 <Displ_FillArea>:
/*****************************
 * @brief	fill a rectangle with a color
 * @param	x, y	top left corner of the rectangle
 * 			w, h 	width and height of the rectangle
 ******************************/
void Displ_FillArea(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8004cf0:	b590      	push	{r4, r7, lr}
 8004cf2:	b08b      	sub	sp, #44	; 0x2c
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	4604      	mov	r4, r0
 8004cf8:	4608      	mov	r0, r1
 8004cfa:	4611      	mov	r1, r2
 8004cfc:	461a      	mov	r2, r3
 8004cfe:	4623      	mov	r3, r4
 8004d00:	80fb      	strh	r3, [r7, #6]
 8004d02:	4603      	mov	r3, r0
 8004d04:	80bb      	strh	r3, [r7, #4]
 8004d06:	460b      	mov	r3, r1
 8004d08:	807b      	strh	r3, [r7, #2]
 8004d0a:	4613      	mov	r3, r2
 8004d0c:	803b      	strh	r3, [r7, #0]
 * -	swap buffers
 */

	uint32_t k,x1,y1,area,times;

	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 8004d0e:	88fb      	ldrh	r3, [r7, #6]
 8004d10:	4a4f      	ldr	r2, [pc, #316]	; (8004e50 <Displ_FillArea+0x160>)
 8004d12:	f9b2 2000 	ldrsh.w	r2, [r2]
 8004d16:	4293      	cmp	r3, r2
 8004d18:	f280 8096 	bge.w	8004e48 <Displ_FillArea+0x158>
 8004d1c:	88bb      	ldrh	r3, [r7, #4]
 8004d1e:	4a4d      	ldr	r2, [pc, #308]	; (8004e54 <Displ_FillArea+0x164>)
 8004d20:	f9b2 2000 	ldrsh.w	r2, [r2]
 8004d24:	4293      	cmp	r3, r2
 8004d26:	f280 808f 	bge.w	8004e48 <Displ_FillArea+0x158>
 8004d2a:	887b      	ldrh	r3, [r7, #2]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f000 808b 	beq.w	8004e48 <Displ_FillArea+0x158>
 8004d32:	883b      	ldrh	r3, [r7, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f000 8087 	beq.w	8004e48 <Displ_FillArea+0x158>

	x1=x + w - 1;
 8004d3a:	88fa      	ldrh	r2, [r7, #6]
 8004d3c:	887b      	ldrh	r3, [r7, #2]
 8004d3e:	4413      	add	r3, r2
 8004d40:	3b01      	subs	r3, #1
 8004d42:	623b      	str	r3, [r7, #32]
	if (x1 > _width) {
 8004d44:	4b42      	ldr	r3, [pc, #264]	; (8004e50 <Displ_FillArea+0x160>)
 8004d46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	6a3b      	ldr	r3, [r7, #32]
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d903      	bls.n	8004d5a <Displ_FillArea+0x6a>
		x1=_width;
 8004d52:	4b3f      	ldr	r3, [pc, #252]	; (8004e50 <Displ_FillArea+0x160>)
 8004d54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d58:	623b      	str	r3, [r7, #32]
	}

	y1=y + h - 1;
 8004d5a:	88ba      	ldrh	r2, [r7, #4]
 8004d5c:	883b      	ldrh	r3, [r7, #0]
 8004d5e:	4413      	add	r3, r2
 8004d60:	3b01      	subs	r3, #1
 8004d62:	61fb      	str	r3, [r7, #28]
	if (y1 > _height) {
 8004d64:	4b3b      	ldr	r3, [pc, #236]	; (8004e54 <Displ_FillArea+0x164>)
 8004d66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d903      	bls.n	8004d7a <Displ_FillArea+0x8a>
		y1=_height;
 8004d72:	4b38      	ldr	r3, [pc, #224]	; (8004e54 <Displ_FillArea+0x164>)
 8004d74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d78:	61fb      	str	r3, [r7, #28]
// SETUP DISPLAY DATA BUFFER TO TRANSFER
#ifdef Z_RGB565 // setting up dispBuffer in RGB565 format

	uint32_t data32;

	data32=(color>>8) | (color<<8) | (color<<24); 	// supposing color is 0xABCD, data32 becomes 0xCDABCDAB - set a 32 bit variable with swapped endians
 8004d7a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004d7c:	0a1b      	lsrs	r3, r3, #8
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	461a      	mov	r2, r3
 8004d82:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004d84:	021b      	lsls	r3, r3, #8
 8004d86:	431a      	orrs	r2, r3
 8004d88:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004d8a:	061b      	lsls	r3, r3, #24
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	613b      	str	r3, [r7, #16]
	area=((y1-y+1)*(x1-x+1)); 						// area to fill in 16bit pixels
 8004d90:	88bb      	ldrh	r3, [r7, #4]
 8004d92:	69fa      	ldr	r2, [r7, #28]
 8004d94:	1ad3      	subs	r3, r2, r3
 8004d96:	3301      	adds	r3, #1
 8004d98:	88fa      	ldrh	r2, [r7, #6]
 8004d9a:	6a39      	ldr	r1, [r7, #32]
 8004d9c:	1a8a      	subs	r2, r1, r2
 8004d9e:	3201      	adds	r2, #1
 8004da0:	fb02 f303 	mul.w	r3, r2, r3
 8004da4:	60fb      	str	r3, [r7, #12]
	uint32_t *buf32Pos=(uint32_t *)dispBuffer; 		//dispBuffer defined in bytes, buf32Pos access it as 32 bit words
 8004da6:	4b2c      	ldr	r3, [pc, #176]	; (8004e58 <Displ_FillArea+0x168>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	617b      	str	r3, [r7, #20]
	if (area<(SIZEBUF>>1)) 							// if area is smaller than dispBuffer
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004db2:	d204      	bcs.n	8004dbe <Displ_FillArea+0xce>
		times=(area>>1)+1; 							// number of times data32 has to be loaded into buffer
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	085b      	lsrs	r3, r3, #1
 8004db8:	3301      	adds	r3, #1
 8004dba:	61bb      	str	r3, [r7, #24]
 8004dbc:	e002      	b.n	8004dc4 <Displ_FillArea+0xd4>
	else
		times=(SIZEBUF>>2);  						// dispBuffer size as 32bit-words
 8004dbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004dc2:	61bb      	str	r3, [r7, #24]
	for (k = 0; k < times; k++)
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	627b      	str	r3, [r7, #36]	; 0x24
 8004dc8:	e007      	b.n	8004dda <Displ_FillArea+0xea>
		*(buf32Pos++)=data32; 						// loads buffer moving 32bit-words
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	1d1a      	adds	r2, r3, #4
 8004dce:	617a      	str	r2, [r7, #20]
 8004dd0:	693a      	ldr	r2, [r7, #16]
 8004dd2:	601a      	str	r2, [r3, #0]
	for (k = 0; k < times; k++)
 8004dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	627b      	str	r3, [r7, #36]	; 0x24
 8004dda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d3f3      	bcc.n	8004dca <Displ_FillArea+0xda>
	}
	datasize=(buf8Pos-dispBuffer);
#endif

//START WRITING TO DISPLAY
	Displ_SetAddressWindow(x, y, x1, y1);
 8004de2:	6a3b      	ldr	r3, [r7, #32]
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	88b9      	ldrh	r1, [r7, #4]
 8004dec:	88f8      	ldrh	r0, [r7, #6]
 8004dee:	f7ff fe93 	bl	8004b18 <Displ_SetAddressWindow>

#ifdef Z_RGB565 // transferring RGB666 format dispBuffer
	times=(area>>(BUFLEVEL-1));  					//how many times buffer must be sent via SPI. It is (BUFFLEVEL-1) because area is 16-bit while dispBuffer is 8-bit
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	0a9b      	lsrs	r3, r3, #10
 8004df6:	61bb      	str	r3, [r7, #24]
	for  (k=0;k<times;k++) {
 8004df8:	2300      	movs	r3, #0
 8004dfa:	627b      	str	r3, [r7, #36]	; 0x24
 8004dfc:	e00a      	b.n	8004e14 <Displ_FillArea+0x124>
		Displ_WriteData(dispBuffer,SIZEBUF,0);
 8004dfe:	4b16      	ldr	r3, [pc, #88]	; (8004e58 <Displ_FillArea+0x168>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	2200      	movs	r2, #0
 8004e04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f7ff fe2e 	bl	8004a6a <Displ_WriteData>
	for  (k=0;k<times;k++) {
 8004e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e10:	3301      	adds	r3, #1
 8004e12:	627b      	str	r3, [r7, #36]	; 0x24
 8004e14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e16:	69bb      	ldr	r3, [r7, #24]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d3f0      	bcc.n	8004dfe <Displ_FillArea+0x10e>
	}
	Displ_WriteData(dispBuffer,(area<<1)-(times<<BUFLEVEL),0);
 8004e1c:	4b0e      	ldr	r3, [pc, #56]	; (8004e58 <Displ_FillArea+0x168>)
 8004e1e:	6818      	ldr	r0, [r3, #0]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	005a      	lsls	r2, r3, #1
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	02db      	lsls	r3, r3, #11
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	f7ff fe1c 	bl	8004a6a <Displ_WriteData>
	}
	Displ_WriteData(dispBuffer,(area-times*datasize),0);      //transfer last data frame
#endif

//BUFFER SWAP
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 8004e32:	4b09      	ldr	r3, [pc, #36]	; (8004e58 <Displ_FillArea+0x168>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a09      	ldr	r2, [pc, #36]	; (8004e5c <Displ_FillArea+0x16c>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d101      	bne.n	8004e40 <Displ_FillArea+0x150>
 8004e3c:	4b08      	ldr	r3, [pc, #32]	; (8004e60 <Displ_FillArea+0x170>)
 8004e3e:	e000      	b.n	8004e42 <Displ_FillArea+0x152>
 8004e40:	4b06      	ldr	r3, [pc, #24]	; (8004e5c <Displ_FillArea+0x16c>)
 8004e42:	4a05      	ldr	r2, [pc, #20]	; (8004e58 <Displ_FillArea+0x168>)
 8004e44:	6013      	str	r3, [r2, #0]
 8004e46:	e000      	b.n	8004e4a <Displ_FillArea+0x15a>
	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 8004e48:	bf00      	nop

}
 8004e4a:	372c      	adds	r7, #44	; 0x2c
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd90      	pop	{r4, r7, pc}
 8004e50:	200081d6 	.word	0x200081d6
 8004e54:	200081d8 	.word	0x200081d8
 8004e58:	20000038 	.word	0x20000038
 8004e5c:	200081dc 	.word	0x200081dc
 8004e60:	200089dc 	.word	0x200089dc

08004e64 <Displ_Pixel>:
/***********************
 * @brief	print a single pixel
 * @params	x, y	pixel position on display
 * 			color	... to be printed
 ***********************/
void Displ_Pixel(uint16_t x, uint16_t y, uint16_t color) {
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af02      	add	r7, sp, #8
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	80fb      	strh	r3, [r7, #6]
 8004e6e:	460b      	mov	r3, r1
 8004e70:	80bb      	strh	r3, [r7, #4]
 8004e72:	4613      	mov	r3, r2
 8004e74:	807b      	strh	r3, [r7, #2]
    if((x >= _width) || (y >= _height))
 8004e76:	88fb      	ldrh	r3, [r7, #6]
 8004e78:	4a0b      	ldr	r2, [pc, #44]	; (8004ea8 <Displ_Pixel+0x44>)
 8004e7a:	f9b2 2000 	ldrsh.w	r2, [r2]
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	da0e      	bge.n	8004ea0 <Displ_Pixel+0x3c>
 8004e82:	88bb      	ldrh	r3, [r7, #4]
 8004e84:	4a09      	ldr	r2, [pc, #36]	; (8004eac <Displ_Pixel+0x48>)
 8004e86:	f9b2 2000 	ldrsh.w	r2, [r2]
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	da08      	bge.n	8004ea0 <Displ_Pixel+0x3c>
        return;
    Displ_FillArea(x, y, 1, 1, color);
 8004e8e:	88b9      	ldrh	r1, [r7, #4]
 8004e90:	88f8      	ldrh	r0, [r7, #6]
 8004e92:	887b      	ldrh	r3, [r7, #2]
 8004e94:	9300      	str	r3, [sp, #0]
 8004e96:	2301      	movs	r3, #1
 8004e98:	2201      	movs	r2, #1
 8004e9a:	f7ff ff29 	bl	8004cf0 <Displ_FillArea>
 8004e9e:	e000      	b.n	8004ea2 <Displ_Pixel+0x3e>
        return;
 8004ea0:	bf00      	nop

}
 8004ea2:	3708      	adds	r7, #8
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	200081d6 	.word	0x200081d6
 8004eac:	200081d8 	.word	0x200081d8

08004eb0 <Displ_drawCircle>:




void Displ_drawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 8004eb0:	b590      	push	{r4, r7, lr}
 8004eb2:	b087      	sub	sp, #28
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	4604      	mov	r4, r0
 8004eb8:	4608      	mov	r0, r1
 8004eba:	4611      	mov	r1, r2
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	4623      	mov	r3, r4
 8004ec0:	80fb      	strh	r3, [r7, #6]
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	80bb      	strh	r3, [r7, #4]
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	807b      	strh	r3, [r7, #2]
 8004eca:	4613      	mov	r3, r2
 8004ecc:	803b      	strh	r3, [r7, #0]
    int16_t f = 1 - r;
 8004ece:	887b      	ldrh	r3, [r7, #2]
 8004ed0:	f1c3 0301 	rsb	r3, r3, #1
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 8004edc:	887b      	ldrh	r3, [r7, #2]
 8004ede:	461a      	mov	r2, r3
 8004ee0:	03d2      	lsls	r2, r2, #15
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	005b      	lsls	r3, r3, #1
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	827b      	strh	r3, [r7, #18]
    int16_t x = 0;
 8004eea:	2300      	movs	r3, #0
 8004eec:	823b      	strh	r3, [r7, #16]
    int16_t y = r;
 8004eee:	887b      	ldrh	r3, [r7, #2]
 8004ef0:	81fb      	strh	r3, [r7, #14]

//    writePixel(x0  , y0+r, color);
    Displ_Pixel(x0  , y0+r, color);
 8004ef2:	88f8      	ldrh	r0, [r7, #6]
 8004ef4:	88ba      	ldrh	r2, [r7, #4]
 8004ef6:	887b      	ldrh	r3, [r7, #2]
 8004ef8:	4413      	add	r3, r2
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	883a      	ldrh	r2, [r7, #0]
 8004efe:	4619      	mov	r1, r3
 8004f00:	f7ff ffb0 	bl	8004e64 <Displ_Pixel>
    Displ_Pixel(x0  , y0-r, color);
 8004f04:	88f8      	ldrh	r0, [r7, #6]
 8004f06:	88ba      	ldrh	r2, [r7, #4]
 8004f08:	887b      	ldrh	r3, [r7, #2]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	883a      	ldrh	r2, [r7, #0]
 8004f10:	4619      	mov	r1, r3
 8004f12:	f7ff ffa7 	bl	8004e64 <Displ_Pixel>
    Displ_Pixel(x0+r, y0  , color);
 8004f16:	88fa      	ldrh	r2, [r7, #6]
 8004f18:	887b      	ldrh	r3, [r7, #2]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	88b9      	ldrh	r1, [r7, #4]
 8004f20:	883a      	ldrh	r2, [r7, #0]
 8004f22:	4618      	mov	r0, r3
 8004f24:	f7ff ff9e 	bl	8004e64 <Displ_Pixel>
    Displ_Pixel(x0-r, y0  , color);
 8004f28:	88fa      	ldrh	r2, [r7, #6]
 8004f2a:	887b      	ldrh	r3, [r7, #2]
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	88b9      	ldrh	r1, [r7, #4]
 8004f32:	883a      	ldrh	r2, [r7, #0]
 8004f34:	4618      	mov	r0, r3
 8004f36:	f7ff ff95 	bl	8004e64 <Displ_Pixel>

    while (x<y) {
 8004f3a:	e081      	b.n	8005040 <Displ_drawCircle+0x190>
        if (f >= 0) {
 8004f3c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	db0e      	blt.n	8004f62 <Displ_drawCircle+0xb2>
            y--;
 8004f44:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8004f50:	8a7b      	ldrh	r3, [r7, #18]
 8004f52:	3302      	adds	r3, #2
 8004f54:	b29b      	uxth	r3, r3
 8004f56:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 8004f58:	8afa      	ldrh	r2, [r7, #22]
 8004f5a:	8a7b      	ldrh	r3, [r7, #18]
 8004f5c:	4413      	add	r3, r2
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8004f62:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	3301      	adds	r3, #1
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8004f6e:	8abb      	ldrh	r3, [r7, #20]
 8004f70:	3302      	adds	r3, #2
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 8004f76:	8afa      	ldrh	r2, [r7, #22]
 8004f78:	8abb      	ldrh	r3, [r7, #20]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	82fb      	strh	r3, [r7, #22]

        Displ_Pixel(x0 + x, y0 + y, color);
 8004f80:	88fa      	ldrh	r2, [r7, #6]
 8004f82:	8a3b      	ldrh	r3, [r7, #16]
 8004f84:	4413      	add	r3, r2
 8004f86:	b298      	uxth	r0, r3
 8004f88:	88ba      	ldrh	r2, [r7, #4]
 8004f8a:	89fb      	ldrh	r3, [r7, #14]
 8004f8c:	4413      	add	r3, r2
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	883a      	ldrh	r2, [r7, #0]
 8004f92:	4619      	mov	r1, r3
 8004f94:	f7ff ff66 	bl	8004e64 <Displ_Pixel>
        Displ_Pixel(x0 - x, y0 + y, color);
 8004f98:	88fa      	ldrh	r2, [r7, #6]
 8004f9a:	8a3b      	ldrh	r3, [r7, #16]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	b298      	uxth	r0, r3
 8004fa0:	88ba      	ldrh	r2, [r7, #4]
 8004fa2:	89fb      	ldrh	r3, [r7, #14]
 8004fa4:	4413      	add	r3, r2
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	883a      	ldrh	r2, [r7, #0]
 8004faa:	4619      	mov	r1, r3
 8004fac:	f7ff ff5a 	bl	8004e64 <Displ_Pixel>
        Displ_Pixel(x0 + x, y0 - y, color);
 8004fb0:	88fa      	ldrh	r2, [r7, #6]
 8004fb2:	8a3b      	ldrh	r3, [r7, #16]
 8004fb4:	4413      	add	r3, r2
 8004fb6:	b298      	uxth	r0, r3
 8004fb8:	88ba      	ldrh	r2, [r7, #4]
 8004fba:	89fb      	ldrh	r3, [r7, #14]
 8004fbc:	1ad3      	subs	r3, r2, r3
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	883a      	ldrh	r2, [r7, #0]
 8004fc2:	4619      	mov	r1, r3
 8004fc4:	f7ff ff4e 	bl	8004e64 <Displ_Pixel>
        Displ_Pixel(x0 - x, y0 - y, color);
 8004fc8:	88fa      	ldrh	r2, [r7, #6]
 8004fca:	8a3b      	ldrh	r3, [r7, #16]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	b298      	uxth	r0, r3
 8004fd0:	88ba      	ldrh	r2, [r7, #4]
 8004fd2:	89fb      	ldrh	r3, [r7, #14]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	883a      	ldrh	r2, [r7, #0]
 8004fda:	4619      	mov	r1, r3
 8004fdc:	f7ff ff42 	bl	8004e64 <Displ_Pixel>
        Displ_Pixel(x0 + y, y0 + x, color);
 8004fe0:	88fa      	ldrh	r2, [r7, #6]
 8004fe2:	89fb      	ldrh	r3, [r7, #14]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	b298      	uxth	r0, r3
 8004fe8:	88ba      	ldrh	r2, [r7, #4]
 8004fea:	8a3b      	ldrh	r3, [r7, #16]
 8004fec:	4413      	add	r3, r2
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	883a      	ldrh	r2, [r7, #0]
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	f7ff ff36 	bl	8004e64 <Displ_Pixel>
        Displ_Pixel(x0 - y, y0 + x, color);
 8004ff8:	88fa      	ldrh	r2, [r7, #6]
 8004ffa:	89fb      	ldrh	r3, [r7, #14]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	b298      	uxth	r0, r3
 8005000:	88ba      	ldrh	r2, [r7, #4]
 8005002:	8a3b      	ldrh	r3, [r7, #16]
 8005004:	4413      	add	r3, r2
 8005006:	b29b      	uxth	r3, r3
 8005008:	883a      	ldrh	r2, [r7, #0]
 800500a:	4619      	mov	r1, r3
 800500c:	f7ff ff2a 	bl	8004e64 <Displ_Pixel>
        Displ_Pixel(x0 + y, y0 - x, color);
 8005010:	88fa      	ldrh	r2, [r7, #6]
 8005012:	89fb      	ldrh	r3, [r7, #14]
 8005014:	4413      	add	r3, r2
 8005016:	b298      	uxth	r0, r3
 8005018:	88ba      	ldrh	r2, [r7, #4]
 800501a:	8a3b      	ldrh	r3, [r7, #16]
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	b29b      	uxth	r3, r3
 8005020:	883a      	ldrh	r2, [r7, #0]
 8005022:	4619      	mov	r1, r3
 8005024:	f7ff ff1e 	bl	8004e64 <Displ_Pixel>
        Displ_Pixel(x0 - y, y0 - x, color);
 8005028:	88fa      	ldrh	r2, [r7, #6]
 800502a:	89fb      	ldrh	r3, [r7, #14]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	b298      	uxth	r0, r3
 8005030:	88ba      	ldrh	r2, [r7, #4]
 8005032:	8a3b      	ldrh	r3, [r7, #16]
 8005034:	1ad3      	subs	r3, r2, r3
 8005036:	b29b      	uxth	r3, r3
 8005038:	883a      	ldrh	r2, [r7, #0]
 800503a:	4619      	mov	r1, r3
 800503c:	f7ff ff12 	bl	8004e64 <Displ_Pixel>
    while (x<y) {
 8005040:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8005044:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005048:	429a      	cmp	r2, r3
 800504a:	f6ff af77 	blt.w	8004f3c <Displ_drawCircle+0x8c>
    }
}
 800504e:	bf00      	nop
 8005050:	bf00      	nop
 8005052:	371c      	adds	r7, #28
 8005054:	46bd      	mov	sp, r7
 8005056:	bd90      	pop	{r4, r7, pc}

08005058 <Displ_CLS>:

/*****************
 * @brief	clear display with a color.
 * @param	bgcolor
 *****************/
void Displ_CLS(uint16_t bgcolor){
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af02      	add	r7, sp, #8
 800505e:	4603      	mov	r3, r0
 8005060:	80fb      	strh	r3, [r7, #6]
	Displ_FillArea(0, 0, _width, _height, bgcolor);
 8005062:	4b09      	ldr	r3, [pc, #36]	; (8005088 <Displ_CLS+0x30>)
 8005064:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005068:	b29a      	uxth	r2, r3
 800506a:	4b08      	ldr	r3, [pc, #32]	; (800508c <Displ_CLS+0x34>)
 800506c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005070:	b299      	uxth	r1, r3
 8005072:	88fb      	ldrh	r3, [r7, #6]
 8005074:	9300      	str	r3, [sp, #0]
 8005076:	460b      	mov	r3, r1
 8005078:	2100      	movs	r1, #0
 800507a:	2000      	movs	r0, #0
 800507c:	f7ff fe38 	bl	8004cf0 <Displ_FillArea>
}
 8005080:	bf00      	nop
 8005082:	3708      	adds	r7, #8
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}
 8005088:	200081d6 	.word	0x200081d6
 800508c:	200081d8 	.word	0x200081d8

08005090 <drawCircleHelper>:




void drawCircleHelper( int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color)
{
 8005090:	b590      	push	{r4, r7, lr}
 8005092:	b087      	sub	sp, #28
 8005094:	af00      	add	r7, sp, #0
 8005096:	4604      	mov	r4, r0
 8005098:	4608      	mov	r0, r1
 800509a:	4611      	mov	r1, r2
 800509c:	461a      	mov	r2, r3
 800509e:	4623      	mov	r3, r4
 80050a0:	80fb      	strh	r3, [r7, #6]
 80050a2:	4603      	mov	r3, r0
 80050a4:	80bb      	strh	r3, [r7, #4]
 80050a6:	460b      	mov	r3, r1
 80050a8:	807b      	strh	r3, [r7, #2]
 80050aa:	4613      	mov	r3, r2
 80050ac:	707b      	strb	r3, [r7, #1]
    int16_t f     = 1 - r;
 80050ae:	887b      	ldrh	r3, [r7, #2]
 80050b0:	f1c3 0301 	rsb	r3, r3, #1
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 80050b8:	2301      	movs	r3, #1
 80050ba:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 80050bc:	887b      	ldrh	r3, [r7, #2]
 80050be:	461a      	mov	r2, r3
 80050c0:	03d2      	lsls	r2, r2, #15
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	005b      	lsls	r3, r3, #1
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	827b      	strh	r3, [r7, #18]
    int16_t x     = 0;
 80050ca:	2300      	movs	r3, #0
 80050cc:	823b      	strh	r3, [r7, #16]
    int16_t y     = r;
 80050ce:	887b      	ldrh	r3, [r7, #2]
 80050d0:	81fb      	strh	r3, [r7, #14]

    while (x<y) {
 80050d2:	e095      	b.n	8005200 <drawCircleHelper+0x170>
        if (f >= 0) {
 80050d4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	db0e      	blt.n	80050fa <drawCircleHelper+0x6a>
            y--;
 80050dc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	3b01      	subs	r3, #1
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 80050e8:	8a7b      	ldrh	r3, [r7, #18]
 80050ea:	3302      	adds	r3, #2
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	827b      	strh	r3, [r7, #18]
            f     += ddF_y;
 80050f0:	8afa      	ldrh	r2, [r7, #22]
 80050f2:	8a7b      	ldrh	r3, [r7, #18]
 80050f4:	4413      	add	r3, r2
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 80050fa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80050fe:	b29b      	uxth	r3, r3
 8005100:	3301      	adds	r3, #1
 8005102:	b29b      	uxth	r3, r3
 8005104:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8005106:	8abb      	ldrh	r3, [r7, #20]
 8005108:	3302      	adds	r3, #2
 800510a:	b29b      	uxth	r3, r3
 800510c:	82bb      	strh	r3, [r7, #20]
        f     += ddF_x;
 800510e:	8afa      	ldrh	r2, [r7, #22]
 8005110:	8abb      	ldrh	r3, [r7, #20]
 8005112:	4413      	add	r3, r2
 8005114:	b29b      	uxth	r3, r3
 8005116:	82fb      	strh	r3, [r7, #22]
        if (cornername & 0x4) {
 8005118:	787b      	ldrb	r3, [r7, #1]
 800511a:	f003 0304 	and.w	r3, r3, #4
 800511e:	2b00      	cmp	r3, #0
 8005120:	d017      	beq.n	8005152 <drawCircleHelper+0xc2>
            Displ_Pixel(x0 + x, y0 + y, color);
 8005122:	88fa      	ldrh	r2, [r7, #6]
 8005124:	8a3b      	ldrh	r3, [r7, #16]
 8005126:	4413      	add	r3, r2
 8005128:	b298      	uxth	r0, r3
 800512a:	88ba      	ldrh	r2, [r7, #4]
 800512c:	89fb      	ldrh	r3, [r7, #14]
 800512e:	4413      	add	r3, r2
 8005130:	b29b      	uxth	r3, r3
 8005132:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005134:	4619      	mov	r1, r3
 8005136:	f7ff fe95 	bl	8004e64 <Displ_Pixel>
            Displ_Pixel(x0 + y, y0 + x, color);
 800513a:	88fa      	ldrh	r2, [r7, #6]
 800513c:	89fb      	ldrh	r3, [r7, #14]
 800513e:	4413      	add	r3, r2
 8005140:	b298      	uxth	r0, r3
 8005142:	88ba      	ldrh	r2, [r7, #4]
 8005144:	8a3b      	ldrh	r3, [r7, #16]
 8005146:	4413      	add	r3, r2
 8005148:	b29b      	uxth	r3, r3
 800514a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800514c:	4619      	mov	r1, r3
 800514e:	f7ff fe89 	bl	8004e64 <Displ_Pixel>
        }
        if (cornername & 0x2) {
 8005152:	787b      	ldrb	r3, [r7, #1]
 8005154:	f003 0302 	and.w	r3, r3, #2
 8005158:	2b00      	cmp	r3, #0
 800515a:	d017      	beq.n	800518c <drawCircleHelper+0xfc>
        	Displ_Pixel(x0 + x, y0 - y, color);
 800515c:	88fa      	ldrh	r2, [r7, #6]
 800515e:	8a3b      	ldrh	r3, [r7, #16]
 8005160:	4413      	add	r3, r2
 8005162:	b298      	uxth	r0, r3
 8005164:	88ba      	ldrh	r2, [r7, #4]
 8005166:	89fb      	ldrh	r3, [r7, #14]
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	b29b      	uxth	r3, r3
 800516c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800516e:	4619      	mov	r1, r3
 8005170:	f7ff fe78 	bl	8004e64 <Displ_Pixel>
        	Displ_Pixel(x0 + y, y0 - x, color);
 8005174:	88fa      	ldrh	r2, [r7, #6]
 8005176:	89fb      	ldrh	r3, [r7, #14]
 8005178:	4413      	add	r3, r2
 800517a:	b298      	uxth	r0, r3
 800517c:	88ba      	ldrh	r2, [r7, #4]
 800517e:	8a3b      	ldrh	r3, [r7, #16]
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	b29b      	uxth	r3, r3
 8005184:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005186:	4619      	mov	r1, r3
 8005188:	f7ff fe6c 	bl	8004e64 <Displ_Pixel>
        }
        if (cornername & 0x8) {
 800518c:	787b      	ldrb	r3, [r7, #1]
 800518e:	f003 0308 	and.w	r3, r3, #8
 8005192:	2b00      	cmp	r3, #0
 8005194:	d017      	beq.n	80051c6 <drawCircleHelper+0x136>
        	Displ_Pixel(x0 - y, y0 + x, color);
 8005196:	88fa      	ldrh	r2, [r7, #6]
 8005198:	89fb      	ldrh	r3, [r7, #14]
 800519a:	1ad3      	subs	r3, r2, r3
 800519c:	b298      	uxth	r0, r3
 800519e:	88ba      	ldrh	r2, [r7, #4]
 80051a0:	8a3b      	ldrh	r3, [r7, #16]
 80051a2:	4413      	add	r3, r2
 80051a4:	b29b      	uxth	r3, r3
 80051a6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80051a8:	4619      	mov	r1, r3
 80051aa:	f7ff fe5b 	bl	8004e64 <Displ_Pixel>
        	Displ_Pixel(x0 - x, y0 + y, color);
 80051ae:	88fa      	ldrh	r2, [r7, #6]
 80051b0:	8a3b      	ldrh	r3, [r7, #16]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	b298      	uxth	r0, r3
 80051b6:	88ba      	ldrh	r2, [r7, #4]
 80051b8:	89fb      	ldrh	r3, [r7, #14]
 80051ba:	4413      	add	r3, r2
 80051bc:	b29b      	uxth	r3, r3
 80051be:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80051c0:	4619      	mov	r1, r3
 80051c2:	f7ff fe4f 	bl	8004e64 <Displ_Pixel>
        }
        if (cornername & 0x1) {
 80051c6:	787b      	ldrb	r3, [r7, #1]
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d017      	beq.n	8005200 <drawCircleHelper+0x170>
        	Displ_Pixel(x0 - y, y0 - x, color);
 80051d0:	88fa      	ldrh	r2, [r7, #6]
 80051d2:	89fb      	ldrh	r3, [r7, #14]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	b298      	uxth	r0, r3
 80051d8:	88ba      	ldrh	r2, [r7, #4]
 80051da:	8a3b      	ldrh	r3, [r7, #16]
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	b29b      	uxth	r3, r3
 80051e0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80051e2:	4619      	mov	r1, r3
 80051e4:	f7ff fe3e 	bl	8004e64 <Displ_Pixel>
        	Displ_Pixel(x0 - x, y0 - y, color);
 80051e8:	88fa      	ldrh	r2, [r7, #6]
 80051ea:	8a3b      	ldrh	r3, [r7, #16]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	b298      	uxth	r0, r3
 80051f0:	88ba      	ldrh	r2, [r7, #4]
 80051f2:	89fb      	ldrh	r3, [r7, #14]
 80051f4:	1ad3      	subs	r3, r2, r3
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80051fa:	4619      	mov	r1, r3
 80051fc:	f7ff fe32 	bl	8004e64 <Displ_Pixel>
    while (x<y) {
 8005200:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8005204:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005208:	429a      	cmp	r2, r3
 800520a:	f6ff af63 	blt.w	80050d4 <drawCircleHelper+0x44>
        }
    }
}
 800520e:	bf00      	nop
 8005210:	bf00      	nop
 8005212:	371c      	adds	r7, #28
 8005214:	46bd      	mov	sp, r7
 8005216:	bd90      	pop	{r4, r7, pc}

08005218 <fillCircleHelper>:




void fillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint16_t color)
{
 8005218:	b590      	push	{r4, r7, lr}
 800521a:	b089      	sub	sp, #36	; 0x24
 800521c:	af02      	add	r7, sp, #8
 800521e:	4604      	mov	r4, r0
 8005220:	4608      	mov	r0, r1
 8005222:	4611      	mov	r1, r2
 8005224:	461a      	mov	r2, r3
 8005226:	4623      	mov	r3, r4
 8005228:	80fb      	strh	r3, [r7, #6]
 800522a:	4603      	mov	r3, r0
 800522c:	80bb      	strh	r3, [r7, #4]
 800522e:	460b      	mov	r3, r1
 8005230:	807b      	strh	r3, [r7, #2]
 8005232:	4613      	mov	r3, r2
 8005234:	707b      	strb	r3, [r7, #1]
	int16_t f     = 1 - r;
 8005236:	887b      	ldrh	r3, [r7, #2]
 8005238:	f1c3 0301 	rsb	r3, r3, #1
 800523c:	b29b      	uxth	r3, r3
 800523e:	82fb      	strh	r3, [r7, #22]
  int16_t ddF_x = 1;
 8005240:	2301      	movs	r3, #1
 8005242:	82bb      	strh	r3, [r7, #20]
  int16_t ddF_y = -2 * r;
 8005244:	887b      	ldrh	r3, [r7, #2]
 8005246:	461a      	mov	r2, r3
 8005248:	03d2      	lsls	r2, r2, #15
 800524a:	1ad3      	subs	r3, r2, r3
 800524c:	005b      	lsls	r3, r3, #1
 800524e:	b29b      	uxth	r3, r3
 8005250:	827b      	strh	r3, [r7, #18]
  int16_t x     = 0;
 8005252:	2300      	movs	r3, #0
 8005254:	823b      	strh	r3, [r7, #16]
  int16_t y     = r;
 8005256:	887b      	ldrh	r3, [r7, #2]
 8005258:	81fb      	strh	r3, [r7, #14]

  while (x<y) {
 800525a:	e0a7      	b.n	80053ac <fillCircleHelper+0x194>
    if (f >= 0) {
 800525c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005260:	2b00      	cmp	r3, #0
 8005262:	db0e      	blt.n	8005282 <fillCircleHelper+0x6a>
      y--;
 8005264:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005268:	b29b      	uxth	r3, r3
 800526a:	3b01      	subs	r3, #1
 800526c:	b29b      	uxth	r3, r3
 800526e:	81fb      	strh	r3, [r7, #14]
      ddF_y += 2;
 8005270:	8a7b      	ldrh	r3, [r7, #18]
 8005272:	3302      	adds	r3, #2
 8005274:	b29b      	uxth	r3, r3
 8005276:	827b      	strh	r3, [r7, #18]
      f     += ddF_y;
 8005278:	8afa      	ldrh	r2, [r7, #22]
 800527a:	8a7b      	ldrh	r3, [r7, #18]
 800527c:	4413      	add	r3, r2
 800527e:	b29b      	uxth	r3, r3
 8005280:	82fb      	strh	r3, [r7, #22]
    }
    x++;
 8005282:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005286:	b29b      	uxth	r3, r3
 8005288:	3301      	adds	r3, #1
 800528a:	b29b      	uxth	r3, r3
 800528c:	823b      	strh	r3, [r7, #16]
    ddF_x += 2;
 800528e:	8abb      	ldrh	r3, [r7, #20]
 8005290:	3302      	adds	r3, #2
 8005292:	b29b      	uxth	r3, r3
 8005294:	82bb      	strh	r3, [r7, #20]
    f     += ddF_x;
 8005296:	8afa      	ldrh	r2, [r7, #22]
 8005298:	8abb      	ldrh	r3, [r7, #20]
 800529a:	4413      	add	r3, r2
 800529c:	b29b      	uxth	r3, r3
 800529e:	82fb      	strh	r3, [r7, #22]

    if (cornername & 0x1) {
 80052a0:	787b      	ldrb	r3, [r7, #1]
 80052a2:	f003 0301 	and.w	r3, r3, #1
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d03d      	beq.n	8005326 <fillCircleHelper+0x10e>
    	 Displ_Line(x0+x, y0-y, x0+x, y0+y+1+delta, color);
 80052aa:	88fa      	ldrh	r2, [r7, #6]
 80052ac:	8a3b      	ldrh	r3, [r7, #16]
 80052ae:	4413      	add	r3, r2
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	b218      	sxth	r0, r3
 80052b4:	88ba      	ldrh	r2, [r7, #4]
 80052b6:	89fb      	ldrh	r3, [r7, #14]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	b219      	sxth	r1, r3
 80052be:	88fa      	ldrh	r2, [r7, #6]
 80052c0:	8a3b      	ldrh	r3, [r7, #16]
 80052c2:	4413      	add	r3, r2
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	b21c      	sxth	r4, r3
 80052c8:	88ba      	ldrh	r2, [r7, #4]
 80052ca:	89fb      	ldrh	r3, [r7, #14]
 80052cc:	4413      	add	r3, r2
 80052ce:	b29a      	uxth	r2, r3
 80052d0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80052d2:	4413      	add	r3, r2
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	3301      	adds	r3, #1
 80052d8:	b29b      	uxth	r3, r3
 80052da:	b21a      	sxth	r2, r3
 80052dc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80052de:	9300      	str	r3, [sp, #0]
 80052e0:	4613      	mov	r3, r2
 80052e2:	4622      	mov	r2, r4
 80052e4:	f000 f8a1 	bl	800542a <Displ_Line>
    	 Displ_Line(x0+y, y0-x,x0+y, y0+x+1+delta, color);
 80052e8:	88fa      	ldrh	r2, [r7, #6]
 80052ea:	89fb      	ldrh	r3, [r7, #14]
 80052ec:	4413      	add	r3, r2
 80052ee:	b29b      	uxth	r3, r3
 80052f0:	b218      	sxth	r0, r3
 80052f2:	88ba      	ldrh	r2, [r7, #4]
 80052f4:	8a3b      	ldrh	r3, [r7, #16]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	b219      	sxth	r1, r3
 80052fc:	88fa      	ldrh	r2, [r7, #6]
 80052fe:	89fb      	ldrh	r3, [r7, #14]
 8005300:	4413      	add	r3, r2
 8005302:	b29b      	uxth	r3, r3
 8005304:	b21c      	sxth	r4, r3
 8005306:	88ba      	ldrh	r2, [r7, #4]
 8005308:	8a3b      	ldrh	r3, [r7, #16]
 800530a:	4413      	add	r3, r2
 800530c:	b29a      	uxth	r2, r3
 800530e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005310:	4413      	add	r3, r2
 8005312:	b29b      	uxth	r3, r3
 8005314:	3301      	adds	r3, #1
 8005316:	b29b      	uxth	r3, r3
 8005318:	b21a      	sxth	r2, r3
 800531a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800531c:	9300      	str	r3, [sp, #0]
 800531e:	4613      	mov	r3, r2
 8005320:	4622      	mov	r2, r4
 8005322:	f000 f882 	bl	800542a <Displ_Line>
    }
    if (cornername & 0x2) {
 8005326:	787b      	ldrb	r3, [r7, #1]
 8005328:	f003 0302 	and.w	r3, r3, #2
 800532c:	2b00      	cmp	r3, #0
 800532e:	d03d      	beq.n	80053ac <fillCircleHelper+0x194>
      Displ_Line(x0-x, y0-y, x0-x, y0+y+1+delta, color);
 8005330:	88fa      	ldrh	r2, [r7, #6]
 8005332:	8a3b      	ldrh	r3, [r7, #16]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	b29b      	uxth	r3, r3
 8005338:	b218      	sxth	r0, r3
 800533a:	88ba      	ldrh	r2, [r7, #4]
 800533c:	89fb      	ldrh	r3, [r7, #14]
 800533e:	1ad3      	subs	r3, r2, r3
 8005340:	b29b      	uxth	r3, r3
 8005342:	b219      	sxth	r1, r3
 8005344:	88fa      	ldrh	r2, [r7, #6]
 8005346:	8a3b      	ldrh	r3, [r7, #16]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	b29b      	uxth	r3, r3
 800534c:	b21c      	sxth	r4, r3
 800534e:	88ba      	ldrh	r2, [r7, #4]
 8005350:	89fb      	ldrh	r3, [r7, #14]
 8005352:	4413      	add	r3, r2
 8005354:	b29a      	uxth	r2, r3
 8005356:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005358:	4413      	add	r3, r2
 800535a:	b29b      	uxth	r3, r3
 800535c:	3301      	adds	r3, #1
 800535e:	b29b      	uxth	r3, r3
 8005360:	b21a      	sxth	r2, r3
 8005362:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005364:	9300      	str	r3, [sp, #0]
 8005366:	4613      	mov	r3, r2
 8005368:	4622      	mov	r2, r4
 800536a:	f000 f85e 	bl	800542a <Displ_Line>
      Displ_Line(x0-y, y0-x, x0-y, y0+x+1+delta, color);
 800536e:	88fa      	ldrh	r2, [r7, #6]
 8005370:	89fb      	ldrh	r3, [r7, #14]
 8005372:	1ad3      	subs	r3, r2, r3
 8005374:	b29b      	uxth	r3, r3
 8005376:	b218      	sxth	r0, r3
 8005378:	88ba      	ldrh	r2, [r7, #4]
 800537a:	8a3b      	ldrh	r3, [r7, #16]
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	b29b      	uxth	r3, r3
 8005380:	b219      	sxth	r1, r3
 8005382:	88fa      	ldrh	r2, [r7, #6]
 8005384:	89fb      	ldrh	r3, [r7, #14]
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	b29b      	uxth	r3, r3
 800538a:	b21c      	sxth	r4, r3
 800538c:	88ba      	ldrh	r2, [r7, #4]
 800538e:	8a3b      	ldrh	r3, [r7, #16]
 8005390:	4413      	add	r3, r2
 8005392:	b29a      	uxth	r2, r3
 8005394:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005396:	4413      	add	r3, r2
 8005398:	b29b      	uxth	r3, r3
 800539a:	3301      	adds	r3, #1
 800539c:	b29b      	uxth	r3, r3
 800539e:	b21a      	sxth	r2, r3
 80053a0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80053a2:	9300      	str	r3, [sp, #0]
 80053a4:	4613      	mov	r3, r2
 80053a6:	4622      	mov	r2, r4
 80053a8:	f000 f83f 	bl	800542a <Displ_Line>
  while (x<y) {
 80053ac:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80053b0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	f6ff af51 	blt.w	800525c <fillCircleHelper+0x44>
    }
  }
}
 80053ba:	bf00      	nop
 80053bc:	bf00      	nop
 80053be:	371c      	adds	r7, #28
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bd90      	pop	{r4, r7, pc}

080053c4 <Displ_fillCircle>:





void Displ_fillCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 80053c4:	b590      	push	{r4, r7, lr}
 80053c6:	b085      	sub	sp, #20
 80053c8:	af02      	add	r7, sp, #8
 80053ca:	4604      	mov	r4, r0
 80053cc:	4608      	mov	r0, r1
 80053ce:	4611      	mov	r1, r2
 80053d0:	461a      	mov	r2, r3
 80053d2:	4623      	mov	r3, r4
 80053d4:	80fb      	strh	r3, [r7, #6]
 80053d6:	4603      	mov	r3, r0
 80053d8:	80bb      	strh	r3, [r7, #4]
 80053da:	460b      	mov	r3, r1
 80053dc:	807b      	strh	r3, [r7, #2]
 80053de:	4613      	mov	r3, r2
 80053e0:	803b      	strh	r3, [r7, #0]
    Displ_Line(x0, y0-r, x0, y0+r, color);
 80053e2:	88ba      	ldrh	r2, [r7, #4]
 80053e4:	887b      	ldrh	r3, [r7, #2]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	b219      	sxth	r1, r3
 80053ec:	88ba      	ldrh	r2, [r7, #4]
 80053ee:	887b      	ldrh	r3, [r7, #2]
 80053f0:	4413      	add	r3, r2
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	b21c      	sxth	r4, r3
 80053f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80053fa:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80053fe:	883b      	ldrh	r3, [r7, #0]
 8005400:	9300      	str	r3, [sp, #0]
 8005402:	4623      	mov	r3, r4
 8005404:	f000 f811 	bl	800542a <Displ_Line>
    fillCircleHelper(x0, y0, r, 3, 0, color);
 8005408:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800540c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005410:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005414:	883b      	ldrh	r3, [r7, #0]
 8005416:	9301      	str	r3, [sp, #4]
 8005418:	2300      	movs	r3, #0
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	2303      	movs	r3, #3
 800541e:	f7ff fefb 	bl	8005218 <fillCircleHelper>
}
 8005422:	bf00      	nop
 8005424:	370c      	adds	r7, #12
 8005426:	46bd      	mov	sp, r7
 8005428:	bd90      	pop	{r4, r7, pc}

0800542a <Displ_Line>:

/************************************************************************
 * @brief	draws a line from "x0","y0" to "x1","y1" of the given "color"
 ************************************************************************/
void Displ_Line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 800542a:	b590      	push	{r4, r7, lr}
 800542c:	b08b      	sub	sp, #44	; 0x2c
 800542e:	af02      	add	r7, sp, #8
 8005430:	4604      	mov	r4, r0
 8005432:	4608      	mov	r0, r1
 8005434:	4611      	mov	r1, r2
 8005436:	461a      	mov	r2, r3
 8005438:	4623      	mov	r3, r4
 800543a:	80fb      	strh	r3, [r7, #6]
 800543c:	4603      	mov	r3, r0
 800543e:	80bb      	strh	r3, [r7, #4]
 8005440:	460b      	mov	r3, r1
 8005442:	807b      	strh	r3, [r7, #2]
 8005444:	4613      	mov	r3, r2
 8005446:	803b      	strh	r3, [r7, #0]
	int16_t l,x,steep,ystep,err,dx, dy;

    if (x0==x1){  // fast solve vertical lines
 8005448:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800544c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005450:	429a      	cmp	r2, r3
 8005452:	d123      	bne.n	800549c <Displ_Line+0x72>
    	if (y1>y0){
 8005454:	f9b7 2000 	ldrsh.w	r2, [r7]
 8005458:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800545c:	429a      	cmp	r2, r3
 800545e:	dd0e      	ble.n	800547e <Displ_Line+0x54>
    		Displ_FillArea(x0, y0, 1, y1-y0+1, color);
 8005460:	88f8      	ldrh	r0, [r7, #6]
 8005462:	88b9      	ldrh	r1, [r7, #4]
 8005464:	883a      	ldrh	r2, [r7, #0]
 8005466:	88bb      	ldrh	r3, [r7, #4]
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	b29b      	uxth	r3, r3
 800546c:	3301      	adds	r3, #1
 800546e:	b29a      	uxth	r2, r3
 8005470:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005472:	9300      	str	r3, [sp, #0]
 8005474:	4613      	mov	r3, r2
 8005476:	2201      	movs	r2, #1
 8005478:	f7ff fc3a 	bl	8004cf0 <Displ_FillArea>
    	}
    	else {
    		Displ_FillArea(x0, y1, 1, y0-y1+1, color);
    	}
    	return;
 800547c:	e103      	b.n	8005686 <Displ_Line+0x25c>
    		Displ_FillArea(x0, y1, 1, y0-y1+1, color);
 800547e:	88f8      	ldrh	r0, [r7, #6]
 8005480:	8839      	ldrh	r1, [r7, #0]
 8005482:	88ba      	ldrh	r2, [r7, #4]
 8005484:	883b      	ldrh	r3, [r7, #0]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	b29b      	uxth	r3, r3
 800548a:	3301      	adds	r3, #1
 800548c:	b29a      	uxth	r2, r3
 800548e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005490:	9300      	str	r3, [sp, #0]
 8005492:	4613      	mov	r3, r2
 8005494:	2201      	movs	r2, #1
 8005496:	f7ff fc2b 	bl	8004cf0 <Displ_FillArea>
    	return;
 800549a:	e0f4      	b.n	8005686 <Displ_Line+0x25c>
    }
    if (y0==y1){ // fast solve horizontal lines
 800549c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80054a0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d121      	bne.n	80054ec <Displ_Line+0xc2>
    	if (x1>x0)
 80054a8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80054ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	dd0d      	ble.n	80054d0 <Displ_Line+0xa6>
    		Displ_FillArea(x0, y0, x1-x0+1, 1, color);
 80054b4:	88f8      	ldrh	r0, [r7, #6]
 80054b6:	88b9      	ldrh	r1, [r7, #4]
 80054b8:	887a      	ldrh	r2, [r7, #2]
 80054ba:	88fb      	ldrh	r3, [r7, #6]
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	b29b      	uxth	r3, r3
 80054c0:	3301      	adds	r3, #1
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80054c6:	9300      	str	r3, [sp, #0]
 80054c8:	2301      	movs	r3, #1
 80054ca:	f7ff fc11 	bl	8004cf0 <Displ_FillArea>
    	else
    		Displ_FillArea(x1, y1, x0-x1+1, 1, color);
    	return;
 80054ce:	e0da      	b.n	8005686 <Displ_Line+0x25c>
    		Displ_FillArea(x1, y1, x0-x1+1, 1, color);
 80054d0:	8878      	ldrh	r0, [r7, #2]
 80054d2:	8839      	ldrh	r1, [r7, #0]
 80054d4:	88fa      	ldrh	r2, [r7, #6]
 80054d6:	887b      	ldrh	r3, [r7, #2]
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	b29b      	uxth	r3, r3
 80054dc:	3301      	adds	r3, #1
 80054de:	b29a      	uxth	r2, r3
 80054e0:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80054e2:	9300      	str	r3, [sp, #0]
 80054e4:	2301      	movs	r3, #1
 80054e6:	f7ff fc03 	bl	8004cf0 <Displ_FillArea>
    	return;
 80054ea:	e0cc      	b.n	8005686 <Displ_Line+0x25c>
    }

    steep = (y1>y0 ? y1-y0 : y0-y1) > (x1>x0 ? x1-x0 : x0-x1);
 80054ec:	f9b7 2000 	ldrsh.w	r2, [r7]
 80054f0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80054f4:	429a      	cmp	r2, r3
 80054f6:	dd05      	ble.n	8005504 <Displ_Line+0xda>
 80054f8:	f9b7 2000 	ldrsh.w	r2, [r7]
 80054fc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8005500:	1ad2      	subs	r2, r2, r3
 8005502:	e004      	b.n	800550e <Displ_Line+0xe4>
 8005504:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005508:	f9b7 3000 	ldrsh.w	r3, [r7]
 800550c:	1ad2      	subs	r2, r2, r3
 800550e:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8005512:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005516:	4299      	cmp	r1, r3
 8005518:	dd05      	ble.n	8005526 <Displ_Line+0xfc>
 800551a:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 800551e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005522:	1acb      	subs	r3, r1, r3
 8005524:	e004      	b.n	8005530 <Displ_Line+0x106>
 8005526:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800552a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800552e:	1acb      	subs	r3, r1, r3
 8005530:	429a      	cmp	r2, r3
 8005532:	bfcc      	ite	gt
 8005534:	2301      	movgt	r3, #1
 8005536:	2300      	movle	r3, #0
 8005538:	b2db      	uxtb	r3, r3
 800553a:	82bb      	strh	r3, [r7, #20]

    if (steep) {
 800553c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00b      	beq.n	800555c <Displ_Line+0x132>
        _swap_int16_t(x0, y0);
 8005544:	88fb      	ldrh	r3, [r7, #6]
 8005546:	827b      	strh	r3, [r7, #18]
 8005548:	88bb      	ldrh	r3, [r7, #4]
 800554a:	80fb      	strh	r3, [r7, #6]
 800554c:	8a7b      	ldrh	r3, [r7, #18]
 800554e:	80bb      	strh	r3, [r7, #4]
        _swap_int16_t(x1, y1);
 8005550:	887b      	ldrh	r3, [r7, #2]
 8005552:	823b      	strh	r3, [r7, #16]
 8005554:	883b      	ldrh	r3, [r7, #0]
 8005556:	807b      	strh	r3, [r7, #2]
 8005558:	8a3b      	ldrh	r3, [r7, #16]
 800555a:	803b      	strh	r3, [r7, #0]
    }

    if (x0 > x1) {
 800555c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005560:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005564:	429a      	cmp	r2, r3
 8005566:	dd0b      	ble.n	8005580 <Displ_Line+0x156>
        _swap_int16_t(x0, x1);
 8005568:	88fb      	ldrh	r3, [r7, #6]
 800556a:	81fb      	strh	r3, [r7, #14]
 800556c:	887b      	ldrh	r3, [r7, #2]
 800556e:	80fb      	strh	r3, [r7, #6]
 8005570:	89fb      	ldrh	r3, [r7, #14]
 8005572:	807b      	strh	r3, [r7, #2]
        _swap_int16_t(y0, y1);
 8005574:	88bb      	ldrh	r3, [r7, #4]
 8005576:	81bb      	strh	r3, [r7, #12]
 8005578:	883b      	ldrh	r3, [r7, #0]
 800557a:	80bb      	strh	r3, [r7, #4]
 800557c:	89bb      	ldrh	r3, [r7, #12]
 800557e:	803b      	strh	r3, [r7, #0]
    }

    dx = x1 - x0;
 8005580:	887a      	ldrh	r2, [r7, #2]
 8005582:	88fb      	ldrh	r3, [r7, #6]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	b29b      	uxth	r3, r3
 8005588:	817b      	strh	r3, [r7, #10]
    err = dx >> 1;
 800558a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800558e:	105b      	asrs	r3, r3, #1
 8005590:	833b      	strh	r3, [r7, #24]
    if (y0 < y1) {
 8005592:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8005596:	f9b7 3000 	ldrsh.w	r3, [r7]
 800559a:	429a      	cmp	r2, r3
 800559c:	da07      	bge.n	80055ae <Displ_Line+0x184>
        dy = y1-y0;
 800559e:	883a      	ldrh	r2, [r7, #0]
 80055a0:	88bb      	ldrh	r3, [r7, #4]
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	82fb      	strh	r3, [r7, #22]
        ystep =  1 ;
 80055a8:	2301      	movs	r3, #1
 80055aa:	837b      	strh	r3, [r7, #26]
 80055ac:	e007      	b.n	80055be <Displ_Line+0x194>
    } else {
        dy = y0-y1;
 80055ae:	88ba      	ldrh	r2, [r7, #4]
 80055b0:	883b      	ldrh	r3, [r7, #0]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	82fb      	strh	r3, [r7, #22]
        ystep =  -1 ;
 80055b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80055bc:	837b      	strh	r3, [r7, #26]
    }

    l=00;
 80055be:	2300      	movs	r3, #0
 80055c0:	83fb      	strh	r3, [r7, #30]
    for (x=x0; x<=x1; x++) {
 80055c2:	88fb      	ldrh	r3, [r7, #6]
 80055c4:	83bb      	strh	r3, [r7, #28]
 80055c6:	e03a      	b.n	800563e <Displ_Line+0x214>
    	l++;
 80055c8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	3301      	adds	r3, #1
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	83fb      	strh	r3, [r7, #30]
        err -= dy;
 80055d4:	8b3a      	ldrh	r2, [r7, #24]
 80055d6:	8afb      	ldrh	r3, [r7, #22]
 80055d8:	1ad3      	subs	r3, r2, r3
 80055da:	b29b      	uxth	r3, r3
 80055dc:	833b      	strh	r3, [r7, #24]
        if (err < 0) {
 80055de:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	da25      	bge.n	8005632 <Displ_Line+0x208>
        	if (steep) {
 80055e6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d009      	beq.n	8005602 <Displ_Line+0x1d8>
        		Displ_FillArea(y0, x0, 1, l, color);
 80055ee:	88b8      	ldrh	r0, [r7, #4]
 80055f0:	88f9      	ldrh	r1, [r7, #6]
 80055f2:	8bfa      	ldrh	r2, [r7, #30]
 80055f4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80055f6:	9300      	str	r3, [sp, #0]
 80055f8:	4613      	mov	r3, r2
 80055fa:	2201      	movs	r2, #1
 80055fc:	f7ff fb78 	bl	8004cf0 <Displ_FillArea>
 8005600:	e007      	b.n	8005612 <Displ_Line+0x1e8>
            } else {
            	Displ_FillArea(x0, y0, l, 1, color);
 8005602:	88f8      	ldrh	r0, [r7, #6]
 8005604:	88b9      	ldrh	r1, [r7, #4]
 8005606:	8bfa      	ldrh	r2, [r7, #30]
 8005608:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800560a:	9300      	str	r3, [sp, #0]
 800560c:	2301      	movs	r3, #1
 800560e:	f7ff fb6f 	bl	8004cf0 <Displ_FillArea>
            }
            y0 += ystep;
 8005612:	88ba      	ldrh	r2, [r7, #4]
 8005614:	8b7b      	ldrh	r3, [r7, #26]
 8005616:	4413      	add	r3, r2
 8005618:	b29b      	uxth	r3, r3
 800561a:	80bb      	strh	r3, [r7, #4]
            l=0;
 800561c:	2300      	movs	r3, #0
 800561e:	83fb      	strh	r3, [r7, #30]
            x0=x+1;
 8005620:	8bbb      	ldrh	r3, [r7, #28]
 8005622:	3301      	adds	r3, #1
 8005624:	b29b      	uxth	r3, r3
 8005626:	80fb      	strh	r3, [r7, #6]
            err += dx;
 8005628:	8b3a      	ldrh	r2, [r7, #24]
 800562a:	897b      	ldrh	r3, [r7, #10]
 800562c:	4413      	add	r3, r2
 800562e:	b29b      	uxth	r3, r3
 8005630:	833b      	strh	r3, [r7, #24]
    for (x=x0; x<=x1; x++) {
 8005632:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8005636:	b29b      	uxth	r3, r3
 8005638:	3301      	adds	r3, #1
 800563a:	b29b      	uxth	r3, r3
 800563c:	83bb      	strh	r3, [r7, #28]
 800563e:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8005642:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005646:	429a      	cmp	r2, r3
 8005648:	ddbe      	ble.n	80055c8 <Displ_Line+0x19e>
        }
    }
    if (l!=0){
 800564a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d019      	beq.n	8005686 <Displ_Line+0x25c>
    	if (steep) {
 8005652:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00b      	beq.n	8005672 <Displ_Line+0x248>
    		Displ_FillArea(y0, x0, 1, l-1, color);
 800565a:	88b8      	ldrh	r0, [r7, #4]
 800565c:	88f9      	ldrh	r1, [r7, #6]
 800565e:	8bfb      	ldrh	r3, [r7, #30]
 8005660:	3b01      	subs	r3, #1
 8005662:	b29a      	uxth	r2, r3
 8005664:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005666:	9300      	str	r3, [sp, #0]
 8005668:	4613      	mov	r3, r2
 800566a:	2201      	movs	r2, #1
 800566c:	f7ff fb40 	bl	8004cf0 <Displ_FillArea>
 8005670:	e009      	b.n	8005686 <Displ_Line+0x25c>
    	} else {
    		Displ_FillArea(x0, y0, l-1,1, color);
 8005672:	88f8      	ldrh	r0, [r7, #6]
 8005674:	88b9      	ldrh	r1, [r7, #4]
 8005676:	8bfb      	ldrh	r3, [r7, #30]
 8005678:	3b01      	subs	r3, #1
 800567a:	b29a      	uxth	r2, r3
 800567c:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800567e:	9300      	str	r3, [sp, #0]
 8005680:	2301      	movs	r3, #1
 8005682:	f7ff fb35 	bl	8004cf0 <Displ_FillArea>
    	}
    }
}
 8005686:	3724      	adds	r7, #36	; 0x24
 8005688:	46bd      	mov	sp, r7
 800568a:	bd90      	pop	{r4, r7, pc}

0800568c <Displ_Border>:
 * @params	x, y	top left corner
 * 			w, h	width and height
 * 			t		border thickness
 * 			color	border color, inner part unchanged
 ***********************/
void Displ_Border(int16_t x, int16_t y, int16_t w, int16_t h, int16_t t,  uint16_t color){
 800568c:	b590      	push	{r4, r7, lr}
 800568e:	b085      	sub	sp, #20
 8005690:	af02      	add	r7, sp, #8
 8005692:	4604      	mov	r4, r0
 8005694:	4608      	mov	r0, r1
 8005696:	4611      	mov	r1, r2
 8005698:	461a      	mov	r2, r3
 800569a:	4623      	mov	r3, r4
 800569c:	80fb      	strh	r3, [r7, #6]
 800569e:	4603      	mov	r3, r0
 80056a0:	80bb      	strh	r3, [r7, #4]
 80056a2:	460b      	mov	r3, r1
 80056a4:	807b      	strh	r3, [r7, #2]
 80056a6:	4613      	mov	r3, r2
 80056a8:	803b      	strh	r3, [r7, #0]
	Displ_FillArea(x, y, w, t, color);
 80056aa:	88f8      	ldrh	r0, [r7, #6]
 80056ac:	88b9      	ldrh	r1, [r7, #4]
 80056ae:	887a      	ldrh	r2, [r7, #2]
 80056b0:	8b3c      	ldrh	r4, [r7, #24]
 80056b2:	8bbb      	ldrh	r3, [r7, #28]
 80056b4:	9300      	str	r3, [sp, #0]
 80056b6:	4623      	mov	r3, r4
 80056b8:	f7ff fb1a 	bl	8004cf0 <Displ_FillArea>
	Displ_FillArea(x, y+h-t, w, t, color);
 80056bc:	88f8      	ldrh	r0, [r7, #6]
 80056be:	88ba      	ldrh	r2, [r7, #4]
 80056c0:	883b      	ldrh	r3, [r7, #0]
 80056c2:	4413      	add	r3, r2
 80056c4:	b29a      	uxth	r2, r3
 80056c6:	8b3b      	ldrh	r3, [r7, #24]
 80056c8:	1ad3      	subs	r3, r2, r3
 80056ca:	b299      	uxth	r1, r3
 80056cc:	887a      	ldrh	r2, [r7, #2]
 80056ce:	8b3c      	ldrh	r4, [r7, #24]
 80056d0:	8bbb      	ldrh	r3, [r7, #28]
 80056d2:	9300      	str	r3, [sp, #0]
 80056d4:	4623      	mov	r3, r4
 80056d6:	f7ff fb0b 	bl	8004cf0 <Displ_FillArea>
	Displ_FillArea(x, y, t, h, color);
 80056da:	88f8      	ldrh	r0, [r7, #6]
 80056dc:	88b9      	ldrh	r1, [r7, #4]
 80056de:	8b3a      	ldrh	r2, [r7, #24]
 80056e0:	883c      	ldrh	r4, [r7, #0]
 80056e2:	8bbb      	ldrh	r3, [r7, #28]
 80056e4:	9300      	str	r3, [sp, #0]
 80056e6:	4623      	mov	r3, r4
 80056e8:	f7ff fb02 	bl	8004cf0 <Displ_FillArea>
	Displ_FillArea(x+w-t, y, t, h, color);
 80056ec:	88fa      	ldrh	r2, [r7, #6]
 80056ee:	887b      	ldrh	r3, [r7, #2]
 80056f0:	4413      	add	r3, r2
 80056f2:	b29a      	uxth	r2, r3
 80056f4:	8b3b      	ldrh	r3, [r7, #24]
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	b298      	uxth	r0, r3
 80056fa:	88b9      	ldrh	r1, [r7, #4]
 80056fc:	8b3a      	ldrh	r2, [r7, #24]
 80056fe:	883c      	ldrh	r4, [r7, #0]
 8005700:	8bbb      	ldrh	r3, [r7, #28]
 8005702:	9300      	str	r3, [sp, #0]
 8005704:	4623      	mov	r3, r4
 8005706:	f7ff faf3 	bl	8004cf0 <Displ_FillArea>
}
 800570a:	bf00      	nop
 800570c:	370c      	adds	r7, #12
 800570e:	46bd      	mov	sp, r7
 8005710:	bd90      	pop	{r4, r7, pc}

08005712 <Displ_drawTriangle>:




void Displ_drawTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 8005712:	b590      	push	{r4, r7, lr}
 8005714:	b085      	sub	sp, #20
 8005716:	af02      	add	r7, sp, #8
 8005718:	4604      	mov	r4, r0
 800571a:	4608      	mov	r0, r1
 800571c:	4611      	mov	r1, r2
 800571e:	461a      	mov	r2, r3
 8005720:	4623      	mov	r3, r4
 8005722:	80fb      	strh	r3, [r7, #6]
 8005724:	4603      	mov	r3, r0
 8005726:	80bb      	strh	r3, [r7, #4]
 8005728:	460b      	mov	r3, r1
 800572a:	807b      	strh	r3, [r7, #2]
 800572c:	4613      	mov	r3, r2
 800572e:	803b      	strh	r3, [r7, #0]
    Displ_Line(x0, y0, x1, y1, color);
 8005730:	f9b7 4000 	ldrsh.w	r4, [r7]
 8005734:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8005738:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800573c:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005740:	8c3b      	ldrh	r3, [r7, #32]
 8005742:	9300      	str	r3, [sp, #0]
 8005744:	4623      	mov	r3, r4
 8005746:	f7ff fe70 	bl	800542a <Displ_Line>
    Displ_Line(x1, y1, x2, y2, color);
 800574a:	f9b7 401c 	ldrsh.w	r4, [r7, #28]
 800574e:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8005752:	f9b7 1000 	ldrsh.w	r1, [r7]
 8005756:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 800575a:	8c3b      	ldrh	r3, [r7, #32]
 800575c:	9300      	str	r3, [sp, #0]
 800575e:	4623      	mov	r3, r4
 8005760:	f7ff fe63 	bl	800542a <Displ_Line>
    Displ_Line(x2, y2, x0, y0, color);
 8005764:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8005768:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800576c:	f9b7 101c 	ldrsh.w	r1, [r7, #28]
 8005770:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8005774:	8c3b      	ldrh	r3, [r7, #32]
 8005776:	9300      	str	r3, [sp, #0]
 8005778:	4623      	mov	r3, r4
 800577a:	f7ff fe56 	bl	800542a <Displ_Line>
}
 800577e:	bf00      	nop
 8005780:	370c      	adds	r7, #12
 8005782:	46bd      	mov	sp, r7
 8005784:	bd90      	pop	{r4, r7, pc}

08005786 <Displ_fillTriangle>:




void Displ_fillTriangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, int16_t x2, int16_t y2, uint16_t color)
{
 8005786:	b590      	push	{r4, r7, lr}
 8005788:	b091      	sub	sp, #68	; 0x44
 800578a:	af02      	add	r7, sp, #8
 800578c:	4604      	mov	r4, r0
 800578e:	4608      	mov	r0, r1
 8005790:	4611      	mov	r1, r2
 8005792:	461a      	mov	r2, r3
 8005794:	4623      	mov	r3, r4
 8005796:	80fb      	strh	r3, [r7, #6]
 8005798:	4603      	mov	r3, r0
 800579a:	80bb      	strh	r3, [r7, #4]
 800579c:	460b      	mov	r3, r1
 800579e:	807b      	strh	r3, [r7, #2]
 80057a0:	4613      	mov	r3, r2
 80057a2:	803b      	strh	r3, [r7, #0]

    int16_t a, b, y, last;

    // Sort coordinates by Y order (y2 >= y1 >= y0)
    if (y0 > y1) {
 80057a4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80057a8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	dd0b      	ble.n	80057c8 <Displ_fillTriangle+0x42>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 80057b0:	88bb      	ldrh	r3, [r7, #4]
 80057b2:	84fb      	strh	r3, [r7, #38]	; 0x26
 80057b4:	883b      	ldrh	r3, [r7, #0]
 80057b6:	80bb      	strh	r3, [r7, #4]
 80057b8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80057ba:	803b      	strh	r3, [r7, #0]
 80057bc:	88fb      	ldrh	r3, [r7, #6]
 80057be:	84bb      	strh	r3, [r7, #36]	; 0x24
 80057c0:	887b      	ldrh	r3, [r7, #2]
 80057c2:	80fb      	strh	r3, [r7, #6]
 80057c4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80057c6:	807b      	strh	r3, [r7, #2]
    }
    if (y1 > y2) {
 80057c8:	f9b7 2000 	ldrsh.w	r2, [r7]
 80057cc:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80057d0:	429a      	cmp	r2, r3
 80057d2:	dd0f      	ble.n	80057f4 <Displ_fillTriangle+0x6e>
        _swap_int16_t(y2, y1); _swap_int16_t(x2, x1);
 80057d4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80057d8:	847b      	strh	r3, [r7, #34]	; 0x22
 80057da:	883b      	ldrh	r3, [r7, #0]
 80057dc:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80057e0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80057e2:	803b      	strh	r3, [r7, #0]
 80057e4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80057e8:	843b      	strh	r3, [r7, #32]
 80057ea:	887b      	ldrh	r3, [r7, #2]
 80057ec:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80057f0:	8c3b      	ldrh	r3, [r7, #32]
 80057f2:	807b      	strh	r3, [r7, #2]
    }
    if (y0 > y1) {
 80057f4:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80057f8:	f9b7 3000 	ldrsh.w	r3, [r7]
 80057fc:	429a      	cmp	r2, r3
 80057fe:	dd0b      	ble.n	8005818 <Displ_fillTriangle+0x92>
        _swap_int16_t(y0, y1); _swap_int16_t(x0, x1);
 8005800:	88bb      	ldrh	r3, [r7, #4]
 8005802:	83fb      	strh	r3, [r7, #30]
 8005804:	883b      	ldrh	r3, [r7, #0]
 8005806:	80bb      	strh	r3, [r7, #4]
 8005808:	8bfb      	ldrh	r3, [r7, #30]
 800580a:	803b      	strh	r3, [r7, #0]
 800580c:	88fb      	ldrh	r3, [r7, #6]
 800580e:	83bb      	strh	r3, [r7, #28]
 8005810:	887b      	ldrh	r3, [r7, #2]
 8005812:	80fb      	strh	r3, [r7, #6]
 8005814:	8bbb      	ldrh	r3, [r7, #28]
 8005816:	807b      	strh	r3, [r7, #2]
    }

    if(y0 == y2) { // Handle awkward all-on-same-line case as its own thing
 8005818:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800581c:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8005820:	429a      	cmp	r2, r3
 8005822:	d136      	bne.n	8005892 <Displ_fillTriangle+0x10c>
        a = b = x0;
 8005824:	88fb      	ldrh	r3, [r7, #6]
 8005826:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005828:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800582a:	86fb      	strh	r3, [r7, #54]	; 0x36
        if(x1 < a)      a = x1;
 800582c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8005830:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8005834:	429a      	cmp	r2, r3
 8005836:	da02      	bge.n	800583e <Displ_fillTriangle+0xb8>
 8005838:	887b      	ldrh	r3, [r7, #2]
 800583a:	86fb      	strh	r3, [r7, #54]	; 0x36
 800583c:	e007      	b.n	800584e <Displ_fillTriangle+0xc8>
        else if(x1 > b) b = x1;
 800583e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8005842:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8005846:	429a      	cmp	r2, r3
 8005848:	dd01      	ble.n	800584e <Displ_fillTriangle+0xc8>
 800584a:	887b      	ldrh	r3, [r7, #2]
 800584c:	86bb      	strh	r3, [r7, #52]	; 0x34
        if(x2 < a)      a = x2;
 800584e:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 8005852:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8005856:	429a      	cmp	r2, r3
 8005858:	da03      	bge.n	8005862 <Displ_fillTriangle+0xdc>
 800585a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800585e:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005860:	e008      	b.n	8005874 <Displ_fillTriangle+0xee>
        else if(x2 > b) b = x2;
 8005862:	f9b7 2048 	ldrsh.w	r2, [r7, #72]	; 0x48
 8005866:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 800586a:	429a      	cmp	r2, r3
 800586c:	dd02      	ble.n	8005874 <Displ_fillTriangle+0xee>
 800586e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005872:	86bb      	strh	r3, [r7, #52]	; 0x34
//        drawFastHLine(a, y0, b-a+1, color);
        Displ_Line(a, y0, b, y0, color);
 8005874:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8005878:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 800587c:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005880:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	; 0x36
 8005884:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8005888:	9300      	str	r3, [sp, #0]
 800588a:	4623      	mov	r3, r4
 800588c:	f7ff fdcd 	bl	800542a <Displ_Line>
        return;
 8005890:	e0d2      	b.n	8005a38 <Displ_fillTriangle+0x2b2>
    }

    int16_t
    dx01 = x1 - x0,
 8005892:	887a      	ldrh	r2, [r7, #2]
 8005894:	88fb      	ldrh	r3, [r7, #6]
 8005896:	1ad3      	subs	r3, r2, r3
 8005898:	b29b      	uxth	r3, r3
 800589a:	837b      	strh	r3, [r7, #26]
    dy01 = y1 - y0,
 800589c:	883a      	ldrh	r2, [r7, #0]
 800589e:	88bb      	ldrh	r3, [r7, #4]
 80058a0:	1ad3      	subs	r3, r2, r3
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	833b      	strh	r3, [r7, #24]
    dx02 = x2 - x0,
 80058a6:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 80058aa:	88fb      	ldrh	r3, [r7, #6]
 80058ac:	1ad3      	subs	r3, r2, r3
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	82fb      	strh	r3, [r7, #22]
    dy02 = y2 - y0,
 80058b2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80058b6:	88bb      	ldrh	r3, [r7, #4]
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	82bb      	strh	r3, [r7, #20]
    dx12 = x2 - x1,
 80058be:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 80058c2:	887b      	ldrh	r3, [r7, #2]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	827b      	strh	r3, [r7, #18]
    dy12 = y2 - y1;
 80058ca:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80058ce:	883b      	ldrh	r3, [r7, #0]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	823b      	strh	r3, [r7, #16]
    int32_t
    sa   = 0,
 80058d6:	2300      	movs	r3, #0
 80058d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    sb   = 0;
 80058da:	2300      	movs	r3, #0
 80058dc:	62bb      	str	r3, [r7, #40]	; 0x28
    // 0-1 and 0-2.  If y1=y2 (flat-bottomed triangle), the scanline y1
    // is included here (and second loop will be skipped, avoiding a /0
    // error there), otherwise scanline y1 is skipped here and handled
    // in the second loop...which also avoids a /0 error here if y0=y1
    // (flat-topped triangle).
    if(y1 == y2) last = y1;   // Include y1 scanline
 80058de:	f9b7 2000 	ldrsh.w	r2, [r7]
 80058e2:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d102      	bne.n	80058f0 <Displ_fillTriangle+0x16a>
 80058ea:	883b      	ldrh	r3, [r7, #0]
 80058ec:	863b      	strh	r3, [r7, #48]	; 0x30
 80058ee:	e003      	b.n	80058f8 <Displ_fillTriangle+0x172>
    else         last = y1-1; // Skip it
 80058f0:	883b      	ldrh	r3, [r7, #0]
 80058f2:	3b01      	subs	r3, #1
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	863b      	strh	r3, [r7, #48]	; 0x30

    for(y=y0; y<=last; y++) {
 80058f8:	88bb      	ldrh	r3, [r7, #4]
 80058fa:	867b      	strh	r3, [r7, #50]	; 0x32
 80058fc:	e03d      	b.n	800597a <Displ_fillTriangle+0x1f4>
        a   = x0 + sa / dy01;
 80058fe:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8005902:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005904:	fb92 f3f3 	sdiv	r3, r2, r3
 8005908:	b29a      	uxth	r2, r3
 800590a:	88fb      	ldrh	r3, [r7, #6]
 800590c:	4413      	add	r3, r2
 800590e:	b29b      	uxth	r3, r3
 8005910:	86fb      	strh	r3, [r7, #54]	; 0x36
        b   = x0 + sb / dy02;
 8005912:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005916:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005918:	fb92 f3f3 	sdiv	r3, r2, r3
 800591c:	b29a      	uxth	r2, r3
 800591e:	88fb      	ldrh	r3, [r7, #6]
 8005920:	4413      	add	r3, r2
 8005922:	b29b      	uxth	r3, r3
 8005924:	86bb      	strh	r3, [r7, #52]	; 0x34
        sa += dx01;
 8005926:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800592a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800592c:	4413      	add	r3, r2
 800592e:	62fb      	str	r3, [r7, #44]	; 0x2c
        sb += dx02;
 8005930:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005934:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005936:	4413      	add	r3, r2
 8005938:	62bb      	str	r3, [r7, #40]	; 0x28
        /* longhand:
        a = x0 + (x1 - x0) * (y - y0) / (y1 - y0);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 800593a:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 800593e:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 8005942:	429a      	cmp	r2, r3
 8005944:	dd05      	ble.n	8005952 <Displ_fillTriangle+0x1cc>
 8005946:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005948:	81bb      	strh	r3, [r7, #12]
 800594a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800594c:	86fb      	strh	r3, [r7, #54]	; 0x36
 800594e:	89bb      	ldrh	r3, [r7, #12]
 8005950:	86bb      	strh	r3, [r7, #52]	; 0x34
//        drawFastHLine(a, y, b-a+1, color);
        Displ_Line(a, y, b, y, color);
 8005952:	f9b7 4032 	ldrsh.w	r4, [r7, #50]	; 0x32
 8005956:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 800595a:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 800595e:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	; 0x36
 8005962:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8005966:	9300      	str	r3, [sp, #0]
 8005968:	4623      	mov	r3, r4
 800596a:	f7ff fd5e 	bl	800542a <Displ_Line>
    for(y=y0; y<=last; y++) {
 800596e:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8005972:	b29b      	uxth	r3, r3
 8005974:	3301      	adds	r3, #1
 8005976:	b29b      	uxth	r3, r3
 8005978:	867b      	strh	r3, [r7, #50]	; 0x32
 800597a:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 800597e:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8005982:	429a      	cmp	r2, r3
 8005984:	ddbb      	ble.n	80058fe <Displ_fillTriangle+0x178>
    }

    // For lower part of triangle, find scanline crossings for segments
    // 0-2 and 1-2.  This loop is skipped if y1=y2.
    sa = (int32_t)dx12 * (y - y1);
 8005986:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800598a:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 800598e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8005992:	1a8a      	subs	r2, r1, r2
 8005994:	fb02 f303 	mul.w	r3, r2, r3
 8005998:	62fb      	str	r3, [r7, #44]	; 0x2c
    sb = (int32_t)dx02 * (y - y0);
 800599a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800599e:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 80059a2:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80059a6:	1a8a      	subs	r2, r1, r2
 80059a8:	fb02 f303 	mul.w	r3, r2, r3
 80059ac:	62bb      	str	r3, [r7, #40]	; 0x28
    for(; y<=y2; y++) {
 80059ae:	e03d      	b.n	8005a2c <Displ_fillTriangle+0x2a6>
        a   = x1 + sa / dy12;
 80059b0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80059b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80059ba:	b29a      	uxth	r2, r3
 80059bc:	887b      	ldrh	r3, [r7, #2]
 80059be:	4413      	add	r3, r2
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	86fb      	strh	r3, [r7, #54]	; 0x36
        b   = x0 + sb / dy02;
 80059c4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80059c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059ca:	fb92 f3f3 	sdiv	r3, r2, r3
 80059ce:	b29a      	uxth	r2, r3
 80059d0:	88fb      	ldrh	r3, [r7, #6]
 80059d2:	4413      	add	r3, r2
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	86bb      	strh	r3, [r7, #52]	; 0x34
        sa += dx12;
 80059d8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80059dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059de:	4413      	add	r3, r2
 80059e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        sb += dx02;
 80059e2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80059e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059e8:	4413      	add	r3, r2
 80059ea:	62bb      	str	r3, [r7, #40]	; 0x28
        /* longhand:
        a = x1 + (x2 - x1) * (y - y1) / (y2 - y1);
        b = x0 + (x2 - x0) * (y - y0) / (y2 - y0);
        */
        if(a > b) _swap_int16_t(a,b);
 80059ec:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	; 0x36
 80059f0:	f9b7 3034 	ldrsh.w	r3, [r7, #52]	; 0x34
 80059f4:	429a      	cmp	r2, r3
 80059f6:	dd05      	ble.n	8005a04 <Displ_fillTriangle+0x27e>
 80059f8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80059fa:	81fb      	strh	r3, [r7, #14]
 80059fc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80059fe:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005a00:	89fb      	ldrh	r3, [r7, #14]
 8005a02:	86bb      	strh	r3, [r7, #52]	; 0x34
//      drawFastHLine(a, y, b-a+1, color);
        Displ_Line(a, y, b, y, color);
 8005a04:	f9b7 4032 	ldrsh.w	r4, [r7, #50]	; 0x32
 8005a08:	f9b7 2034 	ldrsh.w	r2, [r7, #52]	; 0x34
 8005a0c:	f9b7 1032 	ldrsh.w	r1, [r7, #50]	; 0x32
 8005a10:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	; 0x36
 8005a14:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8005a18:	9300      	str	r3, [sp, #0]
 8005a1a:	4623      	mov	r3, r4
 8005a1c:	f7ff fd05 	bl	800542a <Displ_Line>
    for(; y<=y2; y++) {
 8005a20:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8005a24:	b29b      	uxth	r3, r3
 8005a26:	3301      	adds	r3, #1
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	867b      	strh	r3, [r7, #50]	; 0x32
 8005a2c:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 8005a30:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	; 0x4c
 8005a34:	429a      	cmp	r2, r3
 8005a36:	ddbb      	ble.n	80059b0 <Displ_fillTriangle+0x22a>
    }
}
 8005a38:	373c      	adds	r7, #60	; 0x3c
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd90      	pop	{r4, r7, pc}
	...

08005a40 <Displ_WChar>:
 * @brief	display one character on the display
 * @param 	x,y: top left corner of the character to be printed
 * 			ch, font, color, bgcolor: as per parameter name
 * 			size: (1 or 2) single or double wided printing
 **********************/
void Displ_WChar(uint16_t x, uint16_t y, char ch, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8005a40:	b082      	sub	sp, #8
 8005a42:	b590      	push	{r4, r7, lr}
 8005a44:	b08f      	sub	sp, #60	; 0x3c
 8005a46:	af02      	add	r7, sp, #8
 8005a48:	647b      	str	r3, [r7, #68]	; 0x44
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	80fb      	strh	r3, [r7, #6]
 8005a4e:	460b      	mov	r3, r1
 8005a50:	80bb      	strh	r3, [r7, #4]
 8005a52:	4613      	mov	r3, r2
 8005a54:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, bytes, j, bufSize, mask;

    const uint8_t *pos;
	uint8_t wsize=font.Width; //printing char width
 8005a56:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005a5a:	76fb      	strb	r3, [r7, #27]

	if (size==2)
 8005a5c:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d102      	bne.n	8005a6a <Displ_WChar+0x2a>
		wsize<<= 1;
 8005a64:	7efb      	ldrb	r3, [r7, #27]
 8005a66:	005b      	lsls	r3, r3, #1
 8005a68:	76fb      	strb	r3, [r7, #27]
	bufSize=0;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	623b      	str	r3, [r7, #32]
	bytes=font.Height * font.Size ;
 8005a6e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005a72:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8005a76:	fb02 f303 	mul.w	r3, r2, r3
 8005a7a:	617b      	str	r3, [r7, #20]
	pos=font.table+(ch - 32) * bytes ;//that's char position in table
 8005a7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005a7e:	78fb      	ldrb	r3, [r7, #3]
 8005a80:	3b20      	subs	r3, #32
 8005a82:	4619      	mov	r1, r3
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	fb01 f303 	mul.w	r3, r1, r3
 8005a8a:	4413      	add	r3, r2
 8005a8c:	613b      	str	r3, [r7, #16]
	switch (font.Size) {
 8005a8e:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	d005      	beq.n	8005aa2 <Displ_WChar+0x62>
 8005a96:	2b03      	cmp	r3, #3
 8005a98:	d107      	bne.n	8005aaa <Displ_WChar+0x6a>
		case 3:
			mask=0x800000;
 8005a9a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8005a9e:	61fb      	str	r3, [r7, #28]
			break;
 8005aa0:	e005      	b.n	8005aae <Displ_WChar+0x6e>
		case 2:
			mask=0x8000;
 8005aa2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005aa6:	61fb      	str	r3, [r7, #28]
			break;
 8005aa8:	e001      	b.n	8005aae <Displ_WChar+0x6e>
		default:
			mask=0x80;
 8005aaa:	2380      	movs	r3, #128	; 0x80
 8005aac:	61fb      	str	r3, [r7, #28]
	}

#ifdef Z_RGB565

	uint16_t color1, bgcolor1;
	uint16_t *dispBuffer16=(uint16_t *)dispBuffer;
 8005aae:	4b68      	ldr	r3, [pc, #416]	; (8005c50 <Displ_WChar+0x210>)
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	60fb      	str	r3, [r7, #12]

	color1 = ((color & 0xFF)<<8 | (color >> 8));      		//swapping byte endian: STM32 is little endian, ST7735 is big endian
 8005ab4:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8005ab8:	021b      	lsls	r3, r3, #8
 8005aba:	b21a      	sxth	r2, r3
 8005abc:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8005ac0:	0a1b      	lsrs	r3, r3, #8
 8005ac2:	b29b      	uxth	r3, r3
 8005ac4:	b21b      	sxth	r3, r3
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	b21b      	sxth	r3, r3
 8005aca:	817b      	strh	r3, [r7, #10]
	bgcolor1 = ((bgcolor & 0xFF)<<8 | (bgcolor >> 8));		//swapping byte endian: STM32 is little endian, ST7735 is big endian
 8005acc:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8005ad0:	021b      	lsls	r3, r3, #8
 8005ad2:	b21a      	sxth	r2, r3
 8005ad4:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8005ad8:	0a1b      	lsrs	r3, r3, #8
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	b21b      	sxth	r3, r3
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	b21b      	sxth	r3, r3
 8005ae2:	813b      	strh	r3, [r7, #8]


	for(i = 0; i < (bytes); i+=font.Size){
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ae8:	e06f      	b.n	8005bca <Displ_WChar+0x18a>
		b=0;
 8005aea:	2300      	movs	r3, #0
 8005aec:	62bb      	str	r3, [r7, #40]	; 0x28
		switch (font.Size) {
 8005aee:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d015      	beq.n	8005b22 <Displ_WChar+0xe2>
 8005af6:	2b03      	cmp	r3, #3
 8005af8:	d120      	bne.n	8005b3c <Displ_WChar+0xfc>
			case 3:
				b=pos[i]<<16 | pos[i+1]<<8 | pos[i+2];
 8005afa:	693a      	ldr	r2, [r7, #16]
 8005afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005afe:	4413      	add	r3, r2
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	041a      	lsls	r2, r3, #16
 8005b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b06:	3301      	adds	r3, #1
 8005b08:	6939      	ldr	r1, [r7, #16]
 8005b0a:	440b      	add	r3, r1
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	021b      	lsls	r3, r3, #8
 8005b10:	4313      	orrs	r3, r2
 8005b12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b14:	3202      	adds	r2, #2
 8005b16:	6939      	ldr	r1, [r7, #16]
 8005b18:	440a      	add	r2, r1
 8005b1a:	7812      	ldrb	r2, [r2, #0]
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	62bb      	str	r3, [r7, #40]	; 0x28
				break;
 8005b20:	e011      	b.n	8005b46 <Displ_WChar+0x106>
			case 2:
				b=pos[i]<<8 | pos[i+1];
 8005b22:	693a      	ldr	r2, [r7, #16]
 8005b24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b26:	4413      	add	r3, r2
 8005b28:	781b      	ldrb	r3, [r3, #0]
 8005b2a:	021b      	lsls	r3, r3, #8
 8005b2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b2e:	3201      	adds	r2, #1
 8005b30:	6939      	ldr	r1, [r7, #16]
 8005b32:	440a      	add	r2, r1
 8005b34:	7812      	ldrb	r2, [r2, #0]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	62bb      	str	r3, [r7, #40]	; 0x28
				break;
 8005b3a:	e004      	b.n	8005b46 <Displ_WChar+0x106>
			default:
				b=pos[i];
 8005b3c:	693a      	ldr	r2, [r7, #16]
 8005b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b40:	4413      	add	r3, r2
 8005b42:	781b      	ldrb	r3, [r3, #0]
 8005b44:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		for(j = 0; j < font.Width; j++) {
 8005b46:	2300      	movs	r3, #0
 8005b48:	627b      	str	r3, [r7, #36]	; 0x24
 8005b4a:	e032      	b.n	8005bb2 <Displ_WChar+0x172>
			if((b << j) & mask)  {
 8005b4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b50:	409a      	lsls	r2, r3
 8005b52:	69fb      	ldr	r3, [r7, #28]
 8005b54:	4013      	ands	r3, r2
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d014      	beq.n	8005b84 <Displ_WChar+0x144>
				dispBuffer16[bufSize++] = color1;
 8005b5a:	6a3b      	ldr	r3, [r7, #32]
 8005b5c:	1c5a      	adds	r2, r3, #1
 8005b5e:	623a      	str	r2, [r7, #32]
 8005b60:	005b      	lsls	r3, r3, #1
 8005b62:	68fa      	ldr	r2, [r7, #12]
 8005b64:	4413      	add	r3, r2
 8005b66:	897a      	ldrh	r2, [r7, #10]
 8005b68:	801a      	strh	r2, [r3, #0]
				if (size==2){
 8005b6a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d11c      	bne.n	8005bac <Displ_WChar+0x16c>
					dispBuffer16[bufSize++] = color1;
 8005b72:	6a3b      	ldr	r3, [r7, #32]
 8005b74:	1c5a      	adds	r2, r3, #1
 8005b76:	623a      	str	r2, [r7, #32]
 8005b78:	005b      	lsls	r3, r3, #1
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	4413      	add	r3, r2
 8005b7e:	897a      	ldrh	r2, [r7, #10]
 8005b80:	801a      	strh	r2, [r3, #0]
 8005b82:	e013      	b.n	8005bac <Displ_WChar+0x16c>
				}
			} else {
				dispBuffer16[bufSize++] = bgcolor1;
 8005b84:	6a3b      	ldr	r3, [r7, #32]
 8005b86:	1c5a      	adds	r2, r3, #1
 8005b88:	623a      	str	r2, [r7, #32]
 8005b8a:	005b      	lsls	r3, r3, #1
 8005b8c:	68fa      	ldr	r2, [r7, #12]
 8005b8e:	4413      	add	r3, r2
 8005b90:	893a      	ldrh	r2, [r7, #8]
 8005b92:	801a      	strh	r2, [r3, #0]
				if (size==2) {
 8005b94:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8005b98:	2b02      	cmp	r3, #2
 8005b9a:	d107      	bne.n	8005bac <Displ_WChar+0x16c>
					dispBuffer16[bufSize++] = bgcolor1;
 8005b9c:	6a3b      	ldr	r3, [r7, #32]
 8005b9e:	1c5a      	adds	r2, r3, #1
 8005ba0:	623a      	str	r2, [r7, #32]
 8005ba2:	005b      	lsls	r3, r3, #1
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	893a      	ldrh	r2, [r7, #8]
 8005baa:	801a      	strh	r2, [r3, #0]
		for(j = 0; j < font.Width; j++) {
 8005bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bae:	3301      	adds	r3, #1
 8005bb0:	627b      	str	r3, [r7, #36]	; 0x24
 8005bb2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d3c6      	bcc.n	8005b4c <Displ_WChar+0x10c>
	for(i = 0; i < (bytes); i+=font.Size){
 8005bbe:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bc6:	4413      	add	r3, r2
 8005bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005bca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d38b      	bcc.n	8005aea <Displ_WChar+0xaa>
				}
			}
		}
	}
	bufSize<<=1;
 8005bd2:	6a3b      	ldr	r3, [r7, #32]
 8005bd4:	005b      	lsls	r3, r3, #1
 8005bd6:	623b      	str	r3, [r7, #32]
			}
		}
	}
#endif

	Displ_SetAddressWindow(x, y, x+wsize-1, y+font.Height-1);
 8005bd8:	7efb      	ldrb	r3, [r7, #27]
 8005bda:	b29a      	uxth	r2, r3
 8005bdc:	88fb      	ldrh	r3, [r7, #6]
 8005bde:	4413      	add	r3, r2
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	3b01      	subs	r3, #1
 8005be4:	b29c      	uxth	r4, r3
 8005be6:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8005bea:	88bb      	ldrh	r3, [r7, #4]
 8005bec:	4413      	add	r3, r2
 8005bee:	b29b      	uxth	r3, r3
 8005bf0:	3b01      	subs	r3, #1
 8005bf2:	b29b      	uxth	r3, r3
 8005bf4:	88b9      	ldrh	r1, [r7, #4]
 8005bf6:	88f8      	ldrh	r0, [r7, #6]
 8005bf8:	4622      	mov	r2, r4
 8005bfa:	f7fe ff8d 	bl	8004b18 <Displ_SetAddressWindow>
	// Buffer size too small !!!
	if (bufSize > SIZEBUF) {
 8005bfe:	6a3b      	ldr	r3, [r7, #32]
 8005c00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c04:	d90b      	bls.n	8005c1e <Displ_WChar+0x1de>
		term_print("%s %s() Line %d - bufSize error, require %d but size is %d!!\r\n", __FILE__, __FUNCTION__, __LINE__, bufSize, SIZEBUF);
 8005c06:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005c0a:	9301      	str	r3, [sp, #4]
 8005c0c:	6a3b      	ldr	r3, [r7, #32]
 8005c0e:	9300      	str	r3, [sp, #0]
 8005c10:	f240 33ad 	movw	r3, #941	; 0x3ad
 8005c14:	4a0f      	ldr	r2, [pc, #60]	; (8005c54 <Displ_WChar+0x214>)
 8005c16:	4910      	ldr	r1, [pc, #64]	; (8005c58 <Displ_WChar+0x218>)
 8005c18:	4810      	ldr	r0, [pc, #64]	; (8005c5c <Displ_WChar+0x21c>)
 8005c1a:	f7fe fccd 	bl	80045b8 <term_print>
	}
	Displ_WriteData(dispBuffer,bufSize,0);
 8005c1e:	4b0c      	ldr	r3, [pc, #48]	; (8005c50 <Displ_WChar+0x210>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2200      	movs	r2, #0
 8005c24:	6a39      	ldr	r1, [r7, #32]
 8005c26:	4618      	mov	r0, r3
 8005c28:	f7fe ff1f 	bl	8004a6a <Displ_WriteData>
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 8005c2c:	4b08      	ldr	r3, [pc, #32]	; (8005c50 <Displ_WChar+0x210>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a0b      	ldr	r2, [pc, #44]	; (8005c60 <Displ_WChar+0x220>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d101      	bne.n	8005c3a <Displ_WChar+0x1fa>
 8005c36:	4b0b      	ldr	r3, [pc, #44]	; (8005c64 <Displ_WChar+0x224>)
 8005c38:	e000      	b.n	8005c3c <Displ_WChar+0x1fc>
 8005c3a:	4b09      	ldr	r3, [pc, #36]	; (8005c60 <Displ_WChar+0x220>)
 8005c3c:	4a04      	ldr	r2, [pc, #16]	; (8005c50 <Displ_WChar+0x210>)
 8005c3e:	6013      	str	r3, [r2, #0]

}
 8005c40:	bf00      	nop
 8005c42:	3734      	adds	r7, #52	; 0x34
 8005c44:	46bd      	mov	sp, r7
 8005c46:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005c4a:	b002      	add	sp, #8
 8005c4c:	4770      	bx	lr
 8005c4e:	bf00      	nop
 8005c50:	20000038 	.word	0x20000038
 8005c54:	080138c4 	.word	0x080138c4
 8005c58:	0800f798 	.word	0x0800f798
 8005c5c:	0800f7b8 	.word	0x0800f7b8
 8005c60:	200081dc 	.word	0x200081dc
 8005c64:	200089dc 	.word	0x200089dc

08005c68 <Displ_drawRoundRect>:




void Displ_drawRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 8005c68:	b590      	push	{r4, r7, lr}
 8005c6a:	b087      	sub	sp, #28
 8005c6c:	af02      	add	r7, sp, #8
 8005c6e:	4604      	mov	r4, r0
 8005c70:	4608      	mov	r0, r1
 8005c72:	4611      	mov	r1, r2
 8005c74:	461a      	mov	r2, r3
 8005c76:	4623      	mov	r3, r4
 8005c78:	80fb      	strh	r3, [r7, #6]
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	80bb      	strh	r3, [r7, #4]
 8005c7e:	460b      	mov	r3, r1
 8005c80:	807b      	strh	r3, [r7, #2]
 8005c82:	4613      	mov	r3, r2
 8005c84:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 8005c86:	f9b7 2000 	ldrsh.w	r2, [r7]
 8005c8a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	bfa8      	it	ge
 8005c92:	4613      	movge	r3, r2
 8005c94:	b21b      	sxth	r3, r3
 8005c96:	0fda      	lsrs	r2, r3, #31
 8005c98:	4413      	add	r3, r2
 8005c9a:	105b      	asrs	r3, r3, #1
 8005c9c:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 8005c9e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8005ca2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005ca6:	429a      	cmp	r2, r3
 8005ca8:	dd01      	ble.n	8005cae <Displ_drawRoundRect+0x46>
 8005caa:	89fb      	ldrh	r3, [r7, #14]
 8005cac:	843b      	strh	r3, [r7, #32]
    Displ_Line(x+r, y, x+w-r-1, y, color);
 8005cae:	88fa      	ldrh	r2, [r7, #6]
 8005cb0:	8c3b      	ldrh	r3, [r7, #32]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	b218      	sxth	r0, r3
 8005cb8:	88fa      	ldrh	r2, [r7, #6]
 8005cba:	887b      	ldrh	r3, [r7, #2]
 8005cbc:	4413      	add	r3, r2
 8005cbe:	b29a      	uxth	r2, r3
 8005cc0:	8c3b      	ldrh	r3, [r7, #32]
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	3b01      	subs	r3, #1
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	b21a      	sxth	r2, r3
 8005ccc:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8005cd0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8005cd4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005cd6:	9300      	str	r3, [sp, #0]
 8005cd8:	4623      	mov	r3, r4
 8005cda:	f7ff fba6 	bl	800542a <Displ_Line>
    Displ_Line(x+r, y+h-1, x-1+w-r, y+h-1, color);
 8005cde:	88fa      	ldrh	r2, [r7, #6]
 8005ce0:	8c3b      	ldrh	r3, [r7, #32]
 8005ce2:	4413      	add	r3, r2
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	b218      	sxth	r0, r3
 8005ce8:	88ba      	ldrh	r2, [r7, #4]
 8005cea:	883b      	ldrh	r3, [r7, #0]
 8005cec:	4413      	add	r3, r2
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	3b01      	subs	r3, #1
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	b219      	sxth	r1, r3
 8005cf6:	88fa      	ldrh	r2, [r7, #6]
 8005cf8:	887b      	ldrh	r3, [r7, #2]
 8005cfa:	4413      	add	r3, r2
 8005cfc:	b29a      	uxth	r2, r3
 8005cfe:	8c3b      	ldrh	r3, [r7, #32]
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	3b01      	subs	r3, #1
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	b21c      	sxth	r4, r3
 8005d0a:	88ba      	ldrh	r2, [r7, #4]
 8005d0c:	883b      	ldrh	r3, [r7, #0]
 8005d0e:	4413      	add	r3, r2
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	3b01      	subs	r3, #1
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	b21a      	sxth	r2, r3
 8005d18:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005d1a:	9300      	str	r3, [sp, #0]
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	4622      	mov	r2, r4
 8005d20:	f7ff fb83 	bl	800542a <Displ_Line>
    Displ_Line(x, y+r, x, y-1+h-r, color); // Left
 8005d24:	88ba      	ldrh	r2, [r7, #4]
 8005d26:	8c3b      	ldrh	r3, [r7, #32]
 8005d28:	4413      	add	r3, r2
 8005d2a:	b29b      	uxth	r3, r3
 8005d2c:	b219      	sxth	r1, r3
 8005d2e:	88ba      	ldrh	r2, [r7, #4]
 8005d30:	883b      	ldrh	r3, [r7, #0]
 8005d32:	4413      	add	r3, r2
 8005d34:	b29a      	uxth	r2, r3
 8005d36:	8c3b      	ldrh	r3, [r7, #32]
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	b29b      	uxth	r3, r3
 8005d3c:	3b01      	subs	r3, #1
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	b21c      	sxth	r4, r3
 8005d42:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005d46:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005d4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005d4c:	9300      	str	r3, [sp, #0]
 8005d4e:	4623      	mov	r3, r4
 8005d50:	f7ff fb6b 	bl	800542a <Displ_Line>
    Displ_Line(x+w-1, y+r, x+w-1, y-1+h-r, color); // Right
 8005d54:	88fa      	ldrh	r2, [r7, #6]
 8005d56:	887b      	ldrh	r3, [r7, #2]
 8005d58:	4413      	add	r3, r2
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	3b01      	subs	r3, #1
 8005d5e:	b29b      	uxth	r3, r3
 8005d60:	b218      	sxth	r0, r3
 8005d62:	88ba      	ldrh	r2, [r7, #4]
 8005d64:	8c3b      	ldrh	r3, [r7, #32]
 8005d66:	4413      	add	r3, r2
 8005d68:	b29b      	uxth	r3, r3
 8005d6a:	b219      	sxth	r1, r3
 8005d6c:	88fa      	ldrh	r2, [r7, #6]
 8005d6e:	887b      	ldrh	r3, [r7, #2]
 8005d70:	4413      	add	r3, r2
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	3b01      	subs	r3, #1
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	b21c      	sxth	r4, r3
 8005d7a:	88ba      	ldrh	r2, [r7, #4]
 8005d7c:	883b      	ldrh	r3, [r7, #0]
 8005d7e:	4413      	add	r3, r2
 8005d80:	b29a      	uxth	r2, r3
 8005d82:	8c3b      	ldrh	r3, [r7, #32]
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	3b01      	subs	r3, #1
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	b21a      	sxth	r2, r3
 8005d8e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005d90:	9300      	str	r3, [sp, #0]
 8005d92:	4613      	mov	r3, r2
 8005d94:	4622      	mov	r2, r4
 8005d96:	f7ff fb48 	bl	800542a <Displ_Line>
    drawCircleHelper(x+r    , y+r    , r, 1, color);
 8005d9a:	88fa      	ldrh	r2, [r7, #6]
 8005d9c:	8c3b      	ldrh	r3, [r7, #32]
 8005d9e:	4413      	add	r3, r2
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	b218      	sxth	r0, r3
 8005da4:	88ba      	ldrh	r2, [r7, #4]
 8005da6:	8c3b      	ldrh	r3, [r7, #32]
 8005da8:	4413      	add	r3, r2
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	b219      	sxth	r1, r3
 8005dae:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8005db2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005db4:	9300      	str	r3, [sp, #0]
 8005db6:	2301      	movs	r3, #1
 8005db8:	f7ff f96a 	bl	8005090 <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+r    , r, 2, color);
 8005dbc:	88fa      	ldrh	r2, [r7, #6]
 8005dbe:	887b      	ldrh	r3, [r7, #2]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	b29a      	uxth	r2, r3
 8005dc4:	8c3b      	ldrh	r3, [r7, #32]
 8005dc6:	1ad3      	subs	r3, r2, r3
 8005dc8:	b29b      	uxth	r3, r3
 8005dca:	3b01      	subs	r3, #1
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	b218      	sxth	r0, r3
 8005dd0:	88ba      	ldrh	r2, [r7, #4]
 8005dd2:	8c3b      	ldrh	r3, [r7, #32]
 8005dd4:	4413      	add	r3, r2
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	b219      	sxth	r1, r3
 8005dda:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8005dde:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005de0:	9300      	str	r3, [sp, #0]
 8005de2:	2302      	movs	r3, #2
 8005de4:	f7ff f954 	bl	8005090 <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+h-r-1, r, 4, color);
 8005de8:	88fa      	ldrh	r2, [r7, #6]
 8005dea:	887b      	ldrh	r3, [r7, #2]
 8005dec:	4413      	add	r3, r2
 8005dee:	b29a      	uxth	r2, r3
 8005df0:	8c3b      	ldrh	r3, [r7, #32]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	3b01      	subs	r3, #1
 8005df8:	b29b      	uxth	r3, r3
 8005dfa:	b218      	sxth	r0, r3
 8005dfc:	88ba      	ldrh	r2, [r7, #4]
 8005dfe:	883b      	ldrh	r3, [r7, #0]
 8005e00:	4413      	add	r3, r2
 8005e02:	b29a      	uxth	r2, r3
 8005e04:	8c3b      	ldrh	r3, [r7, #32]
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	b29b      	uxth	r3, r3
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	b219      	sxth	r1, r3
 8005e10:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8005e14:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005e16:	9300      	str	r3, [sp, #0]
 8005e18:	2304      	movs	r3, #4
 8005e1a:	f7ff f939 	bl	8005090 <drawCircleHelper>
    drawCircleHelper(x+r    , y+h-r-1, r, 8, color);
 8005e1e:	88fa      	ldrh	r2, [r7, #6]
 8005e20:	8c3b      	ldrh	r3, [r7, #32]
 8005e22:	4413      	add	r3, r2
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	b218      	sxth	r0, r3
 8005e28:	88ba      	ldrh	r2, [r7, #4]
 8005e2a:	883b      	ldrh	r3, [r7, #0]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	b29a      	uxth	r2, r3
 8005e30:	8c3b      	ldrh	r3, [r7, #32]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	3b01      	subs	r3, #1
 8005e38:	b29b      	uxth	r3, r3
 8005e3a:	b219      	sxth	r1, r3
 8005e3c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8005e40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005e42:	9300      	str	r3, [sp, #0]
 8005e44:	2308      	movs	r3, #8
 8005e46:	f7ff f923 	bl	8005090 <drawCircleHelper>
}
 8005e4a:	bf00      	nop
 8005e4c:	3714      	adds	r7, #20
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bd90      	pop	{r4, r7, pc}

08005e52 <Displ_fillRoundRect>:




void Displ_fillRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 8005e52:	b590      	push	{r4, r7, lr}
 8005e54:	b087      	sub	sp, #28
 8005e56:	af02      	add	r7, sp, #8
 8005e58:	4604      	mov	r4, r0
 8005e5a:	4608      	mov	r0, r1
 8005e5c:	4611      	mov	r1, r2
 8005e5e:	461a      	mov	r2, r3
 8005e60:	4623      	mov	r3, r4
 8005e62:	80fb      	strh	r3, [r7, #6]
 8005e64:	4603      	mov	r3, r0
 8005e66:	80bb      	strh	r3, [r7, #4]
 8005e68:	460b      	mov	r3, r1
 8005e6a:	807b      	strh	r3, [r7, #2]
 8005e6c:	4613      	mov	r3, r2
 8005e6e:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 8005e70:	f9b7 2000 	ldrsh.w	r2, [r7]
 8005e74:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	bfa8      	it	ge
 8005e7c:	4613      	movge	r3, r2
 8005e7e:	b21b      	sxth	r3, r3
 8005e80:	0fda      	lsrs	r2, r3, #31
 8005e82:	4413      	add	r3, r2
 8005e84:	105b      	asrs	r3, r3, #1
 8005e86:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 8005e88:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8005e8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005e90:	429a      	cmp	r2, r3
 8005e92:	dd01      	ble.n	8005e98 <Displ_fillRoundRect+0x46>
 8005e94:	89fb      	ldrh	r3, [r7, #14]
 8005e96:	843b      	strh	r3, [r7, #32]
    Displ_FillArea(x+r, y, w-2*r, h, color);
 8005e98:	88fa      	ldrh	r2, [r7, #6]
 8005e9a:	8c3b      	ldrh	r3, [r7, #32]
 8005e9c:	4413      	add	r3, r2
 8005e9e:	b298      	uxth	r0, r3
 8005ea0:	88b9      	ldrh	r1, [r7, #4]
 8005ea2:	887a      	ldrh	r2, [r7, #2]
 8005ea4:	8c3b      	ldrh	r3, [r7, #32]
 8005ea6:	005b      	lsls	r3, r3, #1
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	1ad3      	subs	r3, r2, r3
 8005eac:	b29a      	uxth	r2, r3
 8005eae:	883c      	ldrh	r4, [r7, #0]
 8005eb0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005eb2:	9300      	str	r3, [sp, #0]
 8005eb4:	4623      	mov	r3, r4
 8005eb6:	f7fe ff1b 	bl	8004cf0 <Displ_FillArea>
    fillCircleHelper(x+w-r-1, y+r, r, 1, h-2*r-1, color);
 8005eba:	88fa      	ldrh	r2, [r7, #6]
 8005ebc:	887b      	ldrh	r3, [r7, #2]
 8005ebe:	4413      	add	r3, r2
 8005ec0:	b29a      	uxth	r2, r3
 8005ec2:	8c3b      	ldrh	r3, [r7, #32]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	3b01      	subs	r3, #1
 8005eca:	b29b      	uxth	r3, r3
 8005ecc:	b218      	sxth	r0, r3
 8005ece:	88ba      	ldrh	r2, [r7, #4]
 8005ed0:	8c3b      	ldrh	r3, [r7, #32]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	b219      	sxth	r1, r3
 8005ed8:	883a      	ldrh	r2, [r7, #0]
 8005eda:	8c3b      	ldrh	r3, [r7, #32]
 8005edc:	005b      	lsls	r3, r3, #1
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	3b01      	subs	r3, #1
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	b21b      	sxth	r3, r3
 8005eea:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 8005eee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005ef0:	9201      	str	r2, [sp, #4]
 8005ef2:	9300      	str	r3, [sp, #0]
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	4622      	mov	r2, r4
 8005ef8:	f7ff f98e 	bl	8005218 <fillCircleHelper>
    fillCircleHelper(x+r    , y+r, r, 2, h-2*r-1, color);
 8005efc:	88fa      	ldrh	r2, [r7, #6]
 8005efe:	8c3b      	ldrh	r3, [r7, #32]
 8005f00:	4413      	add	r3, r2
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	b218      	sxth	r0, r3
 8005f06:	88ba      	ldrh	r2, [r7, #4]
 8005f08:	8c3b      	ldrh	r3, [r7, #32]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	b29b      	uxth	r3, r3
 8005f0e:	b219      	sxth	r1, r3
 8005f10:	883a      	ldrh	r2, [r7, #0]
 8005f12:	8c3b      	ldrh	r3, [r7, #32]
 8005f14:	005b      	lsls	r3, r3, #1
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	1ad3      	subs	r3, r2, r3
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	3b01      	subs	r3, #1
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	b21b      	sxth	r3, r3
 8005f22:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 8005f26:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005f28:	9201      	str	r2, [sp, #4]
 8005f2a:	9300      	str	r3, [sp, #0]
 8005f2c:	2302      	movs	r3, #2
 8005f2e:	4622      	mov	r2, r4
 8005f30:	f7ff f972 	bl	8005218 <fillCircleHelper>
}
 8005f34:	bf00      	nop
 8005f36:	3714      	adds	r7, #20
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd90      	pop	{r4, r7, pc}

08005f3c <Displ_WString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_WString(uint16_t x, uint16_t y, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8005f3c:	b082      	sub	sp, #8
 8005f3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f40:	b08b      	sub	sp, #44	; 0x2c
 8005f42:	af06      	add	r7, sp, #24
 8005f44:	603a      	str	r2, [r7, #0]
 8005f46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f48:	4603      	mov	r3, r0
 8005f4a:	80fb      	strh	r3, [r7, #6]
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	80bb      	strh	r3, [r7, #4]
	uint16_t delta=font.Width;
 8005f50:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005f52:	81fb      	strh	r3, [r7, #14]
	if (size>1)
 8005f54:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d922      	bls.n	8005fa2 <Displ_WString+0x66>
		delta<<=1;
 8005f5c:	89fb      	ldrh	r3, [r7, #14]
 8005f5e:	005b      	lsls	r3, r3, #1
 8005f60:	81fb      	strh	r3, [r7, #14]

    while(*str) {
 8005f62:	e01e      	b.n	8005fa2 <Displ_WString+0x66>
                str++;
                continue;
            }
        }
 */
        Displ_WChar(x, y, *str, font, size, color, bgcolor);
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	781a      	ldrb	r2, [r3, #0]
 8005f68:	88bd      	ldrh	r5, [r7, #4]
 8005f6a:	88fc      	ldrh	r4, [r7, #6]
 8005f6c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005f70:	9304      	str	r3, [sp, #16]
 8005f72:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005f74:	9303      	str	r3, [sp, #12]
 8005f76:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8005f7a:	9302      	str	r3, [sp, #8]
 8005f7c:	466e      	mov	r6, sp
 8005f7e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005f82:	e893 0003 	ldmia.w	r3, {r0, r1}
 8005f86:	e886 0003 	stmia.w	r6, {r0, r1}
 8005f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f8c:	4629      	mov	r1, r5
 8005f8e:	4620      	mov	r0, r4
 8005f90:	f7ff fd56 	bl	8005a40 <Displ_WChar>
        x += delta;
 8005f94:	88fa      	ldrh	r2, [r7, #6]
 8005f96:	89fb      	ldrh	r3, [r7, #14]
 8005f98:	4413      	add	r3, r2
 8005f9a:	80fb      	strh	r3, [r7, #6]
        str++;
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	603b      	str	r3, [r7, #0]
    while(*str) {
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	781b      	ldrb	r3, [r3, #0]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d1dc      	bne.n	8005f64 <Displ_WString+0x28>
    }
}
 8005faa:	bf00      	nop
 8005fac:	bf00      	nop
 8005fae:	3714      	adds	r7, #20
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8005fb6:	b002      	add	sp, #8
 8005fb8:	4770      	bx	lr
	...

08005fbc <Displ_BackLight>:
 *				'0'		set the display level to 0 (off)
 *				'I'		'Initialize'  IT MUST BE in dimming mode
 *              'Q'		do nothing, just return current level
 * @return		current backlight level
 **************************************/
uint32_t  Displ_BackLight(uint8_t cmd) {
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b082      	sub	sp, #8
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	71fb      	strb	r3, [r7, #7]

#ifdef DISPLAY_DIMMING_MODE
	static uint16_t memCCR1=0;  			//it stores CCR1 value while in stand-by
#endif

	switch (cmd) {
 8005fc6:	79fb      	ldrb	r3, [r7, #7]
 8005fc8:	2b51      	cmp	r3, #81	; 0x51
 8005fca:	d00a      	beq.n	8005fe2 <Displ_BackLight+0x26>
 8005fcc:	2b51      	cmp	r3, #81	; 0x51
 8005fce:	dc16      	bgt.n	8005ffe <Displ_BackLight+0x42>
 8005fd0:	2b46      	cmp	r3, #70	; 0x46
 8005fd2:	d008      	beq.n	8005fe6 <Displ_BackLight+0x2a>
 8005fd4:	2b46      	cmp	r3, #70	; 0x46
 8005fd6:	dc12      	bgt.n	8005ffe <Displ_BackLight+0x42>
 8005fd8:	2b30      	cmp	r3, #48	; 0x30
 8005fda:	d00a      	beq.n	8005ff2 <Displ_BackLight+0x36>
 8005fdc:	2b31      	cmp	r3, #49	; 0x31
 8005fde:	d002      	beq.n	8005fe6 <Displ_BackLight+0x2a>
	  	HAL_TIM_PWM_Start(&BKLIT_T, BKLIT_CHANNEL);
		BKLIT_TIMER->BKLIT_CCR=BKLIT_INIT_LEVEL;
		break;
#endif
	default:
		break;
 8005fe0:	e00d      	b.n	8005ffe <Displ_BackLight+0x42>
		__NOP();
 8005fe2:	bf00      	nop
		break;
 8005fe4:	e00c      	b.n	8006000 <Displ_BackLight+0x44>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_SET);
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	2140      	movs	r1, #64	; 0x40
 8005fea:	480a      	ldr	r0, [pc, #40]	; (8006014 <Displ_BackLight+0x58>)
 8005fec:	f002 f860 	bl	80080b0 <HAL_GPIO_WritePin>
		break;
 8005ff0:	e006      	b.n	8006000 <Displ_BackLight+0x44>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_RESET);
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	2140      	movs	r1, #64	; 0x40
 8005ff6:	4807      	ldr	r0, [pc, #28]	; (8006014 <Displ_BackLight+0x58>)
 8005ff8:	f002 f85a 	bl	80080b0 <HAL_GPIO_WritePin>
		break;
 8005ffc:	e000      	b.n	8006000 <Displ_BackLight+0x44>
		break;
 8005ffe:	bf00      	nop
	}
#ifndef DISPLAY_DIMMING_MODE
	return HAL_GPIO_ReadPin(DISPL_LED_GPIO_Port, DISPL_LED_Pin);
 8006000:	2140      	movs	r1, #64	; 0x40
 8006002:	4804      	ldr	r0, [pc, #16]	; (8006014 <Displ_BackLight+0x58>)
 8006004:	f002 f83c 	bl	8008080 <HAL_GPIO_ReadPin>
 8006008:	4603      	mov	r3, r0
#else
	return (BKLIT_TIMER->BKLIT_CCR);
#endif
}
 800600a:	4618      	mov	r0, r3
 800600c:	3708      	adds	r7, #8
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}
 8006012:	bf00      	nop
 8006014:	40020000 	.word	0x40020000

08006018 <testLines>:




void testLines(uint16_t color)
{
 8006018:	b590      	push	{r4, r7, lr}
 800601a:	b08b      	sub	sp, #44	; 0x2c
 800601c:	af02      	add	r7, sp, #8
 800601e:	4603      	mov	r3, r0
 8006020:	80fb      	strh	r3, [r7, #6]
    int           x1, y1, x2, y2,
                  w = _width,
 8006022:	4b7c      	ldr	r3, [pc, #496]	; (8006214 <testLines+0x1fc>)
 8006024:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006028:	617b      	str	r3, [r7, #20]
                  h = _height;
 800602a:	4b7b      	ldr	r3, [pc, #492]	; (8006218 <testLines+0x200>)
 800602c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006030:	613b      	str	r3, [r7, #16]

    Displ_CLS(BLACK);
 8006032:	2000      	movs	r0, #0
 8006034:	f7ff f810 	bl	8005058 <Displ_CLS>

    x1 = y1 = 0;
 8006038:	2300      	movs	r3, #0
 800603a:	60fb      	str	r3, [r7, #12]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	60bb      	str	r3, [r7, #8]
    y2    = h - 1;
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	3b01      	subs	r3, #1
 8006044:	61bb      	str	r3, [r7, #24]
//    for (x2 = 0; x2 < w; x2 += 6) drawLine(x1, y1, x2, y2, color);
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8006046:	2300      	movs	r3, #0
 8006048:	61fb      	str	r3, [r7, #28]
 800604a:	e00f      	b.n	800606c <testLines+0x54>
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	b218      	sxth	r0, r3
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	b219      	sxth	r1, r3
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	b21a      	sxth	r2, r3
 8006058:	69bb      	ldr	r3, [r7, #24]
 800605a:	b21c      	sxth	r4, r3
 800605c:	88fb      	ldrh	r3, [r7, #6]
 800605e:	9300      	str	r3, [sp, #0]
 8006060:	4623      	mov	r3, r4
 8006062:	f7ff f9e2 	bl	800542a <Displ_Line>
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	3306      	adds	r3, #6
 800606a:	61fb      	str	r3, [r7, #28]
 800606c:	69fa      	ldr	r2, [r7, #28]
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	429a      	cmp	r2, r3
 8006072:	dbeb      	blt.n	800604c <testLines+0x34>
    x2    = w - 1;
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	3b01      	subs	r3, #1
 8006078:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 800607a:	2300      	movs	r3, #0
 800607c:	61bb      	str	r3, [r7, #24]
 800607e:	e00f      	b.n	80060a0 <testLines+0x88>
 8006080:	68bb      	ldr	r3, [r7, #8]
 8006082:	b218      	sxth	r0, r3
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	b219      	sxth	r1, r3
 8006088:	69fb      	ldr	r3, [r7, #28]
 800608a:	b21a      	sxth	r2, r3
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	b21c      	sxth	r4, r3
 8006090:	88fb      	ldrh	r3, [r7, #6]
 8006092:	9300      	str	r3, [sp, #0]
 8006094:	4623      	mov	r3, r4
 8006096:	f7ff f9c8 	bl	800542a <Displ_Line>
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	3306      	adds	r3, #6
 800609e:	61bb      	str	r3, [r7, #24]
 80060a0:	69ba      	ldr	r2, [r7, #24]
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	429a      	cmp	r2, r3
 80060a6:	dbeb      	blt.n	8006080 <testLines+0x68>

    Displ_CLS(BLACK);
 80060a8:	2000      	movs	r0, #0
 80060aa:	f7fe ffd5 	bl	8005058 <Displ_CLS>

    x1    = w - 1;
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	3b01      	subs	r3, #1
 80060b2:	60bb      	str	r3, [r7, #8]
    y1    = 0;
 80060b4:	2300      	movs	r3, #0
 80060b6:	60fb      	str	r3, [r7, #12]
    y2    = h - 1;
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	3b01      	subs	r3, #1
 80060bc:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 80060be:	2300      	movs	r3, #0
 80060c0:	61fb      	str	r3, [r7, #28]
 80060c2:	e00f      	b.n	80060e4 <testLines+0xcc>
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	b218      	sxth	r0, r3
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	b219      	sxth	r1, r3
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	b21a      	sxth	r2, r3
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	b21c      	sxth	r4, r3
 80060d4:	88fb      	ldrh	r3, [r7, #6]
 80060d6:	9300      	str	r3, [sp, #0]
 80060d8:	4623      	mov	r3, r4
 80060da:	f7ff f9a6 	bl	800542a <Displ_Line>
 80060de:	69fb      	ldr	r3, [r7, #28]
 80060e0:	3306      	adds	r3, #6
 80060e2:	61fb      	str	r3, [r7, #28]
 80060e4:	69fa      	ldr	r2, [r7, #28]
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	429a      	cmp	r2, r3
 80060ea:	dbeb      	blt.n	80060c4 <testLines+0xac>
    x2    = 0;
 80060ec:	2300      	movs	r3, #0
 80060ee:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 80060f0:	2300      	movs	r3, #0
 80060f2:	61bb      	str	r3, [r7, #24]
 80060f4:	e00f      	b.n	8006116 <testLines+0xfe>
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	b218      	sxth	r0, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	b219      	sxth	r1, r3
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	b21a      	sxth	r2, r3
 8006102:	69bb      	ldr	r3, [r7, #24]
 8006104:	b21c      	sxth	r4, r3
 8006106:	88fb      	ldrh	r3, [r7, #6]
 8006108:	9300      	str	r3, [sp, #0]
 800610a:	4623      	mov	r3, r4
 800610c:	f7ff f98d 	bl	800542a <Displ_Line>
 8006110:	69bb      	ldr	r3, [r7, #24]
 8006112:	3306      	adds	r3, #6
 8006114:	61bb      	str	r3, [r7, #24]
 8006116:	69ba      	ldr	r2, [r7, #24]
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	429a      	cmp	r2, r3
 800611c:	dbeb      	blt.n	80060f6 <testLines+0xde>

    Displ_CLS(BLACK);
 800611e:	2000      	movs	r0, #0
 8006120:	f7fe ff9a 	bl	8005058 <Displ_CLS>

    x1    = 0;
 8006124:	2300      	movs	r3, #0
 8006126:	60bb      	str	r3, [r7, #8]
    y1    = h - 1;
 8006128:	693b      	ldr	r3, [r7, #16]
 800612a:	3b01      	subs	r3, #1
 800612c:	60fb      	str	r3, [r7, #12]
    y2    = 0;
 800612e:	2300      	movs	r3, #0
 8006130:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8006132:	2300      	movs	r3, #0
 8006134:	61fb      	str	r3, [r7, #28]
 8006136:	e00f      	b.n	8006158 <testLines+0x140>
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	b218      	sxth	r0, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	b219      	sxth	r1, r3
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	b21a      	sxth	r2, r3
 8006144:	69bb      	ldr	r3, [r7, #24]
 8006146:	b21c      	sxth	r4, r3
 8006148:	88fb      	ldrh	r3, [r7, #6]
 800614a:	9300      	str	r3, [sp, #0]
 800614c:	4623      	mov	r3, r4
 800614e:	f7ff f96c 	bl	800542a <Displ_Line>
 8006152:	69fb      	ldr	r3, [r7, #28]
 8006154:	3306      	adds	r3, #6
 8006156:	61fb      	str	r3, [r7, #28]
 8006158:	69fa      	ldr	r2, [r7, #28]
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	429a      	cmp	r2, r3
 800615e:	dbeb      	blt.n	8006138 <testLines+0x120>
    x2    = w - 1;
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	3b01      	subs	r3, #1
 8006164:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 8006166:	2300      	movs	r3, #0
 8006168:	61bb      	str	r3, [r7, #24]
 800616a:	e00f      	b.n	800618c <testLines+0x174>
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	b218      	sxth	r0, r3
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	b219      	sxth	r1, r3
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	b21a      	sxth	r2, r3
 8006178:	69bb      	ldr	r3, [r7, #24]
 800617a:	b21c      	sxth	r4, r3
 800617c:	88fb      	ldrh	r3, [r7, #6]
 800617e:	9300      	str	r3, [sp, #0]
 8006180:	4623      	mov	r3, r4
 8006182:	f7ff f952 	bl	800542a <Displ_Line>
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	3306      	adds	r3, #6
 800618a:	61bb      	str	r3, [r7, #24]
 800618c:	69ba      	ldr	r2, [r7, #24]
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	429a      	cmp	r2, r3
 8006192:	dbeb      	blt.n	800616c <testLines+0x154>

    Displ_CLS(BLACK);
 8006194:	2000      	movs	r0, #0
 8006196:	f7fe ff5f 	bl	8005058 <Displ_CLS>

    x1    = w - 1;
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	3b01      	subs	r3, #1
 800619e:	60bb      	str	r3, [r7, #8]
    y1    = h - 1;
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	3b01      	subs	r3, #1
 80061a4:	60fb      	str	r3, [r7, #12]
    y2    = 0;
 80061a6:	2300      	movs	r3, #0
 80061a8:	61bb      	str	r3, [r7, #24]
    for (x2 = 0; x2 < w; x2 += 6) Displ_Line(x1, y1, x2, y2, color);
 80061aa:	2300      	movs	r3, #0
 80061ac:	61fb      	str	r3, [r7, #28]
 80061ae:	e00f      	b.n	80061d0 <testLines+0x1b8>
 80061b0:	68bb      	ldr	r3, [r7, #8]
 80061b2:	b218      	sxth	r0, r3
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	b219      	sxth	r1, r3
 80061b8:	69fb      	ldr	r3, [r7, #28]
 80061ba:	b21a      	sxth	r2, r3
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	b21c      	sxth	r4, r3
 80061c0:	88fb      	ldrh	r3, [r7, #6]
 80061c2:	9300      	str	r3, [sp, #0]
 80061c4:	4623      	mov	r3, r4
 80061c6:	f7ff f930 	bl	800542a <Displ_Line>
 80061ca:	69fb      	ldr	r3, [r7, #28]
 80061cc:	3306      	adds	r3, #6
 80061ce:	61fb      	str	r3, [r7, #28]
 80061d0:	69fa      	ldr	r2, [r7, #28]
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	429a      	cmp	r2, r3
 80061d6:	dbeb      	blt.n	80061b0 <testLines+0x198>
    x2    = 0;
 80061d8:	2300      	movs	r3, #0
 80061da:	61fb      	str	r3, [r7, #28]
    for (y2 = 0; y2 < h; y2 += 6) Displ_Line(x1, y1, x2, y2, color);
 80061dc:	2300      	movs	r3, #0
 80061de:	61bb      	str	r3, [r7, #24]
 80061e0:	e00f      	b.n	8006202 <testLines+0x1ea>
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	b218      	sxth	r0, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	b219      	sxth	r1, r3
 80061ea:	69fb      	ldr	r3, [r7, #28]
 80061ec:	b21a      	sxth	r2, r3
 80061ee:	69bb      	ldr	r3, [r7, #24]
 80061f0:	b21c      	sxth	r4, r3
 80061f2:	88fb      	ldrh	r3, [r7, #6]
 80061f4:	9300      	str	r3, [sp, #0]
 80061f6:	4623      	mov	r3, r4
 80061f8:	f7ff f917 	bl	800542a <Displ_Line>
 80061fc:	69bb      	ldr	r3, [r7, #24]
 80061fe:	3306      	adds	r3, #6
 8006200:	61bb      	str	r3, [r7, #24]
 8006202:	69ba      	ldr	r2, [r7, #24]
 8006204:	693b      	ldr	r3, [r7, #16]
 8006206:	429a      	cmp	r2, r3
 8006208:	dbeb      	blt.n	80061e2 <testLines+0x1ca>

}
 800620a:	bf00      	nop
 800620c:	bf00      	nop
 800620e:	3724      	adds	r7, #36	; 0x24
 8006210:	46bd      	mov	sp, r7
 8006212:	bd90      	pop	{r4, r7, pc}
 8006214:	200081d6 	.word	0x200081d6
 8006218:	200081d8 	.word	0x200081d8

0800621c <testFastLines>:




void testFastLines(uint16_t color1, uint16_t color2)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b088      	sub	sp, #32
 8006220:	af02      	add	r7, sp, #8
 8006222:	4603      	mov	r3, r0
 8006224:	460a      	mov	r2, r1
 8006226:	80fb      	strh	r3, [r7, #6]
 8006228:	4613      	mov	r3, r2
 800622a:	80bb      	strh	r3, [r7, #4]
    int           x, y, w = _width, h = _height;
 800622c:	4b20      	ldr	r3, [pc, #128]	; (80062b0 <testFastLines+0x94>)
 800622e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006232:	60fb      	str	r3, [r7, #12]
 8006234:	4b1f      	ldr	r3, [pc, #124]	; (80062b4 <testFastLines+0x98>)
 8006236:	f9b3 3000 	ldrsh.w	r3, [r3]
 800623a:	60bb      	str	r3, [r7, #8]

    Displ_CLS(BLACK);
 800623c:	2000      	movs	r0, #0
 800623e:	f7fe ff0b 	bl	8005058 <Displ_CLS>
    for (y = 0; y < h; y += 5) Displ_Line(0, y, w-1, y, color1);
 8006242:	2300      	movs	r3, #0
 8006244:	613b      	str	r3, [r7, #16]
 8006246:	e011      	b.n	800626c <testFastLines+0x50>
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	b219      	sxth	r1, r3
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	b29b      	uxth	r3, r3
 8006250:	3b01      	subs	r3, #1
 8006252:	b29b      	uxth	r3, r3
 8006254:	b21a      	sxth	r2, r3
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	b218      	sxth	r0, r3
 800625a:	88fb      	ldrh	r3, [r7, #6]
 800625c:	9300      	str	r3, [sp, #0]
 800625e:	4603      	mov	r3, r0
 8006260:	2000      	movs	r0, #0
 8006262:	f7ff f8e2 	bl	800542a <Displ_Line>
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	3305      	adds	r3, #5
 800626a:	613b      	str	r3, [r7, #16]
 800626c:	693a      	ldr	r2, [r7, #16]
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	429a      	cmp	r2, r3
 8006272:	dbe9      	blt.n	8006248 <testFastLines+0x2c>
    for (x = 0; x < w; x += 5) Displ_Line(x, 0, x, h-1, color2);
 8006274:	2300      	movs	r3, #0
 8006276:	617b      	str	r3, [r7, #20]
 8006278:	e011      	b.n	800629e <testFastLines+0x82>
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	b218      	sxth	r0, r3
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	b21a      	sxth	r2, r3
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	b29b      	uxth	r3, r3
 8006286:	3b01      	subs	r3, #1
 8006288:	b29b      	uxth	r3, r3
 800628a:	b219      	sxth	r1, r3
 800628c:	88bb      	ldrh	r3, [r7, #4]
 800628e:	9300      	str	r3, [sp, #0]
 8006290:	460b      	mov	r3, r1
 8006292:	2100      	movs	r1, #0
 8006294:	f7ff f8c9 	bl	800542a <Displ_Line>
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	3305      	adds	r3, #5
 800629c:	617b      	str	r3, [r7, #20]
 800629e:	697a      	ldr	r2, [r7, #20]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	429a      	cmp	r2, r3
 80062a4:	dbe9      	blt.n	800627a <testFastLines+0x5e>
}
 80062a6:	bf00      	nop
 80062a8:	bf00      	nop
 80062aa:	3718      	adds	r7, #24
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	200081d6 	.word	0x200081d6
 80062b4:	200081d8 	.word	0x200081d8

080062b8 <testRects>:




void testRects(uint16_t color)
{
 80062b8:	b590      	push	{r4, r7, lr}
 80062ba:	b08b      	sub	sp, #44	; 0x2c
 80062bc:	af02      	add	r7, sp, #8
 80062be:	4603      	mov	r3, r0
 80062c0:	80fb      	strh	r3, [r7, #6]
	int           n, i, i2,
	cx = _width  / 2,
 80062c2:	4b25      	ldr	r3, [pc, #148]	; (8006358 <testRects+0xa0>)
 80062c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80062c8:	0fda      	lsrs	r2, r3, #31
 80062ca:	4413      	add	r3, r2
 80062cc:	105b      	asrs	r3, r3, #1
 80062ce:	b21b      	sxth	r3, r3
 80062d0:	61bb      	str	r3, [r7, #24]
	cy = _height / 2;
 80062d2:	4b22      	ldr	r3, [pc, #136]	; (800635c <testRects+0xa4>)
 80062d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80062d8:	0fda      	lsrs	r2, r3, #31
 80062da:	4413      	add	r3, r2
 80062dc:	105b      	asrs	r3, r3, #1
 80062de:	b21b      	sxth	r3, r3
 80062e0:	617b      	str	r3, [r7, #20]

	Displ_CLS(BLACK);
 80062e2:	2000      	movs	r0, #0
 80062e4:	f7fe feb8 	bl	8005058 <Displ_CLS>
	n     = min(_width, _height);
 80062e8:	4b1c      	ldr	r3, [pc, #112]	; (800635c <testRects+0xa4>)
 80062ea:	f9b3 2000 	ldrsh.w	r2, [r3]
 80062ee:	4b1a      	ldr	r3, [pc, #104]	; (8006358 <testRects+0xa0>)
 80062f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80062f4:	4293      	cmp	r3, r2
 80062f6:	bfa8      	it	ge
 80062f8:	4613      	movge	r3, r2
 80062fa:	b21b      	sxth	r3, r3
 80062fc:	613b      	str	r3, [r7, #16]
	for (i = 2; i < n; i += 6) {
 80062fe:	2302      	movs	r3, #2
 8006300:	61fb      	str	r3, [r7, #28]
 8006302:	e020      	b.n	8006346 <testRects+0x8e>
		i2 = i / 2;
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	0fda      	lsrs	r2, r3, #31
 8006308:	4413      	add	r3, r2
 800630a:	105b      	asrs	r3, r3, #1
 800630c:	60fb      	str	r3, [r7, #12]
		Displ_Border(cx - i2, cy - i2, i, i, 1, color);
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	b29a      	uxth	r2, r3
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	b29b      	uxth	r3, r3
 8006316:	1ad3      	subs	r3, r2, r3
 8006318:	b29b      	uxth	r3, r3
 800631a:	b218      	sxth	r0, r3
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	b29a      	uxth	r2, r3
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	b29b      	uxth	r3, r3
 8006324:	1ad3      	subs	r3, r2, r3
 8006326:	b29b      	uxth	r3, r3
 8006328:	b219      	sxth	r1, r3
 800632a:	69fb      	ldr	r3, [r7, #28]
 800632c:	b21a      	sxth	r2, r3
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	b21c      	sxth	r4, r3
 8006332:	88fb      	ldrh	r3, [r7, #6]
 8006334:	9301      	str	r3, [sp, #4]
 8006336:	2301      	movs	r3, #1
 8006338:	9300      	str	r3, [sp, #0]
 800633a:	4623      	mov	r3, r4
 800633c:	f7ff f9a6 	bl	800568c <Displ_Border>
	for (i = 2; i < n; i += 6) {
 8006340:	69fb      	ldr	r3, [r7, #28]
 8006342:	3306      	adds	r3, #6
 8006344:	61fb      	str	r3, [r7, #28]
 8006346:	69fa      	ldr	r2, [r7, #28]
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	429a      	cmp	r2, r3
 800634c:	dbda      	blt.n	8006304 <testRects+0x4c>
	}
}
 800634e:	bf00      	nop
 8006350:	bf00      	nop
 8006352:	3724      	adds	r7, #36	; 0x24
 8006354:	46bd      	mov	sp, r7
 8006356:	bd90      	pop	{r4, r7, pc}
 8006358:	200081d6 	.word	0x200081d6
 800635c:	200081d8 	.word	0x200081d8

08006360 <testFilledRects>:




void testFilledRects(uint16_t color1, uint16_t color2)
{
 8006360:	b590      	push	{r4, r7, lr}
 8006362:	b08b      	sub	sp, #44	; 0x2c
 8006364:	af02      	add	r7, sp, #8
 8006366:	4603      	mov	r3, r0
 8006368:	460a      	mov	r2, r1
 800636a:	80fb      	strh	r3, [r7, #6]
 800636c:	4613      	mov	r3, r2
 800636e:	80bb      	strh	r3, [r7, #4]
	int           n, i, i2,
	cx = _width  / 2 - 1,
 8006370:	4b30      	ldr	r3, [pc, #192]	; (8006434 <testFilledRects+0xd4>)
 8006372:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006376:	0fda      	lsrs	r2, r3, #31
 8006378:	4413      	add	r3, r2
 800637a:	105b      	asrs	r3, r3, #1
 800637c:	b21b      	sxth	r3, r3
 800637e:	3b01      	subs	r3, #1
 8006380:	61bb      	str	r3, [r7, #24]
	cy = _height / 2 - 1;
 8006382:	4b2d      	ldr	r3, [pc, #180]	; (8006438 <testFilledRects+0xd8>)
 8006384:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006388:	0fda      	lsrs	r2, r3, #31
 800638a:	4413      	add	r3, r2
 800638c:	105b      	asrs	r3, r3, #1
 800638e:	b21b      	sxth	r3, r3
 8006390:	3b01      	subs	r3, #1
 8006392:	617b      	str	r3, [r7, #20]

	Displ_CLS(BLACK);
 8006394:	2000      	movs	r0, #0
 8006396:	f7fe fe5f 	bl	8005058 <Displ_CLS>
	n = min(_width, _height);
 800639a:	4b27      	ldr	r3, [pc, #156]	; (8006438 <testFilledRects+0xd8>)
 800639c:	f9b3 2000 	ldrsh.w	r2, [r3]
 80063a0:	4b24      	ldr	r3, [pc, #144]	; (8006434 <testFilledRects+0xd4>)
 80063a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80063a6:	4293      	cmp	r3, r2
 80063a8:	bfa8      	it	ge
 80063aa:	4613      	movge	r3, r2
 80063ac:	b21b      	sxth	r3, r3
 80063ae:	613b      	str	r3, [r7, #16]
	for (i = n; i > 0; i -= 6) {
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	61fb      	str	r3, [r7, #28]
 80063b4:	e035      	b.n	8006422 <testFilledRects+0xc2>
		i2    = i / 2;
 80063b6:	69fb      	ldr	r3, [r7, #28]
 80063b8:	0fda      	lsrs	r2, r3, #31
 80063ba:	4413      	add	r3, r2
 80063bc:	105b      	asrs	r3, r3, #1
 80063be:	60fb      	str	r3, [r7, #12]
		Displ_FillArea(cx - i2, cy - i2, i, i, color1);
 80063c0:	69bb      	ldr	r3, [r7, #24]
 80063c2:	b29a      	uxth	r2, r3
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	1ad3      	subs	r3, r2, r3
 80063ca:	b298      	uxth	r0, r3
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	b29a      	uxth	r2, r3
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	b299      	uxth	r1, r3
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	b29a      	uxth	r2, r3
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	b29c      	uxth	r4, r3
 80063e0:	88fb      	ldrh	r3, [r7, #6]
 80063e2:	9300      	str	r3, [sp, #0]
 80063e4:	4623      	mov	r3, r4
 80063e6:	f7fe fc83 	bl	8004cf0 <Displ_FillArea>
		Displ_Border(cx - i2, cy - i2, i, i, 1, color2);
 80063ea:	69bb      	ldr	r3, [r7, #24]
 80063ec:	b29a      	uxth	r2, r3
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	1ad3      	subs	r3, r2, r3
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	b218      	sxth	r0, r3
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	b29a      	uxth	r2, r3
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	b29b      	uxth	r3, r3
 8006400:	1ad3      	subs	r3, r2, r3
 8006402:	b29b      	uxth	r3, r3
 8006404:	b219      	sxth	r1, r3
 8006406:	69fb      	ldr	r3, [r7, #28]
 8006408:	b21a      	sxth	r2, r3
 800640a:	69fb      	ldr	r3, [r7, #28]
 800640c:	b21c      	sxth	r4, r3
 800640e:	88bb      	ldrh	r3, [r7, #4]
 8006410:	9301      	str	r3, [sp, #4]
 8006412:	2301      	movs	r3, #1
 8006414:	9300      	str	r3, [sp, #0]
 8006416:	4623      	mov	r3, r4
 8006418:	f7ff f938 	bl	800568c <Displ_Border>
	for (i = n; i > 0; i -= 6) {
 800641c:	69fb      	ldr	r3, [r7, #28]
 800641e:	3b06      	subs	r3, #6
 8006420:	61fb      	str	r3, [r7, #28]
 8006422:	69fb      	ldr	r3, [r7, #28]
 8006424:	2b00      	cmp	r3, #0
 8006426:	dcc6      	bgt.n	80063b6 <testFilledRects+0x56>
	}
}
 8006428:	bf00      	nop
 800642a:	bf00      	nop
 800642c:	3724      	adds	r7, #36	; 0x24
 800642e:	46bd      	mov	sp, r7
 8006430:	bd90      	pop	{r4, r7, pc}
 8006432:	bf00      	nop
 8006434:	200081d6 	.word	0x200081d6
 8006438:	200081d8 	.word	0x200081d8

0800643c <testFilledCircles>:




void testFilledCircles(uint8_t radius, uint16_t color)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b088      	sub	sp, #32
 8006440:	af00      	add	r7, sp, #0
 8006442:	4603      	mov	r3, r0
 8006444:	460a      	mov	r2, r1
 8006446:	71fb      	strb	r3, [r7, #7]
 8006448:	4613      	mov	r3, r2
 800644a:	80bb      	strh	r3, [r7, #4]
    int x, y, w = _width, h = _height, r2 = radius * 2;
 800644c:	4b18      	ldr	r3, [pc, #96]	; (80064b0 <testFilledCircles+0x74>)
 800644e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006452:	617b      	str	r3, [r7, #20]
 8006454:	4b17      	ldr	r3, [pc, #92]	; (80064b4 <testFilledCircles+0x78>)
 8006456:	f9b3 3000 	ldrsh.w	r3, [r3]
 800645a:	613b      	str	r3, [r7, #16]
 800645c:	79fb      	ldrb	r3, [r7, #7]
 800645e:	005b      	lsls	r3, r3, #1
 8006460:	60fb      	str	r3, [r7, #12]
    Displ_CLS(BLACK);
 8006462:	2000      	movs	r0, #0
 8006464:	f7fe fdf8 	bl	8005058 <Displ_CLS>
    for (x = radius; x < w; x += r2) {
 8006468:	79fb      	ldrb	r3, [r7, #7]
 800646a:	61fb      	str	r3, [r7, #28]
 800646c:	e017      	b.n	800649e <testFilledCircles+0x62>
        for (y = radius; y < h; y += r2) {
 800646e:	79fb      	ldrb	r3, [r7, #7]
 8006470:	61bb      	str	r3, [r7, #24]
 8006472:	e00c      	b.n	800648e <testFilledCircles+0x52>
        	Displ_fillCircle(x, y, radius, color);
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	b218      	sxth	r0, r3
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	b219      	sxth	r1, r3
 800647c:	79fb      	ldrb	r3, [r7, #7]
 800647e:	b21a      	sxth	r2, r3
 8006480:	88bb      	ldrh	r3, [r7, #4]
 8006482:	f7fe ff9f 	bl	80053c4 <Displ_fillCircle>
        for (y = radius; y < h; y += r2) {
 8006486:	69ba      	ldr	r2, [r7, #24]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	4413      	add	r3, r2
 800648c:	61bb      	str	r3, [r7, #24]
 800648e:	69ba      	ldr	r2, [r7, #24]
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	429a      	cmp	r2, r3
 8006494:	dbee      	blt.n	8006474 <testFilledCircles+0x38>
    for (x = radius; x < w; x += r2) {
 8006496:	69fa      	ldr	r2, [r7, #28]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	4413      	add	r3, r2
 800649c:	61fb      	str	r3, [r7, #28]
 800649e:	69fa      	ldr	r2, [r7, #28]
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	dbe3      	blt.n	800646e <testFilledCircles+0x32>
        }
    }
}
 80064a6:	bf00      	nop
 80064a8:	bf00      	nop
 80064aa:	3720      	adds	r7, #32
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}
 80064b0:	200081d6 	.word	0x200081d6
 80064b4:	200081d8 	.word	0x200081d8

080064b8 <testCircles>:




void testCircles(uint8_t radius, uint16_t color)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b088      	sub	sp, #32
 80064bc:	af00      	add	r7, sp, #0
 80064be:	4603      	mov	r3, r0
 80064c0:	460a      	mov	r2, r1
 80064c2:	71fb      	strb	r3, [r7, #7]
 80064c4:	4613      	mov	r3, r2
 80064c6:	80bb      	strh	r3, [r7, #4]
    int           x, y, r2 = radius * 2,
 80064c8:	79fb      	ldrb	r3, [r7, #7]
 80064ca:	005b      	lsls	r3, r3, #1
 80064cc:	617b      	str	r3, [r7, #20]
                        w = _width  + radius,
 80064ce:	4b19      	ldr	r3, [pc, #100]	; (8006534 <testCircles+0x7c>)
 80064d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80064d4:	461a      	mov	r2, r3
 80064d6:	79fb      	ldrb	r3, [r7, #7]
 80064d8:	4413      	add	r3, r2
 80064da:	613b      	str	r3, [r7, #16]
                        h = _height + radius;
 80064dc:	4b16      	ldr	r3, [pc, #88]	; (8006538 <testCircles+0x80>)
 80064de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80064e2:	461a      	mov	r2, r3
 80064e4:	79fb      	ldrb	r3, [r7, #7]
 80064e6:	4413      	add	r3, r2
 80064e8:	60fb      	str	r3, [r7, #12]
    // Screen is not cleared for this one -- this is
    // intentional and does not affect the reported time.
    for (x = 0; x < w; x += r2) {
 80064ea:	2300      	movs	r3, #0
 80064ec:	61fb      	str	r3, [r7, #28]
 80064ee:	e017      	b.n	8006520 <testCircles+0x68>
        for (y = 0; y < h; y += r2) {
 80064f0:	2300      	movs	r3, #0
 80064f2:	61bb      	str	r3, [r7, #24]
 80064f4:	e00c      	b.n	8006510 <testCircles+0x58>
            Displ_drawCircle(x, y, radius, color);
 80064f6:	69fb      	ldr	r3, [r7, #28]
 80064f8:	b218      	sxth	r0, r3
 80064fa:	69bb      	ldr	r3, [r7, #24]
 80064fc:	b219      	sxth	r1, r3
 80064fe:	79fb      	ldrb	r3, [r7, #7]
 8006500:	b21a      	sxth	r2, r3
 8006502:	88bb      	ldrh	r3, [r7, #4]
 8006504:	f7fe fcd4 	bl	8004eb0 <Displ_drawCircle>
        for (y = 0; y < h; y += r2) {
 8006508:	69ba      	ldr	r2, [r7, #24]
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	4413      	add	r3, r2
 800650e:	61bb      	str	r3, [r7, #24]
 8006510:	69ba      	ldr	r2, [r7, #24]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	429a      	cmp	r2, r3
 8006516:	dbee      	blt.n	80064f6 <testCircles+0x3e>
    for (x = 0; x < w; x += r2) {
 8006518:	69fa      	ldr	r2, [r7, #28]
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	4413      	add	r3, r2
 800651e:	61fb      	str	r3, [r7, #28]
 8006520:	69fa      	ldr	r2, [r7, #28]
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	429a      	cmp	r2, r3
 8006526:	dbe3      	blt.n	80064f0 <testCircles+0x38>
        }
    }
}
 8006528:	bf00      	nop
 800652a:	bf00      	nop
 800652c:	3720      	adds	r7, #32
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop
 8006534:	200081d6 	.word	0x200081d6
 8006538:	200081d8 	.word	0x200081d8

0800653c <testTriangles>:




void testTriangles()
{
 800653c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800653e:	b089      	sub	sp, #36	; 0x24
 8006540:	af04      	add	r7, sp, #16
    int           n, i, cx = _width  / 2 - 1,
 8006542:	4b2e      	ldr	r3, [pc, #184]	; (80065fc <testTriangles+0xc0>)
 8006544:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006548:	0fda      	lsrs	r2, r3, #31
 800654a:	4413      	add	r3, r2
 800654c:	105b      	asrs	r3, r3, #1
 800654e:	b21b      	sxth	r3, r3
 8006550:	3b01      	subs	r3, #1
 8006552:	60bb      	str	r3, [r7, #8]
                        cy = _height / 2 - 1;
 8006554:	4b2a      	ldr	r3, [pc, #168]	; (8006600 <testTriangles+0xc4>)
 8006556:	f9b3 3000 	ldrsh.w	r3, [r3]
 800655a:	0fda      	lsrs	r2, r3, #31
 800655c:	4413      	add	r3, r2
 800655e:	105b      	asrs	r3, r3, #1
 8006560:	b21b      	sxth	r3, r3
 8006562:	3b01      	subs	r3, #1
 8006564:	607b      	str	r3, [r7, #4]

    Displ_CLS(BLACK);
 8006566:	2000      	movs	r0, #0
 8006568:	f7fe fd76 	bl	8005058 <Displ_CLS>
    n     = min(cx, cy);
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	4293      	cmp	r3, r2
 8006572:	bfa8      	it	ge
 8006574:	4613      	movge	r3, r2
 8006576:	603b      	str	r3, [r7, #0]
    for (i = 0; i < n; i += 5) {
 8006578:	2300      	movs	r3, #0
 800657a:	60fb      	str	r3, [r7, #12]
 800657c:	e035      	b.n	80065ea <testTriangles+0xae>
    	Displ_drawTriangle(
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	b218      	sxth	r0, r3
            cx    , cy - i, // peak
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	b29a      	uxth	r2, r3
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	b29b      	uxth	r3, r3
 800658a:	1ad3      	subs	r3, r2, r3
 800658c:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 800658e:	b21c      	sxth	r4, r3
            cx - i, cy + i, // bottom left
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	b29a      	uxth	r2, r3
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	b29b      	uxth	r3, r3
 8006598:	1ad3      	subs	r3, r2, r3
 800659a:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 800659c:	b21d      	sxth	r5, r3
            cx - i, cy + i, // bottom left
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	b29a      	uxth	r2, r3
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	4413      	add	r3, r2
 80065a8:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 80065aa:	b21e      	sxth	r6, r3
            cx + i, cy + i, // bottom right
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	b29a      	uxth	r2, r3
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	b29b      	uxth	r3, r3
 80065b4:	4413      	add	r3, r2
 80065b6:	b29b      	uxth	r3, r3
    	Displ_drawTriangle(
 80065b8:	b21b      	sxth	r3, r3
            cx + i, cy + i, // bottom right
 80065ba:	687a      	ldr	r2, [r7, #4]
 80065bc:	b291      	uxth	r1, r2
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	b292      	uxth	r2, r2
 80065c2:	440a      	add	r2, r1
 80065c4:	b292      	uxth	r2, r2
    	Displ_drawTriangle(
 80065c6:	b212      	sxth	r2, r2
            color565(0, 0, i));
 80065c8:	68f9      	ldr	r1, [r7, #12]
 80065ca:	10c9      	asrs	r1, r1, #3
 80065cc:	b289      	uxth	r1, r1
    	Displ_drawTriangle(
 80065ce:	f001 011f 	and.w	r1, r1, #31
 80065d2:	b289      	uxth	r1, r1
 80065d4:	9102      	str	r1, [sp, #8]
 80065d6:	9201      	str	r2, [sp, #4]
 80065d8:	9300      	str	r3, [sp, #0]
 80065da:	4633      	mov	r3, r6
 80065dc:	462a      	mov	r2, r5
 80065de:	4621      	mov	r1, r4
 80065e0:	f7ff f897 	bl	8005712 <Displ_drawTriangle>
    for (i = 0; i < n; i += 5) {
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	3305      	adds	r3, #5
 80065e8:	60fb      	str	r3, [r7, #12]
 80065ea:	68fa      	ldr	r2, [r7, #12]
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	dbc5      	blt.n	800657e <testTriangles+0x42>
    }
}
 80065f2:	bf00      	nop
 80065f4:	bf00      	nop
 80065f6:	3714      	adds	r7, #20
 80065f8:	46bd      	mov	sp, r7
 80065fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065fc:	200081d6 	.word	0x200081d6
 8006600:	200081d8 	.word	0x200081d8

08006604 <testFilledTriangles>:





void testFilledTriangles() {
 8006604:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006606:	b089      	sub	sp, #36	; 0x24
 8006608:	af04      	add	r7, sp, #16
    int           i, cx = _width  / 2 - 1,
 800660a:	4b53      	ldr	r3, [pc, #332]	; (8006758 <testFilledTriangles+0x154>)
 800660c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006610:	0fda      	lsrs	r2, r3, #31
 8006612:	4413      	add	r3, r2
 8006614:	105b      	asrs	r3, r3, #1
 8006616:	b21b      	sxth	r3, r3
 8006618:	3b01      	subs	r3, #1
 800661a:	60bb      	str	r3, [r7, #8]
                     cy = _height / 2 - 1;
 800661c:	4b4f      	ldr	r3, [pc, #316]	; (800675c <testFilledTriangles+0x158>)
 800661e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006622:	0fda      	lsrs	r2, r3, #31
 8006624:	4413      	add	r3, r2
 8006626:	105b      	asrs	r3, r3, #1
 8006628:	b21b      	sxth	r3, r3
 800662a:	3b01      	subs	r3, #1
 800662c:	607b      	str	r3, [r7, #4]

    Displ_CLS(BLACK);
 800662e:	2000      	movs	r0, #0
 8006630:	f7fe fd12 	bl	8005058 <Displ_CLS>
    for (i = min(cx, cy); i > 10; i -= 5) {
 8006634:	687a      	ldr	r2, [r7, #4]
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	4293      	cmp	r3, r2
 800663a:	bfa8      	it	ge
 800663c:	4613      	movge	r3, r2
 800663e:	60fb      	str	r3, [r7, #12]
 8006640:	e080      	b.n	8006744 <testFilledTriangles+0x140>
    	Displ_fillTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i, color565(0, i, i));
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	b21c      	sxth	r4, r3
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	b29a      	uxth	r2, r3
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	b29b      	uxth	r3, r3
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	b29b      	uxth	r3, r3
 8006652:	b21d      	sxth	r5, r3
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	b29a      	uxth	r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	b29b      	uxth	r3, r3
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	b29b      	uxth	r3, r3
 8006660:	b21e      	sxth	r6, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	b29a      	uxth	r2, r3
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	b29b      	uxth	r3, r3
 800666a:	4413      	add	r3, r2
 800666c:	b29b      	uxth	r3, r3
 800666e:	fa0f fc83 	sxth.w	ip, r3
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	b29a      	uxth	r2, r3
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	b29b      	uxth	r3, r3
 800667a:	4413      	add	r3, r2
 800667c:	b29b      	uxth	r3, r3
 800667e:	b21b      	sxth	r3, r3
 8006680:	687a      	ldr	r2, [r7, #4]
 8006682:	b291      	uxth	r1, r2
 8006684:	68fa      	ldr	r2, [r7, #12]
 8006686:	b292      	uxth	r2, r2
 8006688:	440a      	add	r2, r1
 800668a:	b292      	uxth	r2, r2
 800668c:	b212      	sxth	r2, r2
 800668e:	68f9      	ldr	r1, [r7, #12]
 8006690:	00c9      	lsls	r1, r1, #3
 8006692:	b209      	sxth	r1, r1
 8006694:	f401 61fc 	and.w	r1, r1, #2016	; 0x7e0
 8006698:	b208      	sxth	r0, r1
 800669a:	68f9      	ldr	r1, [r7, #12]
 800669c:	10c9      	asrs	r1, r1, #3
 800669e:	b209      	sxth	r1, r1
 80066a0:	f001 011f 	and.w	r1, r1, #31
 80066a4:	b209      	sxth	r1, r1
 80066a6:	4301      	orrs	r1, r0
 80066a8:	b209      	sxth	r1, r1
 80066aa:	b289      	uxth	r1, r1
 80066ac:	9102      	str	r1, [sp, #8]
 80066ae:	9201      	str	r2, [sp, #4]
 80066b0:	9300      	str	r3, [sp, #0]
 80066b2:	4663      	mov	r3, ip
 80066b4:	4632      	mov	r2, r6
 80066b6:	4629      	mov	r1, r5
 80066b8:	4620      	mov	r0, r4
 80066ba:	f7ff f864 	bl	8005786 <Displ_fillTriangle>
    	Displ_drawTriangle(cx, cy - i, cx - i, cy + i, cx + i, cy + i, color565(i, i, 0));
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	b21c      	sxth	r4, r3
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	b29a      	uxth	r2, r3
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	1ad3      	subs	r3, r2, r3
 80066cc:	b29b      	uxth	r3, r3
 80066ce:	b21d      	sxth	r5, r3
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	b29a      	uxth	r2, r3
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	b29b      	uxth	r3, r3
 80066dc:	b21e      	sxth	r6, r3
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	b29a      	uxth	r2, r3
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	4413      	add	r3, r2
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	fa0f fc83 	sxth.w	ip, r3
 80066ee:	68bb      	ldr	r3, [r7, #8]
 80066f0:	b29a      	uxth	r2, r3
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	4413      	add	r3, r2
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	b21a      	sxth	r2, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	b299      	uxth	r1, r3
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	b29b      	uxth	r3, r3
 8006704:	440b      	add	r3, r1
 8006706:	b29b      	uxth	r3, r3
 8006708:	b219      	sxth	r1, r3
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	021b      	lsls	r3, r3, #8
 800670e:	b21b      	sxth	r3, r3
 8006710:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006714:	f023 0307 	bic.w	r3, r3, #7
 8006718:	b218      	sxth	r0, r3
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	00db      	lsls	r3, r3, #3
 800671e:	b21b      	sxth	r3, r3
 8006720:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8006724:	b21b      	sxth	r3, r3
 8006726:	4303      	orrs	r3, r0
 8006728:	b21b      	sxth	r3, r3
 800672a:	b29b      	uxth	r3, r3
 800672c:	9302      	str	r3, [sp, #8]
 800672e:	9101      	str	r1, [sp, #4]
 8006730:	9200      	str	r2, [sp, #0]
 8006732:	4663      	mov	r3, ip
 8006734:	4632      	mov	r2, r6
 8006736:	4629      	mov	r1, r5
 8006738:	4620      	mov	r0, r4
 800673a:	f7fe ffea 	bl	8005712 <Displ_drawTriangle>
    for (i = min(cx, cy); i > 10; i -= 5) {
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	3b05      	subs	r3, #5
 8006742:	60fb      	str	r3, [r7, #12]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	2b0a      	cmp	r3, #10
 8006748:	f73f af7b 	bgt.w	8006642 <testFilledTriangles+0x3e>
    }
}
 800674c:	bf00      	nop
 800674e:	bf00      	nop
 8006750:	3714      	adds	r7, #20
 8006752:	46bd      	mov	sp, r7
 8006754:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006756:	bf00      	nop
 8006758:	200081d6 	.word	0x200081d6
 800675c:	200081d8 	.word	0x200081d8

08006760 <testRoundRects>:





void testRoundRects() {
 8006760:	b5b0      	push	{r4, r5, r7, lr}
 8006762:	b08a      	sub	sp, #40	; 0x28
 8006764:	af02      	add	r7, sp, #8
    int           w, i, i2, red, step,
                  cx = _width  / 2 - 1,
 8006766:	4b33      	ldr	r3, [pc, #204]	; (8006834 <testRoundRects+0xd4>)
 8006768:	f9b3 3000 	ldrsh.w	r3, [r3]
 800676c:	0fda      	lsrs	r2, r3, #31
 800676e:	4413      	add	r3, r2
 8006770:	105b      	asrs	r3, r3, #1
 8006772:	b21b      	sxth	r3, r3
 8006774:	3b01      	subs	r3, #1
 8006776:	617b      	str	r3, [r7, #20]
                  cy = _height / 2 - 1;
 8006778:	4b2f      	ldr	r3, [pc, #188]	; (8006838 <testRoundRects+0xd8>)
 800677a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800677e:	0fda      	lsrs	r2, r3, #31
 8006780:	4413      	add	r3, r2
 8006782:	105b      	asrs	r3, r3, #1
 8006784:	b21b      	sxth	r3, r3
 8006786:	3b01      	subs	r3, #1
 8006788:	613b      	str	r3, [r7, #16]

    Displ_CLS(BLACK);
 800678a:	2000      	movs	r0, #0
 800678c:	f7fe fc64 	bl	8005058 <Displ_CLS>
    w     = min(_width, _height);
 8006790:	4b29      	ldr	r3, [pc, #164]	; (8006838 <testRoundRects+0xd8>)
 8006792:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006796:	4b27      	ldr	r3, [pc, #156]	; (8006834 <testRoundRects+0xd4>)
 8006798:	f9b3 3000 	ldrsh.w	r3, [r3]
 800679c:	4293      	cmp	r3, r2
 800679e:	bfa8      	it	ge
 80067a0:	4613      	movge	r3, r2
 80067a2:	b21b      	sxth	r3, r3
 80067a4:	60fb      	str	r3, [r7, #12]
    red = 0;
 80067a6:	2300      	movs	r3, #0
 80067a8:	61bb      	str	r3, [r7, #24]
    step = (256 * 6) / w;
 80067aa:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	fb92 f3f3 	sdiv	r3, r2, r3
 80067b4:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < w; i += 6) {
 80067b6:	2300      	movs	r3, #0
 80067b8:	61fb      	str	r3, [r7, #28]
 80067ba:	e031      	b.n	8006820 <testRoundRects+0xc0>
        i2 = i / 2;
 80067bc:	69fb      	ldr	r3, [r7, #28]
 80067be:	0fda      	lsrs	r2, r3, #31
 80067c0:	4413      	add	r3, r2
 80067c2:	105b      	asrs	r3, r3, #1
 80067c4:	607b      	str	r3, [r7, #4]
        red += step;
 80067c6:	69ba      	ldr	r2, [r7, #24]
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	4413      	add	r3, r2
 80067cc:	61bb      	str	r3, [r7, #24]
        Displ_drawRoundRect(cx - i2, cy - i2, i, i, i / 8, color565(red, 0, 0));
 80067ce:	697b      	ldr	r3, [r7, #20]
 80067d0:	b29a      	uxth	r2, r3
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	b29b      	uxth	r3, r3
 80067d6:	1ad3      	subs	r3, r2, r3
 80067d8:	b29b      	uxth	r3, r3
 80067da:	b218      	sxth	r0, r3
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	b29a      	uxth	r2, r3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	b219      	sxth	r1, r3
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	b21c      	sxth	r4, r3
 80067ee:	69fb      	ldr	r3, [r7, #28]
 80067f0:	b21d      	sxth	r5, r3
 80067f2:	69fb      	ldr	r3, [r7, #28]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	da00      	bge.n	80067fa <testRoundRects+0x9a>
 80067f8:	3307      	adds	r3, #7
 80067fa:	10db      	asrs	r3, r3, #3
 80067fc:	b21a      	sxth	r2, r3
 80067fe:	69bb      	ldr	r3, [r7, #24]
 8006800:	021b      	lsls	r3, r3, #8
 8006802:	b29b      	uxth	r3, r3
 8006804:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006808:	f023 0307 	bic.w	r3, r3, #7
 800680c:	b29b      	uxth	r3, r3
 800680e:	9301      	str	r3, [sp, #4]
 8006810:	9200      	str	r2, [sp, #0]
 8006812:	462b      	mov	r3, r5
 8006814:	4622      	mov	r2, r4
 8006816:	f7ff fa27 	bl	8005c68 <Displ_drawRoundRect>
    for (i = 0; i < w; i += 6) {
 800681a:	69fb      	ldr	r3, [r7, #28]
 800681c:	3306      	adds	r3, #6
 800681e:	61fb      	str	r3, [r7, #28]
 8006820:	69fa      	ldr	r2, [r7, #28]
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	429a      	cmp	r2, r3
 8006826:	dbc9      	blt.n	80067bc <testRoundRects+0x5c>
    }
}
 8006828:	bf00      	nop
 800682a:	bf00      	nop
 800682c:	3720      	adds	r7, #32
 800682e:	46bd      	mov	sp, r7
 8006830:	bdb0      	pop	{r4, r5, r7, pc}
 8006832:	bf00      	nop
 8006834:	200081d6 	.word	0x200081d6
 8006838:	200081d8 	.word	0x200081d8

0800683c <testFilledRoundRects>:





void testFilledRoundRects() {
 800683c:	b5b0      	push	{r4, r5, r7, lr}
 800683e:	b088      	sub	sp, #32
 8006840:	af02      	add	r7, sp, #8
    int           i, i2, green, step,
                  cx = _width  / 2 - 1,
 8006842:	4b36      	ldr	r3, [pc, #216]	; (800691c <testFilledRoundRects+0xe0>)
 8006844:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006848:	0fda      	lsrs	r2, r3, #31
 800684a:	4413      	add	r3, r2
 800684c:	105b      	asrs	r3, r3, #1
 800684e:	b21b      	sxth	r3, r3
 8006850:	3b01      	subs	r3, #1
 8006852:	60fb      	str	r3, [r7, #12]
                  cy = _height / 2 - 1;
 8006854:	4b32      	ldr	r3, [pc, #200]	; (8006920 <testFilledRoundRects+0xe4>)
 8006856:	f9b3 3000 	ldrsh.w	r3, [r3]
 800685a:	0fda      	lsrs	r2, r3, #31
 800685c:	4413      	add	r3, r2
 800685e:	105b      	asrs	r3, r3, #1
 8006860:	b21b      	sxth	r3, r3
 8006862:	3b01      	subs	r3, #1
 8006864:	60bb      	str	r3, [r7, #8]

    Displ_CLS(BLACK);
 8006866:	2000      	movs	r0, #0
 8006868:	f7fe fbf6 	bl	8005058 <Displ_CLS>
    green = 256;
 800686c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006870:	613b      	str	r3, [r7, #16]
    step = (256 * 6) / min(_width, _height);
 8006872:	4b2b      	ldr	r3, [pc, #172]	; (8006920 <testFilledRoundRects+0xe4>)
 8006874:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006878:	4b28      	ldr	r3, [pc, #160]	; (800691c <testFilledRoundRects+0xe0>)
 800687a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800687e:	4293      	cmp	r3, r2
 8006880:	bfa8      	it	ge
 8006882:	4613      	movge	r3, r2
 8006884:	b21b      	sxth	r3, r3
 8006886:	461a      	mov	r2, r3
 8006888:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800688c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006890:	607b      	str	r3, [r7, #4]
    for (i = min(_width, _height); i > 20; i -= 6) {
 8006892:	4b23      	ldr	r3, [pc, #140]	; (8006920 <testFilledRoundRects+0xe4>)
 8006894:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006898:	4b20      	ldr	r3, [pc, #128]	; (800691c <testFilledRoundRects+0xe0>)
 800689a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800689e:	4293      	cmp	r3, r2
 80068a0:	bfa8      	it	ge
 80068a2:	4613      	movge	r3, r2
 80068a4:	b21b      	sxth	r3, r3
 80068a6:	617b      	str	r3, [r7, #20]
 80068a8:	e02f      	b.n	800690a <testFilledRoundRects+0xce>
        i2 = i / 2;
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	0fda      	lsrs	r2, r3, #31
 80068ae:	4413      	add	r3, r2
 80068b0:	105b      	asrs	r3, r3, #1
 80068b2:	603b      	str	r3, [r7, #0]
        green -= step;
 80068b4:	693a      	ldr	r2, [r7, #16]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	1ad3      	subs	r3, r2, r3
 80068ba:	613b      	str	r3, [r7, #16]
        Displ_fillRoundRect(cx - i2, cy - i2, i, i, i / 8, color565(0, green, 0));
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	b29a      	uxth	r2, r3
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	b29b      	uxth	r3, r3
 80068c4:	1ad3      	subs	r3, r2, r3
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	b218      	sxth	r0, r3
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	b29a      	uxth	r2, r3
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	1ad3      	subs	r3, r2, r3
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	b219      	sxth	r1, r3
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	b21c      	sxth	r4, r3
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	b21d      	sxth	r5, r3
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	da00      	bge.n	80068e8 <testFilledRoundRects+0xac>
 80068e6:	3307      	adds	r3, #7
 80068e8:	10db      	asrs	r3, r3, #3
 80068ea:	b21b      	sxth	r3, r3
 80068ec:	693a      	ldr	r2, [r7, #16]
 80068ee:	00d2      	lsls	r2, r2, #3
 80068f0:	b292      	uxth	r2, r2
 80068f2:	f402 62fc 	and.w	r2, r2, #2016	; 0x7e0
 80068f6:	b292      	uxth	r2, r2
 80068f8:	9201      	str	r2, [sp, #4]
 80068fa:	9300      	str	r3, [sp, #0]
 80068fc:	462b      	mov	r3, r5
 80068fe:	4622      	mov	r2, r4
 8006900:	f7ff faa7 	bl	8005e52 <Displ_fillRoundRect>
    for (i = min(_width, _height); i > 20; i -= 6) {
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	3b06      	subs	r3, #6
 8006908:	617b      	str	r3, [r7, #20]
 800690a:	697b      	ldr	r3, [r7, #20]
 800690c:	2b14      	cmp	r3, #20
 800690e:	dccc      	bgt.n	80068aa <testFilledRoundRects+0x6e>
    }
}
 8006910:	bf00      	nop
 8006912:	bf00      	nop
 8006914:	3718      	adds	r7, #24
 8006916:	46bd      	mov	sp, r7
 8006918:	bdb0      	pop	{r4, r5, r7, pc}
 800691a:	bf00      	nop
 800691c:	200081d6 	.word	0x200081d6
 8006920:	200081d8 	.word	0x200081d8

08006924 <testFillScreen>:




void testFillScreen()
{
 8006924:	b580      	push	{r7, lr}
 8006926:	af00      	add	r7, sp, #0
	Displ_CLS(RED);
 8006928:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 800692c:	f7fe fb94 	bl	8005058 <Displ_CLS>
	Displ_CLS(GREEN);
 8006930:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8006934:	f7fe fb90 	bl	8005058 <Displ_CLS>
	Displ_CLS(BLUE);
 8006938:	201f      	movs	r0, #31
 800693a:	f7fe fb8d 	bl	8005058 <Displ_CLS>
	Displ_CLS(YELLOW);
 800693e:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 8006942:	f7fe fb89 	bl	8005058 <Displ_CLS>
	Displ_CLS(BLACK);
 8006946:	2000      	movs	r0, #0
 8006948:	f7fe fb86 	bl	8005058 <Displ_CLS>
}
 800694c:	bf00      	nop
 800694e:	bd80      	pop	{r7, pc}

08006950 <Displ_TestAll>:





void Displ_TestAll (){
 8006950:	b580      	push	{r7, lr}
 8006952:	af00      	add	r7, sp, #0
	testFillScreen();
 8006954:	f7ff ffe6 	bl	8006924 <testFillScreen>
	testLines(CYAN);
 8006958:	f240 70ff 	movw	r0, #2047	; 0x7ff
 800695c:	f7ff fb5c 	bl	8006018 <testLines>
	testFastLines(RED, BLUE);
 8006960:	211f      	movs	r1, #31
 8006962:	f44f 4078 	mov.w	r0, #63488	; 0xf800
 8006966:	f7ff fc59 	bl	800621c <testFastLines>
	testRects(GREEN);
 800696a:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800696e:	f7ff fca3 	bl	80062b8 <testRects>
	testFilledRects(YELLOW, MAGENTA);
 8006972:	f64f 011f 	movw	r1, #63519	; 0xf81f
 8006976:	f64f 70e0 	movw	r0, #65504	; 0xffe0
 800697a:	f7ff fcf1 	bl	8006360 <testFilledRects>
	testFilledCircles(10, MAGENTA);
 800697e:	f64f 011f 	movw	r1, #63519	; 0xf81f
 8006982:	200a      	movs	r0, #10
 8006984:	f7ff fd5a 	bl	800643c <testFilledCircles>
	testCircles(10, WHITE);
 8006988:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800698c:	200a      	movs	r0, #10
 800698e:	f7ff fd93 	bl	80064b8 <testCircles>
	testTriangles();
 8006992:	f7ff fdd3 	bl	800653c <testTriangles>
	testFilledTriangles();
 8006996:	f7ff fe35 	bl	8006604 <testFilledTriangles>
	testRoundRects();
 800699a:	f7ff fee1 	bl	8006760 <testRoundRects>
	testFilledRoundRects();
 800699e:	f7ff ff4d 	bl	800683c <testFilledRoundRects>
}
 80069a2:	bf00      	nop
 80069a4:	bd80      	pop	{r7, pc}
	...

080069a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80069a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80069e0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80069ac:	480d      	ldr	r0, [pc, #52]	; (80069e4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80069ae:	490e      	ldr	r1, [pc, #56]	; (80069e8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80069b0:	4a0e      	ldr	r2, [pc, #56]	; (80069ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80069b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80069b4:	e002      	b.n	80069bc <LoopCopyDataInit>

080069b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80069b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80069b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80069ba:	3304      	adds	r3, #4

080069bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80069bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80069be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80069c0:	d3f9      	bcc.n	80069b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80069c2:	4a0b      	ldr	r2, [pc, #44]	; (80069f0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80069c4:	4c0b      	ldr	r4, [pc, #44]	; (80069f4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80069c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80069c8:	e001      	b.n	80069ce <LoopFillZerobss>

080069ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80069ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80069cc:	3204      	adds	r2, #4

080069ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80069ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80069d0:	d3fb      	bcc.n	80069ca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80069d2:	f7fd fddf 	bl	8004594 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80069d6:	f005 fa6b 	bl	800beb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80069da:	f7fc fc39 	bl	8003250 <main>
  bx  lr    
 80069de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80069e0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80069e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80069e8:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 80069ec:	08013c70 	.word	0x08013c70
  ldr r2, =_sbss
 80069f0:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 80069f4:	20009334 	.word	0x20009334

080069f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80069f8:	e7fe      	b.n	80069f8 <ADC_IRQHandler>
	...

080069fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006a00:	4b0e      	ldr	r3, [pc, #56]	; (8006a3c <HAL_Init+0x40>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a0d      	ldr	r2, [pc, #52]	; (8006a3c <HAL_Init+0x40>)
 8006a06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006a0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006a0c:	4b0b      	ldr	r3, [pc, #44]	; (8006a3c <HAL_Init+0x40>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a0a      	ldr	r2, [pc, #40]	; (8006a3c <HAL_Init+0x40>)
 8006a12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006a16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006a18:	4b08      	ldr	r3, [pc, #32]	; (8006a3c <HAL_Init+0x40>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a07      	ldr	r2, [pc, #28]	; (8006a3c <HAL_Init+0x40>)
 8006a1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006a24:	2003      	movs	r0, #3
 8006a26:	f000 fd53 	bl	80074d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006a2a:	2000      	movs	r0, #0
 8006a2c:	f000 f808 	bl	8006a40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006a30:	f7fd f9ec 	bl	8003e0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006a34:	2300      	movs	r3, #0
}
 8006a36:	4618      	mov	r0, r3
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	40023c00 	.word	0x40023c00

08006a40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006a48:	4b12      	ldr	r3, [pc, #72]	; (8006a94 <HAL_InitTick+0x54>)
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	4b12      	ldr	r3, [pc, #72]	; (8006a98 <HAL_InitTick+0x58>)
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	4619      	mov	r1, r3
 8006a52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a56:	fbb3 f3f1 	udiv	r3, r3, r1
 8006a5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f000 fd6b 	bl	800753a <HAL_SYSTICK_Config>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d001      	beq.n	8006a6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e00e      	b.n	8006a8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2b0f      	cmp	r3, #15
 8006a72:	d80a      	bhi.n	8006a8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006a74:	2200      	movs	r2, #0
 8006a76:	6879      	ldr	r1, [r7, #4]
 8006a78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a7c:	f000 fd33 	bl	80074e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006a80:	4a06      	ldr	r2, [pc, #24]	; (8006a9c <HAL_InitTick+0x5c>)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006a86:	2300      	movs	r3, #0
 8006a88:	e000      	b.n	8006a8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3708      	adds	r7, #8
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}
 8006a94:	20000030 	.word	0x20000030
 8006a98:	20000040 	.word	0x20000040
 8006a9c:	2000003c 	.word	0x2000003c

08006aa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006aa4:	4b06      	ldr	r3, [pc, #24]	; (8006ac0 <HAL_IncTick+0x20>)
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	4b06      	ldr	r3, [pc, #24]	; (8006ac4 <HAL_IncTick+0x24>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4413      	add	r3, r2
 8006ab0:	4a04      	ldr	r2, [pc, #16]	; (8006ac4 <HAL_IncTick+0x24>)
 8006ab2:	6013      	str	r3, [r2, #0]
}
 8006ab4:	bf00      	nop
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr
 8006abe:	bf00      	nop
 8006ac0:	20000040 	.word	0x20000040
 8006ac4:	200091e4 	.word	0x200091e4

08006ac8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	af00      	add	r7, sp, #0
  return uwTick;
 8006acc:	4b03      	ldr	r3, [pc, #12]	; (8006adc <HAL_GetTick+0x14>)
 8006ace:	681b      	ldr	r3, [r3, #0]
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad8:	4770      	bx	lr
 8006ada:	bf00      	nop
 8006adc:	200091e4 	.word	0x200091e4

08006ae0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b084      	sub	sp, #16
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006ae8:	f7ff ffee 	bl	8006ac8 <HAL_GetTick>
 8006aec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006af8:	d005      	beq.n	8006b06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006afa:	4b0a      	ldr	r3, [pc, #40]	; (8006b24 <HAL_Delay+0x44>)
 8006afc:	781b      	ldrb	r3, [r3, #0]
 8006afe:	461a      	mov	r2, r3
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	4413      	add	r3, r2
 8006b04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006b06:	bf00      	nop
 8006b08:	f7ff ffde 	bl	8006ac8 <HAL_GetTick>
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	1ad3      	subs	r3, r2, r3
 8006b12:	68fa      	ldr	r2, [r7, #12]
 8006b14:	429a      	cmp	r2, r3
 8006b16:	d8f7      	bhi.n	8006b08 <HAL_Delay+0x28>
  {
  }
}
 8006b18:	bf00      	nop
 8006b1a:	bf00      	nop
 8006b1c:	3710      	adds	r7, #16
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop
 8006b24:	20000040 	.word	0x20000040

08006b28 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b30:	2300      	movs	r3, #0
 8006b32:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d101      	bne.n	8006b3e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e033      	b.n	8006ba6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d109      	bne.n	8006b5a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f7fd f988 	bl	8003e5c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b5e:	f003 0310 	and.w	r3, r3, #16
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d118      	bne.n	8006b98 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b6a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006b6e:	f023 0302 	bic.w	r3, r3, #2
 8006b72:	f043 0202 	orr.w	r2, r3, #2
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 fa5a 	bl	8007034 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2200      	movs	r2, #0
 8006b84:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b8a:	f023 0303 	bic.w	r3, r3, #3
 8006b8e:	f043 0201 	orr.w	r2, r3, #1
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	641a      	str	r2, [r3, #64]	; 0x40
 8006b96:	e001      	b.n	8006b9c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3710      	adds	r7, #16
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}
	...

08006bb0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b086      	sub	sp, #24
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	60b9      	str	r1, [r7, #8]
 8006bba:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d101      	bne.n	8006bce <HAL_ADC_Start_DMA+0x1e>
 8006bca:	2302      	movs	r3, #2
 8006bcc:	e0e9      	b.n	8006da2 <HAL_ADC_Start_DMA+0x1f2>
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	689b      	ldr	r3, [r3, #8]
 8006bdc:	f003 0301 	and.w	r3, r3, #1
 8006be0:	2b01      	cmp	r3, #1
 8006be2:	d018      	beq.n	8006c16 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	689a      	ldr	r2, [r3, #8]
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f042 0201 	orr.w	r2, r2, #1
 8006bf2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006bf4:	4b6d      	ldr	r3, [pc, #436]	; (8006dac <HAL_ADC_Start_DMA+0x1fc>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a6d      	ldr	r2, [pc, #436]	; (8006db0 <HAL_ADC_Start_DMA+0x200>)
 8006bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8006bfe:	0c9a      	lsrs	r2, r3, #18
 8006c00:	4613      	mov	r3, r2
 8006c02:	005b      	lsls	r3, r3, #1
 8006c04:	4413      	add	r3, r2
 8006c06:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006c08:	e002      	b.n	8006c10 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8006c0a:	693b      	ldr	r3, [r7, #16]
 8006c0c:	3b01      	subs	r3, #1
 8006c0e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d1f9      	bne.n	8006c0a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c24:	d107      	bne.n	8006c36 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	689a      	ldr	r2, [r3, #8]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c34:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	f003 0301 	and.w	r3, r3, #1
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	f040 80a1 	bne.w	8006d88 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c4a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006c4e:	f023 0301 	bic.w	r3, r3, #1
 8006c52:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d007      	beq.n	8006c78 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006c70:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006c80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c84:	d106      	bne.n	8006c94 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c8a:	f023 0206 	bic.w	r2, r3, #6
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	645a      	str	r2, [r3, #68]	; 0x44
 8006c92:	e002      	b.n	8006c9a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2200      	movs	r2, #0
 8006c98:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006ca2:	4b44      	ldr	r3, [pc, #272]	; (8006db4 <HAL_ADC_Start_DMA+0x204>)
 8006ca4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006caa:	4a43      	ldr	r2, [pc, #268]	; (8006db8 <HAL_ADC_Start_DMA+0x208>)
 8006cac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cb2:	4a42      	ldr	r2, [pc, #264]	; (8006dbc <HAL_ADC_Start_DMA+0x20c>)
 8006cb4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cba:	4a41      	ldr	r2, [pc, #260]	; (8006dc0 <HAL_ADC_Start_DMA+0x210>)
 8006cbc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8006cc6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	685a      	ldr	r2, [r3, #4]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006cd6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	689a      	ldr	r2, [r3, #8]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ce6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	334c      	adds	r3, #76	; 0x4c
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	68ba      	ldr	r2, [r7, #8]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f000 fcda 	bl	80076b0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	f003 031f 	and.w	r3, r3, #31
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d12a      	bne.n	8006d5e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a2d      	ldr	r2, [pc, #180]	; (8006dc4 <HAL_ADC_Start_DMA+0x214>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d015      	beq.n	8006d3e <HAL_ADC_Start_DMA+0x18e>
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a2c      	ldr	r2, [pc, #176]	; (8006dc8 <HAL_ADC_Start_DMA+0x218>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d105      	bne.n	8006d28 <HAL_ADC_Start_DMA+0x178>
 8006d1c:	4b25      	ldr	r3, [pc, #148]	; (8006db4 <HAL_ADC_Start_DMA+0x204>)
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	f003 031f 	and.w	r3, r3, #31
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d00a      	beq.n	8006d3e <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a27      	ldr	r2, [pc, #156]	; (8006dcc <HAL_ADC_Start_DMA+0x21c>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d136      	bne.n	8006da0 <HAL_ADC_Start_DMA+0x1f0>
 8006d32:	4b20      	ldr	r3, [pc, #128]	; (8006db4 <HAL_ADC_Start_DMA+0x204>)
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	f003 0310 	and.w	r3, r3, #16
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d130      	bne.n	8006da0 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d129      	bne.n	8006da0 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	689a      	ldr	r2, [r3, #8]
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006d5a:	609a      	str	r2, [r3, #8]
 8006d5c:	e020      	b.n	8006da0 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4a18      	ldr	r2, [pc, #96]	; (8006dc4 <HAL_ADC_Start_DMA+0x214>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d11b      	bne.n	8006da0 <HAL_ADC_Start_DMA+0x1f0>
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d114      	bne.n	8006da0 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	689a      	ldr	r2, [r3, #8]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006d84:	609a      	str	r2, [r3, #8]
 8006d86:	e00b      	b.n	8006da0 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d8c:	f043 0210 	orr.w	r2, r3, #16
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d98:	f043 0201 	orr.w	r2, r3, #1
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8006da0:	2300      	movs	r3, #0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3718      	adds	r7, #24
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	bf00      	nop
 8006dac:	20000030 	.word	0x20000030
 8006db0:	431bde83 	.word	0x431bde83
 8006db4:	40012300 	.word	0x40012300
 8006db8:	0800722d 	.word	0x0800722d
 8006dbc:	080072e7 	.word	0x080072e7
 8006dc0:	08007303 	.word	0x08007303
 8006dc4:	40012000 	.word	0x40012000
 8006dc8:	40012100 	.word	0x40012100
 8006dcc:	40012200 	.word	0x40012200

08006dd0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b085      	sub	sp, #20
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
 8006dd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006dda:	2300      	movs	r3, #0
 8006ddc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	d101      	bne.n	8006dec <HAL_ADC_ConfigChannel+0x1c>
 8006de8:	2302      	movs	r3, #2
 8006dea:	e113      	b.n	8007014 <HAL_ADC_ConfigChannel+0x244>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	2b09      	cmp	r3, #9
 8006dfa:	d925      	bls.n	8006e48 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	68d9      	ldr	r1, [r3, #12]
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	b29b      	uxth	r3, r3
 8006e08:	461a      	mov	r2, r3
 8006e0a:	4613      	mov	r3, r2
 8006e0c:	005b      	lsls	r3, r3, #1
 8006e0e:	4413      	add	r3, r2
 8006e10:	3b1e      	subs	r3, #30
 8006e12:	2207      	movs	r2, #7
 8006e14:	fa02 f303 	lsl.w	r3, r2, r3
 8006e18:	43da      	mvns	r2, r3
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	400a      	ands	r2, r1
 8006e20:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	68d9      	ldr	r1, [r3, #12]
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	689a      	ldr	r2, [r3, #8]
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	4618      	mov	r0, r3
 8006e34:	4603      	mov	r3, r0
 8006e36:	005b      	lsls	r3, r3, #1
 8006e38:	4403      	add	r3, r0
 8006e3a:	3b1e      	subs	r3, #30
 8006e3c:	409a      	lsls	r2, r3
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	430a      	orrs	r2, r1
 8006e44:	60da      	str	r2, [r3, #12]
 8006e46:	e022      	b.n	8006e8e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	6919      	ldr	r1, [r3, #16]
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	461a      	mov	r2, r3
 8006e56:	4613      	mov	r3, r2
 8006e58:	005b      	lsls	r3, r3, #1
 8006e5a:	4413      	add	r3, r2
 8006e5c:	2207      	movs	r2, #7
 8006e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006e62:	43da      	mvns	r2, r3
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	400a      	ands	r2, r1
 8006e6a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	6919      	ldr	r1, [r3, #16]
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	689a      	ldr	r2, [r3, #8]
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	4603      	mov	r3, r0
 8006e80:	005b      	lsls	r3, r3, #1
 8006e82:	4403      	add	r3, r0
 8006e84:	409a      	lsls	r2, r3
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	430a      	orrs	r2, r1
 8006e8c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	2b06      	cmp	r3, #6
 8006e94:	d824      	bhi.n	8006ee0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	685a      	ldr	r2, [r3, #4]
 8006ea0:	4613      	mov	r3, r2
 8006ea2:	009b      	lsls	r3, r3, #2
 8006ea4:	4413      	add	r3, r2
 8006ea6:	3b05      	subs	r3, #5
 8006ea8:	221f      	movs	r2, #31
 8006eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8006eae:	43da      	mvns	r2, r3
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	400a      	ands	r2, r1
 8006eb6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	b29b      	uxth	r3, r3
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	685a      	ldr	r2, [r3, #4]
 8006eca:	4613      	mov	r3, r2
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	4413      	add	r3, r2
 8006ed0:	3b05      	subs	r3, #5
 8006ed2:	fa00 f203 	lsl.w	r2, r0, r3
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	430a      	orrs	r2, r1
 8006edc:	635a      	str	r2, [r3, #52]	; 0x34
 8006ede:	e04c      	b.n	8006f7a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	2b0c      	cmp	r3, #12
 8006ee6:	d824      	bhi.n	8006f32 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	685a      	ldr	r2, [r3, #4]
 8006ef2:	4613      	mov	r3, r2
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	4413      	add	r3, r2
 8006ef8:	3b23      	subs	r3, #35	; 0x23
 8006efa:	221f      	movs	r2, #31
 8006efc:	fa02 f303 	lsl.w	r3, r2, r3
 8006f00:	43da      	mvns	r2, r3
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	400a      	ands	r2, r1
 8006f08:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	4618      	mov	r0, r3
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	685a      	ldr	r2, [r3, #4]
 8006f1c:	4613      	mov	r3, r2
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	4413      	add	r3, r2
 8006f22:	3b23      	subs	r3, #35	; 0x23
 8006f24:	fa00 f203 	lsl.w	r2, r0, r3
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	430a      	orrs	r2, r1
 8006f2e:	631a      	str	r2, [r3, #48]	; 0x30
 8006f30:	e023      	b.n	8006f7a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	685a      	ldr	r2, [r3, #4]
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	4413      	add	r3, r2
 8006f42:	3b41      	subs	r3, #65	; 0x41
 8006f44:	221f      	movs	r2, #31
 8006f46:	fa02 f303 	lsl.w	r3, r2, r3
 8006f4a:	43da      	mvns	r2, r3
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	400a      	ands	r2, r1
 8006f52:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	4618      	mov	r0, r3
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	685a      	ldr	r2, [r3, #4]
 8006f66:	4613      	mov	r3, r2
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	4413      	add	r3, r2
 8006f6c:	3b41      	subs	r3, #65	; 0x41
 8006f6e:	fa00 f203 	lsl.w	r2, r0, r3
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	430a      	orrs	r2, r1
 8006f78:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006f7a:	4b29      	ldr	r3, [pc, #164]	; (8007020 <HAL_ADC_ConfigChannel+0x250>)
 8006f7c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	4a28      	ldr	r2, [pc, #160]	; (8007024 <HAL_ADC_ConfigChannel+0x254>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d10f      	bne.n	8006fa8 <HAL_ADC_ConfigChannel+0x1d8>
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	2b12      	cmp	r3, #18
 8006f8e:	d10b      	bne.n	8006fa8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	685b      	ldr	r3, [r3, #4]
 8006fa0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a1d      	ldr	r2, [pc, #116]	; (8007024 <HAL_ADC_ConfigChannel+0x254>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d12b      	bne.n	800700a <HAL_ADC_ConfigChannel+0x23a>
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a1c      	ldr	r2, [pc, #112]	; (8007028 <HAL_ADC_ConfigChannel+0x258>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d003      	beq.n	8006fc4 <HAL_ADC_ConfigChannel+0x1f4>
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	2b11      	cmp	r3, #17
 8006fc2:	d122      	bne.n	800700a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	685b      	ldr	r3, [r3, #4]
 8006fc8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4a11      	ldr	r2, [pc, #68]	; (8007028 <HAL_ADC_ConfigChannel+0x258>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d111      	bne.n	800700a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006fe6:	4b11      	ldr	r3, [pc, #68]	; (800702c <HAL_ADC_ConfigChannel+0x25c>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a11      	ldr	r2, [pc, #68]	; (8007030 <HAL_ADC_ConfigChannel+0x260>)
 8006fec:	fba2 2303 	umull	r2, r3, r2, r3
 8006ff0:	0c9a      	lsrs	r2, r3, #18
 8006ff2:	4613      	mov	r3, r2
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	4413      	add	r3, r2
 8006ff8:	005b      	lsls	r3, r3, #1
 8006ffa:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006ffc:	e002      	b.n	8007004 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	3b01      	subs	r3, #1
 8007002:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d1f9      	bne.n	8006ffe <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8007012:	2300      	movs	r3, #0
}
 8007014:	4618      	mov	r0, r3
 8007016:	3714      	adds	r7, #20
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr
 8007020:	40012300 	.word	0x40012300
 8007024:	40012000 	.word	0x40012000
 8007028:	10000012 	.word	0x10000012
 800702c:	20000030 	.word	0x20000030
 8007030:	431bde83 	.word	0x431bde83

08007034 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007034:	b480      	push	{r7}
 8007036:	b085      	sub	sp, #20
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800703c:	4b79      	ldr	r3, [pc, #484]	; (8007224 <ADC_Init+0x1f0>)
 800703e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	685a      	ldr	r2, [r3, #4]
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	431a      	orrs	r2, r3
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	685a      	ldr	r2, [r3, #4]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007068:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	6859      	ldr	r1, [r3, #4]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	691b      	ldr	r3, [r3, #16]
 8007074:	021a      	lsls	r2, r3, #8
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	430a      	orrs	r2, r1
 800707c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	685a      	ldr	r2, [r3, #4]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800708c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	6859      	ldr	r1, [r3, #4]
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	689a      	ldr	r2, [r3, #8]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	430a      	orrs	r2, r1
 800709e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	689a      	ldr	r2, [r3, #8]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80070ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	6899      	ldr	r1, [r3, #8]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	68da      	ldr	r2, [r3, #12]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	430a      	orrs	r2, r1
 80070c0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070c6:	4a58      	ldr	r2, [pc, #352]	; (8007228 <ADC_Init+0x1f4>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d022      	beq.n	8007112 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	689a      	ldr	r2, [r3, #8]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80070da:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	6899      	ldr	r1, [r3, #8]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	430a      	orrs	r2, r1
 80070ec:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	689a      	ldr	r2, [r3, #8]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80070fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	6899      	ldr	r1, [r3, #8]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	430a      	orrs	r2, r1
 800710e:	609a      	str	r2, [r3, #8]
 8007110:	e00f      	b.n	8007132 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	689a      	ldr	r2, [r3, #8]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007120:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	689a      	ldr	r2, [r3, #8]
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007130:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	689a      	ldr	r2, [r3, #8]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f022 0202 	bic.w	r2, r2, #2
 8007140:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	6899      	ldr	r1, [r3, #8]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	7e1b      	ldrb	r3, [r3, #24]
 800714c:	005a      	lsls	r2, r3, #1
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	430a      	orrs	r2, r1
 8007154:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f893 3020 	ldrb.w	r3, [r3, #32]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d01b      	beq.n	8007198 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	685a      	ldr	r2, [r3, #4]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800716e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	685a      	ldr	r2, [r3, #4]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800717e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	6859      	ldr	r1, [r3, #4]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800718a:	3b01      	subs	r3, #1
 800718c:	035a      	lsls	r2, r3, #13
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	430a      	orrs	r2, r1
 8007194:	605a      	str	r2, [r3, #4]
 8007196:	e007      	b.n	80071a8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	685a      	ldr	r2, [r3, #4]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80071a6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80071b6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	69db      	ldr	r3, [r3, #28]
 80071c2:	3b01      	subs	r3, #1
 80071c4:	051a      	lsls	r2, r3, #20
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	430a      	orrs	r2, r1
 80071cc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	689a      	ldr	r2, [r3, #8]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80071dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	6899      	ldr	r1, [r3, #8]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80071ea:	025a      	lsls	r2, r3, #9
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	430a      	orrs	r2, r1
 80071f2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	689a      	ldr	r2, [r3, #8]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007202:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	6899      	ldr	r1, [r3, #8]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	029a      	lsls	r2, r3, #10
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	430a      	orrs	r2, r1
 8007216:	609a      	str	r2, [r3, #8]
}
 8007218:	bf00      	nop
 800721a:	3714      	adds	r7, #20
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr
 8007224:	40012300 	.word	0x40012300
 8007228:	0f000001 	.word	0x0f000001

0800722c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800722c:	b580      	push	{r7, lr}
 800722e:	b084      	sub	sp, #16
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007238:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007242:	2b00      	cmp	r3, #0
 8007244:	d13c      	bne.n	80072c0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800724a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	689b      	ldr	r3, [r3, #8]
 8007258:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800725c:	2b00      	cmp	r3, #0
 800725e:	d12b      	bne.n	80072b8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007264:	2b00      	cmp	r3, #0
 8007266:	d127      	bne.n	80072b8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800726e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007272:	2b00      	cmp	r3, #0
 8007274:	d006      	beq.n	8007284 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007280:	2b00      	cmp	r3, #0
 8007282:	d119      	bne.n	80072b8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	685a      	ldr	r2, [r3, #4]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f022 0220 	bic.w	r2, r2, #32
 8007292:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007298:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d105      	bne.n	80072b8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b0:	f043 0201 	orr.w	r2, r3, #1
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f7fc fcc1 	bl	8003c40 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80072be:	e00e      	b.n	80072de <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c4:	f003 0310 	and.w	r3, r3, #16
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d003      	beq.n	80072d4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f7fc fcf7 	bl	8003cc0 <HAL_ADC_ErrorCallback>
}
 80072d2:	e004      	b.n	80072de <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80072da:	6878      	ldr	r0, [r7, #4]
 80072dc:	4798      	blx	r3
}
 80072de:	bf00      	nop
 80072e0:	3710      	adds	r7, #16
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}

080072e6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80072e6:	b580      	push	{r7, lr}
 80072e8:	b084      	sub	sp, #16
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072f2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80072f4:	68f8      	ldr	r0, [r7, #12]
 80072f6:	f7fc fcc3 	bl	8003c80 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80072fa:	bf00      	nop
 80072fc:	3710      	adds	r7, #16
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}

08007302 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8007302:	b580      	push	{r7, lr}
 8007304:	b084      	sub	sp, #16
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800730e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	2240      	movs	r2, #64	; 0x40
 8007314:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800731a:	f043 0204 	orr.w	r2, r3, #4
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007322:	68f8      	ldr	r0, [r7, #12]
 8007324:	f7fc fccc 	bl	8003cc0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007328:	bf00      	nop
 800732a:	3710      	adds	r7, #16
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}

08007330 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007330:	b480      	push	{r7}
 8007332:	b085      	sub	sp, #20
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f003 0307 	and.w	r3, r3, #7
 800733e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007340:	4b0c      	ldr	r3, [pc, #48]	; (8007374 <__NVIC_SetPriorityGrouping+0x44>)
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007346:	68ba      	ldr	r2, [r7, #8]
 8007348:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800734c:	4013      	ands	r3, r2
 800734e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007358:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800735c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007360:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007362:	4a04      	ldr	r2, [pc, #16]	; (8007374 <__NVIC_SetPriorityGrouping+0x44>)
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	60d3      	str	r3, [r2, #12]
}
 8007368:	bf00      	nop
 800736a:	3714      	adds	r7, #20
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr
 8007374:	e000ed00 	.word	0xe000ed00

08007378 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007378:	b480      	push	{r7}
 800737a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800737c:	4b04      	ldr	r3, [pc, #16]	; (8007390 <__NVIC_GetPriorityGrouping+0x18>)
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	0a1b      	lsrs	r3, r3, #8
 8007382:	f003 0307 	and.w	r3, r3, #7
}
 8007386:	4618      	mov	r0, r3
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr
 8007390:	e000ed00 	.word	0xe000ed00

08007394 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
 800739a:	4603      	mov	r3, r0
 800739c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800739e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	db0b      	blt.n	80073be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80073a6:	79fb      	ldrb	r3, [r7, #7]
 80073a8:	f003 021f 	and.w	r2, r3, #31
 80073ac:	4907      	ldr	r1, [pc, #28]	; (80073cc <__NVIC_EnableIRQ+0x38>)
 80073ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073b2:	095b      	lsrs	r3, r3, #5
 80073b4:	2001      	movs	r0, #1
 80073b6:	fa00 f202 	lsl.w	r2, r0, r2
 80073ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80073be:	bf00      	nop
 80073c0:	370c      	adds	r7, #12
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop
 80073cc:	e000e100 	.word	0xe000e100

080073d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b083      	sub	sp, #12
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	4603      	mov	r3, r0
 80073d8:	6039      	str	r1, [r7, #0]
 80073da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80073dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	db0a      	blt.n	80073fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80073e4:	683b      	ldr	r3, [r7, #0]
 80073e6:	b2da      	uxtb	r2, r3
 80073e8:	490c      	ldr	r1, [pc, #48]	; (800741c <__NVIC_SetPriority+0x4c>)
 80073ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073ee:	0112      	lsls	r2, r2, #4
 80073f0:	b2d2      	uxtb	r2, r2
 80073f2:	440b      	add	r3, r1
 80073f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80073f8:	e00a      	b.n	8007410 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	b2da      	uxtb	r2, r3
 80073fe:	4908      	ldr	r1, [pc, #32]	; (8007420 <__NVIC_SetPriority+0x50>)
 8007400:	79fb      	ldrb	r3, [r7, #7]
 8007402:	f003 030f 	and.w	r3, r3, #15
 8007406:	3b04      	subs	r3, #4
 8007408:	0112      	lsls	r2, r2, #4
 800740a:	b2d2      	uxtb	r2, r2
 800740c:	440b      	add	r3, r1
 800740e:	761a      	strb	r2, [r3, #24]
}
 8007410:	bf00      	nop
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr
 800741c:	e000e100 	.word	0xe000e100
 8007420:	e000ed00 	.word	0xe000ed00

08007424 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007424:	b480      	push	{r7}
 8007426:	b089      	sub	sp, #36	; 0x24
 8007428:	af00      	add	r7, sp, #0
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f003 0307 	and.w	r3, r3, #7
 8007436:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007438:	69fb      	ldr	r3, [r7, #28]
 800743a:	f1c3 0307 	rsb	r3, r3, #7
 800743e:	2b04      	cmp	r3, #4
 8007440:	bf28      	it	cs
 8007442:	2304      	movcs	r3, #4
 8007444:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007446:	69fb      	ldr	r3, [r7, #28]
 8007448:	3304      	adds	r3, #4
 800744a:	2b06      	cmp	r3, #6
 800744c:	d902      	bls.n	8007454 <NVIC_EncodePriority+0x30>
 800744e:	69fb      	ldr	r3, [r7, #28]
 8007450:	3b03      	subs	r3, #3
 8007452:	e000      	b.n	8007456 <NVIC_EncodePriority+0x32>
 8007454:	2300      	movs	r3, #0
 8007456:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007458:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800745c:	69bb      	ldr	r3, [r7, #24]
 800745e:	fa02 f303 	lsl.w	r3, r2, r3
 8007462:	43da      	mvns	r2, r3
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	401a      	ands	r2, r3
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800746c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	fa01 f303 	lsl.w	r3, r1, r3
 8007476:	43d9      	mvns	r1, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800747c:	4313      	orrs	r3, r2
         );
}
 800747e:	4618      	mov	r0, r3
 8007480:	3724      	adds	r7, #36	; 0x24
 8007482:	46bd      	mov	sp, r7
 8007484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007488:	4770      	bx	lr
	...

0800748c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	3b01      	subs	r3, #1
 8007498:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800749c:	d301      	bcc.n	80074a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800749e:	2301      	movs	r3, #1
 80074a0:	e00f      	b.n	80074c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80074a2:	4a0a      	ldr	r2, [pc, #40]	; (80074cc <SysTick_Config+0x40>)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	3b01      	subs	r3, #1
 80074a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80074aa:	210f      	movs	r1, #15
 80074ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074b0:	f7ff ff8e 	bl	80073d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80074b4:	4b05      	ldr	r3, [pc, #20]	; (80074cc <SysTick_Config+0x40>)
 80074b6:	2200      	movs	r2, #0
 80074b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80074ba:	4b04      	ldr	r3, [pc, #16]	; (80074cc <SysTick_Config+0x40>)
 80074bc:	2207      	movs	r2, #7
 80074be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80074c0:	2300      	movs	r3, #0
}
 80074c2:	4618      	mov	r0, r3
 80074c4:	3708      	adds	r7, #8
 80074c6:	46bd      	mov	sp, r7
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	bf00      	nop
 80074cc:	e000e010 	.word	0xe000e010

080074d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b082      	sub	sp, #8
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f7ff ff29 	bl	8007330 <__NVIC_SetPriorityGrouping>
}
 80074de:	bf00      	nop
 80074e0:	3708      	adds	r7, #8
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}

080074e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80074e6:	b580      	push	{r7, lr}
 80074e8:	b086      	sub	sp, #24
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	4603      	mov	r3, r0
 80074ee:	60b9      	str	r1, [r7, #8]
 80074f0:	607a      	str	r2, [r7, #4]
 80074f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80074f4:	2300      	movs	r3, #0
 80074f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80074f8:	f7ff ff3e 	bl	8007378 <__NVIC_GetPriorityGrouping>
 80074fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80074fe:	687a      	ldr	r2, [r7, #4]
 8007500:	68b9      	ldr	r1, [r7, #8]
 8007502:	6978      	ldr	r0, [r7, #20]
 8007504:	f7ff ff8e 	bl	8007424 <NVIC_EncodePriority>
 8007508:	4602      	mov	r2, r0
 800750a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800750e:	4611      	mov	r1, r2
 8007510:	4618      	mov	r0, r3
 8007512:	f7ff ff5d 	bl	80073d0 <__NVIC_SetPriority>
}
 8007516:	bf00      	nop
 8007518:	3718      	adds	r7, #24
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}

0800751e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800751e:	b580      	push	{r7, lr}
 8007520:	b082      	sub	sp, #8
 8007522:	af00      	add	r7, sp, #0
 8007524:	4603      	mov	r3, r0
 8007526:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800752c:	4618      	mov	r0, r3
 800752e:	f7ff ff31 	bl	8007394 <__NVIC_EnableIRQ>
}
 8007532:	bf00      	nop
 8007534:	3708      	adds	r7, #8
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}

0800753a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800753a:	b580      	push	{r7, lr}
 800753c:	b082      	sub	sp, #8
 800753e:	af00      	add	r7, sp, #0
 8007540:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f7ff ffa2 	bl	800748c <SysTick_Config>
 8007548:	4603      	mov	r3, r0
}
 800754a:	4618      	mov	r0, r3
 800754c:	3708      	adds	r7, #8
 800754e:	46bd      	mov	sp, r7
 8007550:	bd80      	pop	{r7, pc}
	...

08007554 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b086      	sub	sp, #24
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800755c:	2300      	movs	r3, #0
 800755e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007560:	f7ff fab2 	bl	8006ac8 <HAL_GetTick>
 8007564:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d101      	bne.n	8007570 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800756c:	2301      	movs	r3, #1
 800756e:	e099      	b.n	80076a4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2202      	movs	r2, #2
 8007574:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2200      	movs	r2, #0
 800757c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f022 0201 	bic.w	r2, r2, #1
 800758e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007590:	e00f      	b.n	80075b2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007592:	f7ff fa99 	bl	8006ac8 <HAL_GetTick>
 8007596:	4602      	mov	r2, r0
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	1ad3      	subs	r3, r2, r3
 800759c:	2b05      	cmp	r3, #5
 800759e:	d908      	bls.n	80075b2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2220      	movs	r2, #32
 80075a4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2203      	movs	r2, #3
 80075aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80075ae:	2303      	movs	r3, #3
 80075b0:	e078      	b.n	80076a4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f003 0301 	and.w	r3, r3, #1
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d1e8      	bne.n	8007592 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80075c8:	697a      	ldr	r2, [r7, #20]
 80075ca:	4b38      	ldr	r3, [pc, #224]	; (80076ac <HAL_DMA_Init+0x158>)
 80075cc:	4013      	ands	r3, r2
 80075ce:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	685a      	ldr	r2, [r3, #4]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	689b      	ldr	r3, [r3, #8]
 80075d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80075de:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	691b      	ldr	r3, [r3, #16]
 80075e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80075ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	699b      	ldr	r3, [r3, #24]
 80075f0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80075f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6a1b      	ldr	r3, [r3, #32]
 80075fc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80075fe:	697a      	ldr	r2, [r7, #20]
 8007600:	4313      	orrs	r3, r2
 8007602:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007608:	2b04      	cmp	r3, #4
 800760a:	d107      	bne.n	800761c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007614:	4313      	orrs	r3, r2
 8007616:	697a      	ldr	r2, [r7, #20]
 8007618:	4313      	orrs	r3, r2
 800761a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	697a      	ldr	r2, [r7, #20]
 8007622:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	695b      	ldr	r3, [r3, #20]
 800762a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	f023 0307 	bic.w	r3, r3, #7
 8007632:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007638:	697a      	ldr	r2, [r7, #20]
 800763a:	4313      	orrs	r3, r2
 800763c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007642:	2b04      	cmp	r3, #4
 8007644:	d117      	bne.n	8007676 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800764a:	697a      	ldr	r2, [r7, #20]
 800764c:	4313      	orrs	r3, r2
 800764e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007654:	2b00      	cmp	r3, #0
 8007656:	d00e      	beq.n	8007676 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f000 fb01 	bl	8007c60 <DMA_CheckFifoParam>
 800765e:	4603      	mov	r3, r0
 8007660:	2b00      	cmp	r3, #0
 8007662:	d008      	beq.n	8007676 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2240      	movs	r2, #64	; 0x40
 8007668:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2201      	movs	r2, #1
 800766e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007672:	2301      	movs	r3, #1
 8007674:	e016      	b.n	80076a4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	697a      	ldr	r2, [r7, #20]
 800767c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f000 fab8 	bl	8007bf4 <DMA_CalcBaseAndBitshift>
 8007684:	4603      	mov	r3, r0
 8007686:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800768c:	223f      	movs	r2, #63	; 0x3f
 800768e:	409a      	lsls	r2, r3
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	2200      	movs	r2, #0
 8007698:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2201      	movs	r2, #1
 800769e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80076a2:	2300      	movs	r3, #0
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3718      	adds	r7, #24
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}
 80076ac:	f010803f 	.word	0xf010803f

080076b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b086      	sub	sp, #24
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	60f8      	str	r0, [r7, #12]
 80076b8:	60b9      	str	r1, [r7, #8]
 80076ba:	607a      	str	r2, [r7, #4]
 80076bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80076be:	2300      	movs	r3, #0
 80076c0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076c6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80076ce:	2b01      	cmp	r3, #1
 80076d0:	d101      	bne.n	80076d6 <HAL_DMA_Start_IT+0x26>
 80076d2:	2302      	movs	r3, #2
 80076d4:	e040      	b.n	8007758 <HAL_DMA_Start_IT+0xa8>
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2201      	movs	r2, #1
 80076da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80076e4:	b2db      	uxtb	r3, r3
 80076e6:	2b01      	cmp	r3, #1
 80076e8:	d12f      	bne.n	800774a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2202      	movs	r2, #2
 80076ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2200      	movs	r2, #0
 80076f6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	687a      	ldr	r2, [r7, #4]
 80076fc:	68b9      	ldr	r1, [r7, #8]
 80076fe:	68f8      	ldr	r0, [r7, #12]
 8007700:	f000 fa4a 	bl	8007b98 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007708:	223f      	movs	r2, #63	; 0x3f
 800770a:	409a      	lsls	r2, r3
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f042 0216 	orr.w	r2, r2, #22
 800771e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007724:	2b00      	cmp	r3, #0
 8007726:	d007      	beq.n	8007738 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681a      	ldr	r2, [r3, #0]
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f042 0208 	orr.w	r2, r2, #8
 8007736:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f042 0201 	orr.w	r2, r2, #1
 8007746:	601a      	str	r2, [r3, #0]
 8007748:	e005      	b.n	8007756 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2200      	movs	r2, #0
 800774e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007752:	2302      	movs	r3, #2
 8007754:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007756:	7dfb      	ldrb	r3, [r7, #23]
}
 8007758:	4618      	mov	r0, r3
 800775a:	3718      	adds	r7, #24
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}

08007760 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b084      	sub	sp, #16
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800776c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800776e:	f7ff f9ab 	bl	8006ac8 <HAL_GetTick>
 8007772:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800777a:	b2db      	uxtb	r3, r3
 800777c:	2b02      	cmp	r3, #2
 800777e:	d008      	beq.n	8007792 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2280      	movs	r2, #128	; 0x80
 8007784:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800778e:	2301      	movs	r3, #1
 8007790:	e052      	b.n	8007838 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f022 0216 	bic.w	r2, r2, #22
 80077a0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	695a      	ldr	r2, [r3, #20]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80077b0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d103      	bne.n	80077c2 <HAL_DMA_Abort+0x62>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d007      	beq.n	80077d2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	681a      	ldr	r2, [r3, #0]
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f022 0208 	bic.w	r2, r2, #8
 80077d0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	681a      	ldr	r2, [r3, #0]
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f022 0201 	bic.w	r2, r2, #1
 80077e0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80077e2:	e013      	b.n	800780c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80077e4:	f7ff f970 	bl	8006ac8 <HAL_GetTick>
 80077e8:	4602      	mov	r2, r0
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	1ad3      	subs	r3, r2, r3
 80077ee:	2b05      	cmp	r3, #5
 80077f0:	d90c      	bls.n	800780c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2220      	movs	r2, #32
 80077f6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2203      	movs	r2, #3
 80077fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2200      	movs	r2, #0
 8007804:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8007808:	2303      	movs	r3, #3
 800780a:	e015      	b.n	8007838 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 0301 	and.w	r3, r3, #1
 8007816:	2b00      	cmp	r3, #0
 8007818:	d1e4      	bne.n	80077e4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800781e:	223f      	movs	r2, #63	; 0x3f
 8007820:	409a      	lsls	r2, r3
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2201      	movs	r2, #1
 800782a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2200      	movs	r2, #0
 8007832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8007836:	2300      	movs	r3, #0
}
 8007838:	4618      	mov	r0, r3
 800783a:	3710      	adds	r7, #16
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}

08007840 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007840:	b480      	push	{r7}
 8007842:	b083      	sub	sp, #12
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800784e:	b2db      	uxtb	r3, r3
 8007850:	2b02      	cmp	r3, #2
 8007852:	d004      	beq.n	800785e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2280      	movs	r2, #128	; 0x80
 8007858:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e00c      	b.n	8007878 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2205      	movs	r2, #5
 8007862:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f022 0201 	bic.w	r2, r2, #1
 8007874:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007876:	2300      	movs	r3, #0
}
 8007878:	4618      	mov	r0, r3
 800787a:	370c      	adds	r7, #12
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr

08007884 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b086      	sub	sp, #24
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800788c:	2300      	movs	r3, #0
 800788e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007890:	4b8e      	ldr	r3, [pc, #568]	; (8007acc <HAL_DMA_IRQHandler+0x248>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a8e      	ldr	r2, [pc, #568]	; (8007ad0 <HAL_DMA_IRQHandler+0x24c>)
 8007896:	fba2 2303 	umull	r2, r3, r2, r3
 800789a:	0a9b      	lsrs	r3, r3, #10
 800789c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078a2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80078a4:	693b      	ldr	r3, [r7, #16]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078ae:	2208      	movs	r2, #8
 80078b0:	409a      	lsls	r2, r3
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	4013      	ands	r3, r2
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d01a      	beq.n	80078f0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f003 0304 	and.w	r3, r3, #4
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d013      	beq.n	80078f0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681a      	ldr	r2, [r3, #0]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f022 0204 	bic.w	r2, r2, #4
 80078d6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078dc:	2208      	movs	r2, #8
 80078de:	409a      	lsls	r2, r3
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078e8:	f043 0201 	orr.w	r2, r3, #1
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80078f4:	2201      	movs	r2, #1
 80078f6:	409a      	lsls	r2, r3
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	4013      	ands	r3, r2
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d012      	beq.n	8007926 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	695b      	ldr	r3, [r3, #20]
 8007906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800790a:	2b00      	cmp	r3, #0
 800790c:	d00b      	beq.n	8007926 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007912:	2201      	movs	r2, #1
 8007914:	409a      	lsls	r2, r3
 8007916:	693b      	ldr	r3, [r7, #16]
 8007918:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800791e:	f043 0202 	orr.w	r2, r3, #2
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800792a:	2204      	movs	r2, #4
 800792c:	409a      	lsls	r2, r3
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	4013      	ands	r3, r2
 8007932:	2b00      	cmp	r3, #0
 8007934:	d012      	beq.n	800795c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f003 0302 	and.w	r3, r3, #2
 8007940:	2b00      	cmp	r3, #0
 8007942:	d00b      	beq.n	800795c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007948:	2204      	movs	r2, #4
 800794a:	409a      	lsls	r2, r3
 800794c:	693b      	ldr	r3, [r7, #16]
 800794e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007954:	f043 0204 	orr.w	r2, r3, #4
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007960:	2210      	movs	r2, #16
 8007962:	409a      	lsls	r2, r3
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	4013      	ands	r3, r2
 8007968:	2b00      	cmp	r3, #0
 800796a:	d043      	beq.n	80079f4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f003 0308 	and.w	r3, r3, #8
 8007976:	2b00      	cmp	r3, #0
 8007978:	d03c      	beq.n	80079f4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800797e:	2210      	movs	r2, #16
 8007980:	409a      	lsls	r2, r3
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007990:	2b00      	cmp	r3, #0
 8007992:	d018      	beq.n	80079c6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d108      	bne.n	80079b4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d024      	beq.n	80079f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	4798      	blx	r3
 80079b2:	e01f      	b.n	80079f4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d01b      	beq.n	80079f4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	4798      	blx	r3
 80079c4:	e016      	b.n	80079f4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d107      	bne.n	80079e4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f022 0208 	bic.w	r2, r2, #8
 80079e2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d003      	beq.n	80079f4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80079f8:	2220      	movs	r2, #32
 80079fa:	409a      	lsls	r2, r3
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	4013      	ands	r3, r2
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	f000 808f 	beq.w	8007b24 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f003 0310 	and.w	r3, r3, #16
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	f000 8087 	beq.w	8007b24 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a1a:	2220      	movs	r2, #32
 8007a1c:	409a      	lsls	r2, r3
 8007a1e:	693b      	ldr	r3, [r7, #16]
 8007a20:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007a28:	b2db      	uxtb	r3, r3
 8007a2a:	2b05      	cmp	r3, #5
 8007a2c:	d136      	bne.n	8007a9c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f022 0216 	bic.w	r2, r2, #22
 8007a3c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	695a      	ldr	r2, [r3, #20]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a4c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d103      	bne.n	8007a5e <HAL_DMA_IRQHandler+0x1da>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d007      	beq.n	8007a6e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	681a      	ldr	r2, [r3, #0]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f022 0208 	bic.w	r2, r2, #8
 8007a6c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a72:	223f      	movs	r2, #63	; 0x3f
 8007a74:	409a      	lsls	r2, r3
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2201      	movs	r2, #1
 8007a7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2200      	movs	r2, #0
 8007a86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d07e      	beq.n	8007b90 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	4798      	blx	r3
        }
        return;
 8007a9a:	e079      	b.n	8007b90 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d01d      	beq.n	8007ae6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d10d      	bne.n	8007ad4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d031      	beq.n	8007b24 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	4798      	blx	r3
 8007ac8:	e02c      	b.n	8007b24 <HAL_DMA_IRQHandler+0x2a0>
 8007aca:	bf00      	nop
 8007acc:	20000030 	.word	0x20000030
 8007ad0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d023      	beq.n	8007b24 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	4798      	blx	r3
 8007ae4:	e01e      	b.n	8007b24 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d10f      	bne.n	8007b14 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f022 0210 	bic.w	r2, r2, #16
 8007b02:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2201      	movs	r2, #1
 8007b08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d003      	beq.n	8007b24 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d032      	beq.n	8007b92 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b30:	f003 0301 	and.w	r3, r3, #1
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d022      	beq.n	8007b7e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2205      	movs	r2, #5
 8007b3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f022 0201 	bic.w	r2, r2, #1
 8007b4e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	3301      	adds	r3, #1
 8007b54:	60bb      	str	r3, [r7, #8]
 8007b56:	697a      	ldr	r2, [r7, #20]
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	d307      	bcc.n	8007b6c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f003 0301 	and.w	r3, r3, #1
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d1f2      	bne.n	8007b50 <HAL_DMA_IRQHandler+0x2cc>
 8007b6a:	e000      	b.n	8007b6e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8007b6c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2201      	movs	r2, #1
 8007b72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d005      	beq.n	8007b92 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	4798      	blx	r3
 8007b8e:	e000      	b.n	8007b92 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007b90:	bf00      	nop
    }
  }
}
 8007b92:	3718      	adds	r7, #24
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b085      	sub	sp, #20
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	60f8      	str	r0, [r7, #12]
 8007ba0:	60b9      	str	r1, [r7, #8]
 8007ba2:	607a      	str	r2, [r7, #4]
 8007ba4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	681a      	ldr	r2, [r3, #0]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007bb4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	683a      	ldr	r2, [r7, #0]
 8007bbc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	689b      	ldr	r3, [r3, #8]
 8007bc2:	2b40      	cmp	r3, #64	; 0x40
 8007bc4:	d108      	bne.n	8007bd8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	687a      	ldr	r2, [r7, #4]
 8007bcc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	68ba      	ldr	r2, [r7, #8]
 8007bd4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8007bd6:	e007      	b.n	8007be8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	68ba      	ldr	r2, [r7, #8]
 8007bde:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	60da      	str	r2, [r3, #12]
}
 8007be8:	bf00      	nop
 8007bea:	3714      	adds	r7, #20
 8007bec:	46bd      	mov	sp, r7
 8007bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf2:	4770      	bx	lr

08007bf4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b085      	sub	sp, #20
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	3b10      	subs	r3, #16
 8007c04:	4a14      	ldr	r2, [pc, #80]	; (8007c58 <DMA_CalcBaseAndBitshift+0x64>)
 8007c06:	fba2 2303 	umull	r2, r3, r2, r3
 8007c0a:	091b      	lsrs	r3, r3, #4
 8007c0c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007c0e:	4a13      	ldr	r2, [pc, #76]	; (8007c5c <DMA_CalcBaseAndBitshift+0x68>)
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	4413      	add	r3, r2
 8007c14:	781b      	ldrb	r3, [r3, #0]
 8007c16:	461a      	mov	r2, r3
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2b03      	cmp	r3, #3
 8007c20:	d909      	bls.n	8007c36 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007c2a:	f023 0303 	bic.w	r3, r3, #3
 8007c2e:	1d1a      	adds	r2, r3, #4
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	659a      	str	r2, [r3, #88]	; 0x58
 8007c34:	e007      	b.n	8007c46 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007c3e:	f023 0303 	bic.w	r3, r3, #3
 8007c42:	687a      	ldr	r2, [r7, #4]
 8007c44:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	3714      	adds	r7, #20
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr
 8007c56:	bf00      	nop
 8007c58:	aaaaaaab 	.word	0xaaaaaaab
 8007c5c:	080138d0 	.word	0x080138d0

08007c60 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b085      	sub	sp, #20
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c70:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	699b      	ldr	r3, [r3, #24]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d11f      	bne.n	8007cba <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	2b03      	cmp	r3, #3
 8007c7e:	d856      	bhi.n	8007d2e <DMA_CheckFifoParam+0xce>
 8007c80:	a201      	add	r2, pc, #4	; (adr r2, 8007c88 <DMA_CheckFifoParam+0x28>)
 8007c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c86:	bf00      	nop
 8007c88:	08007c99 	.word	0x08007c99
 8007c8c:	08007cab 	.word	0x08007cab
 8007c90:	08007c99 	.word	0x08007c99
 8007c94:	08007d2f 	.word	0x08007d2f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c9c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d046      	beq.n	8007d32 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007ca8:	e043      	b.n	8007d32 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cae:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007cb2:	d140      	bne.n	8007d36 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007cb4:	2301      	movs	r3, #1
 8007cb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007cb8:	e03d      	b.n	8007d36 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	699b      	ldr	r3, [r3, #24]
 8007cbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007cc2:	d121      	bne.n	8007d08 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	2b03      	cmp	r3, #3
 8007cc8:	d837      	bhi.n	8007d3a <DMA_CheckFifoParam+0xda>
 8007cca:	a201      	add	r2, pc, #4	; (adr r2, 8007cd0 <DMA_CheckFifoParam+0x70>)
 8007ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd0:	08007ce1 	.word	0x08007ce1
 8007cd4:	08007ce7 	.word	0x08007ce7
 8007cd8:	08007ce1 	.word	0x08007ce1
 8007cdc:	08007cf9 	.word	0x08007cf9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	73fb      	strb	r3, [r7, #15]
      break;
 8007ce4:	e030      	b.n	8007d48 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d025      	beq.n	8007d3e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007cf6:	e022      	b.n	8007d3e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cfc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007d00:	d11f      	bne.n	8007d42 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007d06:	e01c      	b.n	8007d42 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	2b02      	cmp	r3, #2
 8007d0c:	d903      	bls.n	8007d16 <DMA_CheckFifoParam+0xb6>
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	2b03      	cmp	r3, #3
 8007d12:	d003      	beq.n	8007d1c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007d14:	e018      	b.n	8007d48 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	73fb      	strb	r3, [r7, #15]
      break;
 8007d1a:	e015      	b.n	8007d48 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d20:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d00e      	beq.n	8007d46 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	73fb      	strb	r3, [r7, #15]
      break;
 8007d2c:	e00b      	b.n	8007d46 <DMA_CheckFifoParam+0xe6>
      break;
 8007d2e:	bf00      	nop
 8007d30:	e00a      	b.n	8007d48 <DMA_CheckFifoParam+0xe8>
      break;
 8007d32:	bf00      	nop
 8007d34:	e008      	b.n	8007d48 <DMA_CheckFifoParam+0xe8>
      break;
 8007d36:	bf00      	nop
 8007d38:	e006      	b.n	8007d48 <DMA_CheckFifoParam+0xe8>
      break;
 8007d3a:	bf00      	nop
 8007d3c:	e004      	b.n	8007d48 <DMA_CheckFifoParam+0xe8>
      break;
 8007d3e:	bf00      	nop
 8007d40:	e002      	b.n	8007d48 <DMA_CheckFifoParam+0xe8>
      break;   
 8007d42:	bf00      	nop
 8007d44:	e000      	b.n	8007d48 <DMA_CheckFifoParam+0xe8>
      break;
 8007d46:	bf00      	nop
    }
  } 
  
  return status; 
 8007d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3714      	adds	r7, #20
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d54:	4770      	bx	lr
 8007d56:	bf00      	nop

08007d58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b089      	sub	sp, #36	; 0x24
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
 8007d60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007d62:	2300      	movs	r3, #0
 8007d64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007d66:	2300      	movs	r3, #0
 8007d68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007d6e:	2300      	movs	r3, #0
 8007d70:	61fb      	str	r3, [r7, #28]
 8007d72:	e165      	b.n	8008040 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007d74:	2201      	movs	r2, #1
 8007d76:	69fb      	ldr	r3, [r7, #28]
 8007d78:	fa02 f303 	lsl.w	r3, r2, r3
 8007d7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	697a      	ldr	r2, [r7, #20]
 8007d84:	4013      	ands	r3, r2
 8007d86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007d88:	693a      	ldr	r2, [r7, #16]
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	f040 8154 	bne.w	800803a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	f003 0303 	and.w	r3, r3, #3
 8007d9a:	2b01      	cmp	r3, #1
 8007d9c:	d005      	beq.n	8007daa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	685b      	ldr	r3, [r3, #4]
 8007da2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007da6:	2b02      	cmp	r3, #2
 8007da8:	d130      	bne.n	8007e0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007db0:	69fb      	ldr	r3, [r7, #28]
 8007db2:	005b      	lsls	r3, r3, #1
 8007db4:	2203      	movs	r2, #3
 8007db6:	fa02 f303 	lsl.w	r3, r2, r3
 8007dba:	43db      	mvns	r3, r3
 8007dbc:	69ba      	ldr	r2, [r7, #24]
 8007dbe:	4013      	ands	r3, r2
 8007dc0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	68da      	ldr	r2, [r3, #12]
 8007dc6:	69fb      	ldr	r3, [r7, #28]
 8007dc8:	005b      	lsls	r3, r3, #1
 8007dca:	fa02 f303 	lsl.w	r3, r2, r3
 8007dce:	69ba      	ldr	r2, [r7, #24]
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	69ba      	ldr	r2, [r7, #24]
 8007dd8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	685b      	ldr	r3, [r3, #4]
 8007dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007de0:	2201      	movs	r2, #1
 8007de2:	69fb      	ldr	r3, [r7, #28]
 8007de4:	fa02 f303 	lsl.w	r3, r2, r3
 8007de8:	43db      	mvns	r3, r3
 8007dea:	69ba      	ldr	r2, [r7, #24]
 8007dec:	4013      	ands	r3, r2
 8007dee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	685b      	ldr	r3, [r3, #4]
 8007df4:	091b      	lsrs	r3, r3, #4
 8007df6:	f003 0201 	and.w	r2, r3, #1
 8007dfa:	69fb      	ldr	r3, [r7, #28]
 8007dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8007e00:	69ba      	ldr	r2, [r7, #24]
 8007e02:	4313      	orrs	r3, r2
 8007e04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	69ba      	ldr	r2, [r7, #24]
 8007e0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	f003 0303 	and.w	r3, r3, #3
 8007e14:	2b03      	cmp	r3, #3
 8007e16:	d017      	beq.n	8007e48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	68db      	ldr	r3, [r3, #12]
 8007e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007e1e:	69fb      	ldr	r3, [r7, #28]
 8007e20:	005b      	lsls	r3, r3, #1
 8007e22:	2203      	movs	r2, #3
 8007e24:	fa02 f303 	lsl.w	r3, r2, r3
 8007e28:	43db      	mvns	r3, r3
 8007e2a:	69ba      	ldr	r2, [r7, #24]
 8007e2c:	4013      	ands	r3, r2
 8007e2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	689a      	ldr	r2, [r3, #8]
 8007e34:	69fb      	ldr	r3, [r7, #28]
 8007e36:	005b      	lsls	r3, r3, #1
 8007e38:	fa02 f303 	lsl.w	r3, r2, r3
 8007e3c:	69ba      	ldr	r2, [r7, #24]
 8007e3e:	4313      	orrs	r3, r2
 8007e40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	69ba      	ldr	r2, [r7, #24]
 8007e46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	f003 0303 	and.w	r3, r3, #3
 8007e50:	2b02      	cmp	r3, #2
 8007e52:	d123      	bne.n	8007e9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007e54:	69fb      	ldr	r3, [r7, #28]
 8007e56:	08da      	lsrs	r2, r3, #3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	3208      	adds	r2, #8
 8007e5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007e62:	69fb      	ldr	r3, [r7, #28]
 8007e64:	f003 0307 	and.w	r3, r3, #7
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	220f      	movs	r2, #15
 8007e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e70:	43db      	mvns	r3, r3
 8007e72:	69ba      	ldr	r2, [r7, #24]
 8007e74:	4013      	ands	r3, r2
 8007e76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	691a      	ldr	r2, [r3, #16]
 8007e7c:	69fb      	ldr	r3, [r7, #28]
 8007e7e:	f003 0307 	and.w	r3, r3, #7
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	fa02 f303 	lsl.w	r3, r2, r3
 8007e88:	69ba      	ldr	r2, [r7, #24]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007e8e:	69fb      	ldr	r3, [r7, #28]
 8007e90:	08da      	lsrs	r2, r3, #3
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	3208      	adds	r2, #8
 8007e96:	69b9      	ldr	r1, [r7, #24]
 8007e98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007ea2:	69fb      	ldr	r3, [r7, #28]
 8007ea4:	005b      	lsls	r3, r3, #1
 8007ea6:	2203      	movs	r2, #3
 8007ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8007eac:	43db      	mvns	r3, r3
 8007eae:	69ba      	ldr	r2, [r7, #24]
 8007eb0:	4013      	ands	r3, r2
 8007eb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	f003 0203 	and.w	r2, r3, #3
 8007ebc:	69fb      	ldr	r3, [r7, #28]
 8007ebe:	005b      	lsls	r3, r3, #1
 8007ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ec4:	69ba      	ldr	r2, [r7, #24]
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	69ba      	ldr	r2, [r7, #24]
 8007ece:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	f000 80ae 	beq.w	800803a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007ede:	2300      	movs	r3, #0
 8007ee0:	60fb      	str	r3, [r7, #12]
 8007ee2:	4b5d      	ldr	r3, [pc, #372]	; (8008058 <HAL_GPIO_Init+0x300>)
 8007ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ee6:	4a5c      	ldr	r2, [pc, #368]	; (8008058 <HAL_GPIO_Init+0x300>)
 8007ee8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007eec:	6453      	str	r3, [r2, #68]	; 0x44
 8007eee:	4b5a      	ldr	r3, [pc, #360]	; (8008058 <HAL_GPIO_Init+0x300>)
 8007ef0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ef2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ef6:	60fb      	str	r3, [r7, #12]
 8007ef8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007efa:	4a58      	ldr	r2, [pc, #352]	; (800805c <HAL_GPIO_Init+0x304>)
 8007efc:	69fb      	ldr	r3, [r7, #28]
 8007efe:	089b      	lsrs	r3, r3, #2
 8007f00:	3302      	adds	r3, #2
 8007f02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f06:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007f08:	69fb      	ldr	r3, [r7, #28]
 8007f0a:	f003 0303 	and.w	r3, r3, #3
 8007f0e:	009b      	lsls	r3, r3, #2
 8007f10:	220f      	movs	r2, #15
 8007f12:	fa02 f303 	lsl.w	r3, r2, r3
 8007f16:	43db      	mvns	r3, r3
 8007f18:	69ba      	ldr	r2, [r7, #24]
 8007f1a:	4013      	ands	r3, r2
 8007f1c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	4a4f      	ldr	r2, [pc, #316]	; (8008060 <HAL_GPIO_Init+0x308>)
 8007f22:	4293      	cmp	r3, r2
 8007f24:	d025      	beq.n	8007f72 <HAL_GPIO_Init+0x21a>
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	4a4e      	ldr	r2, [pc, #312]	; (8008064 <HAL_GPIO_Init+0x30c>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d01f      	beq.n	8007f6e <HAL_GPIO_Init+0x216>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	4a4d      	ldr	r2, [pc, #308]	; (8008068 <HAL_GPIO_Init+0x310>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d019      	beq.n	8007f6a <HAL_GPIO_Init+0x212>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	4a4c      	ldr	r2, [pc, #304]	; (800806c <HAL_GPIO_Init+0x314>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d013      	beq.n	8007f66 <HAL_GPIO_Init+0x20e>
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	4a4b      	ldr	r2, [pc, #300]	; (8008070 <HAL_GPIO_Init+0x318>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d00d      	beq.n	8007f62 <HAL_GPIO_Init+0x20a>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	4a4a      	ldr	r2, [pc, #296]	; (8008074 <HAL_GPIO_Init+0x31c>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d007      	beq.n	8007f5e <HAL_GPIO_Init+0x206>
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	4a49      	ldr	r2, [pc, #292]	; (8008078 <HAL_GPIO_Init+0x320>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d101      	bne.n	8007f5a <HAL_GPIO_Init+0x202>
 8007f56:	2306      	movs	r3, #6
 8007f58:	e00c      	b.n	8007f74 <HAL_GPIO_Init+0x21c>
 8007f5a:	2307      	movs	r3, #7
 8007f5c:	e00a      	b.n	8007f74 <HAL_GPIO_Init+0x21c>
 8007f5e:	2305      	movs	r3, #5
 8007f60:	e008      	b.n	8007f74 <HAL_GPIO_Init+0x21c>
 8007f62:	2304      	movs	r3, #4
 8007f64:	e006      	b.n	8007f74 <HAL_GPIO_Init+0x21c>
 8007f66:	2303      	movs	r3, #3
 8007f68:	e004      	b.n	8007f74 <HAL_GPIO_Init+0x21c>
 8007f6a:	2302      	movs	r3, #2
 8007f6c:	e002      	b.n	8007f74 <HAL_GPIO_Init+0x21c>
 8007f6e:	2301      	movs	r3, #1
 8007f70:	e000      	b.n	8007f74 <HAL_GPIO_Init+0x21c>
 8007f72:	2300      	movs	r3, #0
 8007f74:	69fa      	ldr	r2, [r7, #28]
 8007f76:	f002 0203 	and.w	r2, r2, #3
 8007f7a:	0092      	lsls	r2, r2, #2
 8007f7c:	4093      	lsls	r3, r2
 8007f7e:	69ba      	ldr	r2, [r7, #24]
 8007f80:	4313      	orrs	r3, r2
 8007f82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007f84:	4935      	ldr	r1, [pc, #212]	; (800805c <HAL_GPIO_Init+0x304>)
 8007f86:	69fb      	ldr	r3, [r7, #28]
 8007f88:	089b      	lsrs	r3, r3, #2
 8007f8a:	3302      	adds	r3, #2
 8007f8c:	69ba      	ldr	r2, [r7, #24]
 8007f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007f92:	4b3a      	ldr	r3, [pc, #232]	; (800807c <HAL_GPIO_Init+0x324>)
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	43db      	mvns	r3, r3
 8007f9c:	69ba      	ldr	r2, [r7, #24]
 8007f9e:	4013      	ands	r3, r2
 8007fa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	685b      	ldr	r3, [r3, #4]
 8007fa6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d003      	beq.n	8007fb6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8007fae:	69ba      	ldr	r2, [r7, #24]
 8007fb0:	693b      	ldr	r3, [r7, #16]
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007fb6:	4a31      	ldr	r2, [pc, #196]	; (800807c <HAL_GPIO_Init+0x324>)
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007fbc:	4b2f      	ldr	r3, [pc, #188]	; (800807c <HAL_GPIO_Init+0x324>)
 8007fbe:	68db      	ldr	r3, [r3, #12]
 8007fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	43db      	mvns	r3, r3
 8007fc6:	69ba      	ldr	r2, [r7, #24]
 8007fc8:	4013      	ands	r3, r2
 8007fca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d003      	beq.n	8007fe0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8007fd8:	69ba      	ldr	r2, [r7, #24]
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	4313      	orrs	r3, r2
 8007fde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007fe0:	4a26      	ldr	r2, [pc, #152]	; (800807c <HAL_GPIO_Init+0x324>)
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007fe6:	4b25      	ldr	r3, [pc, #148]	; (800807c <HAL_GPIO_Init+0x324>)
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007fec:	693b      	ldr	r3, [r7, #16]
 8007fee:	43db      	mvns	r3, r3
 8007ff0:	69ba      	ldr	r2, [r7, #24]
 8007ff2:	4013      	ands	r3, r2
 8007ff4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	685b      	ldr	r3, [r3, #4]
 8007ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d003      	beq.n	800800a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8008002:	69ba      	ldr	r2, [r7, #24]
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	4313      	orrs	r3, r2
 8008008:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800800a:	4a1c      	ldr	r2, [pc, #112]	; (800807c <HAL_GPIO_Init+0x324>)
 800800c:	69bb      	ldr	r3, [r7, #24]
 800800e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008010:	4b1a      	ldr	r3, [pc, #104]	; (800807c <HAL_GPIO_Init+0x324>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	43db      	mvns	r3, r3
 800801a:	69ba      	ldr	r2, [r7, #24]
 800801c:	4013      	ands	r3, r2
 800801e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008028:	2b00      	cmp	r3, #0
 800802a:	d003      	beq.n	8008034 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800802c:	69ba      	ldr	r2, [r7, #24]
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	4313      	orrs	r3, r2
 8008032:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008034:	4a11      	ldr	r2, [pc, #68]	; (800807c <HAL_GPIO_Init+0x324>)
 8008036:	69bb      	ldr	r3, [r7, #24]
 8008038:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800803a:	69fb      	ldr	r3, [r7, #28]
 800803c:	3301      	adds	r3, #1
 800803e:	61fb      	str	r3, [r7, #28]
 8008040:	69fb      	ldr	r3, [r7, #28]
 8008042:	2b0f      	cmp	r3, #15
 8008044:	f67f ae96 	bls.w	8007d74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008048:	bf00      	nop
 800804a:	bf00      	nop
 800804c:	3724      	adds	r7, #36	; 0x24
 800804e:	46bd      	mov	sp, r7
 8008050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008054:	4770      	bx	lr
 8008056:	bf00      	nop
 8008058:	40023800 	.word	0x40023800
 800805c:	40013800 	.word	0x40013800
 8008060:	40020000 	.word	0x40020000
 8008064:	40020400 	.word	0x40020400
 8008068:	40020800 	.word	0x40020800
 800806c:	40020c00 	.word	0x40020c00
 8008070:	40021000 	.word	0x40021000
 8008074:	40021400 	.word	0x40021400
 8008078:	40021800 	.word	0x40021800
 800807c:	40013c00 	.word	0x40013c00

08008080 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008080:	b480      	push	{r7}
 8008082:	b085      	sub	sp, #20
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
 8008088:	460b      	mov	r3, r1
 800808a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	691a      	ldr	r2, [r3, #16]
 8008090:	887b      	ldrh	r3, [r7, #2]
 8008092:	4013      	ands	r3, r2
 8008094:	2b00      	cmp	r3, #0
 8008096:	d002      	beq.n	800809e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008098:	2301      	movs	r3, #1
 800809a:	73fb      	strb	r3, [r7, #15]
 800809c:	e001      	b.n	80080a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800809e:	2300      	movs	r3, #0
 80080a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80080a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	3714      	adds	r7, #20
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr

080080b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b083      	sub	sp, #12
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	460b      	mov	r3, r1
 80080ba:	807b      	strh	r3, [r7, #2]
 80080bc:	4613      	mov	r3, r2
 80080be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80080c0:	787b      	ldrb	r3, [r7, #1]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d003      	beq.n	80080ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80080c6:	887a      	ldrh	r2, [r7, #2]
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80080cc:	e003      	b.n	80080d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80080ce:	887b      	ldrh	r3, [r7, #2]
 80080d0:	041a      	lsls	r2, r3, #16
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	619a      	str	r2, [r3, #24]
}
 80080d6:	bf00      	nop
 80080d8:	370c      	adds	r7, #12
 80080da:	46bd      	mov	sp, r7
 80080dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e0:	4770      	bx	lr

080080e2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80080e2:	b480      	push	{r7}
 80080e4:	b085      	sub	sp, #20
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	6078      	str	r0, [r7, #4]
 80080ea:	460b      	mov	r3, r1
 80080ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	695b      	ldr	r3, [r3, #20]
 80080f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80080f4:	887a      	ldrh	r2, [r7, #2]
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	4013      	ands	r3, r2
 80080fa:	041a      	lsls	r2, r3, #16
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	43d9      	mvns	r1, r3
 8008100:	887b      	ldrh	r3, [r7, #2]
 8008102:	400b      	ands	r3, r1
 8008104:	431a      	orrs	r2, r3
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	619a      	str	r2, [r3, #24]
}
 800810a:	bf00      	nop
 800810c:	3714      	adds	r7, #20
 800810e:	46bd      	mov	sp, r7
 8008110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008114:	4770      	bx	lr
	...

08008118 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b082      	sub	sp, #8
 800811c:	af00      	add	r7, sp, #0
 800811e:	4603      	mov	r3, r0
 8008120:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8008122:	4b08      	ldr	r3, [pc, #32]	; (8008144 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008124:	695a      	ldr	r2, [r3, #20]
 8008126:	88fb      	ldrh	r3, [r7, #6]
 8008128:	4013      	ands	r3, r2
 800812a:	2b00      	cmp	r3, #0
 800812c:	d006      	beq.n	800813c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800812e:	4a05      	ldr	r2, [pc, #20]	; (8008144 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008130:	88fb      	ldrh	r3, [r7, #6]
 8008132:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008134:	88fb      	ldrh	r3, [r7, #6]
 8008136:	4618      	mov	r0, r3
 8008138:	f000 f806 	bl	8008148 <HAL_GPIO_EXTI_Callback>
  }
}
 800813c:	bf00      	nop
 800813e:	3708      	adds	r7, #8
 8008140:	46bd      	mov	sp, r7
 8008142:	bd80      	pop	{r7, pc}
 8008144:	40013c00 	.word	0x40013c00

08008148 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8008148:	b480      	push	{r7}
 800814a:	b083      	sub	sp, #12
 800814c:	af00      	add	r7, sp, #0
 800814e:	4603      	mov	r3, r0
 8008150:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8008152:	bf00      	nop
 8008154:	370c      	adds	r7, #12
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr
	...

08008160 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b082      	sub	sp, #8
 8008164:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8008166:	2300      	movs	r3, #0
 8008168:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800816a:	2300      	movs	r3, #0
 800816c:	603b      	str	r3, [r7, #0]
 800816e:	4b20      	ldr	r3, [pc, #128]	; (80081f0 <HAL_PWREx_EnableOverDrive+0x90>)
 8008170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008172:	4a1f      	ldr	r2, [pc, #124]	; (80081f0 <HAL_PWREx_EnableOverDrive+0x90>)
 8008174:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008178:	6413      	str	r3, [r2, #64]	; 0x40
 800817a:	4b1d      	ldr	r3, [pc, #116]	; (80081f0 <HAL_PWREx_EnableOverDrive+0x90>)
 800817c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800817e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008182:	603b      	str	r3, [r7, #0]
 8008184:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8008186:	4b1b      	ldr	r3, [pc, #108]	; (80081f4 <HAL_PWREx_EnableOverDrive+0x94>)
 8008188:	2201      	movs	r2, #1
 800818a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800818c:	f7fe fc9c 	bl	8006ac8 <HAL_GetTick>
 8008190:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008192:	e009      	b.n	80081a8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008194:	f7fe fc98 	bl	8006ac8 <HAL_GetTick>
 8008198:	4602      	mov	r2, r0
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	1ad3      	subs	r3, r2, r3
 800819e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80081a2:	d901      	bls.n	80081a8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80081a4:	2303      	movs	r3, #3
 80081a6:	e01f      	b.n	80081e8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80081a8:	4b13      	ldr	r3, [pc, #76]	; (80081f8 <HAL_PWREx_EnableOverDrive+0x98>)
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80081b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081b4:	d1ee      	bne.n	8008194 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80081b6:	4b11      	ldr	r3, [pc, #68]	; (80081fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80081b8:	2201      	movs	r2, #1
 80081ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80081bc:	f7fe fc84 	bl	8006ac8 <HAL_GetTick>
 80081c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80081c2:	e009      	b.n	80081d8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80081c4:	f7fe fc80 	bl	8006ac8 <HAL_GetTick>
 80081c8:	4602      	mov	r2, r0
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	1ad3      	subs	r3, r2, r3
 80081ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80081d2:	d901      	bls.n	80081d8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80081d4:	2303      	movs	r3, #3
 80081d6:	e007      	b.n	80081e8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80081d8:	4b07      	ldr	r3, [pc, #28]	; (80081f8 <HAL_PWREx_EnableOverDrive+0x98>)
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80081e4:	d1ee      	bne.n	80081c4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80081e6:	2300      	movs	r3, #0
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3708      	adds	r7, #8
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	40023800 	.word	0x40023800
 80081f4:	420e0040 	.word	0x420e0040
 80081f8:	40007000 	.word	0x40007000
 80081fc:	420e0044 	.word	0x420e0044

08008200 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b084      	sub	sp, #16
 8008204:	af00      	add	r7, sp, #0
 8008206:	6078      	str	r0, [r7, #4]
 8008208:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d101      	bne.n	8008214 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008210:	2301      	movs	r3, #1
 8008212:	e0cc      	b.n	80083ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008214:	4b68      	ldr	r3, [pc, #416]	; (80083b8 <HAL_RCC_ClockConfig+0x1b8>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f003 030f 	and.w	r3, r3, #15
 800821c:	683a      	ldr	r2, [r7, #0]
 800821e:	429a      	cmp	r2, r3
 8008220:	d90c      	bls.n	800823c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008222:	4b65      	ldr	r3, [pc, #404]	; (80083b8 <HAL_RCC_ClockConfig+0x1b8>)
 8008224:	683a      	ldr	r2, [r7, #0]
 8008226:	b2d2      	uxtb	r2, r2
 8008228:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800822a:	4b63      	ldr	r3, [pc, #396]	; (80083b8 <HAL_RCC_ClockConfig+0x1b8>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f003 030f 	and.w	r3, r3, #15
 8008232:	683a      	ldr	r2, [r7, #0]
 8008234:	429a      	cmp	r2, r3
 8008236:	d001      	beq.n	800823c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008238:	2301      	movs	r3, #1
 800823a:	e0b8      	b.n	80083ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f003 0302 	and.w	r3, r3, #2
 8008244:	2b00      	cmp	r3, #0
 8008246:	d020      	beq.n	800828a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f003 0304 	and.w	r3, r3, #4
 8008250:	2b00      	cmp	r3, #0
 8008252:	d005      	beq.n	8008260 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008254:	4b59      	ldr	r3, [pc, #356]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 8008256:	689b      	ldr	r3, [r3, #8]
 8008258:	4a58      	ldr	r2, [pc, #352]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 800825a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800825e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f003 0308 	and.w	r3, r3, #8
 8008268:	2b00      	cmp	r3, #0
 800826a:	d005      	beq.n	8008278 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800826c:	4b53      	ldr	r3, [pc, #332]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 800826e:	689b      	ldr	r3, [r3, #8]
 8008270:	4a52      	ldr	r2, [pc, #328]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 8008272:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008276:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008278:	4b50      	ldr	r3, [pc, #320]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	494d      	ldr	r1, [pc, #308]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 8008286:	4313      	orrs	r3, r2
 8008288:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f003 0301 	and.w	r3, r3, #1
 8008292:	2b00      	cmp	r3, #0
 8008294:	d044      	beq.n	8008320 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	685b      	ldr	r3, [r3, #4]
 800829a:	2b01      	cmp	r3, #1
 800829c:	d107      	bne.n	80082ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800829e:	4b47      	ldr	r3, [pc, #284]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d119      	bne.n	80082de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	e07f      	b.n	80083ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	685b      	ldr	r3, [r3, #4]
 80082b2:	2b02      	cmp	r3, #2
 80082b4:	d003      	beq.n	80082be <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80082ba:	2b03      	cmp	r3, #3
 80082bc:	d107      	bne.n	80082ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80082be:	4b3f      	ldr	r3, [pc, #252]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d109      	bne.n	80082de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80082ca:	2301      	movs	r3, #1
 80082cc:	e06f      	b.n	80083ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082ce:	4b3b      	ldr	r3, [pc, #236]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f003 0302 	and.w	r3, r3, #2
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d101      	bne.n	80082de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80082da:	2301      	movs	r3, #1
 80082dc:	e067      	b.n	80083ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80082de:	4b37      	ldr	r3, [pc, #220]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	f023 0203 	bic.w	r2, r3, #3
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	4934      	ldr	r1, [pc, #208]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 80082ec:	4313      	orrs	r3, r2
 80082ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80082f0:	f7fe fbea 	bl	8006ac8 <HAL_GetTick>
 80082f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082f6:	e00a      	b.n	800830e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082f8:	f7fe fbe6 	bl	8006ac8 <HAL_GetTick>
 80082fc:	4602      	mov	r2, r0
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	1ad3      	subs	r3, r2, r3
 8008302:	f241 3288 	movw	r2, #5000	; 0x1388
 8008306:	4293      	cmp	r3, r2
 8008308:	d901      	bls.n	800830e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800830a:	2303      	movs	r3, #3
 800830c:	e04f      	b.n	80083ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800830e:	4b2b      	ldr	r3, [pc, #172]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	f003 020c 	and.w	r2, r3, #12
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	685b      	ldr	r3, [r3, #4]
 800831a:	009b      	lsls	r3, r3, #2
 800831c:	429a      	cmp	r2, r3
 800831e:	d1eb      	bne.n	80082f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008320:	4b25      	ldr	r3, [pc, #148]	; (80083b8 <HAL_RCC_ClockConfig+0x1b8>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f003 030f 	and.w	r3, r3, #15
 8008328:	683a      	ldr	r2, [r7, #0]
 800832a:	429a      	cmp	r2, r3
 800832c:	d20c      	bcs.n	8008348 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800832e:	4b22      	ldr	r3, [pc, #136]	; (80083b8 <HAL_RCC_ClockConfig+0x1b8>)
 8008330:	683a      	ldr	r2, [r7, #0]
 8008332:	b2d2      	uxtb	r2, r2
 8008334:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008336:	4b20      	ldr	r3, [pc, #128]	; (80083b8 <HAL_RCC_ClockConfig+0x1b8>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f003 030f 	and.w	r3, r3, #15
 800833e:	683a      	ldr	r2, [r7, #0]
 8008340:	429a      	cmp	r2, r3
 8008342:	d001      	beq.n	8008348 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008344:	2301      	movs	r3, #1
 8008346:	e032      	b.n	80083ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f003 0304 	and.w	r3, r3, #4
 8008350:	2b00      	cmp	r3, #0
 8008352:	d008      	beq.n	8008366 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008354:	4b19      	ldr	r3, [pc, #100]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	68db      	ldr	r3, [r3, #12]
 8008360:	4916      	ldr	r1, [pc, #88]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 8008362:	4313      	orrs	r3, r2
 8008364:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f003 0308 	and.w	r3, r3, #8
 800836e:	2b00      	cmp	r3, #0
 8008370:	d009      	beq.n	8008386 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008372:	4b12      	ldr	r3, [pc, #72]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 8008374:	689b      	ldr	r3, [r3, #8]
 8008376:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	691b      	ldr	r3, [r3, #16]
 800837e:	00db      	lsls	r3, r3, #3
 8008380:	490e      	ldr	r1, [pc, #56]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 8008382:	4313      	orrs	r3, r2
 8008384:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008386:	f000 f855 	bl	8008434 <HAL_RCC_GetSysClockFreq>
 800838a:	4602      	mov	r2, r0
 800838c:	4b0b      	ldr	r3, [pc, #44]	; (80083bc <HAL_RCC_ClockConfig+0x1bc>)
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	091b      	lsrs	r3, r3, #4
 8008392:	f003 030f 	and.w	r3, r3, #15
 8008396:	490a      	ldr	r1, [pc, #40]	; (80083c0 <HAL_RCC_ClockConfig+0x1c0>)
 8008398:	5ccb      	ldrb	r3, [r1, r3]
 800839a:	fa22 f303 	lsr.w	r3, r2, r3
 800839e:	4a09      	ldr	r2, [pc, #36]	; (80083c4 <HAL_RCC_ClockConfig+0x1c4>)
 80083a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80083a2:	4b09      	ldr	r3, [pc, #36]	; (80083c8 <HAL_RCC_ClockConfig+0x1c8>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	4618      	mov	r0, r3
 80083a8:	f7fe fb4a 	bl	8006a40 <HAL_InitTick>

  return HAL_OK;
 80083ac:	2300      	movs	r3, #0
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3710      	adds	r7, #16
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}
 80083b6:	bf00      	nop
 80083b8:	40023c00 	.word	0x40023c00
 80083bc:	40023800 	.word	0x40023800
 80083c0:	080138ac 	.word	0x080138ac
 80083c4:	20000030 	.word	0x20000030
 80083c8:	2000003c 	.word	0x2000003c

080083cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80083cc:	b480      	push	{r7}
 80083ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80083d0:	4b03      	ldr	r3, [pc, #12]	; (80083e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80083d2:	681b      	ldr	r3, [r3, #0]
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	46bd      	mov	sp, r7
 80083d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083dc:	4770      	bx	lr
 80083de:	bf00      	nop
 80083e0:	20000030 	.word	0x20000030

080083e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80083e8:	f7ff fff0 	bl	80083cc <HAL_RCC_GetHCLKFreq>
 80083ec:	4602      	mov	r2, r0
 80083ee:	4b05      	ldr	r3, [pc, #20]	; (8008404 <HAL_RCC_GetPCLK1Freq+0x20>)
 80083f0:	689b      	ldr	r3, [r3, #8]
 80083f2:	0a9b      	lsrs	r3, r3, #10
 80083f4:	f003 0307 	and.w	r3, r3, #7
 80083f8:	4903      	ldr	r1, [pc, #12]	; (8008408 <HAL_RCC_GetPCLK1Freq+0x24>)
 80083fa:	5ccb      	ldrb	r3, [r1, r3]
 80083fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008400:	4618      	mov	r0, r3
 8008402:	bd80      	pop	{r7, pc}
 8008404:	40023800 	.word	0x40023800
 8008408:	080138bc 	.word	0x080138bc

0800840c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008410:	f7ff ffdc 	bl	80083cc <HAL_RCC_GetHCLKFreq>
 8008414:	4602      	mov	r2, r0
 8008416:	4b05      	ldr	r3, [pc, #20]	; (800842c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008418:	689b      	ldr	r3, [r3, #8]
 800841a:	0b5b      	lsrs	r3, r3, #13
 800841c:	f003 0307 	and.w	r3, r3, #7
 8008420:	4903      	ldr	r1, [pc, #12]	; (8008430 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008422:	5ccb      	ldrb	r3, [r1, r3]
 8008424:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008428:	4618      	mov	r0, r3
 800842a:	bd80      	pop	{r7, pc}
 800842c:	40023800 	.word	0x40023800
 8008430:	080138bc 	.word	0x080138bc

08008434 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008438:	b0ae      	sub	sp, #184	; 0xb8
 800843a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800843c:	2300      	movs	r3, #0
 800843e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8008442:	2300      	movs	r3, #0
 8008444:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8008448:	2300      	movs	r3, #0
 800844a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800844e:	2300      	movs	r3, #0
 8008450:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8008454:	2300      	movs	r3, #0
 8008456:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800845a:	4bcb      	ldr	r3, [pc, #812]	; (8008788 <HAL_RCC_GetSysClockFreq+0x354>)
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	f003 030c 	and.w	r3, r3, #12
 8008462:	2b0c      	cmp	r3, #12
 8008464:	f200 8206 	bhi.w	8008874 <HAL_RCC_GetSysClockFreq+0x440>
 8008468:	a201      	add	r2, pc, #4	; (adr r2, 8008470 <HAL_RCC_GetSysClockFreq+0x3c>)
 800846a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800846e:	bf00      	nop
 8008470:	080084a5 	.word	0x080084a5
 8008474:	08008875 	.word	0x08008875
 8008478:	08008875 	.word	0x08008875
 800847c:	08008875 	.word	0x08008875
 8008480:	080084ad 	.word	0x080084ad
 8008484:	08008875 	.word	0x08008875
 8008488:	08008875 	.word	0x08008875
 800848c:	08008875 	.word	0x08008875
 8008490:	080084b5 	.word	0x080084b5
 8008494:	08008875 	.word	0x08008875
 8008498:	08008875 	.word	0x08008875
 800849c:	08008875 	.word	0x08008875
 80084a0:	080086a5 	.word	0x080086a5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80084a4:	4bb9      	ldr	r3, [pc, #740]	; (800878c <HAL_RCC_GetSysClockFreq+0x358>)
 80084a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80084aa:	e1e7      	b.n	800887c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80084ac:	4bb8      	ldr	r3, [pc, #736]	; (8008790 <HAL_RCC_GetSysClockFreq+0x35c>)
 80084ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80084b2:	e1e3      	b.n	800887c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80084b4:	4bb4      	ldr	r3, [pc, #720]	; (8008788 <HAL_RCC_GetSysClockFreq+0x354>)
 80084b6:	685b      	ldr	r3, [r3, #4]
 80084b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80084bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80084c0:	4bb1      	ldr	r3, [pc, #708]	; (8008788 <HAL_RCC_GetSysClockFreq+0x354>)
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d071      	beq.n	80085b0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80084cc:	4bae      	ldr	r3, [pc, #696]	; (8008788 <HAL_RCC_GetSysClockFreq+0x354>)
 80084ce:	685b      	ldr	r3, [r3, #4]
 80084d0:	099b      	lsrs	r3, r3, #6
 80084d2:	2200      	movs	r2, #0
 80084d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80084d8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80084dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80084e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80084e8:	2300      	movs	r3, #0
 80084ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80084ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80084f2:	4622      	mov	r2, r4
 80084f4:	462b      	mov	r3, r5
 80084f6:	f04f 0000 	mov.w	r0, #0
 80084fa:	f04f 0100 	mov.w	r1, #0
 80084fe:	0159      	lsls	r1, r3, #5
 8008500:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008504:	0150      	lsls	r0, r2, #5
 8008506:	4602      	mov	r2, r0
 8008508:	460b      	mov	r3, r1
 800850a:	4621      	mov	r1, r4
 800850c:	1a51      	subs	r1, r2, r1
 800850e:	6439      	str	r1, [r7, #64]	; 0x40
 8008510:	4629      	mov	r1, r5
 8008512:	eb63 0301 	sbc.w	r3, r3, r1
 8008516:	647b      	str	r3, [r7, #68]	; 0x44
 8008518:	f04f 0200 	mov.w	r2, #0
 800851c:	f04f 0300 	mov.w	r3, #0
 8008520:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8008524:	4649      	mov	r1, r9
 8008526:	018b      	lsls	r3, r1, #6
 8008528:	4641      	mov	r1, r8
 800852a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800852e:	4641      	mov	r1, r8
 8008530:	018a      	lsls	r2, r1, #6
 8008532:	4641      	mov	r1, r8
 8008534:	1a51      	subs	r1, r2, r1
 8008536:	63b9      	str	r1, [r7, #56]	; 0x38
 8008538:	4649      	mov	r1, r9
 800853a:	eb63 0301 	sbc.w	r3, r3, r1
 800853e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008540:	f04f 0200 	mov.w	r2, #0
 8008544:	f04f 0300 	mov.w	r3, #0
 8008548:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 800854c:	4649      	mov	r1, r9
 800854e:	00cb      	lsls	r3, r1, #3
 8008550:	4641      	mov	r1, r8
 8008552:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008556:	4641      	mov	r1, r8
 8008558:	00ca      	lsls	r2, r1, #3
 800855a:	4610      	mov	r0, r2
 800855c:	4619      	mov	r1, r3
 800855e:	4603      	mov	r3, r0
 8008560:	4622      	mov	r2, r4
 8008562:	189b      	adds	r3, r3, r2
 8008564:	633b      	str	r3, [r7, #48]	; 0x30
 8008566:	462b      	mov	r3, r5
 8008568:	460a      	mov	r2, r1
 800856a:	eb42 0303 	adc.w	r3, r2, r3
 800856e:	637b      	str	r3, [r7, #52]	; 0x34
 8008570:	f04f 0200 	mov.w	r2, #0
 8008574:	f04f 0300 	mov.w	r3, #0
 8008578:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800857c:	4629      	mov	r1, r5
 800857e:	024b      	lsls	r3, r1, #9
 8008580:	4621      	mov	r1, r4
 8008582:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008586:	4621      	mov	r1, r4
 8008588:	024a      	lsls	r2, r1, #9
 800858a:	4610      	mov	r0, r2
 800858c:	4619      	mov	r1, r3
 800858e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008592:	2200      	movs	r2, #0
 8008594:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008598:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800859c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80085a0:	f7f8 fbc2 	bl	8000d28 <__aeabi_uldivmod>
 80085a4:	4602      	mov	r2, r0
 80085a6:	460b      	mov	r3, r1
 80085a8:	4613      	mov	r3, r2
 80085aa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80085ae:	e067      	b.n	8008680 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80085b0:	4b75      	ldr	r3, [pc, #468]	; (8008788 <HAL_RCC_GetSysClockFreq+0x354>)
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	099b      	lsrs	r3, r3, #6
 80085b6:	2200      	movs	r2, #0
 80085b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80085bc:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80085c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80085c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085c8:	67bb      	str	r3, [r7, #120]	; 0x78
 80085ca:	2300      	movs	r3, #0
 80085cc:	67fb      	str	r3, [r7, #124]	; 0x7c
 80085ce:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80085d2:	4622      	mov	r2, r4
 80085d4:	462b      	mov	r3, r5
 80085d6:	f04f 0000 	mov.w	r0, #0
 80085da:	f04f 0100 	mov.w	r1, #0
 80085de:	0159      	lsls	r1, r3, #5
 80085e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80085e4:	0150      	lsls	r0, r2, #5
 80085e6:	4602      	mov	r2, r0
 80085e8:	460b      	mov	r3, r1
 80085ea:	4621      	mov	r1, r4
 80085ec:	1a51      	subs	r1, r2, r1
 80085ee:	62b9      	str	r1, [r7, #40]	; 0x28
 80085f0:	4629      	mov	r1, r5
 80085f2:	eb63 0301 	sbc.w	r3, r3, r1
 80085f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80085f8:	f04f 0200 	mov.w	r2, #0
 80085fc:	f04f 0300 	mov.w	r3, #0
 8008600:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8008604:	4649      	mov	r1, r9
 8008606:	018b      	lsls	r3, r1, #6
 8008608:	4641      	mov	r1, r8
 800860a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800860e:	4641      	mov	r1, r8
 8008610:	018a      	lsls	r2, r1, #6
 8008612:	4641      	mov	r1, r8
 8008614:	ebb2 0a01 	subs.w	sl, r2, r1
 8008618:	4649      	mov	r1, r9
 800861a:	eb63 0b01 	sbc.w	fp, r3, r1
 800861e:	f04f 0200 	mov.w	r2, #0
 8008622:	f04f 0300 	mov.w	r3, #0
 8008626:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800862a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800862e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008632:	4692      	mov	sl, r2
 8008634:	469b      	mov	fp, r3
 8008636:	4623      	mov	r3, r4
 8008638:	eb1a 0303 	adds.w	r3, sl, r3
 800863c:	623b      	str	r3, [r7, #32]
 800863e:	462b      	mov	r3, r5
 8008640:	eb4b 0303 	adc.w	r3, fp, r3
 8008644:	627b      	str	r3, [r7, #36]	; 0x24
 8008646:	f04f 0200 	mov.w	r2, #0
 800864a:	f04f 0300 	mov.w	r3, #0
 800864e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8008652:	4629      	mov	r1, r5
 8008654:	028b      	lsls	r3, r1, #10
 8008656:	4621      	mov	r1, r4
 8008658:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800865c:	4621      	mov	r1, r4
 800865e:	028a      	lsls	r2, r1, #10
 8008660:	4610      	mov	r0, r2
 8008662:	4619      	mov	r1, r3
 8008664:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008668:	2200      	movs	r2, #0
 800866a:	673b      	str	r3, [r7, #112]	; 0x70
 800866c:	677a      	str	r2, [r7, #116]	; 0x74
 800866e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008672:	f7f8 fb59 	bl	8000d28 <__aeabi_uldivmod>
 8008676:	4602      	mov	r2, r0
 8008678:	460b      	mov	r3, r1
 800867a:	4613      	mov	r3, r2
 800867c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008680:	4b41      	ldr	r3, [pc, #260]	; (8008788 <HAL_RCC_GetSysClockFreq+0x354>)
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	0c1b      	lsrs	r3, r3, #16
 8008686:	f003 0303 	and.w	r3, r3, #3
 800868a:	3301      	adds	r3, #1
 800868c:	005b      	lsls	r3, r3, #1
 800868e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8008692:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008696:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800869a:	fbb2 f3f3 	udiv	r3, r2, r3
 800869e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80086a2:	e0eb      	b.n	800887c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80086a4:	4b38      	ldr	r3, [pc, #224]	; (8008788 <HAL_RCC_GetSysClockFreq+0x354>)
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80086ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80086b0:	4b35      	ldr	r3, [pc, #212]	; (8008788 <HAL_RCC_GetSysClockFreq+0x354>)
 80086b2:	685b      	ldr	r3, [r3, #4]
 80086b4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d06b      	beq.n	8008794 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80086bc:	4b32      	ldr	r3, [pc, #200]	; (8008788 <HAL_RCC_GetSysClockFreq+0x354>)
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	099b      	lsrs	r3, r3, #6
 80086c2:	2200      	movs	r2, #0
 80086c4:	66bb      	str	r3, [r7, #104]	; 0x68
 80086c6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80086c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80086ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086ce:	663b      	str	r3, [r7, #96]	; 0x60
 80086d0:	2300      	movs	r3, #0
 80086d2:	667b      	str	r3, [r7, #100]	; 0x64
 80086d4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80086d8:	4622      	mov	r2, r4
 80086da:	462b      	mov	r3, r5
 80086dc:	f04f 0000 	mov.w	r0, #0
 80086e0:	f04f 0100 	mov.w	r1, #0
 80086e4:	0159      	lsls	r1, r3, #5
 80086e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80086ea:	0150      	lsls	r0, r2, #5
 80086ec:	4602      	mov	r2, r0
 80086ee:	460b      	mov	r3, r1
 80086f0:	4621      	mov	r1, r4
 80086f2:	1a51      	subs	r1, r2, r1
 80086f4:	61b9      	str	r1, [r7, #24]
 80086f6:	4629      	mov	r1, r5
 80086f8:	eb63 0301 	sbc.w	r3, r3, r1
 80086fc:	61fb      	str	r3, [r7, #28]
 80086fe:	f04f 0200 	mov.w	r2, #0
 8008702:	f04f 0300 	mov.w	r3, #0
 8008706:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800870a:	4659      	mov	r1, fp
 800870c:	018b      	lsls	r3, r1, #6
 800870e:	4651      	mov	r1, sl
 8008710:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008714:	4651      	mov	r1, sl
 8008716:	018a      	lsls	r2, r1, #6
 8008718:	4651      	mov	r1, sl
 800871a:	ebb2 0801 	subs.w	r8, r2, r1
 800871e:	4659      	mov	r1, fp
 8008720:	eb63 0901 	sbc.w	r9, r3, r1
 8008724:	f04f 0200 	mov.w	r2, #0
 8008728:	f04f 0300 	mov.w	r3, #0
 800872c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008730:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008734:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008738:	4690      	mov	r8, r2
 800873a:	4699      	mov	r9, r3
 800873c:	4623      	mov	r3, r4
 800873e:	eb18 0303 	adds.w	r3, r8, r3
 8008742:	613b      	str	r3, [r7, #16]
 8008744:	462b      	mov	r3, r5
 8008746:	eb49 0303 	adc.w	r3, r9, r3
 800874a:	617b      	str	r3, [r7, #20]
 800874c:	f04f 0200 	mov.w	r2, #0
 8008750:	f04f 0300 	mov.w	r3, #0
 8008754:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8008758:	4629      	mov	r1, r5
 800875a:	024b      	lsls	r3, r1, #9
 800875c:	4621      	mov	r1, r4
 800875e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008762:	4621      	mov	r1, r4
 8008764:	024a      	lsls	r2, r1, #9
 8008766:	4610      	mov	r0, r2
 8008768:	4619      	mov	r1, r3
 800876a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800876e:	2200      	movs	r2, #0
 8008770:	65bb      	str	r3, [r7, #88]	; 0x58
 8008772:	65fa      	str	r2, [r7, #92]	; 0x5c
 8008774:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008778:	f7f8 fad6 	bl	8000d28 <__aeabi_uldivmod>
 800877c:	4602      	mov	r2, r0
 800877e:	460b      	mov	r3, r1
 8008780:	4613      	mov	r3, r2
 8008782:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008786:	e065      	b.n	8008854 <HAL_RCC_GetSysClockFreq+0x420>
 8008788:	40023800 	.word	0x40023800
 800878c:	00f42400 	.word	0x00f42400
 8008790:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008794:	4b3d      	ldr	r3, [pc, #244]	; (800888c <HAL_RCC_GetSysClockFreq+0x458>)
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	099b      	lsrs	r3, r3, #6
 800879a:	2200      	movs	r2, #0
 800879c:	4618      	mov	r0, r3
 800879e:	4611      	mov	r1, r2
 80087a0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80087a4:	653b      	str	r3, [r7, #80]	; 0x50
 80087a6:	2300      	movs	r3, #0
 80087a8:	657b      	str	r3, [r7, #84]	; 0x54
 80087aa:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80087ae:	4642      	mov	r2, r8
 80087b0:	464b      	mov	r3, r9
 80087b2:	f04f 0000 	mov.w	r0, #0
 80087b6:	f04f 0100 	mov.w	r1, #0
 80087ba:	0159      	lsls	r1, r3, #5
 80087bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80087c0:	0150      	lsls	r0, r2, #5
 80087c2:	4602      	mov	r2, r0
 80087c4:	460b      	mov	r3, r1
 80087c6:	4641      	mov	r1, r8
 80087c8:	1a51      	subs	r1, r2, r1
 80087ca:	60b9      	str	r1, [r7, #8]
 80087cc:	4649      	mov	r1, r9
 80087ce:	eb63 0301 	sbc.w	r3, r3, r1
 80087d2:	60fb      	str	r3, [r7, #12]
 80087d4:	f04f 0200 	mov.w	r2, #0
 80087d8:	f04f 0300 	mov.w	r3, #0
 80087dc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80087e0:	4659      	mov	r1, fp
 80087e2:	018b      	lsls	r3, r1, #6
 80087e4:	4651      	mov	r1, sl
 80087e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80087ea:	4651      	mov	r1, sl
 80087ec:	018a      	lsls	r2, r1, #6
 80087ee:	4651      	mov	r1, sl
 80087f0:	1a54      	subs	r4, r2, r1
 80087f2:	4659      	mov	r1, fp
 80087f4:	eb63 0501 	sbc.w	r5, r3, r1
 80087f8:	f04f 0200 	mov.w	r2, #0
 80087fc:	f04f 0300 	mov.w	r3, #0
 8008800:	00eb      	lsls	r3, r5, #3
 8008802:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008806:	00e2      	lsls	r2, r4, #3
 8008808:	4614      	mov	r4, r2
 800880a:	461d      	mov	r5, r3
 800880c:	4643      	mov	r3, r8
 800880e:	18e3      	adds	r3, r4, r3
 8008810:	603b      	str	r3, [r7, #0]
 8008812:	464b      	mov	r3, r9
 8008814:	eb45 0303 	adc.w	r3, r5, r3
 8008818:	607b      	str	r3, [r7, #4]
 800881a:	f04f 0200 	mov.w	r2, #0
 800881e:	f04f 0300 	mov.w	r3, #0
 8008822:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008826:	4629      	mov	r1, r5
 8008828:	028b      	lsls	r3, r1, #10
 800882a:	4621      	mov	r1, r4
 800882c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008830:	4621      	mov	r1, r4
 8008832:	028a      	lsls	r2, r1, #10
 8008834:	4610      	mov	r0, r2
 8008836:	4619      	mov	r1, r3
 8008838:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800883c:	2200      	movs	r2, #0
 800883e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008840:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008842:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008846:	f7f8 fa6f 	bl	8000d28 <__aeabi_uldivmod>
 800884a:	4602      	mov	r2, r0
 800884c:	460b      	mov	r3, r1
 800884e:	4613      	mov	r3, r2
 8008850:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008854:	4b0d      	ldr	r3, [pc, #52]	; (800888c <HAL_RCC_GetSysClockFreq+0x458>)
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	0f1b      	lsrs	r3, r3, #28
 800885a:	f003 0307 	and.w	r3, r3, #7
 800885e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8008862:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008866:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800886a:	fbb2 f3f3 	udiv	r3, r2, r3
 800886e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008872:	e003      	b.n	800887c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008874:	4b06      	ldr	r3, [pc, #24]	; (8008890 <HAL_RCC_GetSysClockFreq+0x45c>)
 8008876:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800887a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800887c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8008880:	4618      	mov	r0, r3
 8008882:	37b8      	adds	r7, #184	; 0xb8
 8008884:	46bd      	mov	sp, r7
 8008886:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800888a:	bf00      	nop
 800888c:	40023800 	.word	0x40023800
 8008890:	00f42400 	.word	0x00f42400

08008894 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b086      	sub	sp, #24
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d101      	bne.n	80088a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80088a2:	2301      	movs	r3, #1
 80088a4:	e28d      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f003 0301 	and.w	r3, r3, #1
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	f000 8083 	beq.w	80089ba <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80088b4:	4b94      	ldr	r3, [pc, #592]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 80088b6:	689b      	ldr	r3, [r3, #8]
 80088b8:	f003 030c 	and.w	r3, r3, #12
 80088bc:	2b04      	cmp	r3, #4
 80088be:	d019      	beq.n	80088f4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80088c0:	4b91      	ldr	r3, [pc, #580]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 80088c2:	689b      	ldr	r3, [r3, #8]
 80088c4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80088c8:	2b08      	cmp	r3, #8
 80088ca:	d106      	bne.n	80088da <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80088cc:	4b8e      	ldr	r3, [pc, #568]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80088d8:	d00c      	beq.n	80088f4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80088da:	4b8b      	ldr	r3, [pc, #556]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 80088dc:	689b      	ldr	r3, [r3, #8]
 80088de:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80088e2:	2b0c      	cmp	r3, #12
 80088e4:	d112      	bne.n	800890c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80088e6:	4b88      	ldr	r3, [pc, #544]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 80088e8:	685b      	ldr	r3, [r3, #4]
 80088ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80088f2:	d10b      	bne.n	800890c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088f4:	4b84      	ldr	r3, [pc, #528]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d05b      	beq.n	80089b8 <HAL_RCC_OscConfig+0x124>
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	685b      	ldr	r3, [r3, #4]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d157      	bne.n	80089b8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8008908:	2301      	movs	r3, #1
 800890a:	e25a      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008914:	d106      	bne.n	8008924 <HAL_RCC_OscConfig+0x90>
 8008916:	4b7c      	ldr	r3, [pc, #496]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	4a7b      	ldr	r2, [pc, #492]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 800891c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008920:	6013      	str	r3, [r2, #0]
 8008922:	e01d      	b.n	8008960 <HAL_RCC_OscConfig+0xcc>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800892c:	d10c      	bne.n	8008948 <HAL_RCC_OscConfig+0xb4>
 800892e:	4b76      	ldr	r3, [pc, #472]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a75      	ldr	r2, [pc, #468]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 8008934:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008938:	6013      	str	r3, [r2, #0]
 800893a:	4b73      	ldr	r3, [pc, #460]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4a72      	ldr	r2, [pc, #456]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 8008940:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008944:	6013      	str	r3, [r2, #0]
 8008946:	e00b      	b.n	8008960 <HAL_RCC_OscConfig+0xcc>
 8008948:	4b6f      	ldr	r3, [pc, #444]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a6e      	ldr	r2, [pc, #440]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 800894e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008952:	6013      	str	r3, [r2, #0]
 8008954:	4b6c      	ldr	r3, [pc, #432]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4a6b      	ldr	r2, [pc, #428]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 800895a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800895e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d013      	beq.n	8008990 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008968:	f7fe f8ae 	bl	8006ac8 <HAL_GetTick>
 800896c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800896e:	e008      	b.n	8008982 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008970:	f7fe f8aa 	bl	8006ac8 <HAL_GetTick>
 8008974:	4602      	mov	r2, r0
 8008976:	693b      	ldr	r3, [r7, #16]
 8008978:	1ad3      	subs	r3, r2, r3
 800897a:	2b64      	cmp	r3, #100	; 0x64
 800897c:	d901      	bls.n	8008982 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800897e:	2303      	movs	r3, #3
 8008980:	e21f      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008982:	4b61      	ldr	r3, [pc, #388]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800898a:	2b00      	cmp	r3, #0
 800898c:	d0f0      	beq.n	8008970 <HAL_RCC_OscConfig+0xdc>
 800898e:	e014      	b.n	80089ba <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008990:	f7fe f89a 	bl	8006ac8 <HAL_GetTick>
 8008994:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008996:	e008      	b.n	80089aa <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008998:	f7fe f896 	bl	8006ac8 <HAL_GetTick>
 800899c:	4602      	mov	r2, r0
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	1ad3      	subs	r3, r2, r3
 80089a2:	2b64      	cmp	r3, #100	; 0x64
 80089a4:	d901      	bls.n	80089aa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80089a6:	2303      	movs	r3, #3
 80089a8:	e20b      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80089aa:	4b57      	ldr	r3, [pc, #348]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d1f0      	bne.n	8008998 <HAL_RCC_OscConfig+0x104>
 80089b6:	e000      	b.n	80089ba <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80089b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f003 0302 	and.w	r3, r3, #2
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d06f      	beq.n	8008aa6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80089c6:	4b50      	ldr	r3, [pc, #320]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 80089c8:	689b      	ldr	r3, [r3, #8]
 80089ca:	f003 030c 	and.w	r3, r3, #12
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d017      	beq.n	8008a02 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80089d2:	4b4d      	ldr	r3, [pc, #308]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 80089d4:	689b      	ldr	r3, [r3, #8]
 80089d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80089da:	2b08      	cmp	r3, #8
 80089dc:	d105      	bne.n	80089ea <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80089de:	4b4a      	ldr	r3, [pc, #296]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d00b      	beq.n	8008a02 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80089ea:	4b47      	ldr	r3, [pc, #284]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 80089ec:	689b      	ldr	r3, [r3, #8]
 80089ee:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80089f2:	2b0c      	cmp	r3, #12
 80089f4:	d11c      	bne.n	8008a30 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80089f6:	4b44      	ldr	r3, [pc, #272]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d116      	bne.n	8008a30 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008a02:	4b41      	ldr	r3, [pc, #260]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f003 0302 	and.w	r3, r3, #2
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d005      	beq.n	8008a1a <HAL_RCC_OscConfig+0x186>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	68db      	ldr	r3, [r3, #12]
 8008a12:	2b01      	cmp	r3, #1
 8008a14:	d001      	beq.n	8008a1a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8008a16:	2301      	movs	r3, #1
 8008a18:	e1d3      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a1a:	4b3b      	ldr	r3, [pc, #236]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	691b      	ldr	r3, [r3, #16]
 8008a26:	00db      	lsls	r3, r3, #3
 8008a28:	4937      	ldr	r1, [pc, #220]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008a2e:	e03a      	b.n	8008aa6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	68db      	ldr	r3, [r3, #12]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d020      	beq.n	8008a7a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008a38:	4b34      	ldr	r3, [pc, #208]	; (8008b0c <HAL_RCC_OscConfig+0x278>)
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a3e:	f7fe f843 	bl	8006ac8 <HAL_GetTick>
 8008a42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a44:	e008      	b.n	8008a58 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008a46:	f7fe f83f 	bl	8006ac8 <HAL_GetTick>
 8008a4a:	4602      	mov	r2, r0
 8008a4c:	693b      	ldr	r3, [r7, #16]
 8008a4e:	1ad3      	subs	r3, r2, r3
 8008a50:	2b02      	cmp	r3, #2
 8008a52:	d901      	bls.n	8008a58 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008a54:	2303      	movs	r3, #3
 8008a56:	e1b4      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a58:	4b2b      	ldr	r3, [pc, #172]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f003 0302 	and.w	r3, r3, #2
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d0f0      	beq.n	8008a46 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a64:	4b28      	ldr	r3, [pc, #160]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	691b      	ldr	r3, [r3, #16]
 8008a70:	00db      	lsls	r3, r3, #3
 8008a72:	4925      	ldr	r1, [pc, #148]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 8008a74:	4313      	orrs	r3, r2
 8008a76:	600b      	str	r3, [r1, #0]
 8008a78:	e015      	b.n	8008aa6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008a7a:	4b24      	ldr	r3, [pc, #144]	; (8008b0c <HAL_RCC_OscConfig+0x278>)
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a80:	f7fe f822 	bl	8006ac8 <HAL_GetTick>
 8008a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008a86:	e008      	b.n	8008a9a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008a88:	f7fe f81e 	bl	8006ac8 <HAL_GetTick>
 8008a8c:	4602      	mov	r2, r0
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	1ad3      	subs	r3, r2, r3
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	d901      	bls.n	8008a9a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008a96:	2303      	movs	r3, #3
 8008a98:	e193      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008a9a:	4b1b      	ldr	r3, [pc, #108]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f003 0302 	and.w	r3, r3, #2
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d1f0      	bne.n	8008a88 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f003 0308 	and.w	r3, r3, #8
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d036      	beq.n	8008b20 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	695b      	ldr	r3, [r3, #20]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d016      	beq.n	8008ae8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008aba:	4b15      	ldr	r3, [pc, #84]	; (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008abc:	2201      	movs	r2, #1
 8008abe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ac0:	f7fe f802 	bl	8006ac8 <HAL_GetTick>
 8008ac4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008ac6:	e008      	b.n	8008ada <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008ac8:	f7fd fffe 	bl	8006ac8 <HAL_GetTick>
 8008acc:	4602      	mov	r2, r0
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	1ad3      	subs	r3, r2, r3
 8008ad2:	2b02      	cmp	r3, #2
 8008ad4:	d901      	bls.n	8008ada <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8008ad6:	2303      	movs	r3, #3
 8008ad8:	e173      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008ada:	4b0b      	ldr	r3, [pc, #44]	; (8008b08 <HAL_RCC_OscConfig+0x274>)
 8008adc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ade:	f003 0302 	and.w	r3, r3, #2
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d0f0      	beq.n	8008ac8 <HAL_RCC_OscConfig+0x234>
 8008ae6:	e01b      	b.n	8008b20 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008ae8:	4b09      	ldr	r3, [pc, #36]	; (8008b10 <HAL_RCC_OscConfig+0x27c>)
 8008aea:	2200      	movs	r2, #0
 8008aec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008aee:	f7fd ffeb 	bl	8006ac8 <HAL_GetTick>
 8008af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008af4:	e00e      	b.n	8008b14 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008af6:	f7fd ffe7 	bl	8006ac8 <HAL_GetTick>
 8008afa:	4602      	mov	r2, r0
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	1ad3      	subs	r3, r2, r3
 8008b00:	2b02      	cmp	r3, #2
 8008b02:	d907      	bls.n	8008b14 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008b04:	2303      	movs	r3, #3
 8008b06:	e15c      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
 8008b08:	40023800 	.word	0x40023800
 8008b0c:	42470000 	.word	0x42470000
 8008b10:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008b14:	4b8a      	ldr	r3, [pc, #552]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008b16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b18:	f003 0302 	and.w	r3, r3, #2
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d1ea      	bne.n	8008af6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f003 0304 	and.w	r3, r3, #4
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	f000 8097 	beq.w	8008c5c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008b32:	4b83      	ldr	r3, [pc, #524]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d10f      	bne.n	8008b5e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b3e:	2300      	movs	r3, #0
 8008b40:	60bb      	str	r3, [r7, #8]
 8008b42:	4b7f      	ldr	r3, [pc, #508]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b46:	4a7e      	ldr	r2, [pc, #504]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008b48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b4c:	6413      	str	r3, [r2, #64]	; 0x40
 8008b4e:	4b7c      	ldr	r3, [pc, #496]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b56:	60bb      	str	r3, [r7, #8]
 8008b58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b5e:	4b79      	ldr	r3, [pc, #484]	; (8008d44 <HAL_RCC_OscConfig+0x4b0>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d118      	bne.n	8008b9c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008b6a:	4b76      	ldr	r3, [pc, #472]	; (8008d44 <HAL_RCC_OscConfig+0x4b0>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4a75      	ldr	r2, [pc, #468]	; (8008d44 <HAL_RCC_OscConfig+0x4b0>)
 8008b70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b76:	f7fd ffa7 	bl	8006ac8 <HAL_GetTick>
 8008b7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b7c:	e008      	b.n	8008b90 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b7e:	f7fd ffa3 	bl	8006ac8 <HAL_GetTick>
 8008b82:	4602      	mov	r2, r0
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	1ad3      	subs	r3, r2, r3
 8008b88:	2b02      	cmp	r3, #2
 8008b8a:	d901      	bls.n	8008b90 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8008b8c:	2303      	movs	r3, #3
 8008b8e:	e118      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b90:	4b6c      	ldr	r3, [pc, #432]	; (8008d44 <HAL_RCC_OscConfig+0x4b0>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d0f0      	beq.n	8008b7e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	689b      	ldr	r3, [r3, #8]
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d106      	bne.n	8008bb2 <HAL_RCC_OscConfig+0x31e>
 8008ba4:	4b66      	ldr	r3, [pc, #408]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008ba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ba8:	4a65      	ldr	r2, [pc, #404]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008baa:	f043 0301 	orr.w	r3, r3, #1
 8008bae:	6713      	str	r3, [r2, #112]	; 0x70
 8008bb0:	e01c      	b.n	8008bec <HAL_RCC_OscConfig+0x358>
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	689b      	ldr	r3, [r3, #8]
 8008bb6:	2b05      	cmp	r3, #5
 8008bb8:	d10c      	bne.n	8008bd4 <HAL_RCC_OscConfig+0x340>
 8008bba:	4b61      	ldr	r3, [pc, #388]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008bbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bbe:	4a60      	ldr	r2, [pc, #384]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008bc0:	f043 0304 	orr.w	r3, r3, #4
 8008bc4:	6713      	str	r3, [r2, #112]	; 0x70
 8008bc6:	4b5e      	ldr	r3, [pc, #376]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008bc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bca:	4a5d      	ldr	r2, [pc, #372]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008bcc:	f043 0301 	orr.w	r3, r3, #1
 8008bd0:	6713      	str	r3, [r2, #112]	; 0x70
 8008bd2:	e00b      	b.n	8008bec <HAL_RCC_OscConfig+0x358>
 8008bd4:	4b5a      	ldr	r3, [pc, #360]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008bd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bd8:	4a59      	ldr	r2, [pc, #356]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008bda:	f023 0301 	bic.w	r3, r3, #1
 8008bde:	6713      	str	r3, [r2, #112]	; 0x70
 8008be0:	4b57      	ldr	r3, [pc, #348]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008be2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008be4:	4a56      	ldr	r2, [pc, #344]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008be6:	f023 0304 	bic.w	r3, r3, #4
 8008bea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	689b      	ldr	r3, [r3, #8]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d015      	beq.n	8008c20 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bf4:	f7fd ff68 	bl	8006ac8 <HAL_GetTick>
 8008bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008bfa:	e00a      	b.n	8008c12 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008bfc:	f7fd ff64 	bl	8006ac8 <HAL_GetTick>
 8008c00:	4602      	mov	r2, r0
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	1ad3      	subs	r3, r2, r3
 8008c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d901      	bls.n	8008c12 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8008c0e:	2303      	movs	r3, #3
 8008c10:	e0d7      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c12:	4b4b      	ldr	r3, [pc, #300]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c16:	f003 0302 	and.w	r3, r3, #2
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d0ee      	beq.n	8008bfc <HAL_RCC_OscConfig+0x368>
 8008c1e:	e014      	b.n	8008c4a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008c20:	f7fd ff52 	bl	8006ac8 <HAL_GetTick>
 8008c24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008c26:	e00a      	b.n	8008c3e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008c28:	f7fd ff4e 	bl	8006ac8 <HAL_GetTick>
 8008c2c:	4602      	mov	r2, r0
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	1ad3      	subs	r3, r2, r3
 8008c32:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d901      	bls.n	8008c3e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8008c3a:	2303      	movs	r3, #3
 8008c3c:	e0c1      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008c3e:	4b40      	ldr	r3, [pc, #256]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008c40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c42:	f003 0302 	and.w	r3, r3, #2
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d1ee      	bne.n	8008c28 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008c4a:	7dfb      	ldrb	r3, [r7, #23]
 8008c4c:	2b01      	cmp	r3, #1
 8008c4e:	d105      	bne.n	8008c5c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008c50:	4b3b      	ldr	r3, [pc, #236]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c54:	4a3a      	ldr	r2, [pc, #232]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008c56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008c5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	699b      	ldr	r3, [r3, #24]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	f000 80ad 	beq.w	8008dc0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008c66:	4b36      	ldr	r3, [pc, #216]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008c68:	689b      	ldr	r3, [r3, #8]
 8008c6a:	f003 030c 	and.w	r3, r3, #12
 8008c6e:	2b08      	cmp	r3, #8
 8008c70:	d060      	beq.n	8008d34 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	699b      	ldr	r3, [r3, #24]
 8008c76:	2b02      	cmp	r3, #2
 8008c78:	d145      	bne.n	8008d06 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c7a:	4b33      	ldr	r3, [pc, #204]	; (8008d48 <HAL_RCC_OscConfig+0x4b4>)
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c80:	f7fd ff22 	bl	8006ac8 <HAL_GetTick>
 8008c84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c86:	e008      	b.n	8008c9a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008c88:	f7fd ff1e 	bl	8006ac8 <HAL_GetTick>
 8008c8c:	4602      	mov	r2, r0
 8008c8e:	693b      	ldr	r3, [r7, #16]
 8008c90:	1ad3      	subs	r3, r2, r3
 8008c92:	2b02      	cmp	r3, #2
 8008c94:	d901      	bls.n	8008c9a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8008c96:	2303      	movs	r3, #3
 8008c98:	e093      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c9a:	4b29      	ldr	r3, [pc, #164]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d1f0      	bne.n	8008c88 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	69da      	ldr	r2, [r3, #28]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6a1b      	ldr	r3, [r3, #32]
 8008cae:	431a      	orrs	r2, r3
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb4:	019b      	lsls	r3, r3, #6
 8008cb6:	431a      	orrs	r2, r3
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cbc:	085b      	lsrs	r3, r3, #1
 8008cbe:	3b01      	subs	r3, #1
 8008cc0:	041b      	lsls	r3, r3, #16
 8008cc2:	431a      	orrs	r2, r3
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cc8:	061b      	lsls	r3, r3, #24
 8008cca:	431a      	orrs	r2, r3
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cd0:	071b      	lsls	r3, r3, #28
 8008cd2:	491b      	ldr	r1, [pc, #108]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008cd8:	4b1b      	ldr	r3, [pc, #108]	; (8008d48 <HAL_RCC_OscConfig+0x4b4>)
 8008cda:	2201      	movs	r2, #1
 8008cdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cde:	f7fd fef3 	bl	8006ac8 <HAL_GetTick>
 8008ce2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008ce4:	e008      	b.n	8008cf8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008ce6:	f7fd feef 	bl	8006ac8 <HAL_GetTick>
 8008cea:	4602      	mov	r2, r0
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	1ad3      	subs	r3, r2, r3
 8008cf0:	2b02      	cmp	r3, #2
 8008cf2:	d901      	bls.n	8008cf8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008cf4:	2303      	movs	r3, #3
 8008cf6:	e064      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008cf8:	4b11      	ldr	r3, [pc, #68]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d0f0      	beq.n	8008ce6 <HAL_RCC_OscConfig+0x452>
 8008d04:	e05c      	b.n	8008dc0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d06:	4b10      	ldr	r3, [pc, #64]	; (8008d48 <HAL_RCC_OscConfig+0x4b4>)
 8008d08:	2200      	movs	r2, #0
 8008d0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d0c:	f7fd fedc 	bl	8006ac8 <HAL_GetTick>
 8008d10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008d12:	e008      	b.n	8008d26 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008d14:	f7fd fed8 	bl	8006ac8 <HAL_GetTick>
 8008d18:	4602      	mov	r2, r0
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	1ad3      	subs	r3, r2, r3
 8008d1e:	2b02      	cmp	r3, #2
 8008d20:	d901      	bls.n	8008d26 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8008d22:	2303      	movs	r3, #3
 8008d24:	e04d      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008d26:	4b06      	ldr	r3, [pc, #24]	; (8008d40 <HAL_RCC_OscConfig+0x4ac>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d1f0      	bne.n	8008d14 <HAL_RCC_OscConfig+0x480>
 8008d32:	e045      	b.n	8008dc0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	699b      	ldr	r3, [r3, #24]
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d107      	bne.n	8008d4c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	e040      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
 8008d40:	40023800 	.word	0x40023800
 8008d44:	40007000 	.word	0x40007000
 8008d48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008d4c:	4b1f      	ldr	r3, [pc, #124]	; (8008dcc <HAL_RCC_OscConfig+0x538>)
 8008d4e:	685b      	ldr	r3, [r3, #4]
 8008d50:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	699b      	ldr	r3, [r3, #24]
 8008d56:	2b01      	cmp	r3, #1
 8008d58:	d030      	beq.n	8008dbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008d64:	429a      	cmp	r2, r3
 8008d66:	d129      	bne.n	8008dbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d72:	429a      	cmp	r2, r3
 8008d74:	d122      	bne.n	8008dbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008d76:	68fa      	ldr	r2, [r7, #12]
 8008d78:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008d7c:	4013      	ands	r3, r2
 8008d7e:	687a      	ldr	r2, [r7, #4]
 8008d80:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008d82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008d84:	4293      	cmp	r3, r2
 8008d86:	d119      	bne.n	8008dbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d92:	085b      	lsrs	r3, r3, #1
 8008d94:	3b01      	subs	r3, #1
 8008d96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008d98:	429a      	cmp	r2, r3
 8008d9a:	d10f      	bne.n	8008dbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008da6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008da8:	429a      	cmp	r2, r3
 8008daa:	d107      	bne.n	8008dbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008db6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008db8:	429a      	cmp	r2, r3
 8008dba:	d001      	beq.n	8008dc0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	e000      	b.n	8008dc2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008dc0:	2300      	movs	r3, #0
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3718      	adds	r7, #24
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}
 8008dca:	bf00      	nop
 8008dcc:	40023800 	.word	0x40023800

08008dd0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b082      	sub	sp, #8
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d101      	bne.n	8008de2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008dde:	2301      	movs	r3, #1
 8008de0:	e07b      	b.n	8008eda <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d108      	bne.n	8008dfc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008df2:	d009      	beq.n	8008e08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2200      	movs	r2, #0
 8008df8:	61da      	str	r2, [r3, #28]
 8008dfa:	e005      	b.n	8008e08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2200      	movs	r2, #0
 8008e06:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008e14:	b2db      	uxtb	r3, r3
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d106      	bne.n	8008e28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f7fb f92e 	bl	8004084 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2202      	movs	r2, #2
 8008e2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	681a      	ldr	r2, [r3, #0]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e3e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	685b      	ldr	r3, [r3, #4]
 8008e44:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	689b      	ldr	r3, [r3, #8]
 8008e4c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008e50:	431a      	orrs	r2, r3
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	68db      	ldr	r3, [r3, #12]
 8008e56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e5a:	431a      	orrs	r2, r3
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	691b      	ldr	r3, [r3, #16]
 8008e60:	f003 0302 	and.w	r3, r3, #2
 8008e64:	431a      	orrs	r2, r3
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	695b      	ldr	r3, [r3, #20]
 8008e6a:	f003 0301 	and.w	r3, r3, #1
 8008e6e:	431a      	orrs	r2, r3
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	699b      	ldr	r3, [r3, #24]
 8008e74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e78:	431a      	orrs	r2, r3
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	69db      	ldr	r3, [r3, #28]
 8008e7e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008e82:	431a      	orrs	r2, r3
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6a1b      	ldr	r3, [r3, #32]
 8008e88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e8c:	ea42 0103 	orr.w	r1, r2, r3
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e94:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	430a      	orrs	r2, r1
 8008e9e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	699b      	ldr	r3, [r3, #24]
 8008ea4:	0c1b      	lsrs	r3, r3, #16
 8008ea6:	f003 0104 	and.w	r1, r3, #4
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eae:	f003 0210 	and.w	r2, r3, #16
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	430a      	orrs	r2, r1
 8008eb8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	69da      	ldr	r2, [r3, #28]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008ec8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008ed8:	2300      	movs	r3, #0
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3708      	adds	r7, #8
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ee2:	b580      	push	{r7, lr}
 8008ee4:	b088      	sub	sp, #32
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	60f8      	str	r0, [r7, #12]
 8008eea:	60b9      	str	r1, [r7, #8]
 8008eec:	603b      	str	r3, [r7, #0]
 8008eee:	4613      	mov	r3, r2
 8008ef0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d101      	bne.n	8008f04 <HAL_SPI_Transmit+0x22>
 8008f00:	2302      	movs	r3, #2
 8008f02:	e126      	b.n	8009152 <HAL_SPI_Transmit+0x270>
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	2201      	movs	r2, #1
 8008f08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f0c:	f7fd fddc 	bl	8006ac8 <HAL_GetTick>
 8008f10:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008f12:	88fb      	ldrh	r3, [r7, #6]
 8008f14:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008f1c:	b2db      	uxtb	r3, r3
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d002      	beq.n	8008f28 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008f22:	2302      	movs	r3, #2
 8008f24:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008f26:	e10b      	b.n	8009140 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d002      	beq.n	8008f34 <HAL_SPI_Transmit+0x52>
 8008f2e:	88fb      	ldrh	r3, [r7, #6]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d102      	bne.n	8008f3a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008f34:	2301      	movs	r3, #1
 8008f36:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008f38:	e102      	b.n	8009140 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	2203      	movs	r2, #3
 8008f3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	2200      	movs	r2, #0
 8008f46:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	68ba      	ldr	r2, [r7, #8]
 8008f4c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	88fa      	ldrh	r2, [r7, #6]
 8008f52:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	88fa      	ldrh	r2, [r7, #6]
 8008f58:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	2200      	movs	r2, #0
 8008f64:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	2200      	movs	r2, #0
 8008f76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	689b      	ldr	r3, [r3, #8]
 8008f7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f80:	d10f      	bne.n	8008fa2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	681a      	ldr	r2, [r3, #0]
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f90:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	681a      	ldr	r2, [r3, #0]
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008fa0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fac:	2b40      	cmp	r3, #64	; 0x40
 8008fae:	d007      	beq.n	8008fc0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	681a      	ldr	r2, [r3, #0]
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008fbe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	68db      	ldr	r3, [r3, #12]
 8008fc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008fc8:	d14b      	bne.n	8009062 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	685b      	ldr	r3, [r3, #4]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d002      	beq.n	8008fd8 <HAL_SPI_Transmit+0xf6>
 8008fd2:	8afb      	ldrh	r3, [r7, #22]
 8008fd4:	2b01      	cmp	r3, #1
 8008fd6:	d13e      	bne.n	8009056 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fdc:	881a      	ldrh	r2, [r3, #0]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fe8:	1c9a      	adds	r2, r3, #2
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ff2:	b29b      	uxth	r3, r3
 8008ff4:	3b01      	subs	r3, #1
 8008ff6:	b29a      	uxth	r2, r3
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008ffc:	e02b      	b.n	8009056 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	689b      	ldr	r3, [r3, #8]
 8009004:	f003 0302 	and.w	r3, r3, #2
 8009008:	2b02      	cmp	r3, #2
 800900a:	d112      	bne.n	8009032 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009010:	881a      	ldrh	r2, [r3, #0]
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800901c:	1c9a      	adds	r2, r3, #2
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009026:	b29b      	uxth	r3, r3
 8009028:	3b01      	subs	r3, #1
 800902a:	b29a      	uxth	r2, r3
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	86da      	strh	r2, [r3, #54]	; 0x36
 8009030:	e011      	b.n	8009056 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009032:	f7fd fd49 	bl	8006ac8 <HAL_GetTick>
 8009036:	4602      	mov	r2, r0
 8009038:	69bb      	ldr	r3, [r7, #24]
 800903a:	1ad3      	subs	r3, r2, r3
 800903c:	683a      	ldr	r2, [r7, #0]
 800903e:	429a      	cmp	r2, r3
 8009040:	d803      	bhi.n	800904a <HAL_SPI_Transmit+0x168>
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009048:	d102      	bne.n	8009050 <HAL_SPI_Transmit+0x16e>
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d102      	bne.n	8009056 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8009050:	2303      	movs	r3, #3
 8009052:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009054:	e074      	b.n	8009140 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800905a:	b29b      	uxth	r3, r3
 800905c:	2b00      	cmp	r3, #0
 800905e:	d1ce      	bne.n	8008ffe <HAL_SPI_Transmit+0x11c>
 8009060:	e04c      	b.n	80090fc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	685b      	ldr	r3, [r3, #4]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d002      	beq.n	8009070 <HAL_SPI_Transmit+0x18e>
 800906a:	8afb      	ldrh	r3, [r7, #22]
 800906c:	2b01      	cmp	r3, #1
 800906e:	d140      	bne.n	80090f2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	330c      	adds	r3, #12
 800907a:	7812      	ldrb	r2, [r2, #0]
 800907c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009082:	1c5a      	adds	r2, r3, #1
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800908c:	b29b      	uxth	r3, r3
 800908e:	3b01      	subs	r3, #1
 8009090:	b29a      	uxth	r2, r3
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009096:	e02c      	b.n	80090f2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	689b      	ldr	r3, [r3, #8]
 800909e:	f003 0302 	and.w	r3, r3, #2
 80090a2:	2b02      	cmp	r3, #2
 80090a4:	d113      	bne.n	80090ce <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	330c      	adds	r3, #12
 80090b0:	7812      	ldrb	r2, [r2, #0]
 80090b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090b8:	1c5a      	adds	r2, r3, #1
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	3b01      	subs	r3, #1
 80090c6:	b29a      	uxth	r2, r3
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	86da      	strh	r2, [r3, #54]	; 0x36
 80090cc:	e011      	b.n	80090f2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80090ce:	f7fd fcfb 	bl	8006ac8 <HAL_GetTick>
 80090d2:	4602      	mov	r2, r0
 80090d4:	69bb      	ldr	r3, [r7, #24]
 80090d6:	1ad3      	subs	r3, r2, r3
 80090d8:	683a      	ldr	r2, [r7, #0]
 80090da:	429a      	cmp	r2, r3
 80090dc:	d803      	bhi.n	80090e6 <HAL_SPI_Transmit+0x204>
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80090e4:	d102      	bne.n	80090ec <HAL_SPI_Transmit+0x20a>
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d102      	bne.n	80090f2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80090ec:	2303      	movs	r3, #3
 80090ee:	77fb      	strb	r3, [r7, #31]
          goto error;
 80090f0:	e026      	b.n	8009140 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80090f6:	b29b      	uxth	r3, r3
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d1cd      	bne.n	8009098 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80090fc:	69ba      	ldr	r2, [r7, #24]
 80090fe:	6839      	ldr	r1, [r7, #0]
 8009100:	68f8      	ldr	r0, [r7, #12]
 8009102:	f000 fafd 	bl	8009700 <SPI_EndRxTxTransaction>
 8009106:	4603      	mov	r3, r0
 8009108:	2b00      	cmp	r3, #0
 800910a:	d002      	beq.n	8009112 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2220      	movs	r2, #32
 8009110:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	689b      	ldr	r3, [r3, #8]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d10a      	bne.n	8009130 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800911a:	2300      	movs	r3, #0
 800911c:	613b      	str	r3, [r7, #16]
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	68db      	ldr	r3, [r3, #12]
 8009124:	613b      	str	r3, [r7, #16]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	689b      	ldr	r3, [r3, #8]
 800912c:	613b      	str	r3, [r7, #16]
 800912e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009134:	2b00      	cmp	r3, #0
 8009136:	d002      	beq.n	800913e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8009138:	2301      	movs	r3, #1
 800913a:	77fb      	strb	r3, [r7, #31]
 800913c:	e000      	b.n	8009140 <HAL_SPI_Transmit+0x25e>
  }

error:
 800913e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2201      	movs	r2, #1
 8009144:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	2200      	movs	r2, #0
 800914c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009150:	7ffb      	ldrb	r3, [r7, #31]
}
 8009152:	4618      	mov	r0, r3
 8009154:	3720      	adds	r7, #32
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}
	...

0800915c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	b086      	sub	sp, #24
 8009160:	af00      	add	r7, sp, #0
 8009162:	60f8      	str	r0, [r7, #12]
 8009164:	60b9      	str	r1, [r7, #8]
 8009166:	4613      	mov	r3, r2
 8009168:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800916a:	2300      	movs	r3, #0
 800916c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009174:	2b01      	cmp	r3, #1
 8009176:	d101      	bne.n	800917c <HAL_SPI_Transmit_DMA+0x20>
 8009178:	2302      	movs	r3, #2
 800917a:	e09b      	b.n	80092b4 <HAL_SPI_Transmit_DMA+0x158>
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	2201      	movs	r2, #1
 8009180:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800918a:	b2db      	uxtb	r3, r3
 800918c:	2b01      	cmp	r3, #1
 800918e:	d002      	beq.n	8009196 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8009190:	2302      	movs	r3, #2
 8009192:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009194:	e089      	b.n	80092aa <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d002      	beq.n	80091a2 <HAL_SPI_Transmit_DMA+0x46>
 800919c:	88fb      	ldrh	r3, [r7, #6]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d102      	bne.n	80091a8 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80091a6:	e080      	b.n	80092aa <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	2203      	movs	r2, #3
 80091ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	2200      	movs	r2, #0
 80091b4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	68ba      	ldr	r2, [r7, #8]
 80091ba:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	88fa      	ldrh	r2, [r7, #6]
 80091c0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	88fa      	ldrh	r2, [r7, #6]
 80091c6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	2200      	movs	r2, #0
 80091cc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2200      	movs	r2, #0
 80091d2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2200      	movs	r2, #0
 80091d8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	2200      	movs	r2, #0
 80091de:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	2200      	movs	r2, #0
 80091e4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	689b      	ldr	r3, [r3, #8]
 80091ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80091ee:	d10f      	bne.n	8009210 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	681a      	ldr	r2, [r3, #0]
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80091fe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	681a      	ldr	r2, [r3, #0]
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800920e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009214:	4a29      	ldr	r2, [pc, #164]	; (80092bc <HAL_SPI_Transmit_DMA+0x160>)
 8009216:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800921c:	4a28      	ldr	r2, [pc, #160]	; (80092c0 <HAL_SPI_Transmit_DMA+0x164>)
 800921e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009224:	4a27      	ldr	r2, [pc, #156]	; (80092c4 <HAL_SPI_Transmit_DMA+0x168>)
 8009226:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800922c:	2200      	movs	r2, #0
 800922e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009238:	4619      	mov	r1, r3
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	330c      	adds	r3, #12
 8009240:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009246:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8009248:	f7fe fa32 	bl	80076b0 <HAL_DMA_Start_IT>
 800924c:	4603      	mov	r3, r0
 800924e:	2b00      	cmp	r3, #0
 8009250:	d00c      	beq.n	800926c <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009256:	f043 0210 	orr.w	r2, r3, #16
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800925e:	2301      	movs	r3, #1
 8009260:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	2201      	movs	r2, #1
 8009266:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800926a:	e01e      	b.n	80092aa <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009276:	2b40      	cmp	r3, #64	; 0x40
 8009278:	d007      	beq.n	800928a <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	681a      	ldr	r2, [r3, #0]
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009288:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	685a      	ldr	r2, [r3, #4]
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f042 0220 	orr.w	r2, r2, #32
 8009298:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	685a      	ldr	r2, [r3, #4]
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f042 0202 	orr.w	r2, r2, #2
 80092a8:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	2200      	movs	r2, #0
 80092ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80092b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3718      	adds	r7, #24
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bd80      	pop	{r7, pc}
 80092bc:	0800956d 	.word	0x0800956d
 80092c0:	080094c5 	.word	0x080094c5
 80092c4:	08009589 	.word	0x08009589

080092c8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b088      	sub	sp, #32
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	685b      	ldr	r3, [r3, #4]
 80092d6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	689b      	ldr	r3, [r3, #8]
 80092de:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80092e0:	69bb      	ldr	r3, [r7, #24]
 80092e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d10e      	bne.n	8009308 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80092ea:	69bb      	ldr	r3, [r7, #24]
 80092ec:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d009      	beq.n	8009308 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80092f4:	69fb      	ldr	r3, [r7, #28]
 80092f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d004      	beq.n	8009308 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	4798      	blx	r3
    return;
 8009306:	e0ce      	b.n	80094a6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009308:	69bb      	ldr	r3, [r7, #24]
 800930a:	f003 0302 	and.w	r3, r3, #2
 800930e:	2b00      	cmp	r3, #0
 8009310:	d009      	beq.n	8009326 <HAL_SPI_IRQHandler+0x5e>
 8009312:	69fb      	ldr	r3, [r7, #28]
 8009314:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009318:	2b00      	cmp	r3, #0
 800931a:	d004      	beq.n	8009326 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	4798      	blx	r3
    return;
 8009324:	e0bf      	b.n	80094a6 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009326:	69bb      	ldr	r3, [r7, #24]
 8009328:	f003 0320 	and.w	r3, r3, #32
 800932c:	2b00      	cmp	r3, #0
 800932e:	d10a      	bne.n	8009346 <HAL_SPI_IRQHandler+0x7e>
 8009330:	69bb      	ldr	r3, [r7, #24]
 8009332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009336:	2b00      	cmp	r3, #0
 8009338:	d105      	bne.n	8009346 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800933a:	69bb      	ldr	r3, [r7, #24]
 800933c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009340:	2b00      	cmp	r3, #0
 8009342:	f000 80b0 	beq.w	80094a6 <HAL_SPI_IRQHandler+0x1de>
 8009346:	69fb      	ldr	r3, [r7, #28]
 8009348:	f003 0320 	and.w	r3, r3, #32
 800934c:	2b00      	cmp	r3, #0
 800934e:	f000 80aa 	beq.w	80094a6 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009352:	69bb      	ldr	r3, [r7, #24]
 8009354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009358:	2b00      	cmp	r3, #0
 800935a:	d023      	beq.n	80093a4 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009362:	b2db      	uxtb	r3, r3
 8009364:	2b03      	cmp	r3, #3
 8009366:	d011      	beq.n	800938c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800936c:	f043 0204 	orr.w	r2, r3, #4
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009374:	2300      	movs	r3, #0
 8009376:	617b      	str	r3, [r7, #20]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	68db      	ldr	r3, [r3, #12]
 800937e:	617b      	str	r3, [r7, #20]
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	689b      	ldr	r3, [r3, #8]
 8009386:	617b      	str	r3, [r7, #20]
 8009388:	697b      	ldr	r3, [r7, #20]
 800938a:	e00b      	b.n	80093a4 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800938c:	2300      	movs	r3, #0
 800938e:	613b      	str	r3, [r7, #16]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	68db      	ldr	r3, [r3, #12]
 8009396:	613b      	str	r3, [r7, #16]
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	613b      	str	r3, [r7, #16]
 80093a0:	693b      	ldr	r3, [r7, #16]
        return;
 80093a2:	e080      	b.n	80094a6 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80093a4:	69bb      	ldr	r3, [r7, #24]
 80093a6:	f003 0320 	and.w	r3, r3, #32
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d014      	beq.n	80093d8 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093b2:	f043 0201 	orr.w	r2, r3, #1
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80093ba:	2300      	movs	r3, #0
 80093bc:	60fb      	str	r3, [r7, #12]
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	689b      	ldr	r3, [r3, #8]
 80093c4:	60fb      	str	r3, [r7, #12]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	681a      	ldr	r2, [r3, #0]
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80093d4:	601a      	str	r2, [r3, #0]
 80093d6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80093d8:	69bb      	ldr	r3, [r7, #24]
 80093da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d00c      	beq.n	80093fc <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093e6:	f043 0208 	orr.w	r2, r3, #8
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80093ee:	2300      	movs	r3, #0
 80093f0:	60bb      	str	r3, [r7, #8]
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	689b      	ldr	r3, [r3, #8]
 80093f8:	60bb      	str	r3, [r7, #8]
 80093fa:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009400:	2b00      	cmp	r3, #0
 8009402:	d04f      	beq.n	80094a4 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	685a      	ldr	r2, [r3, #4]
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009412:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2201      	movs	r2, #1
 8009418:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800941c:	69fb      	ldr	r3, [r7, #28]
 800941e:	f003 0302 	and.w	r3, r3, #2
 8009422:	2b00      	cmp	r3, #0
 8009424:	d104      	bne.n	8009430 <HAL_SPI_IRQHandler+0x168>
 8009426:	69fb      	ldr	r3, [r7, #28]
 8009428:	f003 0301 	and.w	r3, r3, #1
 800942c:	2b00      	cmp	r3, #0
 800942e:	d034      	beq.n	800949a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	685a      	ldr	r2, [r3, #4]
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f022 0203 	bic.w	r2, r2, #3
 800943e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009444:	2b00      	cmp	r3, #0
 8009446:	d011      	beq.n	800946c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800944c:	4a17      	ldr	r2, [pc, #92]	; (80094ac <HAL_SPI_IRQHandler+0x1e4>)
 800944e:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009454:	4618      	mov	r0, r3
 8009456:	f7fe f9f3 	bl	8007840 <HAL_DMA_Abort_IT>
 800945a:	4603      	mov	r3, r0
 800945c:	2b00      	cmp	r3, #0
 800945e:	d005      	beq.n	800946c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009464:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009470:	2b00      	cmp	r3, #0
 8009472:	d016      	beq.n	80094a2 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009478:	4a0c      	ldr	r2, [pc, #48]	; (80094ac <HAL_SPI_IRQHandler+0x1e4>)
 800947a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009480:	4618      	mov	r0, r3
 8009482:	f7fe f9dd 	bl	8007840 <HAL_DMA_Abort_IT>
 8009486:	4603      	mov	r3, r0
 8009488:	2b00      	cmp	r3, #0
 800948a:	d00a      	beq.n	80094a2 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009490:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8009498:	e003      	b.n	80094a2 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f7fb fbfc 	bl	8004c98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80094a0:	e000      	b.n	80094a4 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 80094a2:	bf00      	nop
    return;
 80094a4:	bf00      	nop
  }
}
 80094a6:	3720      	adds	r7, #32
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}
 80094ac:	080095c9 	.word	0x080095c9

080094b0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80094b0:	b480      	push	{r7}
 80094b2:	b083      	sub	sp, #12
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80094b8:	bf00      	nop
 80094ba:	370c      	adds	r7, #12
 80094bc:	46bd      	mov	sp, r7
 80094be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c2:	4770      	bx	lr

080094c4 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b086      	sub	sp, #24
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094d0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80094d2:	f7fd faf9 	bl	8006ac8 <HAL_GetTick>
 80094d6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80094e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80094e6:	d03b      	beq.n	8009560 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80094e8:	697b      	ldr	r3, [r7, #20]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	685a      	ldr	r2, [r3, #4]
 80094ee:	697b      	ldr	r3, [r7, #20]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f022 0220 	bic.w	r2, r2, #32
 80094f6:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80094f8:	697b      	ldr	r3, [r7, #20]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	685a      	ldr	r2, [r3, #4]
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f022 0202 	bic.w	r2, r2, #2
 8009506:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009508:	693a      	ldr	r2, [r7, #16]
 800950a:	2164      	movs	r1, #100	; 0x64
 800950c:	6978      	ldr	r0, [r7, #20]
 800950e:	f000 f8f7 	bl	8009700 <SPI_EndRxTxTransaction>
 8009512:	4603      	mov	r3, r0
 8009514:	2b00      	cmp	r3, #0
 8009516:	d005      	beq.n	8009524 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800951c:	f043 0220 	orr.w	r2, r3, #32
 8009520:	697b      	ldr	r3, [r7, #20]
 8009522:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009524:	697b      	ldr	r3, [r7, #20]
 8009526:	689b      	ldr	r3, [r3, #8]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d10a      	bne.n	8009542 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800952c:	2300      	movs	r3, #0
 800952e:	60fb      	str	r3, [r7, #12]
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	68db      	ldr	r3, [r3, #12]
 8009536:	60fb      	str	r3, [r7, #12]
 8009538:	697b      	ldr	r3, [r7, #20]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	689b      	ldr	r3, [r3, #8]
 800953e:	60fb      	str	r3, [r7, #12]
 8009540:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8009542:	697b      	ldr	r3, [r7, #20]
 8009544:	2200      	movs	r2, #0
 8009546:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8009548:	697b      	ldr	r3, [r7, #20]
 800954a:	2201      	movs	r2, #1
 800954c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009554:	2b00      	cmp	r3, #0
 8009556:	d003      	beq.n	8009560 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8009558:	6978      	ldr	r0, [r7, #20]
 800955a:	f7fb fb9d 	bl	8004c98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800955e:	e002      	b.n	8009566 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8009560:	6978      	ldr	r0, [r7, #20]
 8009562:	f7fb fbaf 	bl	8004cc4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009566:	3718      	adds	r7, #24
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}

0800956c <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b084      	sub	sp, #16
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009578:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800957a:	68f8      	ldr	r0, [r7, #12]
 800957c:	f7ff ff98 	bl	80094b0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009580:	bf00      	nop
 8009582:	3710      	adds	r7, #16
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}

08009588 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b084      	sub	sp, #16
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009594:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	685a      	ldr	r2, [r3, #4]
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	f022 0203 	bic.w	r2, r2, #3
 80095a4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095aa:	f043 0210 	orr.w	r2, r3, #16
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	2201      	movs	r2, #1
 80095b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80095ba:	68f8      	ldr	r0, [r7, #12]
 80095bc:	f7fb fb6c 	bl	8004c98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80095c0:	bf00      	nop
 80095c2:	3710      	adds	r7, #16
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}

080095c8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b084      	sub	sp, #16
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095d4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	2200      	movs	r2, #0
 80095da:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	2200      	movs	r2, #0
 80095e0:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80095e2:	68f8      	ldr	r0, [r7, #12]
 80095e4:	f7fb fb58 	bl	8004c98 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80095e8:	bf00      	nop
 80095ea:	3710      	adds	r7, #16
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}

080095f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b088      	sub	sp, #32
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	60f8      	str	r0, [r7, #12]
 80095f8:	60b9      	str	r1, [r7, #8]
 80095fa:	603b      	str	r3, [r7, #0]
 80095fc:	4613      	mov	r3, r2
 80095fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009600:	f7fd fa62 	bl	8006ac8 <HAL_GetTick>
 8009604:	4602      	mov	r2, r0
 8009606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009608:	1a9b      	subs	r3, r3, r2
 800960a:	683a      	ldr	r2, [r7, #0]
 800960c:	4413      	add	r3, r2
 800960e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009610:	f7fd fa5a 	bl	8006ac8 <HAL_GetTick>
 8009614:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009616:	4b39      	ldr	r3, [pc, #228]	; (80096fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	015b      	lsls	r3, r3, #5
 800961c:	0d1b      	lsrs	r3, r3, #20
 800961e:	69fa      	ldr	r2, [r7, #28]
 8009620:	fb02 f303 	mul.w	r3, r2, r3
 8009624:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009626:	e054      	b.n	80096d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800962e:	d050      	beq.n	80096d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009630:	f7fd fa4a 	bl	8006ac8 <HAL_GetTick>
 8009634:	4602      	mov	r2, r0
 8009636:	69bb      	ldr	r3, [r7, #24]
 8009638:	1ad3      	subs	r3, r2, r3
 800963a:	69fa      	ldr	r2, [r7, #28]
 800963c:	429a      	cmp	r2, r3
 800963e:	d902      	bls.n	8009646 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009640:	69fb      	ldr	r3, [r7, #28]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d13d      	bne.n	80096c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	685a      	ldr	r2, [r3, #4]
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009654:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	685b      	ldr	r3, [r3, #4]
 800965a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800965e:	d111      	bne.n	8009684 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	689b      	ldr	r3, [r3, #8]
 8009664:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009668:	d004      	beq.n	8009674 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	689b      	ldr	r3, [r3, #8]
 800966e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009672:	d107      	bne.n	8009684 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	681a      	ldr	r2, [r3, #0]
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009682:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009688:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800968c:	d10f      	bne.n	80096ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	681a      	ldr	r2, [r3, #0]
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800969c:	601a      	str	r2, [r3, #0]
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	681a      	ldr	r2, [r3, #0]
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80096ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	2201      	movs	r2, #1
 80096b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	2200      	movs	r2, #0
 80096ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80096be:	2303      	movs	r3, #3
 80096c0:	e017      	b.n	80096f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d101      	bne.n	80096cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80096c8:	2300      	movs	r3, #0
 80096ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	3b01      	subs	r3, #1
 80096d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	689a      	ldr	r2, [r3, #8]
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	4013      	ands	r3, r2
 80096dc:	68ba      	ldr	r2, [r7, #8]
 80096de:	429a      	cmp	r2, r3
 80096e0:	bf0c      	ite	eq
 80096e2:	2301      	moveq	r3, #1
 80096e4:	2300      	movne	r3, #0
 80096e6:	b2db      	uxtb	r3, r3
 80096e8:	461a      	mov	r2, r3
 80096ea:	79fb      	ldrb	r3, [r7, #7]
 80096ec:	429a      	cmp	r2, r3
 80096ee:	d19b      	bne.n	8009628 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80096f0:	2300      	movs	r3, #0
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	3720      	adds	r7, #32
 80096f6:	46bd      	mov	sp, r7
 80096f8:	bd80      	pop	{r7, pc}
 80096fa:	bf00      	nop
 80096fc:	20000030 	.word	0x20000030

08009700 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b088      	sub	sp, #32
 8009704:	af02      	add	r7, sp, #8
 8009706:	60f8      	str	r0, [r7, #12]
 8009708:	60b9      	str	r1, [r7, #8]
 800970a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800970c:	4b1b      	ldr	r3, [pc, #108]	; (800977c <SPI_EndRxTxTransaction+0x7c>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	4a1b      	ldr	r2, [pc, #108]	; (8009780 <SPI_EndRxTxTransaction+0x80>)
 8009712:	fba2 2303 	umull	r2, r3, r2, r3
 8009716:	0d5b      	lsrs	r3, r3, #21
 8009718:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800971c:	fb02 f303 	mul.w	r3, r2, r3
 8009720:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	685b      	ldr	r3, [r3, #4]
 8009726:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800972a:	d112      	bne.n	8009752 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	9300      	str	r3, [sp, #0]
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	2200      	movs	r2, #0
 8009734:	2180      	movs	r1, #128	; 0x80
 8009736:	68f8      	ldr	r0, [r7, #12]
 8009738:	f7ff ff5a 	bl	80095f0 <SPI_WaitFlagStateUntilTimeout>
 800973c:	4603      	mov	r3, r0
 800973e:	2b00      	cmp	r3, #0
 8009740:	d016      	beq.n	8009770 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009746:	f043 0220 	orr.w	r2, r3, #32
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800974e:	2303      	movs	r3, #3
 8009750:	e00f      	b.n	8009772 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d00a      	beq.n	800976e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	3b01      	subs	r3, #1
 800975c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009768:	2b80      	cmp	r3, #128	; 0x80
 800976a:	d0f2      	beq.n	8009752 <SPI_EndRxTxTransaction+0x52>
 800976c:	e000      	b.n	8009770 <SPI_EndRxTxTransaction+0x70>
        break;
 800976e:	bf00      	nop
  }

  return HAL_OK;
 8009770:	2300      	movs	r3, #0
}
 8009772:	4618      	mov	r0, r3
 8009774:	3718      	adds	r7, #24
 8009776:	46bd      	mov	sp, r7
 8009778:	bd80      	pop	{r7, pc}
 800977a:	bf00      	nop
 800977c:	20000030 	.word	0x20000030
 8009780:	165e9f81 	.word	0x165e9f81

08009784 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b082      	sub	sp, #8
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d101      	bne.n	8009796 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009792:	2301      	movs	r3, #1
 8009794:	e041      	b.n	800981a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800979c:	b2db      	uxtb	r3, r3
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d106      	bne.n	80097b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2200      	movs	r2, #0
 80097a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80097aa:	6878      	ldr	r0, [r7, #4]
 80097ac:	f7fa fd0c 	bl	80041c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2202      	movs	r2, #2
 80097b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681a      	ldr	r2, [r3, #0]
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	3304      	adds	r3, #4
 80097c0:	4619      	mov	r1, r3
 80097c2:	4610      	mov	r0, r2
 80097c4:	f000 faa0 	bl	8009d08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2201      	movs	r2, #1
 80097cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2201      	movs	r2, #1
 80097d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2201      	movs	r2, #1
 80097dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	2201      	movs	r2, #1
 80097e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2201      	movs	r2, #1
 80097ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2201      	movs	r2, #1
 80097f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2201      	movs	r2, #1
 80097fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2201      	movs	r2, #1
 8009804:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2201      	movs	r2, #1
 800980c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2201      	movs	r2, #1
 8009814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009818:	2300      	movs	r3, #0
}
 800981a:	4618      	mov	r0, r3
 800981c:	3708      	adds	r7, #8
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}
	...

08009824 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009824:	b480      	push	{r7}
 8009826:	b085      	sub	sp, #20
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009832:	b2db      	uxtb	r3, r3
 8009834:	2b01      	cmp	r3, #1
 8009836:	d001      	beq.n	800983c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009838:	2301      	movs	r3, #1
 800983a:	e04e      	b.n	80098da <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2202      	movs	r2, #2
 8009840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	68da      	ldr	r2, [r3, #12]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f042 0201 	orr.w	r2, r2, #1
 8009852:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	4a23      	ldr	r2, [pc, #140]	; (80098e8 <HAL_TIM_Base_Start_IT+0xc4>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d022      	beq.n	80098a4 <HAL_TIM_Base_Start_IT+0x80>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009866:	d01d      	beq.n	80098a4 <HAL_TIM_Base_Start_IT+0x80>
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	4a1f      	ldr	r2, [pc, #124]	; (80098ec <HAL_TIM_Base_Start_IT+0xc8>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d018      	beq.n	80098a4 <HAL_TIM_Base_Start_IT+0x80>
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	4a1e      	ldr	r2, [pc, #120]	; (80098f0 <HAL_TIM_Base_Start_IT+0xcc>)
 8009878:	4293      	cmp	r3, r2
 800987a:	d013      	beq.n	80098a4 <HAL_TIM_Base_Start_IT+0x80>
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	4a1c      	ldr	r2, [pc, #112]	; (80098f4 <HAL_TIM_Base_Start_IT+0xd0>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d00e      	beq.n	80098a4 <HAL_TIM_Base_Start_IT+0x80>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	4a1b      	ldr	r2, [pc, #108]	; (80098f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800988c:	4293      	cmp	r3, r2
 800988e:	d009      	beq.n	80098a4 <HAL_TIM_Base_Start_IT+0x80>
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	4a19      	ldr	r2, [pc, #100]	; (80098fc <HAL_TIM_Base_Start_IT+0xd8>)
 8009896:	4293      	cmp	r3, r2
 8009898:	d004      	beq.n	80098a4 <HAL_TIM_Base_Start_IT+0x80>
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	4a18      	ldr	r2, [pc, #96]	; (8009900 <HAL_TIM_Base_Start_IT+0xdc>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d111      	bne.n	80098c8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	689b      	ldr	r3, [r3, #8]
 80098aa:	f003 0307 	and.w	r3, r3, #7
 80098ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	2b06      	cmp	r3, #6
 80098b4:	d010      	beq.n	80098d8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	681a      	ldr	r2, [r3, #0]
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	f042 0201 	orr.w	r2, r2, #1
 80098c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80098c6:	e007      	b.n	80098d8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	681a      	ldr	r2, [r3, #0]
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f042 0201 	orr.w	r2, r2, #1
 80098d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80098d8:	2300      	movs	r3, #0
}
 80098da:	4618      	mov	r0, r3
 80098dc:	3714      	adds	r7, #20
 80098de:	46bd      	mov	sp, r7
 80098e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e4:	4770      	bx	lr
 80098e6:	bf00      	nop
 80098e8:	40010000 	.word	0x40010000
 80098ec:	40000400 	.word	0x40000400
 80098f0:	40000800 	.word	0x40000800
 80098f4:	40000c00 	.word	0x40000c00
 80098f8:	40010400 	.word	0x40010400
 80098fc:	40014000 	.word	0x40014000
 8009900:	40001800 	.word	0x40001800

08009904 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b082      	sub	sp, #8
 8009908:	af00      	add	r7, sp, #0
 800990a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	691b      	ldr	r3, [r3, #16]
 8009912:	f003 0302 	and.w	r3, r3, #2
 8009916:	2b02      	cmp	r3, #2
 8009918:	d122      	bne.n	8009960 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	68db      	ldr	r3, [r3, #12]
 8009920:	f003 0302 	and.w	r3, r3, #2
 8009924:	2b02      	cmp	r3, #2
 8009926:	d11b      	bne.n	8009960 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f06f 0202 	mvn.w	r2, #2
 8009930:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2201      	movs	r2, #1
 8009936:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	699b      	ldr	r3, [r3, #24]
 800993e:	f003 0303 	and.w	r3, r3, #3
 8009942:	2b00      	cmp	r3, #0
 8009944:	d003      	beq.n	800994e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f000 f9bf 	bl	8009cca <HAL_TIM_IC_CaptureCallback>
 800994c:	e005      	b.n	800995a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 f9b1 	bl	8009cb6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f000 f9c2 	bl	8009cde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2200      	movs	r2, #0
 800995e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	691b      	ldr	r3, [r3, #16]
 8009966:	f003 0304 	and.w	r3, r3, #4
 800996a:	2b04      	cmp	r3, #4
 800996c:	d122      	bne.n	80099b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	68db      	ldr	r3, [r3, #12]
 8009974:	f003 0304 	and.w	r3, r3, #4
 8009978:	2b04      	cmp	r3, #4
 800997a:	d11b      	bne.n	80099b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	f06f 0204 	mvn.w	r2, #4
 8009984:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2202      	movs	r2, #2
 800998a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	699b      	ldr	r3, [r3, #24]
 8009992:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009996:	2b00      	cmp	r3, #0
 8009998:	d003      	beq.n	80099a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800999a:	6878      	ldr	r0, [r7, #4]
 800999c:	f000 f995 	bl	8009cca <HAL_TIM_IC_CaptureCallback>
 80099a0:	e005      	b.n	80099ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f000 f987 	bl	8009cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f000 f998 	bl	8009cde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2200      	movs	r2, #0
 80099b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	691b      	ldr	r3, [r3, #16]
 80099ba:	f003 0308 	and.w	r3, r3, #8
 80099be:	2b08      	cmp	r3, #8
 80099c0:	d122      	bne.n	8009a08 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	68db      	ldr	r3, [r3, #12]
 80099c8:	f003 0308 	and.w	r3, r3, #8
 80099cc:	2b08      	cmp	r3, #8
 80099ce:	d11b      	bne.n	8009a08 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	f06f 0208 	mvn.w	r2, #8
 80099d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2204      	movs	r2, #4
 80099de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	69db      	ldr	r3, [r3, #28]
 80099e6:	f003 0303 	and.w	r3, r3, #3
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d003      	beq.n	80099f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80099ee:	6878      	ldr	r0, [r7, #4]
 80099f0:	f000 f96b 	bl	8009cca <HAL_TIM_IC_CaptureCallback>
 80099f4:	e005      	b.n	8009a02 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f000 f95d 	bl	8009cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f000 f96e 	bl	8009cde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2200      	movs	r2, #0
 8009a06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	691b      	ldr	r3, [r3, #16]
 8009a0e:	f003 0310 	and.w	r3, r3, #16
 8009a12:	2b10      	cmp	r3, #16
 8009a14:	d122      	bne.n	8009a5c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	68db      	ldr	r3, [r3, #12]
 8009a1c:	f003 0310 	and.w	r3, r3, #16
 8009a20:	2b10      	cmp	r3, #16
 8009a22:	d11b      	bne.n	8009a5c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	f06f 0210 	mvn.w	r2, #16
 8009a2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2208      	movs	r2, #8
 8009a32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	69db      	ldr	r3, [r3, #28]
 8009a3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d003      	beq.n	8009a4a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 f941 	bl	8009cca <HAL_TIM_IC_CaptureCallback>
 8009a48:	e005      	b.n	8009a56 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f000 f933 	bl	8009cb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f000 f944 	bl	8009cde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	691b      	ldr	r3, [r3, #16]
 8009a62:	f003 0301 	and.w	r3, r3, #1
 8009a66:	2b01      	cmp	r3, #1
 8009a68:	d10e      	bne.n	8009a88 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	68db      	ldr	r3, [r3, #12]
 8009a70:	f003 0301 	and.w	r3, r3, #1
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d107      	bne.n	8009a88 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	f06f 0201 	mvn.w	r2, #1
 8009a80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009a82:	6878      	ldr	r0, [r7, #4]
 8009a84:	f000 f90d 	bl	8009ca2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	691b      	ldr	r3, [r3, #16]
 8009a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a92:	2b80      	cmp	r3, #128	; 0x80
 8009a94:	d10e      	bne.n	8009ab4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	68db      	ldr	r3, [r3, #12]
 8009a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009aa0:	2b80      	cmp	r3, #128	; 0x80
 8009aa2:	d107      	bne.n	8009ab4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009aac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f000 faea 	bl	800a088 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	691b      	ldr	r3, [r3, #16]
 8009aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009abe:	2b40      	cmp	r3, #64	; 0x40
 8009ac0:	d10e      	bne.n	8009ae0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	68db      	ldr	r3, [r3, #12]
 8009ac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009acc:	2b40      	cmp	r3, #64	; 0x40
 8009ace:	d107      	bne.n	8009ae0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009ad8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f000 f909 	bl	8009cf2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	691b      	ldr	r3, [r3, #16]
 8009ae6:	f003 0320 	and.w	r3, r3, #32
 8009aea:	2b20      	cmp	r3, #32
 8009aec:	d10e      	bne.n	8009b0c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	68db      	ldr	r3, [r3, #12]
 8009af4:	f003 0320 	and.w	r3, r3, #32
 8009af8:	2b20      	cmp	r3, #32
 8009afa:	d107      	bne.n	8009b0c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f06f 0220 	mvn.w	r2, #32
 8009b04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 fab4 	bl	800a074 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009b0c:	bf00      	nop
 8009b0e:	3708      	adds	r7, #8
 8009b10:	46bd      	mov	sp, r7
 8009b12:	bd80      	pop	{r7, pc}

08009b14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b084      	sub	sp, #16
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
 8009b1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009b1e:	2300      	movs	r3, #0
 8009b20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b28:	2b01      	cmp	r3, #1
 8009b2a:	d101      	bne.n	8009b30 <HAL_TIM_ConfigClockSource+0x1c>
 8009b2c:	2302      	movs	r3, #2
 8009b2e:	e0b4      	b.n	8009c9a <HAL_TIM_ConfigClockSource+0x186>
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2201      	movs	r2, #1
 8009b34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2202      	movs	r2, #2
 8009b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	689b      	ldr	r3, [r3, #8]
 8009b46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009b4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009b56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	68ba      	ldr	r2, [r7, #8]
 8009b5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b68:	d03e      	beq.n	8009be8 <HAL_TIM_ConfigClockSource+0xd4>
 8009b6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b6e:	f200 8087 	bhi.w	8009c80 <HAL_TIM_ConfigClockSource+0x16c>
 8009b72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b76:	f000 8086 	beq.w	8009c86 <HAL_TIM_ConfigClockSource+0x172>
 8009b7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009b7e:	d87f      	bhi.n	8009c80 <HAL_TIM_ConfigClockSource+0x16c>
 8009b80:	2b70      	cmp	r3, #112	; 0x70
 8009b82:	d01a      	beq.n	8009bba <HAL_TIM_ConfigClockSource+0xa6>
 8009b84:	2b70      	cmp	r3, #112	; 0x70
 8009b86:	d87b      	bhi.n	8009c80 <HAL_TIM_ConfigClockSource+0x16c>
 8009b88:	2b60      	cmp	r3, #96	; 0x60
 8009b8a:	d050      	beq.n	8009c2e <HAL_TIM_ConfigClockSource+0x11a>
 8009b8c:	2b60      	cmp	r3, #96	; 0x60
 8009b8e:	d877      	bhi.n	8009c80 <HAL_TIM_ConfigClockSource+0x16c>
 8009b90:	2b50      	cmp	r3, #80	; 0x50
 8009b92:	d03c      	beq.n	8009c0e <HAL_TIM_ConfigClockSource+0xfa>
 8009b94:	2b50      	cmp	r3, #80	; 0x50
 8009b96:	d873      	bhi.n	8009c80 <HAL_TIM_ConfigClockSource+0x16c>
 8009b98:	2b40      	cmp	r3, #64	; 0x40
 8009b9a:	d058      	beq.n	8009c4e <HAL_TIM_ConfigClockSource+0x13a>
 8009b9c:	2b40      	cmp	r3, #64	; 0x40
 8009b9e:	d86f      	bhi.n	8009c80 <HAL_TIM_ConfigClockSource+0x16c>
 8009ba0:	2b30      	cmp	r3, #48	; 0x30
 8009ba2:	d064      	beq.n	8009c6e <HAL_TIM_ConfigClockSource+0x15a>
 8009ba4:	2b30      	cmp	r3, #48	; 0x30
 8009ba6:	d86b      	bhi.n	8009c80 <HAL_TIM_ConfigClockSource+0x16c>
 8009ba8:	2b20      	cmp	r3, #32
 8009baa:	d060      	beq.n	8009c6e <HAL_TIM_ConfigClockSource+0x15a>
 8009bac:	2b20      	cmp	r3, #32
 8009bae:	d867      	bhi.n	8009c80 <HAL_TIM_ConfigClockSource+0x16c>
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d05c      	beq.n	8009c6e <HAL_TIM_ConfigClockSource+0x15a>
 8009bb4:	2b10      	cmp	r3, #16
 8009bb6:	d05a      	beq.n	8009c6e <HAL_TIM_ConfigClockSource+0x15a>
 8009bb8:	e062      	b.n	8009c80 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6818      	ldr	r0, [r3, #0]
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	6899      	ldr	r1, [r3, #8]
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	685a      	ldr	r2, [r3, #4]
 8009bc6:	683b      	ldr	r3, [r7, #0]
 8009bc8:	68db      	ldr	r3, [r3, #12]
 8009bca:	f000 f9b7 	bl	8009f3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	689b      	ldr	r3, [r3, #8]
 8009bd4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009bdc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	68ba      	ldr	r2, [r7, #8]
 8009be4:	609a      	str	r2, [r3, #8]
      break;
 8009be6:	e04f      	b.n	8009c88 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6818      	ldr	r0, [r3, #0]
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	6899      	ldr	r1, [r3, #8]
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	685a      	ldr	r2, [r3, #4]
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	f000 f9a0 	bl	8009f3c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	689a      	ldr	r2, [r3, #8]
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009c0a:	609a      	str	r2, [r3, #8]
      break;
 8009c0c:	e03c      	b.n	8009c88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6818      	ldr	r0, [r3, #0]
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	6859      	ldr	r1, [r3, #4]
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	68db      	ldr	r3, [r3, #12]
 8009c1a:	461a      	mov	r2, r3
 8009c1c:	f000 f914 	bl	8009e48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	2150      	movs	r1, #80	; 0x50
 8009c26:	4618      	mov	r0, r3
 8009c28:	f000 f96d 	bl	8009f06 <TIM_ITRx_SetConfig>
      break;
 8009c2c:	e02c      	b.n	8009c88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6818      	ldr	r0, [r3, #0]
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	6859      	ldr	r1, [r3, #4]
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	68db      	ldr	r3, [r3, #12]
 8009c3a:	461a      	mov	r2, r3
 8009c3c:	f000 f933 	bl	8009ea6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	2160      	movs	r1, #96	; 0x60
 8009c46:	4618      	mov	r0, r3
 8009c48:	f000 f95d 	bl	8009f06 <TIM_ITRx_SetConfig>
      break;
 8009c4c:	e01c      	b.n	8009c88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	6818      	ldr	r0, [r3, #0]
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	6859      	ldr	r1, [r3, #4]
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	68db      	ldr	r3, [r3, #12]
 8009c5a:	461a      	mov	r2, r3
 8009c5c:	f000 f8f4 	bl	8009e48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	2140      	movs	r1, #64	; 0x40
 8009c66:	4618      	mov	r0, r3
 8009c68:	f000 f94d 	bl	8009f06 <TIM_ITRx_SetConfig>
      break;
 8009c6c:	e00c      	b.n	8009c88 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681a      	ldr	r2, [r3, #0]
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	4619      	mov	r1, r3
 8009c78:	4610      	mov	r0, r2
 8009c7a:	f000 f944 	bl	8009f06 <TIM_ITRx_SetConfig>
      break;
 8009c7e:	e003      	b.n	8009c88 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009c80:	2301      	movs	r3, #1
 8009c82:	73fb      	strb	r3, [r7, #15]
      break;
 8009c84:	e000      	b.n	8009c88 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009c86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2201      	movs	r2, #1
 8009c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2200      	movs	r2, #0
 8009c94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3710      	adds	r7, #16
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}

08009ca2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009ca2:	b480      	push	{r7}
 8009ca4:	b083      	sub	sp, #12
 8009ca6:	af00      	add	r7, sp, #0
 8009ca8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009caa:	bf00      	nop
 8009cac:	370c      	adds	r7, #12
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb4:	4770      	bx	lr

08009cb6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009cb6:	b480      	push	{r7}
 8009cb8:	b083      	sub	sp, #12
 8009cba:	af00      	add	r7, sp, #0
 8009cbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009cbe:	bf00      	nop
 8009cc0:	370c      	adds	r7, #12
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc8:	4770      	bx	lr

08009cca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009cca:	b480      	push	{r7}
 8009ccc:	b083      	sub	sp, #12
 8009cce:	af00      	add	r7, sp, #0
 8009cd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009cd2:	bf00      	nop
 8009cd4:	370c      	adds	r7, #12
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cdc:	4770      	bx	lr

08009cde <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009cde:	b480      	push	{r7}
 8009ce0:	b083      	sub	sp, #12
 8009ce2:	af00      	add	r7, sp, #0
 8009ce4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009ce6:	bf00      	nop
 8009ce8:	370c      	adds	r7, #12
 8009cea:	46bd      	mov	sp, r7
 8009cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf0:	4770      	bx	lr

08009cf2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009cf2:	b480      	push	{r7}
 8009cf4:	b083      	sub	sp, #12
 8009cf6:	af00      	add	r7, sp, #0
 8009cf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009cfa:	bf00      	nop
 8009cfc:	370c      	adds	r7, #12
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d04:	4770      	bx	lr
	...

08009d08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b085      	sub	sp, #20
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
 8009d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	4a40      	ldr	r2, [pc, #256]	; (8009e1c <TIM_Base_SetConfig+0x114>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d013      	beq.n	8009d48 <TIM_Base_SetConfig+0x40>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d26:	d00f      	beq.n	8009d48 <TIM_Base_SetConfig+0x40>
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	4a3d      	ldr	r2, [pc, #244]	; (8009e20 <TIM_Base_SetConfig+0x118>)
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	d00b      	beq.n	8009d48 <TIM_Base_SetConfig+0x40>
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	4a3c      	ldr	r2, [pc, #240]	; (8009e24 <TIM_Base_SetConfig+0x11c>)
 8009d34:	4293      	cmp	r3, r2
 8009d36:	d007      	beq.n	8009d48 <TIM_Base_SetConfig+0x40>
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	4a3b      	ldr	r2, [pc, #236]	; (8009e28 <TIM_Base_SetConfig+0x120>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d003      	beq.n	8009d48 <TIM_Base_SetConfig+0x40>
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	4a3a      	ldr	r2, [pc, #232]	; (8009e2c <TIM_Base_SetConfig+0x124>)
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d108      	bne.n	8009d5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009d50:	683b      	ldr	r3, [r7, #0]
 8009d52:	685b      	ldr	r3, [r3, #4]
 8009d54:	68fa      	ldr	r2, [r7, #12]
 8009d56:	4313      	orrs	r3, r2
 8009d58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	4a2f      	ldr	r2, [pc, #188]	; (8009e1c <TIM_Base_SetConfig+0x114>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d02b      	beq.n	8009dba <TIM_Base_SetConfig+0xb2>
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d68:	d027      	beq.n	8009dba <TIM_Base_SetConfig+0xb2>
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	4a2c      	ldr	r2, [pc, #176]	; (8009e20 <TIM_Base_SetConfig+0x118>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d023      	beq.n	8009dba <TIM_Base_SetConfig+0xb2>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	4a2b      	ldr	r2, [pc, #172]	; (8009e24 <TIM_Base_SetConfig+0x11c>)
 8009d76:	4293      	cmp	r3, r2
 8009d78:	d01f      	beq.n	8009dba <TIM_Base_SetConfig+0xb2>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	4a2a      	ldr	r2, [pc, #168]	; (8009e28 <TIM_Base_SetConfig+0x120>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d01b      	beq.n	8009dba <TIM_Base_SetConfig+0xb2>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	4a29      	ldr	r2, [pc, #164]	; (8009e2c <TIM_Base_SetConfig+0x124>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d017      	beq.n	8009dba <TIM_Base_SetConfig+0xb2>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	4a28      	ldr	r2, [pc, #160]	; (8009e30 <TIM_Base_SetConfig+0x128>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d013      	beq.n	8009dba <TIM_Base_SetConfig+0xb2>
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	4a27      	ldr	r2, [pc, #156]	; (8009e34 <TIM_Base_SetConfig+0x12c>)
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d00f      	beq.n	8009dba <TIM_Base_SetConfig+0xb2>
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	4a26      	ldr	r2, [pc, #152]	; (8009e38 <TIM_Base_SetConfig+0x130>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d00b      	beq.n	8009dba <TIM_Base_SetConfig+0xb2>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	4a25      	ldr	r2, [pc, #148]	; (8009e3c <TIM_Base_SetConfig+0x134>)
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d007      	beq.n	8009dba <TIM_Base_SetConfig+0xb2>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	4a24      	ldr	r2, [pc, #144]	; (8009e40 <TIM_Base_SetConfig+0x138>)
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d003      	beq.n	8009dba <TIM_Base_SetConfig+0xb2>
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	4a23      	ldr	r2, [pc, #140]	; (8009e44 <TIM_Base_SetConfig+0x13c>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d108      	bne.n	8009dcc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009dc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	68db      	ldr	r3, [r3, #12]
 8009dc6:	68fa      	ldr	r2, [r7, #12]
 8009dc8:	4313      	orrs	r3, r2
 8009dca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	695b      	ldr	r3, [r3, #20]
 8009dd6:	4313      	orrs	r3, r2
 8009dd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	68fa      	ldr	r2, [r7, #12]
 8009dde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	689a      	ldr	r2, [r3, #8]
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	4a0a      	ldr	r2, [pc, #40]	; (8009e1c <TIM_Base_SetConfig+0x114>)
 8009df4:	4293      	cmp	r3, r2
 8009df6:	d003      	beq.n	8009e00 <TIM_Base_SetConfig+0xf8>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	4a0c      	ldr	r2, [pc, #48]	; (8009e2c <TIM_Base_SetConfig+0x124>)
 8009dfc:	4293      	cmp	r3, r2
 8009dfe:	d103      	bne.n	8009e08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	691a      	ldr	r2, [r3, #16]
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2201      	movs	r2, #1
 8009e0c:	615a      	str	r2, [r3, #20]
}
 8009e0e:	bf00      	nop
 8009e10:	3714      	adds	r7, #20
 8009e12:	46bd      	mov	sp, r7
 8009e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e18:	4770      	bx	lr
 8009e1a:	bf00      	nop
 8009e1c:	40010000 	.word	0x40010000
 8009e20:	40000400 	.word	0x40000400
 8009e24:	40000800 	.word	0x40000800
 8009e28:	40000c00 	.word	0x40000c00
 8009e2c:	40010400 	.word	0x40010400
 8009e30:	40014000 	.word	0x40014000
 8009e34:	40014400 	.word	0x40014400
 8009e38:	40014800 	.word	0x40014800
 8009e3c:	40001800 	.word	0x40001800
 8009e40:	40001c00 	.word	0x40001c00
 8009e44:	40002000 	.word	0x40002000

08009e48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009e48:	b480      	push	{r7}
 8009e4a:	b087      	sub	sp, #28
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	60f8      	str	r0, [r7, #12]
 8009e50:	60b9      	str	r1, [r7, #8]
 8009e52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	6a1b      	ldr	r3, [r3, #32]
 8009e58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	6a1b      	ldr	r3, [r3, #32]
 8009e5e:	f023 0201 	bic.w	r2, r3, #1
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	699b      	ldr	r3, [r3, #24]
 8009e6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009e6c:	693b      	ldr	r3, [r7, #16]
 8009e6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009e72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	011b      	lsls	r3, r3, #4
 8009e78:	693a      	ldr	r2, [r7, #16]
 8009e7a:	4313      	orrs	r3, r2
 8009e7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009e7e:	697b      	ldr	r3, [r7, #20]
 8009e80:	f023 030a 	bic.w	r3, r3, #10
 8009e84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009e86:	697a      	ldr	r2, [r7, #20]
 8009e88:	68bb      	ldr	r3, [r7, #8]
 8009e8a:	4313      	orrs	r3, r2
 8009e8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	693a      	ldr	r2, [r7, #16]
 8009e92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	697a      	ldr	r2, [r7, #20]
 8009e98:	621a      	str	r2, [r3, #32]
}
 8009e9a:	bf00      	nop
 8009e9c:	371c      	adds	r7, #28
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea4:	4770      	bx	lr

08009ea6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ea6:	b480      	push	{r7}
 8009ea8:	b087      	sub	sp, #28
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	60f8      	str	r0, [r7, #12]
 8009eae:	60b9      	str	r1, [r7, #8]
 8009eb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	6a1b      	ldr	r3, [r3, #32]
 8009eb6:	f023 0210 	bic.w	r2, r3, #16
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	699b      	ldr	r3, [r3, #24]
 8009ec2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	6a1b      	ldr	r3, [r3, #32]
 8009ec8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009ed0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	031b      	lsls	r3, r3, #12
 8009ed6:	697a      	ldr	r2, [r7, #20]
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009ee2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	011b      	lsls	r3, r3, #4
 8009ee8:	693a      	ldr	r2, [r7, #16]
 8009eea:	4313      	orrs	r3, r2
 8009eec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	697a      	ldr	r2, [r7, #20]
 8009ef2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	693a      	ldr	r2, [r7, #16]
 8009ef8:	621a      	str	r2, [r3, #32]
}
 8009efa:	bf00      	nop
 8009efc:	371c      	adds	r7, #28
 8009efe:	46bd      	mov	sp, r7
 8009f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f04:	4770      	bx	lr

08009f06 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009f06:	b480      	push	{r7}
 8009f08:	b085      	sub	sp, #20
 8009f0a:	af00      	add	r7, sp, #0
 8009f0c:	6078      	str	r0, [r7, #4]
 8009f0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	689b      	ldr	r3, [r3, #8]
 8009f14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f1c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009f1e:	683a      	ldr	r2, [r7, #0]
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	4313      	orrs	r3, r2
 8009f24:	f043 0307 	orr.w	r3, r3, #7
 8009f28:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	68fa      	ldr	r2, [r7, #12]
 8009f2e:	609a      	str	r2, [r3, #8]
}
 8009f30:	bf00      	nop
 8009f32:	3714      	adds	r7, #20
 8009f34:	46bd      	mov	sp, r7
 8009f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3a:	4770      	bx	lr

08009f3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	b087      	sub	sp, #28
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	60f8      	str	r0, [r7, #12]
 8009f44:	60b9      	str	r1, [r7, #8]
 8009f46:	607a      	str	r2, [r7, #4]
 8009f48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	689b      	ldr	r3, [r3, #8]
 8009f4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009f50:	697b      	ldr	r3, [r7, #20]
 8009f52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009f56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	021a      	lsls	r2, r3, #8
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	431a      	orrs	r2, r3
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	4313      	orrs	r3, r2
 8009f64:	697a      	ldr	r2, [r7, #20]
 8009f66:	4313      	orrs	r3, r2
 8009f68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	697a      	ldr	r2, [r7, #20]
 8009f6e:	609a      	str	r2, [r3, #8]
}
 8009f70:	bf00      	nop
 8009f72:	371c      	adds	r7, #28
 8009f74:	46bd      	mov	sp, r7
 8009f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7a:	4770      	bx	lr

08009f7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b085      	sub	sp, #20
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
 8009f84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009f8c:	2b01      	cmp	r3, #1
 8009f8e:	d101      	bne.n	8009f94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009f90:	2302      	movs	r3, #2
 8009f92:	e05a      	b.n	800a04a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	2201      	movs	r2, #1
 8009f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	2202      	movs	r2, #2
 8009fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	685b      	ldr	r3, [r3, #4]
 8009faa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	689b      	ldr	r3, [r3, #8]
 8009fb2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	68fa      	ldr	r2, [r7, #12]
 8009fc2:	4313      	orrs	r3, r2
 8009fc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	68fa      	ldr	r2, [r7, #12]
 8009fcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	4a21      	ldr	r2, [pc, #132]	; (800a058 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	d022      	beq.n	800a01e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009fe0:	d01d      	beq.n	800a01e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4a1d      	ldr	r2, [pc, #116]	; (800a05c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009fe8:	4293      	cmp	r3, r2
 8009fea:	d018      	beq.n	800a01e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a1b      	ldr	r2, [pc, #108]	; (800a060 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d013      	beq.n	800a01e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	4a1a      	ldr	r2, [pc, #104]	; (800a064 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	d00e      	beq.n	800a01e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	4a18      	ldr	r2, [pc, #96]	; (800a068 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d009      	beq.n	800a01e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	4a17      	ldr	r2, [pc, #92]	; (800a06c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a010:	4293      	cmp	r3, r2
 800a012:	d004      	beq.n	800a01e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	4a15      	ldr	r2, [pc, #84]	; (800a070 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a01a:	4293      	cmp	r3, r2
 800a01c:	d10c      	bne.n	800a038 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a01e:	68bb      	ldr	r3, [r7, #8]
 800a020:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a024:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	68ba      	ldr	r2, [r7, #8]
 800a02c:	4313      	orrs	r3, r2
 800a02e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	68ba      	ldr	r2, [r7, #8]
 800a036:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	2201      	movs	r2, #1
 800a03c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2200      	movs	r2, #0
 800a044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a048:	2300      	movs	r3, #0
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3714      	adds	r7, #20
 800a04e:	46bd      	mov	sp, r7
 800a050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a054:	4770      	bx	lr
 800a056:	bf00      	nop
 800a058:	40010000 	.word	0x40010000
 800a05c:	40000400 	.word	0x40000400
 800a060:	40000800 	.word	0x40000800
 800a064:	40000c00 	.word	0x40000c00
 800a068:	40010400 	.word	0x40010400
 800a06c:	40014000 	.word	0x40014000
 800a070:	40001800 	.word	0x40001800

0800a074 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a074:	b480      	push	{r7}
 800a076:	b083      	sub	sp, #12
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a07c:	bf00      	nop
 800a07e:	370c      	adds	r7, #12
 800a080:	46bd      	mov	sp, r7
 800a082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a086:	4770      	bx	lr

0800a088 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a088:	b480      	push	{r7}
 800a08a:	b083      	sub	sp, #12
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a090:	bf00      	nop
 800a092:	370c      	adds	r7, #12
 800a094:	46bd      	mov	sp, r7
 800a096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09a:	4770      	bx	lr

0800a09c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b082      	sub	sp, #8
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d101      	bne.n	800a0ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	e03f      	b.n	800a12e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a0b4:	b2db      	uxtb	r3, r3
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d106      	bne.n	800a0c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	f7fa f8a6 	bl	8004214 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2224      	movs	r2, #36	; 0x24
 800a0cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	68da      	ldr	r2, [r3, #12]
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a0de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	f000 fddf 	bl	800aca4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	691a      	ldr	r2, [r3, #16]
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a0f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	695a      	ldr	r2, [r3, #20]
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a104:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	68da      	ldr	r2, [r3, #12]
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a114:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2200      	movs	r2, #0
 800a11a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2220      	movs	r2, #32
 800a120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2220      	movs	r2, #32
 800a128:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a12c:	2300      	movs	r3, #0
}
 800a12e:	4618      	mov	r0, r3
 800a130:	3708      	adds	r7, #8
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}

0800a136 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a136:	b580      	push	{r7, lr}
 800a138:	b08a      	sub	sp, #40	; 0x28
 800a13a:	af02      	add	r7, sp, #8
 800a13c:	60f8      	str	r0, [r7, #12]
 800a13e:	60b9      	str	r1, [r7, #8]
 800a140:	603b      	str	r3, [r7, #0]
 800a142:	4613      	mov	r3, r2
 800a144:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800a146:	2300      	movs	r3, #0
 800a148:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a150:	b2db      	uxtb	r3, r3
 800a152:	2b20      	cmp	r3, #32
 800a154:	d17c      	bne.n	800a250 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d002      	beq.n	800a162 <HAL_UART_Transmit+0x2c>
 800a15c:	88fb      	ldrh	r3, [r7, #6]
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d101      	bne.n	800a166 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800a162:	2301      	movs	r3, #1
 800a164:	e075      	b.n	800a252 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a16c:	2b01      	cmp	r3, #1
 800a16e:	d101      	bne.n	800a174 <HAL_UART_Transmit+0x3e>
 800a170:	2302      	movs	r3, #2
 800a172:	e06e      	b.n	800a252 <HAL_UART_Transmit+0x11c>
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	2201      	movs	r2, #1
 800a178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	2200      	movs	r2, #0
 800a180:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	2221      	movs	r2, #33	; 0x21
 800a186:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a18a:	f7fc fc9d 	bl	8006ac8 <HAL_GetTick>
 800a18e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	88fa      	ldrh	r2, [r7, #6]
 800a194:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	88fa      	ldrh	r2, [r7, #6]
 800a19a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	689b      	ldr	r3, [r3, #8]
 800a1a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1a4:	d108      	bne.n	800a1b8 <HAL_UART_Transmit+0x82>
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	691b      	ldr	r3, [r3, #16]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d104      	bne.n	800a1b8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a1b2:	68bb      	ldr	r3, [r7, #8]
 800a1b4:	61bb      	str	r3, [r7, #24]
 800a1b6:	e003      	b.n	800a1c0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a1bc:	2300      	movs	r3, #0
 800a1be:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800a1c8:	e02a      	b.n	800a220 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	9300      	str	r3, [sp, #0]
 800a1ce:	697b      	ldr	r3, [r7, #20]
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	2180      	movs	r1, #128	; 0x80
 800a1d4:	68f8      	ldr	r0, [r7, #12]
 800a1d6:	f000 fb1f 	bl	800a818 <UART_WaitOnFlagUntilTimeout>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d001      	beq.n	800a1e4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800a1e0:	2303      	movs	r3, #3
 800a1e2:	e036      	b.n	800a252 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800a1e4:	69fb      	ldr	r3, [r7, #28]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d10b      	bne.n	800a202 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a1ea:	69bb      	ldr	r3, [r7, #24]
 800a1ec:	881b      	ldrh	r3, [r3, #0]
 800a1ee:	461a      	mov	r2, r3
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a1f8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800a1fa:	69bb      	ldr	r3, [r7, #24]
 800a1fc:	3302      	adds	r3, #2
 800a1fe:	61bb      	str	r3, [r7, #24]
 800a200:	e007      	b.n	800a212 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800a202:	69fb      	ldr	r3, [r7, #28]
 800a204:	781a      	ldrb	r2, [r3, #0]
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800a20c:	69fb      	ldr	r3, [r7, #28]
 800a20e:	3301      	adds	r3, #1
 800a210:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a216:	b29b      	uxth	r3, r3
 800a218:	3b01      	subs	r3, #1
 800a21a:	b29a      	uxth	r2, r3
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a224:	b29b      	uxth	r3, r3
 800a226:	2b00      	cmp	r3, #0
 800a228:	d1cf      	bne.n	800a1ca <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	9300      	str	r3, [sp, #0]
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	2200      	movs	r2, #0
 800a232:	2140      	movs	r1, #64	; 0x40
 800a234:	68f8      	ldr	r0, [r7, #12]
 800a236:	f000 faef 	bl	800a818 <UART_WaitOnFlagUntilTimeout>
 800a23a:	4603      	mov	r3, r0
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d001      	beq.n	800a244 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a240:	2303      	movs	r3, #3
 800a242:	e006      	b.n	800a252 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	2220      	movs	r2, #32
 800a248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a24c:	2300      	movs	r3, #0
 800a24e:	e000      	b.n	800a252 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800a250:	2302      	movs	r3, #2
  }
}
 800a252:	4618      	mov	r0, r3
 800a254:	3720      	adds	r7, #32
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}

0800a25a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a25a:	b580      	push	{r7, lr}
 800a25c:	b084      	sub	sp, #16
 800a25e:	af00      	add	r7, sp, #0
 800a260:	60f8      	str	r0, [r7, #12]
 800a262:	60b9      	str	r1, [r7, #8]
 800a264:	4613      	mov	r3, r2
 800a266:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a26e:	b2db      	uxtb	r3, r3
 800a270:	2b20      	cmp	r3, #32
 800a272:	d11d      	bne.n	800a2b0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d002      	beq.n	800a280 <HAL_UART_Receive_IT+0x26>
 800a27a:	88fb      	ldrh	r3, [r7, #6]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d101      	bne.n	800a284 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a280:	2301      	movs	r3, #1
 800a282:	e016      	b.n	800a2b2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a28a:	2b01      	cmp	r3, #1
 800a28c:	d101      	bne.n	800a292 <HAL_UART_Receive_IT+0x38>
 800a28e:	2302      	movs	r3, #2
 800a290:	e00f      	b.n	800a2b2 <HAL_UART_Receive_IT+0x58>
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	2201      	movs	r2, #1
 800a296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2200      	movs	r2, #0
 800a29e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a2a0:	88fb      	ldrh	r3, [r7, #6]
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	68b9      	ldr	r1, [r7, #8]
 800a2a6:	68f8      	ldr	r0, [r7, #12]
 800a2a8:	f000 fb24 	bl	800a8f4 <UART_Start_Receive_IT>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	e000      	b.n	800a2b2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a2b0:	2302      	movs	r3, #2
  }
}
 800a2b2:	4618      	mov	r0, r3
 800a2b4:	3710      	adds	r7, #16
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	bd80      	pop	{r7, pc}
	...

0800a2bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b0ba      	sub	sp, #232	; 0xe8
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	68db      	ldr	r3, [r3, #12]
 800a2d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	695b      	ldr	r3, [r3, #20]
 800a2de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a2ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a2f2:	f003 030f 	and.w	r3, r3, #15
 800a2f6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a2fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d10f      	bne.n	800a322 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a306:	f003 0320 	and.w	r3, r3, #32
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d009      	beq.n	800a322 <HAL_UART_IRQHandler+0x66>
 800a30e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a312:	f003 0320 	and.w	r3, r3, #32
 800a316:	2b00      	cmp	r3, #0
 800a318:	d003      	beq.n	800a322 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f000 fc07 	bl	800ab2e <UART_Receive_IT>
      return;
 800a320:	e256      	b.n	800a7d0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a322:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a326:	2b00      	cmp	r3, #0
 800a328:	f000 80de 	beq.w	800a4e8 <HAL_UART_IRQHandler+0x22c>
 800a32c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a330:	f003 0301 	and.w	r3, r3, #1
 800a334:	2b00      	cmp	r3, #0
 800a336:	d106      	bne.n	800a346 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a338:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a33c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a340:	2b00      	cmp	r3, #0
 800a342:	f000 80d1 	beq.w	800a4e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a346:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a34a:	f003 0301 	and.w	r3, r3, #1
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d00b      	beq.n	800a36a <HAL_UART_IRQHandler+0xae>
 800a352:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d005      	beq.n	800a36a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a362:	f043 0201 	orr.w	r2, r3, #1
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a36a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a36e:	f003 0304 	and.w	r3, r3, #4
 800a372:	2b00      	cmp	r3, #0
 800a374:	d00b      	beq.n	800a38e <HAL_UART_IRQHandler+0xd2>
 800a376:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a37a:	f003 0301 	and.w	r3, r3, #1
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d005      	beq.n	800a38e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a386:	f043 0202 	orr.w	r2, r3, #2
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a38e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a392:	f003 0302 	and.w	r3, r3, #2
 800a396:	2b00      	cmp	r3, #0
 800a398:	d00b      	beq.n	800a3b2 <HAL_UART_IRQHandler+0xf6>
 800a39a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a39e:	f003 0301 	and.w	r3, r3, #1
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d005      	beq.n	800a3b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3aa:	f043 0204 	orr.w	r2, r3, #4
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a3b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3b6:	f003 0308 	and.w	r3, r3, #8
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d011      	beq.n	800a3e2 <HAL_UART_IRQHandler+0x126>
 800a3be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a3c2:	f003 0320 	and.w	r3, r3, #32
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d105      	bne.n	800a3d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a3ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a3ce:	f003 0301 	and.w	r3, r3, #1
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d005      	beq.n	800a3e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3da:	f043 0208 	orr.w	r2, r3, #8
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	f000 81ed 	beq.w	800a7c6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a3ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a3f0:	f003 0320 	and.w	r3, r3, #32
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d008      	beq.n	800a40a <HAL_UART_IRQHandler+0x14e>
 800a3f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a3fc:	f003 0320 	and.w	r3, r3, #32
 800a400:	2b00      	cmp	r3, #0
 800a402:	d002      	beq.n	800a40a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a404:	6878      	ldr	r0, [r7, #4]
 800a406:	f000 fb92 	bl	800ab2e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	695b      	ldr	r3, [r3, #20]
 800a410:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a414:	2b40      	cmp	r3, #64	; 0x40
 800a416:	bf0c      	ite	eq
 800a418:	2301      	moveq	r3, #1
 800a41a:	2300      	movne	r3, #0
 800a41c:	b2db      	uxtb	r3, r3
 800a41e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a426:	f003 0308 	and.w	r3, r3, #8
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d103      	bne.n	800a436 <HAL_UART_IRQHandler+0x17a>
 800a42e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a432:	2b00      	cmp	r3, #0
 800a434:	d04f      	beq.n	800a4d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a436:	6878      	ldr	r0, [r7, #4]
 800a438:	f000 fa9a 	bl	800a970 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	695b      	ldr	r3, [r3, #20]
 800a442:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a446:	2b40      	cmp	r3, #64	; 0x40
 800a448:	d141      	bne.n	800a4ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	3314      	adds	r3, #20
 800a450:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a454:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a458:	e853 3f00 	ldrex	r3, [r3]
 800a45c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a460:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a464:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a468:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	3314      	adds	r3, #20
 800a472:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a476:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a47a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a47e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a482:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a486:	e841 2300 	strex	r3, r2, [r1]
 800a48a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a48e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a492:	2b00      	cmp	r3, #0
 800a494:	d1d9      	bne.n	800a44a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d013      	beq.n	800a4c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4a2:	4a7d      	ldr	r2, [pc, #500]	; (800a698 <HAL_UART_IRQHandler+0x3dc>)
 800a4a4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	f7fd f9c8 	bl	8007840 <HAL_DMA_Abort_IT>
 800a4b0:	4603      	mov	r3, r0
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d016      	beq.n	800a4e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a4bc:	687a      	ldr	r2, [r7, #4]
 800a4be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a4c0:	4610      	mov	r0, r2
 800a4c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4c4:	e00e      	b.n	800a4e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a4c6:	6878      	ldr	r0, [r7, #4]
 800a4c8:	f000 f990 	bl	800a7ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4cc:	e00a      	b.n	800a4e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a4ce:	6878      	ldr	r0, [r7, #4]
 800a4d0:	f000 f98c 	bl	800a7ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4d4:	e006      	b.n	800a4e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a4d6:	6878      	ldr	r0, [r7, #4]
 800a4d8:	f000 f988 	bl	800a7ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a4e2:	e170      	b.n	800a7c6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a4e4:	bf00      	nop
    return;
 800a4e6:	e16e      	b.n	800a7c6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4ec:	2b01      	cmp	r3, #1
 800a4ee:	f040 814a 	bne.w	800a786 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a4f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4f6:	f003 0310 	and.w	r3, r3, #16
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	f000 8143 	beq.w	800a786 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a504:	f003 0310 	and.w	r3, r3, #16
 800a508:	2b00      	cmp	r3, #0
 800a50a:	f000 813c 	beq.w	800a786 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a50e:	2300      	movs	r3, #0
 800a510:	60bb      	str	r3, [r7, #8]
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	60bb      	str	r3, [r7, #8]
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	685b      	ldr	r3, [r3, #4]
 800a520:	60bb      	str	r3, [r7, #8]
 800a522:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	695b      	ldr	r3, [r3, #20]
 800a52a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a52e:	2b40      	cmp	r3, #64	; 0x40
 800a530:	f040 80b4 	bne.w	800a69c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	685b      	ldr	r3, [r3, #4]
 800a53c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a540:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a544:	2b00      	cmp	r3, #0
 800a546:	f000 8140 	beq.w	800a7ca <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a54e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a552:	429a      	cmp	r2, r3
 800a554:	f080 8139 	bcs.w	800a7ca <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a55e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a564:	69db      	ldr	r3, [r3, #28]
 800a566:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a56a:	f000 8088 	beq.w	800a67e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	330c      	adds	r3, #12
 800a574:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a578:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a57c:	e853 3f00 	ldrex	r3, [r3]
 800a580:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a584:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a588:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a58c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	330c      	adds	r3, #12
 800a596:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a59a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a59e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a5a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a5aa:	e841 2300 	strex	r3, r2, [r1]
 800a5ae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a5b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d1d9      	bne.n	800a56e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	3314      	adds	r3, #20
 800a5c0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a5c4:	e853 3f00 	ldrex	r3, [r3]
 800a5c8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a5ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a5cc:	f023 0301 	bic.w	r3, r3, #1
 800a5d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	3314      	adds	r3, #20
 800a5da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a5de:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a5e2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5e4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a5e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a5ea:	e841 2300 	strex	r3, r2, [r1]
 800a5ee:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a5f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d1e1      	bne.n	800a5ba <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	3314      	adds	r3, #20
 800a5fc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a600:	e853 3f00 	ldrex	r3, [r3]
 800a604:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a606:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a608:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a60c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	3314      	adds	r3, #20
 800a616:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a61a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a61c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a61e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a620:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a622:	e841 2300 	strex	r3, r2, [r1]
 800a626:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a628:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d1e3      	bne.n	800a5f6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2220      	movs	r2, #32
 800a632:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	2200      	movs	r2, #0
 800a63a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	330c      	adds	r3, #12
 800a642:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a644:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a646:	e853 3f00 	ldrex	r3, [r3]
 800a64a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a64c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a64e:	f023 0310 	bic.w	r3, r3, #16
 800a652:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	330c      	adds	r3, #12
 800a65c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a660:	65ba      	str	r2, [r7, #88]	; 0x58
 800a662:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a664:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a666:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a668:	e841 2300 	strex	r3, r2, [r1]
 800a66c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a66e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a670:	2b00      	cmp	r3, #0
 800a672:	d1e3      	bne.n	800a63c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a678:	4618      	mov	r0, r3
 800a67a:	f7fd f871 	bl	8007760 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a686:	b29b      	uxth	r3, r3
 800a688:	1ad3      	subs	r3, r2, r3
 800a68a:	b29b      	uxth	r3, r3
 800a68c:	4619      	mov	r1, r3
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f000 f8b6 	bl	800a800 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a694:	e099      	b.n	800a7ca <HAL_UART_IRQHandler+0x50e>
 800a696:	bf00      	nop
 800a698:	0800aa37 	.word	0x0800aa37
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a6a4:	b29b      	uxth	r3, r3
 800a6a6:	1ad3      	subs	r3, r2, r3
 800a6a8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a6b0:	b29b      	uxth	r3, r3
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	f000 808b 	beq.w	800a7ce <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800a6b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	f000 8086 	beq.w	800a7ce <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	330c      	adds	r3, #12
 800a6c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6cc:	e853 3f00 	ldrex	r3, [r3]
 800a6d0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a6d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6d4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a6d8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	330c      	adds	r3, #12
 800a6e2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a6e6:	647a      	str	r2, [r7, #68]	; 0x44
 800a6e8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6ea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a6ec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a6ee:	e841 2300 	strex	r3, r2, [r1]
 800a6f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a6f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d1e3      	bne.n	800a6c2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	3314      	adds	r3, #20
 800a700:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a704:	e853 3f00 	ldrex	r3, [r3]
 800a708:	623b      	str	r3, [r7, #32]
   return(result);
 800a70a:	6a3b      	ldr	r3, [r7, #32]
 800a70c:	f023 0301 	bic.w	r3, r3, #1
 800a710:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	3314      	adds	r3, #20
 800a71a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a71e:	633a      	str	r2, [r7, #48]	; 0x30
 800a720:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a722:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a724:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a726:	e841 2300 	strex	r3, r2, [r1]
 800a72a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a72c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d1e3      	bne.n	800a6fa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2220      	movs	r2, #32
 800a736:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	2200      	movs	r2, #0
 800a73e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	330c      	adds	r3, #12
 800a746:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a748:	693b      	ldr	r3, [r7, #16]
 800a74a:	e853 3f00 	ldrex	r3, [r3]
 800a74e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	f023 0310 	bic.w	r3, r3, #16
 800a756:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	330c      	adds	r3, #12
 800a760:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800a764:	61fa      	str	r2, [r7, #28]
 800a766:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a768:	69b9      	ldr	r1, [r7, #24]
 800a76a:	69fa      	ldr	r2, [r7, #28]
 800a76c:	e841 2300 	strex	r3, r2, [r1]
 800a770:	617b      	str	r3, [r7, #20]
   return(result);
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d1e3      	bne.n	800a740 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a778:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a77c:	4619      	mov	r1, r3
 800a77e:	6878      	ldr	r0, [r7, #4]
 800a780:	f000 f83e 	bl	800a800 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a784:	e023      	b.n	800a7ce <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a786:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a78a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d009      	beq.n	800a7a6 <HAL_UART_IRQHandler+0x4ea>
 800a792:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d003      	beq.n	800a7a6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	f000 f95d 	bl	800aa5e <UART_Transmit_IT>
    return;
 800a7a4:	e014      	b.n	800a7d0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a7a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a7aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d00e      	beq.n	800a7d0 <HAL_UART_IRQHandler+0x514>
 800a7b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a7b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d008      	beq.n	800a7d0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f000 f99d 	bl	800aafe <UART_EndTransmit_IT>
    return;
 800a7c4:	e004      	b.n	800a7d0 <HAL_UART_IRQHandler+0x514>
    return;
 800a7c6:	bf00      	nop
 800a7c8:	e002      	b.n	800a7d0 <HAL_UART_IRQHandler+0x514>
      return;
 800a7ca:	bf00      	nop
 800a7cc:	e000      	b.n	800a7d0 <HAL_UART_IRQHandler+0x514>
      return;
 800a7ce:	bf00      	nop
  }
}
 800a7d0:	37e8      	adds	r7, #232	; 0xe8
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}
 800a7d6:	bf00      	nop

0800a7d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a7d8:	b480      	push	{r7}
 800a7da:	b083      	sub	sp, #12
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a7e0:	bf00      	nop
 800a7e2:	370c      	adds	r7, #12
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ea:	4770      	bx	lr

0800a7ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	b083      	sub	sp, #12
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a7f4:	bf00      	nop
 800a7f6:	370c      	adds	r7, #12
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fe:	4770      	bx	lr

0800a800 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a800:	b480      	push	{r7}
 800a802:	b083      	sub	sp, #12
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
 800a808:	460b      	mov	r3, r1
 800a80a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a80c:	bf00      	nop
 800a80e:	370c      	adds	r7, #12
 800a810:	46bd      	mov	sp, r7
 800a812:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a816:	4770      	bx	lr

0800a818 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b090      	sub	sp, #64	; 0x40
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	60f8      	str	r0, [r7, #12]
 800a820:	60b9      	str	r1, [r7, #8]
 800a822:	603b      	str	r3, [r7, #0]
 800a824:	4613      	mov	r3, r2
 800a826:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a828:	e050      	b.n	800a8cc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a82a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a82c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a830:	d04c      	beq.n	800a8cc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a832:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a834:	2b00      	cmp	r3, #0
 800a836:	d007      	beq.n	800a848 <UART_WaitOnFlagUntilTimeout+0x30>
 800a838:	f7fc f946 	bl	8006ac8 <HAL_GetTick>
 800a83c:	4602      	mov	r2, r0
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	1ad3      	subs	r3, r2, r3
 800a842:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a844:	429a      	cmp	r2, r3
 800a846:	d241      	bcs.n	800a8cc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	330c      	adds	r3, #12
 800a84e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a852:	e853 3f00 	ldrex	r3, [r3]
 800a856:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a85a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a85e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	330c      	adds	r3, #12
 800a866:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a868:	637a      	str	r2, [r7, #52]	; 0x34
 800a86a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a86c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a86e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a870:	e841 2300 	strex	r3, r2, [r1]
 800a874:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d1e5      	bne.n	800a848 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	3314      	adds	r3, #20
 800a882:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a884:	697b      	ldr	r3, [r7, #20]
 800a886:	e853 3f00 	ldrex	r3, [r3]
 800a88a:	613b      	str	r3, [r7, #16]
   return(result);
 800a88c:	693b      	ldr	r3, [r7, #16]
 800a88e:	f023 0301 	bic.w	r3, r3, #1
 800a892:	63bb      	str	r3, [r7, #56]	; 0x38
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	3314      	adds	r3, #20
 800a89a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a89c:	623a      	str	r2, [r7, #32]
 800a89e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8a0:	69f9      	ldr	r1, [r7, #28]
 800a8a2:	6a3a      	ldr	r2, [r7, #32]
 800a8a4:	e841 2300 	strex	r3, r2, [r1]
 800a8a8:	61bb      	str	r3, [r7, #24]
   return(result);
 800a8aa:	69bb      	ldr	r3, [r7, #24]
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d1e5      	bne.n	800a87c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	2220      	movs	r2, #32
 800a8b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	2220      	movs	r2, #32
 800a8bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800a8c8:	2303      	movs	r3, #3
 800a8ca:	e00f      	b.n	800a8ec <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	681a      	ldr	r2, [r3, #0]
 800a8d2:	68bb      	ldr	r3, [r7, #8]
 800a8d4:	4013      	ands	r3, r2
 800a8d6:	68ba      	ldr	r2, [r7, #8]
 800a8d8:	429a      	cmp	r2, r3
 800a8da:	bf0c      	ite	eq
 800a8dc:	2301      	moveq	r3, #1
 800a8de:	2300      	movne	r3, #0
 800a8e0:	b2db      	uxtb	r3, r3
 800a8e2:	461a      	mov	r2, r3
 800a8e4:	79fb      	ldrb	r3, [r7, #7]
 800a8e6:	429a      	cmp	r2, r3
 800a8e8:	d09f      	beq.n	800a82a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a8ea:	2300      	movs	r3, #0
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3740      	adds	r7, #64	; 0x40
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b085      	sub	sp, #20
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	60f8      	str	r0, [r7, #12]
 800a8fc:	60b9      	str	r1, [r7, #8]
 800a8fe:	4613      	mov	r3, r2
 800a900:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	68ba      	ldr	r2, [r7, #8]
 800a906:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	88fa      	ldrh	r2, [r7, #6]
 800a90c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	88fa      	ldrh	r2, [r7, #6]
 800a912:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	2200      	movs	r2, #0
 800a918:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	2222      	movs	r2, #34	; 0x22
 800a91e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	2200      	movs	r2, #0
 800a926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	691b      	ldr	r3, [r3, #16]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d007      	beq.n	800a942 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	68da      	ldr	r2, [r3, #12]
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a940:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	695a      	ldr	r2, [r3, #20]
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f042 0201 	orr.w	r2, r2, #1
 800a950:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	68da      	ldr	r2, [r3, #12]
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	f042 0220 	orr.w	r2, r2, #32
 800a960:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a962:	2300      	movs	r3, #0
}
 800a964:	4618      	mov	r0, r3
 800a966:	3714      	adds	r7, #20
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr

0800a970 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a970:	b480      	push	{r7}
 800a972:	b095      	sub	sp, #84	; 0x54
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	330c      	adds	r3, #12
 800a97e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a980:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a982:	e853 3f00 	ldrex	r3, [r3]
 800a986:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a98a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a98e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	330c      	adds	r3, #12
 800a996:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a998:	643a      	str	r2, [r7, #64]	; 0x40
 800a99a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a99c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a99e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a9a0:	e841 2300 	strex	r3, r2, [r1]
 800a9a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a9a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d1e5      	bne.n	800a978 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	3314      	adds	r3, #20
 800a9b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9b4:	6a3b      	ldr	r3, [r7, #32]
 800a9b6:	e853 3f00 	ldrex	r3, [r3]
 800a9ba:	61fb      	str	r3, [r7, #28]
   return(result);
 800a9bc:	69fb      	ldr	r3, [r7, #28]
 800a9be:	f023 0301 	bic.w	r3, r3, #1
 800a9c2:	64bb      	str	r3, [r7, #72]	; 0x48
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	3314      	adds	r3, #20
 800a9ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a9cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a9ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a9d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a9d4:	e841 2300 	strex	r3, r2, [r1]
 800a9d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a9da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d1e5      	bne.n	800a9ac <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9e4:	2b01      	cmp	r3, #1
 800a9e6:	d119      	bne.n	800aa1c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	330c      	adds	r3, #12
 800a9ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	e853 3f00 	ldrex	r3, [r3]
 800a9f6:	60bb      	str	r3, [r7, #8]
   return(result);
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	f023 0310 	bic.w	r3, r3, #16
 800a9fe:	647b      	str	r3, [r7, #68]	; 0x44
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	330c      	adds	r3, #12
 800aa06:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aa08:	61ba      	str	r2, [r7, #24]
 800aa0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa0c:	6979      	ldr	r1, [r7, #20]
 800aa0e:	69ba      	ldr	r2, [r7, #24]
 800aa10:	e841 2300 	strex	r3, r2, [r1]
 800aa14:	613b      	str	r3, [r7, #16]
   return(result);
 800aa16:	693b      	ldr	r3, [r7, #16]
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d1e5      	bne.n	800a9e8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2220      	movs	r2, #32
 800aa20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	2200      	movs	r2, #0
 800aa28:	631a      	str	r2, [r3, #48]	; 0x30
}
 800aa2a:	bf00      	nop
 800aa2c:	3754      	adds	r7, #84	; 0x54
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa34:	4770      	bx	lr

0800aa36 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aa36:	b580      	push	{r7, lr}
 800aa38:	b084      	sub	sp, #16
 800aa3a:	af00      	add	r7, sp, #0
 800aa3c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa42:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	2200      	movs	r2, #0
 800aa48:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aa50:	68f8      	ldr	r0, [r7, #12]
 800aa52:	f7ff fecb 	bl	800a7ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aa56:	bf00      	nop
 800aa58:	3710      	adds	r7, #16
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}

0800aa5e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800aa5e:	b480      	push	{r7}
 800aa60:	b085      	sub	sp, #20
 800aa62:	af00      	add	r7, sp, #0
 800aa64:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aa6c:	b2db      	uxtb	r3, r3
 800aa6e:	2b21      	cmp	r3, #33	; 0x21
 800aa70:	d13e      	bne.n	800aaf0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	689b      	ldr	r3, [r3, #8]
 800aa76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa7a:	d114      	bne.n	800aaa6 <UART_Transmit_IT+0x48>
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	691b      	ldr	r3, [r3, #16]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d110      	bne.n	800aaa6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6a1b      	ldr	r3, [r3, #32]
 800aa88:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	881b      	ldrh	r3, [r3, #0]
 800aa8e:	461a      	mov	r2, r3
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aa98:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	6a1b      	ldr	r3, [r3, #32]
 800aa9e:	1c9a      	adds	r2, r3, #2
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	621a      	str	r2, [r3, #32]
 800aaa4:	e008      	b.n	800aab8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	6a1b      	ldr	r3, [r3, #32]
 800aaaa:	1c59      	adds	r1, r3, #1
 800aaac:	687a      	ldr	r2, [r7, #4]
 800aaae:	6211      	str	r1, [r2, #32]
 800aab0:	781a      	ldrb	r2, [r3, #0]
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aabc:	b29b      	uxth	r3, r3
 800aabe:	3b01      	subs	r3, #1
 800aac0:	b29b      	uxth	r3, r3
 800aac2:	687a      	ldr	r2, [r7, #4]
 800aac4:	4619      	mov	r1, r3
 800aac6:	84d1      	strh	r1, [r2, #38]	; 0x26
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d10f      	bne.n	800aaec <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	68da      	ldr	r2, [r3, #12]
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800aada:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	68da      	ldr	r2, [r3, #12]
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aaea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800aaec:	2300      	movs	r3, #0
 800aaee:	e000      	b.n	800aaf2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800aaf0:	2302      	movs	r3, #2
  }
}
 800aaf2:	4618      	mov	r0, r3
 800aaf4:	3714      	adds	r7, #20
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafc:	4770      	bx	lr

0800aafe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800aafe:	b580      	push	{r7, lr}
 800ab00:	b082      	sub	sp, #8
 800ab02:	af00      	add	r7, sp, #0
 800ab04:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	68da      	ldr	r2, [r3, #12]
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ab14:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	2220      	movs	r2, #32
 800ab1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ab1e:	6878      	ldr	r0, [r7, #4]
 800ab20:	f7ff fe5a 	bl	800a7d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ab24:	2300      	movs	r3, #0
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3708      	adds	r7, #8
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}

0800ab2e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ab2e:	b580      	push	{r7, lr}
 800ab30:	b08c      	sub	sp, #48	; 0x30
 800ab32:	af00      	add	r7, sp, #0
 800ab34:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ab3c:	b2db      	uxtb	r3, r3
 800ab3e:	2b22      	cmp	r3, #34	; 0x22
 800ab40:	f040 80ab 	bne.w	800ac9a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	689b      	ldr	r3, [r3, #8]
 800ab48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab4c:	d117      	bne.n	800ab7e <UART_Receive_IT+0x50>
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	691b      	ldr	r3, [r3, #16]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d113      	bne.n	800ab7e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800ab56:	2300      	movs	r3, #0
 800ab58:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab5e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	685b      	ldr	r3, [r3, #4]
 800ab66:	b29b      	uxth	r3, r3
 800ab68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab6c:	b29a      	uxth	r2, r3
 800ab6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab70:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab76:	1c9a      	adds	r2, r3, #2
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	629a      	str	r2, [r3, #40]	; 0x28
 800ab7c:	e026      	b.n	800abcc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab82:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800ab84:	2300      	movs	r3, #0
 800ab86:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	689b      	ldr	r3, [r3, #8]
 800ab8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ab90:	d007      	beq.n	800aba2 <UART_Receive_IT+0x74>
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	689b      	ldr	r3, [r3, #8]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d10a      	bne.n	800abb0 <UART_Receive_IT+0x82>
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	691b      	ldr	r3, [r3, #16]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d106      	bne.n	800abb0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	685b      	ldr	r3, [r3, #4]
 800aba8:	b2da      	uxtb	r2, r3
 800abaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abac:	701a      	strb	r2, [r3, #0]
 800abae:	e008      	b.n	800abc2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	685b      	ldr	r3, [r3, #4]
 800abb6:	b2db      	uxtb	r3, r3
 800abb8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800abbc:	b2da      	uxtb	r2, r3
 800abbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abc0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abc6:	1c5a      	adds	r2, r3, #1
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800abd0:	b29b      	uxth	r3, r3
 800abd2:	3b01      	subs	r3, #1
 800abd4:	b29b      	uxth	r3, r3
 800abd6:	687a      	ldr	r2, [r7, #4]
 800abd8:	4619      	mov	r1, r3
 800abda:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d15a      	bne.n	800ac96 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	68da      	ldr	r2, [r3, #12]
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	f022 0220 	bic.w	r2, r2, #32
 800abee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	68da      	ldr	r2, [r3, #12]
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800abfe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	695a      	ldr	r2, [r3, #20]
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	f022 0201 	bic.w	r2, r2, #1
 800ac0e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2220      	movs	r2, #32
 800ac14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac1c:	2b01      	cmp	r3, #1
 800ac1e:	d135      	bne.n	800ac8c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	2200      	movs	r2, #0
 800ac24:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	330c      	adds	r3, #12
 800ac2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac2e:	697b      	ldr	r3, [r7, #20]
 800ac30:	e853 3f00 	ldrex	r3, [r3]
 800ac34:	613b      	str	r3, [r7, #16]
   return(result);
 800ac36:	693b      	ldr	r3, [r7, #16]
 800ac38:	f023 0310 	bic.w	r3, r3, #16
 800ac3c:	627b      	str	r3, [r7, #36]	; 0x24
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	330c      	adds	r3, #12
 800ac44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac46:	623a      	str	r2, [r7, #32]
 800ac48:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac4a:	69f9      	ldr	r1, [r7, #28]
 800ac4c:	6a3a      	ldr	r2, [r7, #32]
 800ac4e:	e841 2300 	strex	r3, r2, [r1]
 800ac52:	61bb      	str	r3, [r7, #24]
   return(result);
 800ac54:	69bb      	ldr	r3, [r7, #24]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d1e5      	bne.n	800ac26 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	f003 0310 	and.w	r3, r3, #16
 800ac64:	2b10      	cmp	r3, #16
 800ac66:	d10a      	bne.n	800ac7e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ac68:	2300      	movs	r3, #0
 800ac6a:	60fb      	str	r3, [r7, #12]
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	60fb      	str	r3, [r7, #12]
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	685b      	ldr	r3, [r3, #4]
 800ac7a:	60fb      	str	r3, [r7, #12]
 800ac7c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ac82:	4619      	mov	r1, r3
 800ac84:	6878      	ldr	r0, [r7, #4]
 800ac86:	f7ff fdbb 	bl	800a800 <HAL_UARTEx_RxEventCallback>
 800ac8a:	e002      	b.n	800ac92 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ac8c:	6878      	ldr	r0, [r7, #4]
 800ac8e:	f7f9 f86d 	bl	8003d6c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ac92:	2300      	movs	r3, #0
 800ac94:	e002      	b.n	800ac9c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800ac96:	2300      	movs	r3, #0
 800ac98:	e000      	b.n	800ac9c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800ac9a:	2302      	movs	r3, #2
  }
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	3730      	adds	r7, #48	; 0x30
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bd80      	pop	{r7, pc}

0800aca4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800aca4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800aca8:	b0c0      	sub	sp, #256	; 0x100
 800acaa:	af00      	add	r7, sp, #0
 800acac:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800acb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	691b      	ldr	r3, [r3, #16]
 800acb8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800acbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acc0:	68d9      	ldr	r1, [r3, #12]
 800acc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acc6:	681a      	ldr	r2, [r3, #0]
 800acc8:	ea40 0301 	orr.w	r3, r0, r1
 800accc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800acce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acd2:	689a      	ldr	r2, [r3, #8]
 800acd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acd8:	691b      	ldr	r3, [r3, #16]
 800acda:	431a      	orrs	r2, r3
 800acdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ace0:	695b      	ldr	r3, [r3, #20]
 800ace2:	431a      	orrs	r2, r3
 800ace4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ace8:	69db      	ldr	r3, [r3, #28]
 800acea:	4313      	orrs	r3, r2
 800acec:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800acf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	68db      	ldr	r3, [r3, #12]
 800acf8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800acfc:	f021 010c 	bic.w	r1, r1, #12
 800ad00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad04:	681a      	ldr	r2, [r3, #0]
 800ad06:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ad0a:	430b      	orrs	r3, r1
 800ad0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800ad0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	695b      	ldr	r3, [r3, #20]
 800ad16:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800ad1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad1e:	6999      	ldr	r1, [r3, #24]
 800ad20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad24:	681a      	ldr	r2, [r3, #0]
 800ad26:	ea40 0301 	orr.w	r3, r0, r1
 800ad2a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ad2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad30:	681a      	ldr	r2, [r3, #0]
 800ad32:	4b8f      	ldr	r3, [pc, #572]	; (800af70 <UART_SetConfig+0x2cc>)
 800ad34:	429a      	cmp	r2, r3
 800ad36:	d005      	beq.n	800ad44 <UART_SetConfig+0xa0>
 800ad38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad3c:	681a      	ldr	r2, [r3, #0]
 800ad3e:	4b8d      	ldr	r3, [pc, #564]	; (800af74 <UART_SetConfig+0x2d0>)
 800ad40:	429a      	cmp	r2, r3
 800ad42:	d104      	bne.n	800ad4e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800ad44:	f7fd fb62 	bl	800840c <HAL_RCC_GetPCLK2Freq>
 800ad48:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800ad4c:	e003      	b.n	800ad56 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ad4e:	f7fd fb49 	bl	80083e4 <HAL_RCC_GetPCLK1Freq>
 800ad52:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ad56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ad5a:	69db      	ldr	r3, [r3, #28]
 800ad5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ad60:	f040 810c 	bne.w	800af7c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ad64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ad68:	2200      	movs	r2, #0
 800ad6a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ad6e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800ad72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800ad76:	4622      	mov	r2, r4
 800ad78:	462b      	mov	r3, r5
 800ad7a:	1891      	adds	r1, r2, r2
 800ad7c:	65b9      	str	r1, [r7, #88]	; 0x58
 800ad7e:	415b      	adcs	r3, r3
 800ad80:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ad82:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800ad86:	4621      	mov	r1, r4
 800ad88:	eb12 0801 	adds.w	r8, r2, r1
 800ad8c:	4629      	mov	r1, r5
 800ad8e:	eb43 0901 	adc.w	r9, r3, r1
 800ad92:	f04f 0200 	mov.w	r2, #0
 800ad96:	f04f 0300 	mov.w	r3, #0
 800ad9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ad9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800ada2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800ada6:	4690      	mov	r8, r2
 800ada8:	4699      	mov	r9, r3
 800adaa:	4623      	mov	r3, r4
 800adac:	eb18 0303 	adds.w	r3, r8, r3
 800adb0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800adb4:	462b      	mov	r3, r5
 800adb6:	eb49 0303 	adc.w	r3, r9, r3
 800adba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800adbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800adc2:	685b      	ldr	r3, [r3, #4]
 800adc4:	2200      	movs	r2, #0
 800adc6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800adca:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800adce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800add2:	460b      	mov	r3, r1
 800add4:	18db      	adds	r3, r3, r3
 800add6:	653b      	str	r3, [r7, #80]	; 0x50
 800add8:	4613      	mov	r3, r2
 800adda:	eb42 0303 	adc.w	r3, r2, r3
 800adde:	657b      	str	r3, [r7, #84]	; 0x54
 800ade0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800ade4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800ade8:	f7f5 ff9e 	bl	8000d28 <__aeabi_uldivmod>
 800adec:	4602      	mov	r2, r0
 800adee:	460b      	mov	r3, r1
 800adf0:	4b61      	ldr	r3, [pc, #388]	; (800af78 <UART_SetConfig+0x2d4>)
 800adf2:	fba3 2302 	umull	r2, r3, r3, r2
 800adf6:	095b      	lsrs	r3, r3, #5
 800adf8:	011c      	lsls	r4, r3, #4
 800adfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800adfe:	2200      	movs	r2, #0
 800ae00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ae04:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800ae08:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800ae0c:	4642      	mov	r2, r8
 800ae0e:	464b      	mov	r3, r9
 800ae10:	1891      	adds	r1, r2, r2
 800ae12:	64b9      	str	r1, [r7, #72]	; 0x48
 800ae14:	415b      	adcs	r3, r3
 800ae16:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ae18:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800ae1c:	4641      	mov	r1, r8
 800ae1e:	eb12 0a01 	adds.w	sl, r2, r1
 800ae22:	4649      	mov	r1, r9
 800ae24:	eb43 0b01 	adc.w	fp, r3, r1
 800ae28:	f04f 0200 	mov.w	r2, #0
 800ae2c:	f04f 0300 	mov.w	r3, #0
 800ae30:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800ae34:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800ae38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ae3c:	4692      	mov	sl, r2
 800ae3e:	469b      	mov	fp, r3
 800ae40:	4643      	mov	r3, r8
 800ae42:	eb1a 0303 	adds.w	r3, sl, r3
 800ae46:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ae4a:	464b      	mov	r3, r9
 800ae4c:	eb4b 0303 	adc.w	r3, fp, r3
 800ae50:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800ae54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ae58:	685b      	ldr	r3, [r3, #4]
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ae60:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800ae64:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800ae68:	460b      	mov	r3, r1
 800ae6a:	18db      	adds	r3, r3, r3
 800ae6c:	643b      	str	r3, [r7, #64]	; 0x40
 800ae6e:	4613      	mov	r3, r2
 800ae70:	eb42 0303 	adc.w	r3, r2, r3
 800ae74:	647b      	str	r3, [r7, #68]	; 0x44
 800ae76:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800ae7a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800ae7e:	f7f5 ff53 	bl	8000d28 <__aeabi_uldivmod>
 800ae82:	4602      	mov	r2, r0
 800ae84:	460b      	mov	r3, r1
 800ae86:	4611      	mov	r1, r2
 800ae88:	4b3b      	ldr	r3, [pc, #236]	; (800af78 <UART_SetConfig+0x2d4>)
 800ae8a:	fba3 2301 	umull	r2, r3, r3, r1
 800ae8e:	095b      	lsrs	r3, r3, #5
 800ae90:	2264      	movs	r2, #100	; 0x64
 800ae92:	fb02 f303 	mul.w	r3, r2, r3
 800ae96:	1acb      	subs	r3, r1, r3
 800ae98:	00db      	lsls	r3, r3, #3
 800ae9a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800ae9e:	4b36      	ldr	r3, [pc, #216]	; (800af78 <UART_SetConfig+0x2d4>)
 800aea0:	fba3 2302 	umull	r2, r3, r3, r2
 800aea4:	095b      	lsrs	r3, r3, #5
 800aea6:	005b      	lsls	r3, r3, #1
 800aea8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800aeac:	441c      	add	r4, r3
 800aeae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800aeb8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800aebc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800aec0:	4642      	mov	r2, r8
 800aec2:	464b      	mov	r3, r9
 800aec4:	1891      	adds	r1, r2, r2
 800aec6:	63b9      	str	r1, [r7, #56]	; 0x38
 800aec8:	415b      	adcs	r3, r3
 800aeca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800aecc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800aed0:	4641      	mov	r1, r8
 800aed2:	1851      	adds	r1, r2, r1
 800aed4:	6339      	str	r1, [r7, #48]	; 0x30
 800aed6:	4649      	mov	r1, r9
 800aed8:	414b      	adcs	r3, r1
 800aeda:	637b      	str	r3, [r7, #52]	; 0x34
 800aedc:	f04f 0200 	mov.w	r2, #0
 800aee0:	f04f 0300 	mov.w	r3, #0
 800aee4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800aee8:	4659      	mov	r1, fp
 800aeea:	00cb      	lsls	r3, r1, #3
 800aeec:	4651      	mov	r1, sl
 800aeee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aef2:	4651      	mov	r1, sl
 800aef4:	00ca      	lsls	r2, r1, #3
 800aef6:	4610      	mov	r0, r2
 800aef8:	4619      	mov	r1, r3
 800aefa:	4603      	mov	r3, r0
 800aefc:	4642      	mov	r2, r8
 800aefe:	189b      	adds	r3, r3, r2
 800af00:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800af04:	464b      	mov	r3, r9
 800af06:	460a      	mov	r2, r1
 800af08:	eb42 0303 	adc.w	r3, r2, r3
 800af0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800af10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	2200      	movs	r2, #0
 800af18:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800af1c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800af20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800af24:	460b      	mov	r3, r1
 800af26:	18db      	adds	r3, r3, r3
 800af28:	62bb      	str	r3, [r7, #40]	; 0x28
 800af2a:	4613      	mov	r3, r2
 800af2c:	eb42 0303 	adc.w	r3, r2, r3
 800af30:	62fb      	str	r3, [r7, #44]	; 0x2c
 800af32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800af36:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800af3a:	f7f5 fef5 	bl	8000d28 <__aeabi_uldivmod>
 800af3e:	4602      	mov	r2, r0
 800af40:	460b      	mov	r3, r1
 800af42:	4b0d      	ldr	r3, [pc, #52]	; (800af78 <UART_SetConfig+0x2d4>)
 800af44:	fba3 1302 	umull	r1, r3, r3, r2
 800af48:	095b      	lsrs	r3, r3, #5
 800af4a:	2164      	movs	r1, #100	; 0x64
 800af4c:	fb01 f303 	mul.w	r3, r1, r3
 800af50:	1ad3      	subs	r3, r2, r3
 800af52:	00db      	lsls	r3, r3, #3
 800af54:	3332      	adds	r3, #50	; 0x32
 800af56:	4a08      	ldr	r2, [pc, #32]	; (800af78 <UART_SetConfig+0x2d4>)
 800af58:	fba2 2303 	umull	r2, r3, r2, r3
 800af5c:	095b      	lsrs	r3, r3, #5
 800af5e:	f003 0207 	and.w	r2, r3, #7
 800af62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	4422      	add	r2, r4
 800af6a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800af6c:	e106      	b.n	800b17c <UART_SetConfig+0x4d8>
 800af6e:	bf00      	nop
 800af70:	40011000 	.word	0x40011000
 800af74:	40011400 	.word	0x40011400
 800af78:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800af7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800af80:	2200      	movs	r2, #0
 800af82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800af86:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800af8a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800af8e:	4642      	mov	r2, r8
 800af90:	464b      	mov	r3, r9
 800af92:	1891      	adds	r1, r2, r2
 800af94:	6239      	str	r1, [r7, #32]
 800af96:	415b      	adcs	r3, r3
 800af98:	627b      	str	r3, [r7, #36]	; 0x24
 800af9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800af9e:	4641      	mov	r1, r8
 800afa0:	1854      	adds	r4, r2, r1
 800afa2:	4649      	mov	r1, r9
 800afa4:	eb43 0501 	adc.w	r5, r3, r1
 800afa8:	f04f 0200 	mov.w	r2, #0
 800afac:	f04f 0300 	mov.w	r3, #0
 800afb0:	00eb      	lsls	r3, r5, #3
 800afb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800afb6:	00e2      	lsls	r2, r4, #3
 800afb8:	4614      	mov	r4, r2
 800afba:	461d      	mov	r5, r3
 800afbc:	4643      	mov	r3, r8
 800afbe:	18e3      	adds	r3, r4, r3
 800afc0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800afc4:	464b      	mov	r3, r9
 800afc6:	eb45 0303 	adc.w	r3, r5, r3
 800afca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800afce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800afd2:	685b      	ldr	r3, [r3, #4]
 800afd4:	2200      	movs	r2, #0
 800afd6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800afda:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800afde:	f04f 0200 	mov.w	r2, #0
 800afe2:	f04f 0300 	mov.w	r3, #0
 800afe6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800afea:	4629      	mov	r1, r5
 800afec:	008b      	lsls	r3, r1, #2
 800afee:	4621      	mov	r1, r4
 800aff0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aff4:	4621      	mov	r1, r4
 800aff6:	008a      	lsls	r2, r1, #2
 800aff8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800affc:	f7f5 fe94 	bl	8000d28 <__aeabi_uldivmod>
 800b000:	4602      	mov	r2, r0
 800b002:	460b      	mov	r3, r1
 800b004:	4b60      	ldr	r3, [pc, #384]	; (800b188 <UART_SetConfig+0x4e4>)
 800b006:	fba3 2302 	umull	r2, r3, r3, r2
 800b00a:	095b      	lsrs	r3, r3, #5
 800b00c:	011c      	lsls	r4, r3, #4
 800b00e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b012:	2200      	movs	r2, #0
 800b014:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b018:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b01c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b020:	4642      	mov	r2, r8
 800b022:	464b      	mov	r3, r9
 800b024:	1891      	adds	r1, r2, r2
 800b026:	61b9      	str	r1, [r7, #24]
 800b028:	415b      	adcs	r3, r3
 800b02a:	61fb      	str	r3, [r7, #28]
 800b02c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b030:	4641      	mov	r1, r8
 800b032:	1851      	adds	r1, r2, r1
 800b034:	6139      	str	r1, [r7, #16]
 800b036:	4649      	mov	r1, r9
 800b038:	414b      	adcs	r3, r1
 800b03a:	617b      	str	r3, [r7, #20]
 800b03c:	f04f 0200 	mov.w	r2, #0
 800b040:	f04f 0300 	mov.w	r3, #0
 800b044:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b048:	4659      	mov	r1, fp
 800b04a:	00cb      	lsls	r3, r1, #3
 800b04c:	4651      	mov	r1, sl
 800b04e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b052:	4651      	mov	r1, sl
 800b054:	00ca      	lsls	r2, r1, #3
 800b056:	4610      	mov	r0, r2
 800b058:	4619      	mov	r1, r3
 800b05a:	4603      	mov	r3, r0
 800b05c:	4642      	mov	r2, r8
 800b05e:	189b      	adds	r3, r3, r2
 800b060:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b064:	464b      	mov	r3, r9
 800b066:	460a      	mov	r2, r1
 800b068:	eb42 0303 	adc.w	r3, r2, r3
 800b06c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b074:	685b      	ldr	r3, [r3, #4]
 800b076:	2200      	movs	r2, #0
 800b078:	67bb      	str	r3, [r7, #120]	; 0x78
 800b07a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b07c:	f04f 0200 	mov.w	r2, #0
 800b080:	f04f 0300 	mov.w	r3, #0
 800b084:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b088:	4649      	mov	r1, r9
 800b08a:	008b      	lsls	r3, r1, #2
 800b08c:	4641      	mov	r1, r8
 800b08e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b092:	4641      	mov	r1, r8
 800b094:	008a      	lsls	r2, r1, #2
 800b096:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b09a:	f7f5 fe45 	bl	8000d28 <__aeabi_uldivmod>
 800b09e:	4602      	mov	r2, r0
 800b0a0:	460b      	mov	r3, r1
 800b0a2:	4611      	mov	r1, r2
 800b0a4:	4b38      	ldr	r3, [pc, #224]	; (800b188 <UART_SetConfig+0x4e4>)
 800b0a6:	fba3 2301 	umull	r2, r3, r3, r1
 800b0aa:	095b      	lsrs	r3, r3, #5
 800b0ac:	2264      	movs	r2, #100	; 0x64
 800b0ae:	fb02 f303 	mul.w	r3, r2, r3
 800b0b2:	1acb      	subs	r3, r1, r3
 800b0b4:	011b      	lsls	r3, r3, #4
 800b0b6:	3332      	adds	r3, #50	; 0x32
 800b0b8:	4a33      	ldr	r2, [pc, #204]	; (800b188 <UART_SetConfig+0x4e4>)
 800b0ba:	fba2 2303 	umull	r2, r3, r2, r3
 800b0be:	095b      	lsrs	r3, r3, #5
 800b0c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b0c4:	441c      	add	r4, r3
 800b0c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b0ca:	2200      	movs	r2, #0
 800b0cc:	673b      	str	r3, [r7, #112]	; 0x70
 800b0ce:	677a      	str	r2, [r7, #116]	; 0x74
 800b0d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b0d4:	4642      	mov	r2, r8
 800b0d6:	464b      	mov	r3, r9
 800b0d8:	1891      	adds	r1, r2, r2
 800b0da:	60b9      	str	r1, [r7, #8]
 800b0dc:	415b      	adcs	r3, r3
 800b0de:	60fb      	str	r3, [r7, #12]
 800b0e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b0e4:	4641      	mov	r1, r8
 800b0e6:	1851      	adds	r1, r2, r1
 800b0e8:	6039      	str	r1, [r7, #0]
 800b0ea:	4649      	mov	r1, r9
 800b0ec:	414b      	adcs	r3, r1
 800b0ee:	607b      	str	r3, [r7, #4]
 800b0f0:	f04f 0200 	mov.w	r2, #0
 800b0f4:	f04f 0300 	mov.w	r3, #0
 800b0f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b0fc:	4659      	mov	r1, fp
 800b0fe:	00cb      	lsls	r3, r1, #3
 800b100:	4651      	mov	r1, sl
 800b102:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b106:	4651      	mov	r1, sl
 800b108:	00ca      	lsls	r2, r1, #3
 800b10a:	4610      	mov	r0, r2
 800b10c:	4619      	mov	r1, r3
 800b10e:	4603      	mov	r3, r0
 800b110:	4642      	mov	r2, r8
 800b112:	189b      	adds	r3, r3, r2
 800b114:	66bb      	str	r3, [r7, #104]	; 0x68
 800b116:	464b      	mov	r3, r9
 800b118:	460a      	mov	r2, r1
 800b11a:	eb42 0303 	adc.w	r3, r2, r3
 800b11e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b124:	685b      	ldr	r3, [r3, #4]
 800b126:	2200      	movs	r2, #0
 800b128:	663b      	str	r3, [r7, #96]	; 0x60
 800b12a:	667a      	str	r2, [r7, #100]	; 0x64
 800b12c:	f04f 0200 	mov.w	r2, #0
 800b130:	f04f 0300 	mov.w	r3, #0
 800b134:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b138:	4649      	mov	r1, r9
 800b13a:	008b      	lsls	r3, r1, #2
 800b13c:	4641      	mov	r1, r8
 800b13e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b142:	4641      	mov	r1, r8
 800b144:	008a      	lsls	r2, r1, #2
 800b146:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b14a:	f7f5 fded 	bl	8000d28 <__aeabi_uldivmod>
 800b14e:	4602      	mov	r2, r0
 800b150:	460b      	mov	r3, r1
 800b152:	4b0d      	ldr	r3, [pc, #52]	; (800b188 <UART_SetConfig+0x4e4>)
 800b154:	fba3 1302 	umull	r1, r3, r3, r2
 800b158:	095b      	lsrs	r3, r3, #5
 800b15a:	2164      	movs	r1, #100	; 0x64
 800b15c:	fb01 f303 	mul.w	r3, r1, r3
 800b160:	1ad3      	subs	r3, r2, r3
 800b162:	011b      	lsls	r3, r3, #4
 800b164:	3332      	adds	r3, #50	; 0x32
 800b166:	4a08      	ldr	r2, [pc, #32]	; (800b188 <UART_SetConfig+0x4e4>)
 800b168:	fba2 2303 	umull	r2, r3, r2, r3
 800b16c:	095b      	lsrs	r3, r3, #5
 800b16e:	f003 020f 	and.w	r2, r3, #15
 800b172:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	4422      	add	r2, r4
 800b17a:	609a      	str	r2, [r3, #8]
}
 800b17c:	bf00      	nop
 800b17e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b182:	46bd      	mov	sp, r7
 800b184:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b188:	51eb851f 	.word	0x51eb851f

0800b18c <__cvt>:
 800b18c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b190:	ec55 4b10 	vmov	r4, r5, d0
 800b194:	2d00      	cmp	r5, #0
 800b196:	460e      	mov	r6, r1
 800b198:	4619      	mov	r1, r3
 800b19a:	462b      	mov	r3, r5
 800b19c:	bfbb      	ittet	lt
 800b19e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b1a2:	461d      	movlt	r5, r3
 800b1a4:	2300      	movge	r3, #0
 800b1a6:	232d      	movlt	r3, #45	; 0x2d
 800b1a8:	700b      	strb	r3, [r1, #0]
 800b1aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b1ac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b1b0:	4691      	mov	r9, r2
 800b1b2:	f023 0820 	bic.w	r8, r3, #32
 800b1b6:	bfbc      	itt	lt
 800b1b8:	4622      	movlt	r2, r4
 800b1ba:	4614      	movlt	r4, r2
 800b1bc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b1c0:	d005      	beq.n	800b1ce <__cvt+0x42>
 800b1c2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b1c6:	d100      	bne.n	800b1ca <__cvt+0x3e>
 800b1c8:	3601      	adds	r6, #1
 800b1ca:	2102      	movs	r1, #2
 800b1cc:	e000      	b.n	800b1d0 <__cvt+0x44>
 800b1ce:	2103      	movs	r1, #3
 800b1d0:	ab03      	add	r3, sp, #12
 800b1d2:	9301      	str	r3, [sp, #4]
 800b1d4:	ab02      	add	r3, sp, #8
 800b1d6:	9300      	str	r3, [sp, #0]
 800b1d8:	ec45 4b10 	vmov	d0, r4, r5
 800b1dc:	4653      	mov	r3, sl
 800b1de:	4632      	mov	r2, r6
 800b1e0:	f000 ff36 	bl	800c050 <_dtoa_r>
 800b1e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b1e8:	4607      	mov	r7, r0
 800b1ea:	d102      	bne.n	800b1f2 <__cvt+0x66>
 800b1ec:	f019 0f01 	tst.w	r9, #1
 800b1f0:	d022      	beq.n	800b238 <__cvt+0xac>
 800b1f2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b1f6:	eb07 0906 	add.w	r9, r7, r6
 800b1fa:	d110      	bne.n	800b21e <__cvt+0x92>
 800b1fc:	783b      	ldrb	r3, [r7, #0]
 800b1fe:	2b30      	cmp	r3, #48	; 0x30
 800b200:	d10a      	bne.n	800b218 <__cvt+0x8c>
 800b202:	2200      	movs	r2, #0
 800b204:	2300      	movs	r3, #0
 800b206:	4620      	mov	r0, r4
 800b208:	4629      	mov	r1, r5
 800b20a:	f7f5 fc7d 	bl	8000b08 <__aeabi_dcmpeq>
 800b20e:	b918      	cbnz	r0, 800b218 <__cvt+0x8c>
 800b210:	f1c6 0601 	rsb	r6, r6, #1
 800b214:	f8ca 6000 	str.w	r6, [sl]
 800b218:	f8da 3000 	ldr.w	r3, [sl]
 800b21c:	4499      	add	r9, r3
 800b21e:	2200      	movs	r2, #0
 800b220:	2300      	movs	r3, #0
 800b222:	4620      	mov	r0, r4
 800b224:	4629      	mov	r1, r5
 800b226:	f7f5 fc6f 	bl	8000b08 <__aeabi_dcmpeq>
 800b22a:	b108      	cbz	r0, 800b230 <__cvt+0xa4>
 800b22c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b230:	2230      	movs	r2, #48	; 0x30
 800b232:	9b03      	ldr	r3, [sp, #12]
 800b234:	454b      	cmp	r3, r9
 800b236:	d307      	bcc.n	800b248 <__cvt+0xbc>
 800b238:	9b03      	ldr	r3, [sp, #12]
 800b23a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b23c:	1bdb      	subs	r3, r3, r7
 800b23e:	4638      	mov	r0, r7
 800b240:	6013      	str	r3, [r2, #0]
 800b242:	b004      	add	sp, #16
 800b244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b248:	1c59      	adds	r1, r3, #1
 800b24a:	9103      	str	r1, [sp, #12]
 800b24c:	701a      	strb	r2, [r3, #0]
 800b24e:	e7f0      	b.n	800b232 <__cvt+0xa6>

0800b250 <__exponent>:
 800b250:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b252:	4603      	mov	r3, r0
 800b254:	2900      	cmp	r1, #0
 800b256:	bfb8      	it	lt
 800b258:	4249      	neglt	r1, r1
 800b25a:	f803 2b02 	strb.w	r2, [r3], #2
 800b25e:	bfb4      	ite	lt
 800b260:	222d      	movlt	r2, #45	; 0x2d
 800b262:	222b      	movge	r2, #43	; 0x2b
 800b264:	2909      	cmp	r1, #9
 800b266:	7042      	strb	r2, [r0, #1]
 800b268:	dd2a      	ble.n	800b2c0 <__exponent+0x70>
 800b26a:	f10d 0207 	add.w	r2, sp, #7
 800b26e:	4617      	mov	r7, r2
 800b270:	260a      	movs	r6, #10
 800b272:	4694      	mov	ip, r2
 800b274:	fb91 f5f6 	sdiv	r5, r1, r6
 800b278:	fb06 1415 	mls	r4, r6, r5, r1
 800b27c:	3430      	adds	r4, #48	; 0x30
 800b27e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b282:	460c      	mov	r4, r1
 800b284:	2c63      	cmp	r4, #99	; 0x63
 800b286:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800b28a:	4629      	mov	r1, r5
 800b28c:	dcf1      	bgt.n	800b272 <__exponent+0x22>
 800b28e:	3130      	adds	r1, #48	; 0x30
 800b290:	f1ac 0402 	sub.w	r4, ip, #2
 800b294:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b298:	1c41      	adds	r1, r0, #1
 800b29a:	4622      	mov	r2, r4
 800b29c:	42ba      	cmp	r2, r7
 800b29e:	d30a      	bcc.n	800b2b6 <__exponent+0x66>
 800b2a0:	f10d 0209 	add.w	r2, sp, #9
 800b2a4:	eba2 020c 	sub.w	r2, r2, ip
 800b2a8:	42bc      	cmp	r4, r7
 800b2aa:	bf88      	it	hi
 800b2ac:	2200      	movhi	r2, #0
 800b2ae:	4413      	add	r3, r2
 800b2b0:	1a18      	subs	r0, r3, r0
 800b2b2:	b003      	add	sp, #12
 800b2b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2b6:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b2ba:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b2be:	e7ed      	b.n	800b29c <__exponent+0x4c>
 800b2c0:	2330      	movs	r3, #48	; 0x30
 800b2c2:	3130      	adds	r1, #48	; 0x30
 800b2c4:	7083      	strb	r3, [r0, #2]
 800b2c6:	70c1      	strb	r1, [r0, #3]
 800b2c8:	1d03      	adds	r3, r0, #4
 800b2ca:	e7f1      	b.n	800b2b0 <__exponent+0x60>

0800b2cc <_printf_float>:
 800b2cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2d0:	ed2d 8b02 	vpush	{d8}
 800b2d4:	b08d      	sub	sp, #52	; 0x34
 800b2d6:	460c      	mov	r4, r1
 800b2d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b2dc:	4616      	mov	r6, r2
 800b2de:	461f      	mov	r7, r3
 800b2e0:	4605      	mov	r5, r0
 800b2e2:	f000 fd95 	bl	800be10 <_localeconv_r>
 800b2e6:	f8d0 a000 	ldr.w	sl, [r0]
 800b2ea:	4650      	mov	r0, sl
 800b2ec:	f7f4 ffe0 	bl	80002b0 <strlen>
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	930a      	str	r3, [sp, #40]	; 0x28
 800b2f4:	6823      	ldr	r3, [r4, #0]
 800b2f6:	9305      	str	r3, [sp, #20]
 800b2f8:	f8d8 3000 	ldr.w	r3, [r8]
 800b2fc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b300:	3307      	adds	r3, #7
 800b302:	f023 0307 	bic.w	r3, r3, #7
 800b306:	f103 0208 	add.w	r2, r3, #8
 800b30a:	f8c8 2000 	str.w	r2, [r8]
 800b30e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b312:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b316:	9307      	str	r3, [sp, #28]
 800b318:	f8cd 8018 	str.w	r8, [sp, #24]
 800b31c:	ee08 0a10 	vmov	s16, r0
 800b320:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b324:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b328:	4b9e      	ldr	r3, [pc, #632]	; (800b5a4 <_printf_float+0x2d8>)
 800b32a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b32e:	f7f5 fc1d 	bl	8000b6c <__aeabi_dcmpun>
 800b332:	bb88      	cbnz	r0, 800b398 <_printf_float+0xcc>
 800b334:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b338:	4b9a      	ldr	r3, [pc, #616]	; (800b5a4 <_printf_float+0x2d8>)
 800b33a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b33e:	f7f5 fbf7 	bl	8000b30 <__aeabi_dcmple>
 800b342:	bb48      	cbnz	r0, 800b398 <_printf_float+0xcc>
 800b344:	2200      	movs	r2, #0
 800b346:	2300      	movs	r3, #0
 800b348:	4640      	mov	r0, r8
 800b34a:	4649      	mov	r1, r9
 800b34c:	f7f5 fbe6 	bl	8000b1c <__aeabi_dcmplt>
 800b350:	b110      	cbz	r0, 800b358 <_printf_float+0x8c>
 800b352:	232d      	movs	r3, #45	; 0x2d
 800b354:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b358:	4a93      	ldr	r2, [pc, #588]	; (800b5a8 <_printf_float+0x2dc>)
 800b35a:	4b94      	ldr	r3, [pc, #592]	; (800b5ac <_printf_float+0x2e0>)
 800b35c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b360:	bf94      	ite	ls
 800b362:	4690      	movls	r8, r2
 800b364:	4698      	movhi	r8, r3
 800b366:	2303      	movs	r3, #3
 800b368:	6123      	str	r3, [r4, #16]
 800b36a:	9b05      	ldr	r3, [sp, #20]
 800b36c:	f023 0304 	bic.w	r3, r3, #4
 800b370:	6023      	str	r3, [r4, #0]
 800b372:	f04f 0900 	mov.w	r9, #0
 800b376:	9700      	str	r7, [sp, #0]
 800b378:	4633      	mov	r3, r6
 800b37a:	aa0b      	add	r2, sp, #44	; 0x2c
 800b37c:	4621      	mov	r1, r4
 800b37e:	4628      	mov	r0, r5
 800b380:	f000 f9da 	bl	800b738 <_printf_common>
 800b384:	3001      	adds	r0, #1
 800b386:	f040 8090 	bne.w	800b4aa <_printf_float+0x1de>
 800b38a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b38e:	b00d      	add	sp, #52	; 0x34
 800b390:	ecbd 8b02 	vpop	{d8}
 800b394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b398:	4642      	mov	r2, r8
 800b39a:	464b      	mov	r3, r9
 800b39c:	4640      	mov	r0, r8
 800b39e:	4649      	mov	r1, r9
 800b3a0:	f7f5 fbe4 	bl	8000b6c <__aeabi_dcmpun>
 800b3a4:	b140      	cbz	r0, 800b3b8 <_printf_float+0xec>
 800b3a6:	464b      	mov	r3, r9
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	bfbc      	itt	lt
 800b3ac:	232d      	movlt	r3, #45	; 0x2d
 800b3ae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b3b2:	4a7f      	ldr	r2, [pc, #508]	; (800b5b0 <_printf_float+0x2e4>)
 800b3b4:	4b7f      	ldr	r3, [pc, #508]	; (800b5b4 <_printf_float+0x2e8>)
 800b3b6:	e7d1      	b.n	800b35c <_printf_float+0x90>
 800b3b8:	6863      	ldr	r3, [r4, #4]
 800b3ba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b3be:	9206      	str	r2, [sp, #24]
 800b3c0:	1c5a      	adds	r2, r3, #1
 800b3c2:	d13f      	bne.n	800b444 <_printf_float+0x178>
 800b3c4:	2306      	movs	r3, #6
 800b3c6:	6063      	str	r3, [r4, #4]
 800b3c8:	9b05      	ldr	r3, [sp, #20]
 800b3ca:	6861      	ldr	r1, [r4, #4]
 800b3cc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	9303      	str	r3, [sp, #12]
 800b3d4:	ab0a      	add	r3, sp, #40	; 0x28
 800b3d6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b3da:	ab09      	add	r3, sp, #36	; 0x24
 800b3dc:	ec49 8b10 	vmov	d0, r8, r9
 800b3e0:	9300      	str	r3, [sp, #0]
 800b3e2:	6022      	str	r2, [r4, #0]
 800b3e4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b3e8:	4628      	mov	r0, r5
 800b3ea:	f7ff fecf 	bl	800b18c <__cvt>
 800b3ee:	9b06      	ldr	r3, [sp, #24]
 800b3f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b3f2:	2b47      	cmp	r3, #71	; 0x47
 800b3f4:	4680      	mov	r8, r0
 800b3f6:	d108      	bne.n	800b40a <_printf_float+0x13e>
 800b3f8:	1cc8      	adds	r0, r1, #3
 800b3fa:	db02      	blt.n	800b402 <_printf_float+0x136>
 800b3fc:	6863      	ldr	r3, [r4, #4]
 800b3fe:	4299      	cmp	r1, r3
 800b400:	dd41      	ble.n	800b486 <_printf_float+0x1ba>
 800b402:	f1ab 0302 	sub.w	r3, fp, #2
 800b406:	fa5f fb83 	uxtb.w	fp, r3
 800b40a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b40e:	d820      	bhi.n	800b452 <_printf_float+0x186>
 800b410:	3901      	subs	r1, #1
 800b412:	465a      	mov	r2, fp
 800b414:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b418:	9109      	str	r1, [sp, #36]	; 0x24
 800b41a:	f7ff ff19 	bl	800b250 <__exponent>
 800b41e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b420:	1813      	adds	r3, r2, r0
 800b422:	2a01      	cmp	r2, #1
 800b424:	4681      	mov	r9, r0
 800b426:	6123      	str	r3, [r4, #16]
 800b428:	dc02      	bgt.n	800b430 <_printf_float+0x164>
 800b42a:	6822      	ldr	r2, [r4, #0]
 800b42c:	07d2      	lsls	r2, r2, #31
 800b42e:	d501      	bpl.n	800b434 <_printf_float+0x168>
 800b430:	3301      	adds	r3, #1
 800b432:	6123      	str	r3, [r4, #16]
 800b434:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d09c      	beq.n	800b376 <_printf_float+0xaa>
 800b43c:	232d      	movs	r3, #45	; 0x2d
 800b43e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b442:	e798      	b.n	800b376 <_printf_float+0xaa>
 800b444:	9a06      	ldr	r2, [sp, #24]
 800b446:	2a47      	cmp	r2, #71	; 0x47
 800b448:	d1be      	bne.n	800b3c8 <_printf_float+0xfc>
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d1bc      	bne.n	800b3c8 <_printf_float+0xfc>
 800b44e:	2301      	movs	r3, #1
 800b450:	e7b9      	b.n	800b3c6 <_printf_float+0xfa>
 800b452:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b456:	d118      	bne.n	800b48a <_printf_float+0x1be>
 800b458:	2900      	cmp	r1, #0
 800b45a:	6863      	ldr	r3, [r4, #4]
 800b45c:	dd0b      	ble.n	800b476 <_printf_float+0x1aa>
 800b45e:	6121      	str	r1, [r4, #16]
 800b460:	b913      	cbnz	r3, 800b468 <_printf_float+0x19c>
 800b462:	6822      	ldr	r2, [r4, #0]
 800b464:	07d0      	lsls	r0, r2, #31
 800b466:	d502      	bpl.n	800b46e <_printf_float+0x1a2>
 800b468:	3301      	adds	r3, #1
 800b46a:	440b      	add	r3, r1
 800b46c:	6123      	str	r3, [r4, #16]
 800b46e:	65a1      	str	r1, [r4, #88]	; 0x58
 800b470:	f04f 0900 	mov.w	r9, #0
 800b474:	e7de      	b.n	800b434 <_printf_float+0x168>
 800b476:	b913      	cbnz	r3, 800b47e <_printf_float+0x1b2>
 800b478:	6822      	ldr	r2, [r4, #0]
 800b47a:	07d2      	lsls	r2, r2, #31
 800b47c:	d501      	bpl.n	800b482 <_printf_float+0x1b6>
 800b47e:	3302      	adds	r3, #2
 800b480:	e7f4      	b.n	800b46c <_printf_float+0x1a0>
 800b482:	2301      	movs	r3, #1
 800b484:	e7f2      	b.n	800b46c <_printf_float+0x1a0>
 800b486:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b48a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b48c:	4299      	cmp	r1, r3
 800b48e:	db05      	blt.n	800b49c <_printf_float+0x1d0>
 800b490:	6823      	ldr	r3, [r4, #0]
 800b492:	6121      	str	r1, [r4, #16]
 800b494:	07d8      	lsls	r0, r3, #31
 800b496:	d5ea      	bpl.n	800b46e <_printf_float+0x1a2>
 800b498:	1c4b      	adds	r3, r1, #1
 800b49a:	e7e7      	b.n	800b46c <_printf_float+0x1a0>
 800b49c:	2900      	cmp	r1, #0
 800b49e:	bfd4      	ite	le
 800b4a0:	f1c1 0202 	rsble	r2, r1, #2
 800b4a4:	2201      	movgt	r2, #1
 800b4a6:	4413      	add	r3, r2
 800b4a8:	e7e0      	b.n	800b46c <_printf_float+0x1a0>
 800b4aa:	6823      	ldr	r3, [r4, #0]
 800b4ac:	055a      	lsls	r2, r3, #21
 800b4ae:	d407      	bmi.n	800b4c0 <_printf_float+0x1f4>
 800b4b0:	6923      	ldr	r3, [r4, #16]
 800b4b2:	4642      	mov	r2, r8
 800b4b4:	4631      	mov	r1, r6
 800b4b6:	4628      	mov	r0, r5
 800b4b8:	47b8      	blx	r7
 800b4ba:	3001      	adds	r0, #1
 800b4bc:	d12c      	bne.n	800b518 <_printf_float+0x24c>
 800b4be:	e764      	b.n	800b38a <_printf_float+0xbe>
 800b4c0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b4c4:	f240 80e0 	bls.w	800b688 <_printf_float+0x3bc>
 800b4c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	f7f5 fb1a 	bl	8000b08 <__aeabi_dcmpeq>
 800b4d4:	2800      	cmp	r0, #0
 800b4d6:	d034      	beq.n	800b542 <_printf_float+0x276>
 800b4d8:	4a37      	ldr	r2, [pc, #220]	; (800b5b8 <_printf_float+0x2ec>)
 800b4da:	2301      	movs	r3, #1
 800b4dc:	4631      	mov	r1, r6
 800b4de:	4628      	mov	r0, r5
 800b4e0:	47b8      	blx	r7
 800b4e2:	3001      	adds	r0, #1
 800b4e4:	f43f af51 	beq.w	800b38a <_printf_float+0xbe>
 800b4e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	db02      	blt.n	800b4f6 <_printf_float+0x22a>
 800b4f0:	6823      	ldr	r3, [r4, #0]
 800b4f2:	07d8      	lsls	r0, r3, #31
 800b4f4:	d510      	bpl.n	800b518 <_printf_float+0x24c>
 800b4f6:	ee18 3a10 	vmov	r3, s16
 800b4fa:	4652      	mov	r2, sl
 800b4fc:	4631      	mov	r1, r6
 800b4fe:	4628      	mov	r0, r5
 800b500:	47b8      	blx	r7
 800b502:	3001      	adds	r0, #1
 800b504:	f43f af41 	beq.w	800b38a <_printf_float+0xbe>
 800b508:	f04f 0800 	mov.w	r8, #0
 800b50c:	f104 091a 	add.w	r9, r4, #26
 800b510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b512:	3b01      	subs	r3, #1
 800b514:	4543      	cmp	r3, r8
 800b516:	dc09      	bgt.n	800b52c <_printf_float+0x260>
 800b518:	6823      	ldr	r3, [r4, #0]
 800b51a:	079b      	lsls	r3, r3, #30
 800b51c:	f100 8107 	bmi.w	800b72e <_printf_float+0x462>
 800b520:	68e0      	ldr	r0, [r4, #12]
 800b522:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b524:	4298      	cmp	r0, r3
 800b526:	bfb8      	it	lt
 800b528:	4618      	movlt	r0, r3
 800b52a:	e730      	b.n	800b38e <_printf_float+0xc2>
 800b52c:	2301      	movs	r3, #1
 800b52e:	464a      	mov	r2, r9
 800b530:	4631      	mov	r1, r6
 800b532:	4628      	mov	r0, r5
 800b534:	47b8      	blx	r7
 800b536:	3001      	adds	r0, #1
 800b538:	f43f af27 	beq.w	800b38a <_printf_float+0xbe>
 800b53c:	f108 0801 	add.w	r8, r8, #1
 800b540:	e7e6      	b.n	800b510 <_printf_float+0x244>
 800b542:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b544:	2b00      	cmp	r3, #0
 800b546:	dc39      	bgt.n	800b5bc <_printf_float+0x2f0>
 800b548:	4a1b      	ldr	r2, [pc, #108]	; (800b5b8 <_printf_float+0x2ec>)
 800b54a:	2301      	movs	r3, #1
 800b54c:	4631      	mov	r1, r6
 800b54e:	4628      	mov	r0, r5
 800b550:	47b8      	blx	r7
 800b552:	3001      	adds	r0, #1
 800b554:	f43f af19 	beq.w	800b38a <_printf_float+0xbe>
 800b558:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b55c:	4313      	orrs	r3, r2
 800b55e:	d102      	bne.n	800b566 <_printf_float+0x29a>
 800b560:	6823      	ldr	r3, [r4, #0]
 800b562:	07d9      	lsls	r1, r3, #31
 800b564:	d5d8      	bpl.n	800b518 <_printf_float+0x24c>
 800b566:	ee18 3a10 	vmov	r3, s16
 800b56a:	4652      	mov	r2, sl
 800b56c:	4631      	mov	r1, r6
 800b56e:	4628      	mov	r0, r5
 800b570:	47b8      	blx	r7
 800b572:	3001      	adds	r0, #1
 800b574:	f43f af09 	beq.w	800b38a <_printf_float+0xbe>
 800b578:	f04f 0900 	mov.w	r9, #0
 800b57c:	f104 0a1a 	add.w	sl, r4, #26
 800b580:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b582:	425b      	negs	r3, r3
 800b584:	454b      	cmp	r3, r9
 800b586:	dc01      	bgt.n	800b58c <_printf_float+0x2c0>
 800b588:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b58a:	e792      	b.n	800b4b2 <_printf_float+0x1e6>
 800b58c:	2301      	movs	r3, #1
 800b58e:	4652      	mov	r2, sl
 800b590:	4631      	mov	r1, r6
 800b592:	4628      	mov	r0, r5
 800b594:	47b8      	blx	r7
 800b596:	3001      	adds	r0, #1
 800b598:	f43f aef7 	beq.w	800b38a <_printf_float+0xbe>
 800b59c:	f109 0901 	add.w	r9, r9, #1
 800b5a0:	e7ee      	b.n	800b580 <_printf_float+0x2b4>
 800b5a2:	bf00      	nop
 800b5a4:	7fefffff 	.word	0x7fefffff
 800b5a8:	080138d8 	.word	0x080138d8
 800b5ac:	080138dc 	.word	0x080138dc
 800b5b0:	080138e0 	.word	0x080138e0
 800b5b4:	080138e4 	.word	0x080138e4
 800b5b8:	080139fa 	.word	0x080139fa
 800b5bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b5be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b5c0:	429a      	cmp	r2, r3
 800b5c2:	bfa8      	it	ge
 800b5c4:	461a      	movge	r2, r3
 800b5c6:	2a00      	cmp	r2, #0
 800b5c8:	4691      	mov	r9, r2
 800b5ca:	dc37      	bgt.n	800b63c <_printf_float+0x370>
 800b5cc:	f04f 0b00 	mov.w	fp, #0
 800b5d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b5d4:	f104 021a 	add.w	r2, r4, #26
 800b5d8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b5da:	9305      	str	r3, [sp, #20]
 800b5dc:	eba3 0309 	sub.w	r3, r3, r9
 800b5e0:	455b      	cmp	r3, fp
 800b5e2:	dc33      	bgt.n	800b64c <_printf_float+0x380>
 800b5e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b5e8:	429a      	cmp	r2, r3
 800b5ea:	db3b      	blt.n	800b664 <_printf_float+0x398>
 800b5ec:	6823      	ldr	r3, [r4, #0]
 800b5ee:	07da      	lsls	r2, r3, #31
 800b5f0:	d438      	bmi.n	800b664 <_printf_float+0x398>
 800b5f2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b5f6:	eba2 0903 	sub.w	r9, r2, r3
 800b5fa:	9b05      	ldr	r3, [sp, #20]
 800b5fc:	1ad2      	subs	r2, r2, r3
 800b5fe:	4591      	cmp	r9, r2
 800b600:	bfa8      	it	ge
 800b602:	4691      	movge	r9, r2
 800b604:	f1b9 0f00 	cmp.w	r9, #0
 800b608:	dc35      	bgt.n	800b676 <_printf_float+0x3aa>
 800b60a:	f04f 0800 	mov.w	r8, #0
 800b60e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b612:	f104 0a1a 	add.w	sl, r4, #26
 800b616:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b61a:	1a9b      	subs	r3, r3, r2
 800b61c:	eba3 0309 	sub.w	r3, r3, r9
 800b620:	4543      	cmp	r3, r8
 800b622:	f77f af79 	ble.w	800b518 <_printf_float+0x24c>
 800b626:	2301      	movs	r3, #1
 800b628:	4652      	mov	r2, sl
 800b62a:	4631      	mov	r1, r6
 800b62c:	4628      	mov	r0, r5
 800b62e:	47b8      	blx	r7
 800b630:	3001      	adds	r0, #1
 800b632:	f43f aeaa 	beq.w	800b38a <_printf_float+0xbe>
 800b636:	f108 0801 	add.w	r8, r8, #1
 800b63a:	e7ec      	b.n	800b616 <_printf_float+0x34a>
 800b63c:	4613      	mov	r3, r2
 800b63e:	4631      	mov	r1, r6
 800b640:	4642      	mov	r2, r8
 800b642:	4628      	mov	r0, r5
 800b644:	47b8      	blx	r7
 800b646:	3001      	adds	r0, #1
 800b648:	d1c0      	bne.n	800b5cc <_printf_float+0x300>
 800b64a:	e69e      	b.n	800b38a <_printf_float+0xbe>
 800b64c:	2301      	movs	r3, #1
 800b64e:	4631      	mov	r1, r6
 800b650:	4628      	mov	r0, r5
 800b652:	9205      	str	r2, [sp, #20]
 800b654:	47b8      	blx	r7
 800b656:	3001      	adds	r0, #1
 800b658:	f43f ae97 	beq.w	800b38a <_printf_float+0xbe>
 800b65c:	9a05      	ldr	r2, [sp, #20]
 800b65e:	f10b 0b01 	add.w	fp, fp, #1
 800b662:	e7b9      	b.n	800b5d8 <_printf_float+0x30c>
 800b664:	ee18 3a10 	vmov	r3, s16
 800b668:	4652      	mov	r2, sl
 800b66a:	4631      	mov	r1, r6
 800b66c:	4628      	mov	r0, r5
 800b66e:	47b8      	blx	r7
 800b670:	3001      	adds	r0, #1
 800b672:	d1be      	bne.n	800b5f2 <_printf_float+0x326>
 800b674:	e689      	b.n	800b38a <_printf_float+0xbe>
 800b676:	9a05      	ldr	r2, [sp, #20]
 800b678:	464b      	mov	r3, r9
 800b67a:	4442      	add	r2, r8
 800b67c:	4631      	mov	r1, r6
 800b67e:	4628      	mov	r0, r5
 800b680:	47b8      	blx	r7
 800b682:	3001      	adds	r0, #1
 800b684:	d1c1      	bne.n	800b60a <_printf_float+0x33e>
 800b686:	e680      	b.n	800b38a <_printf_float+0xbe>
 800b688:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b68a:	2a01      	cmp	r2, #1
 800b68c:	dc01      	bgt.n	800b692 <_printf_float+0x3c6>
 800b68e:	07db      	lsls	r3, r3, #31
 800b690:	d53a      	bpl.n	800b708 <_printf_float+0x43c>
 800b692:	2301      	movs	r3, #1
 800b694:	4642      	mov	r2, r8
 800b696:	4631      	mov	r1, r6
 800b698:	4628      	mov	r0, r5
 800b69a:	47b8      	blx	r7
 800b69c:	3001      	adds	r0, #1
 800b69e:	f43f ae74 	beq.w	800b38a <_printf_float+0xbe>
 800b6a2:	ee18 3a10 	vmov	r3, s16
 800b6a6:	4652      	mov	r2, sl
 800b6a8:	4631      	mov	r1, r6
 800b6aa:	4628      	mov	r0, r5
 800b6ac:	47b8      	blx	r7
 800b6ae:	3001      	adds	r0, #1
 800b6b0:	f43f ae6b 	beq.w	800b38a <_printf_float+0xbe>
 800b6b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b6c0:	f7f5 fa22 	bl	8000b08 <__aeabi_dcmpeq>
 800b6c4:	b9d8      	cbnz	r0, 800b6fe <_printf_float+0x432>
 800b6c6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800b6ca:	f108 0201 	add.w	r2, r8, #1
 800b6ce:	4631      	mov	r1, r6
 800b6d0:	4628      	mov	r0, r5
 800b6d2:	47b8      	blx	r7
 800b6d4:	3001      	adds	r0, #1
 800b6d6:	d10e      	bne.n	800b6f6 <_printf_float+0x42a>
 800b6d8:	e657      	b.n	800b38a <_printf_float+0xbe>
 800b6da:	2301      	movs	r3, #1
 800b6dc:	4652      	mov	r2, sl
 800b6de:	4631      	mov	r1, r6
 800b6e0:	4628      	mov	r0, r5
 800b6e2:	47b8      	blx	r7
 800b6e4:	3001      	adds	r0, #1
 800b6e6:	f43f ae50 	beq.w	800b38a <_printf_float+0xbe>
 800b6ea:	f108 0801 	add.w	r8, r8, #1
 800b6ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6f0:	3b01      	subs	r3, #1
 800b6f2:	4543      	cmp	r3, r8
 800b6f4:	dcf1      	bgt.n	800b6da <_printf_float+0x40e>
 800b6f6:	464b      	mov	r3, r9
 800b6f8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b6fc:	e6da      	b.n	800b4b4 <_printf_float+0x1e8>
 800b6fe:	f04f 0800 	mov.w	r8, #0
 800b702:	f104 0a1a 	add.w	sl, r4, #26
 800b706:	e7f2      	b.n	800b6ee <_printf_float+0x422>
 800b708:	2301      	movs	r3, #1
 800b70a:	4642      	mov	r2, r8
 800b70c:	e7df      	b.n	800b6ce <_printf_float+0x402>
 800b70e:	2301      	movs	r3, #1
 800b710:	464a      	mov	r2, r9
 800b712:	4631      	mov	r1, r6
 800b714:	4628      	mov	r0, r5
 800b716:	47b8      	blx	r7
 800b718:	3001      	adds	r0, #1
 800b71a:	f43f ae36 	beq.w	800b38a <_printf_float+0xbe>
 800b71e:	f108 0801 	add.w	r8, r8, #1
 800b722:	68e3      	ldr	r3, [r4, #12]
 800b724:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b726:	1a5b      	subs	r3, r3, r1
 800b728:	4543      	cmp	r3, r8
 800b72a:	dcf0      	bgt.n	800b70e <_printf_float+0x442>
 800b72c:	e6f8      	b.n	800b520 <_printf_float+0x254>
 800b72e:	f04f 0800 	mov.w	r8, #0
 800b732:	f104 0919 	add.w	r9, r4, #25
 800b736:	e7f4      	b.n	800b722 <_printf_float+0x456>

0800b738 <_printf_common>:
 800b738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b73c:	4616      	mov	r6, r2
 800b73e:	4699      	mov	r9, r3
 800b740:	688a      	ldr	r2, [r1, #8]
 800b742:	690b      	ldr	r3, [r1, #16]
 800b744:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b748:	4293      	cmp	r3, r2
 800b74a:	bfb8      	it	lt
 800b74c:	4613      	movlt	r3, r2
 800b74e:	6033      	str	r3, [r6, #0]
 800b750:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b754:	4607      	mov	r7, r0
 800b756:	460c      	mov	r4, r1
 800b758:	b10a      	cbz	r2, 800b75e <_printf_common+0x26>
 800b75a:	3301      	adds	r3, #1
 800b75c:	6033      	str	r3, [r6, #0]
 800b75e:	6823      	ldr	r3, [r4, #0]
 800b760:	0699      	lsls	r1, r3, #26
 800b762:	bf42      	ittt	mi
 800b764:	6833      	ldrmi	r3, [r6, #0]
 800b766:	3302      	addmi	r3, #2
 800b768:	6033      	strmi	r3, [r6, #0]
 800b76a:	6825      	ldr	r5, [r4, #0]
 800b76c:	f015 0506 	ands.w	r5, r5, #6
 800b770:	d106      	bne.n	800b780 <_printf_common+0x48>
 800b772:	f104 0a19 	add.w	sl, r4, #25
 800b776:	68e3      	ldr	r3, [r4, #12]
 800b778:	6832      	ldr	r2, [r6, #0]
 800b77a:	1a9b      	subs	r3, r3, r2
 800b77c:	42ab      	cmp	r3, r5
 800b77e:	dc26      	bgt.n	800b7ce <_printf_common+0x96>
 800b780:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b784:	1e13      	subs	r3, r2, #0
 800b786:	6822      	ldr	r2, [r4, #0]
 800b788:	bf18      	it	ne
 800b78a:	2301      	movne	r3, #1
 800b78c:	0692      	lsls	r2, r2, #26
 800b78e:	d42b      	bmi.n	800b7e8 <_printf_common+0xb0>
 800b790:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b794:	4649      	mov	r1, r9
 800b796:	4638      	mov	r0, r7
 800b798:	47c0      	blx	r8
 800b79a:	3001      	adds	r0, #1
 800b79c:	d01e      	beq.n	800b7dc <_printf_common+0xa4>
 800b79e:	6823      	ldr	r3, [r4, #0]
 800b7a0:	6922      	ldr	r2, [r4, #16]
 800b7a2:	f003 0306 	and.w	r3, r3, #6
 800b7a6:	2b04      	cmp	r3, #4
 800b7a8:	bf02      	ittt	eq
 800b7aa:	68e5      	ldreq	r5, [r4, #12]
 800b7ac:	6833      	ldreq	r3, [r6, #0]
 800b7ae:	1aed      	subeq	r5, r5, r3
 800b7b0:	68a3      	ldr	r3, [r4, #8]
 800b7b2:	bf0c      	ite	eq
 800b7b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b7b8:	2500      	movne	r5, #0
 800b7ba:	4293      	cmp	r3, r2
 800b7bc:	bfc4      	itt	gt
 800b7be:	1a9b      	subgt	r3, r3, r2
 800b7c0:	18ed      	addgt	r5, r5, r3
 800b7c2:	2600      	movs	r6, #0
 800b7c4:	341a      	adds	r4, #26
 800b7c6:	42b5      	cmp	r5, r6
 800b7c8:	d11a      	bne.n	800b800 <_printf_common+0xc8>
 800b7ca:	2000      	movs	r0, #0
 800b7cc:	e008      	b.n	800b7e0 <_printf_common+0xa8>
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	4652      	mov	r2, sl
 800b7d2:	4649      	mov	r1, r9
 800b7d4:	4638      	mov	r0, r7
 800b7d6:	47c0      	blx	r8
 800b7d8:	3001      	adds	r0, #1
 800b7da:	d103      	bne.n	800b7e4 <_printf_common+0xac>
 800b7dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b7e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7e4:	3501      	adds	r5, #1
 800b7e6:	e7c6      	b.n	800b776 <_printf_common+0x3e>
 800b7e8:	18e1      	adds	r1, r4, r3
 800b7ea:	1c5a      	adds	r2, r3, #1
 800b7ec:	2030      	movs	r0, #48	; 0x30
 800b7ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b7f2:	4422      	add	r2, r4
 800b7f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b7f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b7fc:	3302      	adds	r3, #2
 800b7fe:	e7c7      	b.n	800b790 <_printf_common+0x58>
 800b800:	2301      	movs	r3, #1
 800b802:	4622      	mov	r2, r4
 800b804:	4649      	mov	r1, r9
 800b806:	4638      	mov	r0, r7
 800b808:	47c0      	blx	r8
 800b80a:	3001      	adds	r0, #1
 800b80c:	d0e6      	beq.n	800b7dc <_printf_common+0xa4>
 800b80e:	3601      	adds	r6, #1
 800b810:	e7d9      	b.n	800b7c6 <_printf_common+0x8e>
	...

0800b814 <_printf_i>:
 800b814:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b818:	7e0f      	ldrb	r7, [r1, #24]
 800b81a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b81c:	2f78      	cmp	r7, #120	; 0x78
 800b81e:	4691      	mov	r9, r2
 800b820:	4680      	mov	r8, r0
 800b822:	460c      	mov	r4, r1
 800b824:	469a      	mov	sl, r3
 800b826:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b82a:	d807      	bhi.n	800b83c <_printf_i+0x28>
 800b82c:	2f62      	cmp	r7, #98	; 0x62
 800b82e:	d80a      	bhi.n	800b846 <_printf_i+0x32>
 800b830:	2f00      	cmp	r7, #0
 800b832:	f000 80d4 	beq.w	800b9de <_printf_i+0x1ca>
 800b836:	2f58      	cmp	r7, #88	; 0x58
 800b838:	f000 80c0 	beq.w	800b9bc <_printf_i+0x1a8>
 800b83c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b840:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b844:	e03a      	b.n	800b8bc <_printf_i+0xa8>
 800b846:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b84a:	2b15      	cmp	r3, #21
 800b84c:	d8f6      	bhi.n	800b83c <_printf_i+0x28>
 800b84e:	a101      	add	r1, pc, #4	; (adr r1, 800b854 <_printf_i+0x40>)
 800b850:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b854:	0800b8ad 	.word	0x0800b8ad
 800b858:	0800b8c1 	.word	0x0800b8c1
 800b85c:	0800b83d 	.word	0x0800b83d
 800b860:	0800b83d 	.word	0x0800b83d
 800b864:	0800b83d 	.word	0x0800b83d
 800b868:	0800b83d 	.word	0x0800b83d
 800b86c:	0800b8c1 	.word	0x0800b8c1
 800b870:	0800b83d 	.word	0x0800b83d
 800b874:	0800b83d 	.word	0x0800b83d
 800b878:	0800b83d 	.word	0x0800b83d
 800b87c:	0800b83d 	.word	0x0800b83d
 800b880:	0800b9c5 	.word	0x0800b9c5
 800b884:	0800b8ed 	.word	0x0800b8ed
 800b888:	0800b97f 	.word	0x0800b97f
 800b88c:	0800b83d 	.word	0x0800b83d
 800b890:	0800b83d 	.word	0x0800b83d
 800b894:	0800b9e7 	.word	0x0800b9e7
 800b898:	0800b83d 	.word	0x0800b83d
 800b89c:	0800b8ed 	.word	0x0800b8ed
 800b8a0:	0800b83d 	.word	0x0800b83d
 800b8a4:	0800b83d 	.word	0x0800b83d
 800b8a8:	0800b987 	.word	0x0800b987
 800b8ac:	682b      	ldr	r3, [r5, #0]
 800b8ae:	1d1a      	adds	r2, r3, #4
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	602a      	str	r2, [r5, #0]
 800b8b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b8b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b8bc:	2301      	movs	r3, #1
 800b8be:	e09f      	b.n	800ba00 <_printf_i+0x1ec>
 800b8c0:	6820      	ldr	r0, [r4, #0]
 800b8c2:	682b      	ldr	r3, [r5, #0]
 800b8c4:	0607      	lsls	r7, r0, #24
 800b8c6:	f103 0104 	add.w	r1, r3, #4
 800b8ca:	6029      	str	r1, [r5, #0]
 800b8cc:	d501      	bpl.n	800b8d2 <_printf_i+0xbe>
 800b8ce:	681e      	ldr	r6, [r3, #0]
 800b8d0:	e003      	b.n	800b8da <_printf_i+0xc6>
 800b8d2:	0646      	lsls	r6, r0, #25
 800b8d4:	d5fb      	bpl.n	800b8ce <_printf_i+0xba>
 800b8d6:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b8da:	2e00      	cmp	r6, #0
 800b8dc:	da03      	bge.n	800b8e6 <_printf_i+0xd2>
 800b8de:	232d      	movs	r3, #45	; 0x2d
 800b8e0:	4276      	negs	r6, r6
 800b8e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b8e6:	485a      	ldr	r0, [pc, #360]	; (800ba50 <_printf_i+0x23c>)
 800b8e8:	230a      	movs	r3, #10
 800b8ea:	e012      	b.n	800b912 <_printf_i+0xfe>
 800b8ec:	682b      	ldr	r3, [r5, #0]
 800b8ee:	6820      	ldr	r0, [r4, #0]
 800b8f0:	1d19      	adds	r1, r3, #4
 800b8f2:	6029      	str	r1, [r5, #0]
 800b8f4:	0605      	lsls	r5, r0, #24
 800b8f6:	d501      	bpl.n	800b8fc <_printf_i+0xe8>
 800b8f8:	681e      	ldr	r6, [r3, #0]
 800b8fa:	e002      	b.n	800b902 <_printf_i+0xee>
 800b8fc:	0641      	lsls	r1, r0, #25
 800b8fe:	d5fb      	bpl.n	800b8f8 <_printf_i+0xe4>
 800b900:	881e      	ldrh	r6, [r3, #0]
 800b902:	4853      	ldr	r0, [pc, #332]	; (800ba50 <_printf_i+0x23c>)
 800b904:	2f6f      	cmp	r7, #111	; 0x6f
 800b906:	bf0c      	ite	eq
 800b908:	2308      	moveq	r3, #8
 800b90a:	230a      	movne	r3, #10
 800b90c:	2100      	movs	r1, #0
 800b90e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b912:	6865      	ldr	r5, [r4, #4]
 800b914:	60a5      	str	r5, [r4, #8]
 800b916:	2d00      	cmp	r5, #0
 800b918:	bfa2      	ittt	ge
 800b91a:	6821      	ldrge	r1, [r4, #0]
 800b91c:	f021 0104 	bicge.w	r1, r1, #4
 800b920:	6021      	strge	r1, [r4, #0]
 800b922:	b90e      	cbnz	r6, 800b928 <_printf_i+0x114>
 800b924:	2d00      	cmp	r5, #0
 800b926:	d04b      	beq.n	800b9c0 <_printf_i+0x1ac>
 800b928:	4615      	mov	r5, r2
 800b92a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b92e:	fb03 6711 	mls	r7, r3, r1, r6
 800b932:	5dc7      	ldrb	r7, [r0, r7]
 800b934:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b938:	4637      	mov	r7, r6
 800b93a:	42bb      	cmp	r3, r7
 800b93c:	460e      	mov	r6, r1
 800b93e:	d9f4      	bls.n	800b92a <_printf_i+0x116>
 800b940:	2b08      	cmp	r3, #8
 800b942:	d10b      	bne.n	800b95c <_printf_i+0x148>
 800b944:	6823      	ldr	r3, [r4, #0]
 800b946:	07de      	lsls	r6, r3, #31
 800b948:	d508      	bpl.n	800b95c <_printf_i+0x148>
 800b94a:	6923      	ldr	r3, [r4, #16]
 800b94c:	6861      	ldr	r1, [r4, #4]
 800b94e:	4299      	cmp	r1, r3
 800b950:	bfde      	ittt	le
 800b952:	2330      	movle	r3, #48	; 0x30
 800b954:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b958:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b95c:	1b52      	subs	r2, r2, r5
 800b95e:	6122      	str	r2, [r4, #16]
 800b960:	f8cd a000 	str.w	sl, [sp]
 800b964:	464b      	mov	r3, r9
 800b966:	aa03      	add	r2, sp, #12
 800b968:	4621      	mov	r1, r4
 800b96a:	4640      	mov	r0, r8
 800b96c:	f7ff fee4 	bl	800b738 <_printf_common>
 800b970:	3001      	adds	r0, #1
 800b972:	d14a      	bne.n	800ba0a <_printf_i+0x1f6>
 800b974:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b978:	b004      	add	sp, #16
 800b97a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b97e:	6823      	ldr	r3, [r4, #0]
 800b980:	f043 0320 	orr.w	r3, r3, #32
 800b984:	6023      	str	r3, [r4, #0]
 800b986:	4833      	ldr	r0, [pc, #204]	; (800ba54 <_printf_i+0x240>)
 800b988:	2778      	movs	r7, #120	; 0x78
 800b98a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b98e:	6823      	ldr	r3, [r4, #0]
 800b990:	6829      	ldr	r1, [r5, #0]
 800b992:	061f      	lsls	r7, r3, #24
 800b994:	f851 6b04 	ldr.w	r6, [r1], #4
 800b998:	d402      	bmi.n	800b9a0 <_printf_i+0x18c>
 800b99a:	065f      	lsls	r7, r3, #25
 800b99c:	bf48      	it	mi
 800b99e:	b2b6      	uxthmi	r6, r6
 800b9a0:	07df      	lsls	r7, r3, #31
 800b9a2:	bf48      	it	mi
 800b9a4:	f043 0320 	orrmi.w	r3, r3, #32
 800b9a8:	6029      	str	r1, [r5, #0]
 800b9aa:	bf48      	it	mi
 800b9ac:	6023      	strmi	r3, [r4, #0]
 800b9ae:	b91e      	cbnz	r6, 800b9b8 <_printf_i+0x1a4>
 800b9b0:	6823      	ldr	r3, [r4, #0]
 800b9b2:	f023 0320 	bic.w	r3, r3, #32
 800b9b6:	6023      	str	r3, [r4, #0]
 800b9b8:	2310      	movs	r3, #16
 800b9ba:	e7a7      	b.n	800b90c <_printf_i+0xf8>
 800b9bc:	4824      	ldr	r0, [pc, #144]	; (800ba50 <_printf_i+0x23c>)
 800b9be:	e7e4      	b.n	800b98a <_printf_i+0x176>
 800b9c0:	4615      	mov	r5, r2
 800b9c2:	e7bd      	b.n	800b940 <_printf_i+0x12c>
 800b9c4:	682b      	ldr	r3, [r5, #0]
 800b9c6:	6826      	ldr	r6, [r4, #0]
 800b9c8:	6961      	ldr	r1, [r4, #20]
 800b9ca:	1d18      	adds	r0, r3, #4
 800b9cc:	6028      	str	r0, [r5, #0]
 800b9ce:	0635      	lsls	r5, r6, #24
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	d501      	bpl.n	800b9d8 <_printf_i+0x1c4>
 800b9d4:	6019      	str	r1, [r3, #0]
 800b9d6:	e002      	b.n	800b9de <_printf_i+0x1ca>
 800b9d8:	0670      	lsls	r0, r6, #25
 800b9da:	d5fb      	bpl.n	800b9d4 <_printf_i+0x1c0>
 800b9dc:	8019      	strh	r1, [r3, #0]
 800b9de:	2300      	movs	r3, #0
 800b9e0:	6123      	str	r3, [r4, #16]
 800b9e2:	4615      	mov	r5, r2
 800b9e4:	e7bc      	b.n	800b960 <_printf_i+0x14c>
 800b9e6:	682b      	ldr	r3, [r5, #0]
 800b9e8:	1d1a      	adds	r2, r3, #4
 800b9ea:	602a      	str	r2, [r5, #0]
 800b9ec:	681d      	ldr	r5, [r3, #0]
 800b9ee:	6862      	ldr	r2, [r4, #4]
 800b9f0:	2100      	movs	r1, #0
 800b9f2:	4628      	mov	r0, r5
 800b9f4:	f7f4 fc0c 	bl	8000210 <memchr>
 800b9f8:	b108      	cbz	r0, 800b9fe <_printf_i+0x1ea>
 800b9fa:	1b40      	subs	r0, r0, r5
 800b9fc:	6060      	str	r0, [r4, #4]
 800b9fe:	6863      	ldr	r3, [r4, #4]
 800ba00:	6123      	str	r3, [r4, #16]
 800ba02:	2300      	movs	r3, #0
 800ba04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba08:	e7aa      	b.n	800b960 <_printf_i+0x14c>
 800ba0a:	6923      	ldr	r3, [r4, #16]
 800ba0c:	462a      	mov	r2, r5
 800ba0e:	4649      	mov	r1, r9
 800ba10:	4640      	mov	r0, r8
 800ba12:	47d0      	blx	sl
 800ba14:	3001      	adds	r0, #1
 800ba16:	d0ad      	beq.n	800b974 <_printf_i+0x160>
 800ba18:	6823      	ldr	r3, [r4, #0]
 800ba1a:	079b      	lsls	r3, r3, #30
 800ba1c:	d413      	bmi.n	800ba46 <_printf_i+0x232>
 800ba1e:	68e0      	ldr	r0, [r4, #12]
 800ba20:	9b03      	ldr	r3, [sp, #12]
 800ba22:	4298      	cmp	r0, r3
 800ba24:	bfb8      	it	lt
 800ba26:	4618      	movlt	r0, r3
 800ba28:	e7a6      	b.n	800b978 <_printf_i+0x164>
 800ba2a:	2301      	movs	r3, #1
 800ba2c:	4632      	mov	r2, r6
 800ba2e:	4649      	mov	r1, r9
 800ba30:	4640      	mov	r0, r8
 800ba32:	47d0      	blx	sl
 800ba34:	3001      	adds	r0, #1
 800ba36:	d09d      	beq.n	800b974 <_printf_i+0x160>
 800ba38:	3501      	adds	r5, #1
 800ba3a:	68e3      	ldr	r3, [r4, #12]
 800ba3c:	9903      	ldr	r1, [sp, #12]
 800ba3e:	1a5b      	subs	r3, r3, r1
 800ba40:	42ab      	cmp	r3, r5
 800ba42:	dcf2      	bgt.n	800ba2a <_printf_i+0x216>
 800ba44:	e7eb      	b.n	800ba1e <_printf_i+0x20a>
 800ba46:	2500      	movs	r5, #0
 800ba48:	f104 0619 	add.w	r6, r4, #25
 800ba4c:	e7f5      	b.n	800ba3a <_printf_i+0x226>
 800ba4e:	bf00      	nop
 800ba50:	080138e8 	.word	0x080138e8
 800ba54:	080138f9 	.word	0x080138f9

0800ba58 <sniprintf>:
 800ba58:	b40c      	push	{r2, r3}
 800ba5a:	b530      	push	{r4, r5, lr}
 800ba5c:	4b17      	ldr	r3, [pc, #92]	; (800babc <sniprintf+0x64>)
 800ba5e:	1e0c      	subs	r4, r1, #0
 800ba60:	681d      	ldr	r5, [r3, #0]
 800ba62:	b09d      	sub	sp, #116	; 0x74
 800ba64:	da08      	bge.n	800ba78 <sniprintf+0x20>
 800ba66:	238b      	movs	r3, #139	; 0x8b
 800ba68:	602b      	str	r3, [r5, #0]
 800ba6a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ba6e:	b01d      	add	sp, #116	; 0x74
 800ba70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ba74:	b002      	add	sp, #8
 800ba76:	4770      	bx	lr
 800ba78:	f44f 7302 	mov.w	r3, #520	; 0x208
 800ba7c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ba80:	bf14      	ite	ne
 800ba82:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800ba86:	4623      	moveq	r3, r4
 800ba88:	9304      	str	r3, [sp, #16]
 800ba8a:	9307      	str	r3, [sp, #28]
 800ba8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ba90:	9002      	str	r0, [sp, #8]
 800ba92:	9006      	str	r0, [sp, #24]
 800ba94:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ba98:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ba9a:	ab21      	add	r3, sp, #132	; 0x84
 800ba9c:	a902      	add	r1, sp, #8
 800ba9e:	4628      	mov	r0, r5
 800baa0:	9301      	str	r3, [sp, #4]
 800baa2:	f001 f96d 	bl	800cd80 <_svfiprintf_r>
 800baa6:	1c43      	adds	r3, r0, #1
 800baa8:	bfbc      	itt	lt
 800baaa:	238b      	movlt	r3, #139	; 0x8b
 800baac:	602b      	strlt	r3, [r5, #0]
 800baae:	2c00      	cmp	r4, #0
 800bab0:	d0dd      	beq.n	800ba6e <sniprintf+0x16>
 800bab2:	9b02      	ldr	r3, [sp, #8]
 800bab4:	2200      	movs	r2, #0
 800bab6:	701a      	strb	r2, [r3, #0]
 800bab8:	e7d9      	b.n	800ba6e <sniprintf+0x16>
 800baba:	bf00      	nop
 800babc:	2000009c 	.word	0x2000009c

0800bac0 <siprintf>:
 800bac0:	b40e      	push	{r1, r2, r3}
 800bac2:	b500      	push	{lr}
 800bac4:	b09c      	sub	sp, #112	; 0x70
 800bac6:	ab1d      	add	r3, sp, #116	; 0x74
 800bac8:	9002      	str	r0, [sp, #8]
 800baca:	9006      	str	r0, [sp, #24]
 800bacc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bad0:	4809      	ldr	r0, [pc, #36]	; (800baf8 <siprintf+0x38>)
 800bad2:	9107      	str	r1, [sp, #28]
 800bad4:	9104      	str	r1, [sp, #16]
 800bad6:	4909      	ldr	r1, [pc, #36]	; (800bafc <siprintf+0x3c>)
 800bad8:	f853 2b04 	ldr.w	r2, [r3], #4
 800badc:	9105      	str	r1, [sp, #20]
 800bade:	6800      	ldr	r0, [r0, #0]
 800bae0:	9301      	str	r3, [sp, #4]
 800bae2:	a902      	add	r1, sp, #8
 800bae4:	f001 f94c 	bl	800cd80 <_svfiprintf_r>
 800bae8:	9b02      	ldr	r3, [sp, #8]
 800baea:	2200      	movs	r2, #0
 800baec:	701a      	strb	r2, [r3, #0]
 800baee:	b01c      	add	sp, #112	; 0x70
 800baf0:	f85d eb04 	ldr.w	lr, [sp], #4
 800baf4:	b003      	add	sp, #12
 800baf6:	4770      	bx	lr
 800baf8:	2000009c 	.word	0x2000009c
 800bafc:	ffff0208 	.word	0xffff0208

0800bb00 <siscanf>:
 800bb00:	b40e      	push	{r1, r2, r3}
 800bb02:	b510      	push	{r4, lr}
 800bb04:	b09f      	sub	sp, #124	; 0x7c
 800bb06:	ac21      	add	r4, sp, #132	; 0x84
 800bb08:	f44f 7101 	mov.w	r1, #516	; 0x204
 800bb0c:	f854 2b04 	ldr.w	r2, [r4], #4
 800bb10:	9201      	str	r2, [sp, #4]
 800bb12:	f8ad 101c 	strh.w	r1, [sp, #28]
 800bb16:	9004      	str	r0, [sp, #16]
 800bb18:	9008      	str	r0, [sp, #32]
 800bb1a:	f7f4 fbc9 	bl	80002b0 <strlen>
 800bb1e:	4b0c      	ldr	r3, [pc, #48]	; (800bb50 <siscanf+0x50>)
 800bb20:	9005      	str	r0, [sp, #20]
 800bb22:	9009      	str	r0, [sp, #36]	; 0x24
 800bb24:	930d      	str	r3, [sp, #52]	; 0x34
 800bb26:	480b      	ldr	r0, [pc, #44]	; (800bb54 <siscanf+0x54>)
 800bb28:	9a01      	ldr	r2, [sp, #4]
 800bb2a:	6800      	ldr	r0, [r0, #0]
 800bb2c:	9403      	str	r4, [sp, #12]
 800bb2e:	2300      	movs	r3, #0
 800bb30:	9311      	str	r3, [sp, #68]	; 0x44
 800bb32:	9316      	str	r3, [sp, #88]	; 0x58
 800bb34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bb38:	f8ad 301e 	strh.w	r3, [sp, #30]
 800bb3c:	a904      	add	r1, sp, #16
 800bb3e:	4623      	mov	r3, r4
 800bb40:	f001 fa76 	bl	800d030 <__ssvfiscanf_r>
 800bb44:	b01f      	add	sp, #124	; 0x7c
 800bb46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb4a:	b003      	add	sp, #12
 800bb4c:	4770      	bx	lr
 800bb4e:	bf00      	nop
 800bb50:	0800bb7b 	.word	0x0800bb7b
 800bb54:	2000009c 	.word	0x2000009c

0800bb58 <__sread>:
 800bb58:	b510      	push	{r4, lr}
 800bb5a:	460c      	mov	r4, r1
 800bb5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb60:	f000 f97c 	bl	800be5c <_read_r>
 800bb64:	2800      	cmp	r0, #0
 800bb66:	bfab      	itete	ge
 800bb68:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bb6a:	89a3      	ldrhlt	r3, [r4, #12]
 800bb6c:	181b      	addge	r3, r3, r0
 800bb6e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bb72:	bfac      	ite	ge
 800bb74:	6563      	strge	r3, [r4, #84]	; 0x54
 800bb76:	81a3      	strhlt	r3, [r4, #12]
 800bb78:	bd10      	pop	{r4, pc}

0800bb7a <__seofread>:
 800bb7a:	2000      	movs	r0, #0
 800bb7c:	4770      	bx	lr

0800bb7e <__swrite>:
 800bb7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb82:	461f      	mov	r7, r3
 800bb84:	898b      	ldrh	r3, [r1, #12]
 800bb86:	05db      	lsls	r3, r3, #23
 800bb88:	4605      	mov	r5, r0
 800bb8a:	460c      	mov	r4, r1
 800bb8c:	4616      	mov	r6, r2
 800bb8e:	d505      	bpl.n	800bb9c <__swrite+0x1e>
 800bb90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb94:	2302      	movs	r3, #2
 800bb96:	2200      	movs	r2, #0
 800bb98:	f000 f94e 	bl	800be38 <_lseek_r>
 800bb9c:	89a3      	ldrh	r3, [r4, #12]
 800bb9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bba2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bba6:	81a3      	strh	r3, [r4, #12]
 800bba8:	4632      	mov	r2, r6
 800bbaa:	463b      	mov	r3, r7
 800bbac:	4628      	mov	r0, r5
 800bbae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbb2:	f000 b965 	b.w	800be80 <_write_r>

0800bbb6 <__sseek>:
 800bbb6:	b510      	push	{r4, lr}
 800bbb8:	460c      	mov	r4, r1
 800bbba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbbe:	f000 f93b 	bl	800be38 <_lseek_r>
 800bbc2:	1c43      	adds	r3, r0, #1
 800bbc4:	89a3      	ldrh	r3, [r4, #12]
 800bbc6:	bf15      	itete	ne
 800bbc8:	6560      	strne	r0, [r4, #84]	; 0x54
 800bbca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bbce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bbd2:	81a3      	strheq	r3, [r4, #12]
 800bbd4:	bf18      	it	ne
 800bbd6:	81a3      	strhne	r3, [r4, #12]
 800bbd8:	bd10      	pop	{r4, pc}

0800bbda <__sclose>:
 800bbda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbde:	f000 b91b 	b.w	800be18 <_close_r>
	...

0800bbe4 <std>:
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	b510      	push	{r4, lr}
 800bbe8:	4604      	mov	r4, r0
 800bbea:	e9c0 3300 	strd	r3, r3, [r0]
 800bbee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bbf2:	6083      	str	r3, [r0, #8]
 800bbf4:	8181      	strh	r1, [r0, #12]
 800bbf6:	6643      	str	r3, [r0, #100]	; 0x64
 800bbf8:	81c2      	strh	r2, [r0, #14]
 800bbfa:	6183      	str	r3, [r0, #24]
 800bbfc:	4619      	mov	r1, r3
 800bbfe:	2208      	movs	r2, #8
 800bc00:	305c      	adds	r0, #92	; 0x5c
 800bc02:	f000 f8fd 	bl	800be00 <memset>
 800bc06:	4b0d      	ldr	r3, [pc, #52]	; (800bc3c <std+0x58>)
 800bc08:	6263      	str	r3, [r4, #36]	; 0x24
 800bc0a:	4b0d      	ldr	r3, [pc, #52]	; (800bc40 <std+0x5c>)
 800bc0c:	62a3      	str	r3, [r4, #40]	; 0x28
 800bc0e:	4b0d      	ldr	r3, [pc, #52]	; (800bc44 <std+0x60>)
 800bc10:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bc12:	4b0d      	ldr	r3, [pc, #52]	; (800bc48 <std+0x64>)
 800bc14:	6323      	str	r3, [r4, #48]	; 0x30
 800bc16:	4b0d      	ldr	r3, [pc, #52]	; (800bc4c <std+0x68>)
 800bc18:	6224      	str	r4, [r4, #32]
 800bc1a:	429c      	cmp	r4, r3
 800bc1c:	d006      	beq.n	800bc2c <std+0x48>
 800bc1e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800bc22:	4294      	cmp	r4, r2
 800bc24:	d002      	beq.n	800bc2c <std+0x48>
 800bc26:	33d0      	adds	r3, #208	; 0xd0
 800bc28:	429c      	cmp	r4, r3
 800bc2a:	d105      	bne.n	800bc38 <std+0x54>
 800bc2c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bc30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc34:	f000 b960 	b.w	800bef8 <__retarget_lock_init_recursive>
 800bc38:	bd10      	pop	{r4, pc}
 800bc3a:	bf00      	nop
 800bc3c:	0800bb59 	.word	0x0800bb59
 800bc40:	0800bb7f 	.word	0x0800bb7f
 800bc44:	0800bbb7 	.word	0x0800bbb7
 800bc48:	0800bbdb 	.word	0x0800bbdb
 800bc4c:	200091e8 	.word	0x200091e8

0800bc50 <stdio_exit_handler>:
 800bc50:	4a02      	ldr	r2, [pc, #8]	; (800bc5c <stdio_exit_handler+0xc>)
 800bc52:	4903      	ldr	r1, [pc, #12]	; (800bc60 <stdio_exit_handler+0x10>)
 800bc54:	4803      	ldr	r0, [pc, #12]	; (800bc64 <stdio_exit_handler+0x14>)
 800bc56:	f000 b869 	b.w	800bd2c <_fwalk_sglue>
 800bc5a:	bf00      	nop
 800bc5c:	20000044 	.word	0x20000044
 800bc60:	0800db15 	.word	0x0800db15
 800bc64:	20000050 	.word	0x20000050

0800bc68 <cleanup_stdio>:
 800bc68:	6841      	ldr	r1, [r0, #4]
 800bc6a:	4b0c      	ldr	r3, [pc, #48]	; (800bc9c <cleanup_stdio+0x34>)
 800bc6c:	4299      	cmp	r1, r3
 800bc6e:	b510      	push	{r4, lr}
 800bc70:	4604      	mov	r4, r0
 800bc72:	d001      	beq.n	800bc78 <cleanup_stdio+0x10>
 800bc74:	f001 ff4e 	bl	800db14 <_fflush_r>
 800bc78:	68a1      	ldr	r1, [r4, #8]
 800bc7a:	4b09      	ldr	r3, [pc, #36]	; (800bca0 <cleanup_stdio+0x38>)
 800bc7c:	4299      	cmp	r1, r3
 800bc7e:	d002      	beq.n	800bc86 <cleanup_stdio+0x1e>
 800bc80:	4620      	mov	r0, r4
 800bc82:	f001 ff47 	bl	800db14 <_fflush_r>
 800bc86:	68e1      	ldr	r1, [r4, #12]
 800bc88:	4b06      	ldr	r3, [pc, #24]	; (800bca4 <cleanup_stdio+0x3c>)
 800bc8a:	4299      	cmp	r1, r3
 800bc8c:	d004      	beq.n	800bc98 <cleanup_stdio+0x30>
 800bc8e:	4620      	mov	r0, r4
 800bc90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc94:	f001 bf3e 	b.w	800db14 <_fflush_r>
 800bc98:	bd10      	pop	{r4, pc}
 800bc9a:	bf00      	nop
 800bc9c:	200091e8 	.word	0x200091e8
 800bca0:	20009250 	.word	0x20009250
 800bca4:	200092b8 	.word	0x200092b8

0800bca8 <global_stdio_init.part.0>:
 800bca8:	b510      	push	{r4, lr}
 800bcaa:	4b0b      	ldr	r3, [pc, #44]	; (800bcd8 <global_stdio_init.part.0+0x30>)
 800bcac:	4c0b      	ldr	r4, [pc, #44]	; (800bcdc <global_stdio_init.part.0+0x34>)
 800bcae:	4a0c      	ldr	r2, [pc, #48]	; (800bce0 <global_stdio_init.part.0+0x38>)
 800bcb0:	601a      	str	r2, [r3, #0]
 800bcb2:	4620      	mov	r0, r4
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	2104      	movs	r1, #4
 800bcb8:	f7ff ff94 	bl	800bbe4 <std>
 800bcbc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800bcc0:	2201      	movs	r2, #1
 800bcc2:	2109      	movs	r1, #9
 800bcc4:	f7ff ff8e 	bl	800bbe4 <std>
 800bcc8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800bccc:	2202      	movs	r2, #2
 800bcce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcd2:	2112      	movs	r1, #18
 800bcd4:	f7ff bf86 	b.w	800bbe4 <std>
 800bcd8:	20009320 	.word	0x20009320
 800bcdc:	200091e8 	.word	0x200091e8
 800bce0:	0800bc51 	.word	0x0800bc51

0800bce4 <__sfp_lock_acquire>:
 800bce4:	4801      	ldr	r0, [pc, #4]	; (800bcec <__sfp_lock_acquire+0x8>)
 800bce6:	f000 b908 	b.w	800befa <__retarget_lock_acquire_recursive>
 800bcea:	bf00      	nop
 800bcec:	20009329 	.word	0x20009329

0800bcf0 <__sfp_lock_release>:
 800bcf0:	4801      	ldr	r0, [pc, #4]	; (800bcf8 <__sfp_lock_release+0x8>)
 800bcf2:	f000 b903 	b.w	800befc <__retarget_lock_release_recursive>
 800bcf6:	bf00      	nop
 800bcf8:	20009329 	.word	0x20009329

0800bcfc <__sinit>:
 800bcfc:	b510      	push	{r4, lr}
 800bcfe:	4604      	mov	r4, r0
 800bd00:	f7ff fff0 	bl	800bce4 <__sfp_lock_acquire>
 800bd04:	6a23      	ldr	r3, [r4, #32]
 800bd06:	b11b      	cbz	r3, 800bd10 <__sinit+0x14>
 800bd08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bd0c:	f7ff bff0 	b.w	800bcf0 <__sfp_lock_release>
 800bd10:	4b04      	ldr	r3, [pc, #16]	; (800bd24 <__sinit+0x28>)
 800bd12:	6223      	str	r3, [r4, #32]
 800bd14:	4b04      	ldr	r3, [pc, #16]	; (800bd28 <__sinit+0x2c>)
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d1f5      	bne.n	800bd08 <__sinit+0xc>
 800bd1c:	f7ff ffc4 	bl	800bca8 <global_stdio_init.part.0>
 800bd20:	e7f2      	b.n	800bd08 <__sinit+0xc>
 800bd22:	bf00      	nop
 800bd24:	0800bc69 	.word	0x0800bc69
 800bd28:	20009320 	.word	0x20009320

0800bd2c <_fwalk_sglue>:
 800bd2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd30:	4607      	mov	r7, r0
 800bd32:	4688      	mov	r8, r1
 800bd34:	4614      	mov	r4, r2
 800bd36:	2600      	movs	r6, #0
 800bd38:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bd3c:	f1b9 0901 	subs.w	r9, r9, #1
 800bd40:	d505      	bpl.n	800bd4e <_fwalk_sglue+0x22>
 800bd42:	6824      	ldr	r4, [r4, #0]
 800bd44:	2c00      	cmp	r4, #0
 800bd46:	d1f7      	bne.n	800bd38 <_fwalk_sglue+0xc>
 800bd48:	4630      	mov	r0, r6
 800bd4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd4e:	89ab      	ldrh	r3, [r5, #12]
 800bd50:	2b01      	cmp	r3, #1
 800bd52:	d907      	bls.n	800bd64 <_fwalk_sglue+0x38>
 800bd54:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bd58:	3301      	adds	r3, #1
 800bd5a:	d003      	beq.n	800bd64 <_fwalk_sglue+0x38>
 800bd5c:	4629      	mov	r1, r5
 800bd5e:	4638      	mov	r0, r7
 800bd60:	47c0      	blx	r8
 800bd62:	4306      	orrs	r6, r0
 800bd64:	3568      	adds	r5, #104	; 0x68
 800bd66:	e7e9      	b.n	800bd3c <_fwalk_sglue+0x10>

0800bd68 <_vsniprintf_r>:
 800bd68:	b530      	push	{r4, r5, lr}
 800bd6a:	4614      	mov	r4, r2
 800bd6c:	2c00      	cmp	r4, #0
 800bd6e:	b09b      	sub	sp, #108	; 0x6c
 800bd70:	4605      	mov	r5, r0
 800bd72:	461a      	mov	r2, r3
 800bd74:	da05      	bge.n	800bd82 <_vsniprintf_r+0x1a>
 800bd76:	238b      	movs	r3, #139	; 0x8b
 800bd78:	6003      	str	r3, [r0, #0]
 800bd7a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bd7e:	b01b      	add	sp, #108	; 0x6c
 800bd80:	bd30      	pop	{r4, r5, pc}
 800bd82:	f44f 7302 	mov.w	r3, #520	; 0x208
 800bd86:	f8ad 300c 	strh.w	r3, [sp, #12]
 800bd8a:	bf14      	ite	ne
 800bd8c:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800bd90:	4623      	moveq	r3, r4
 800bd92:	9302      	str	r3, [sp, #8]
 800bd94:	9305      	str	r3, [sp, #20]
 800bd96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bd9a:	9100      	str	r1, [sp, #0]
 800bd9c:	9104      	str	r1, [sp, #16]
 800bd9e:	f8ad 300e 	strh.w	r3, [sp, #14]
 800bda2:	4669      	mov	r1, sp
 800bda4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800bda6:	f000 ffeb 	bl	800cd80 <_svfiprintf_r>
 800bdaa:	1c43      	adds	r3, r0, #1
 800bdac:	bfbc      	itt	lt
 800bdae:	238b      	movlt	r3, #139	; 0x8b
 800bdb0:	602b      	strlt	r3, [r5, #0]
 800bdb2:	2c00      	cmp	r4, #0
 800bdb4:	d0e3      	beq.n	800bd7e <_vsniprintf_r+0x16>
 800bdb6:	9b00      	ldr	r3, [sp, #0]
 800bdb8:	2200      	movs	r2, #0
 800bdba:	701a      	strb	r2, [r3, #0]
 800bdbc:	e7df      	b.n	800bd7e <_vsniprintf_r+0x16>
	...

0800bdc0 <vsniprintf>:
 800bdc0:	b507      	push	{r0, r1, r2, lr}
 800bdc2:	9300      	str	r3, [sp, #0]
 800bdc4:	4613      	mov	r3, r2
 800bdc6:	460a      	mov	r2, r1
 800bdc8:	4601      	mov	r1, r0
 800bdca:	4803      	ldr	r0, [pc, #12]	; (800bdd8 <vsniprintf+0x18>)
 800bdcc:	6800      	ldr	r0, [r0, #0]
 800bdce:	f7ff ffcb 	bl	800bd68 <_vsniprintf_r>
 800bdd2:	b003      	add	sp, #12
 800bdd4:	f85d fb04 	ldr.w	pc, [sp], #4
 800bdd8:	2000009c 	.word	0x2000009c

0800bddc <iprintf>:
 800bddc:	b40f      	push	{r0, r1, r2, r3}
 800bdde:	b507      	push	{r0, r1, r2, lr}
 800bde0:	4906      	ldr	r1, [pc, #24]	; (800bdfc <iprintf+0x20>)
 800bde2:	ab04      	add	r3, sp, #16
 800bde4:	6808      	ldr	r0, [r1, #0]
 800bde6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdea:	6881      	ldr	r1, [r0, #8]
 800bdec:	9301      	str	r3, [sp, #4]
 800bdee:	f001 fac1 	bl	800d374 <_vfiprintf_r>
 800bdf2:	b003      	add	sp, #12
 800bdf4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bdf8:	b004      	add	sp, #16
 800bdfa:	4770      	bx	lr
 800bdfc:	2000009c 	.word	0x2000009c

0800be00 <memset>:
 800be00:	4402      	add	r2, r0
 800be02:	4603      	mov	r3, r0
 800be04:	4293      	cmp	r3, r2
 800be06:	d100      	bne.n	800be0a <memset+0xa>
 800be08:	4770      	bx	lr
 800be0a:	f803 1b01 	strb.w	r1, [r3], #1
 800be0e:	e7f9      	b.n	800be04 <memset+0x4>

0800be10 <_localeconv_r>:
 800be10:	4800      	ldr	r0, [pc, #0]	; (800be14 <_localeconv_r+0x4>)
 800be12:	4770      	bx	lr
 800be14:	20000190 	.word	0x20000190

0800be18 <_close_r>:
 800be18:	b538      	push	{r3, r4, r5, lr}
 800be1a:	4d06      	ldr	r5, [pc, #24]	; (800be34 <_close_r+0x1c>)
 800be1c:	2300      	movs	r3, #0
 800be1e:	4604      	mov	r4, r0
 800be20:	4608      	mov	r0, r1
 800be22:	602b      	str	r3, [r5, #0]
 800be24:	f7f8 fb4b 	bl	80044be <_close>
 800be28:	1c43      	adds	r3, r0, #1
 800be2a:	d102      	bne.n	800be32 <_close_r+0x1a>
 800be2c:	682b      	ldr	r3, [r5, #0]
 800be2e:	b103      	cbz	r3, 800be32 <_close_r+0x1a>
 800be30:	6023      	str	r3, [r4, #0]
 800be32:	bd38      	pop	{r3, r4, r5, pc}
 800be34:	20009324 	.word	0x20009324

0800be38 <_lseek_r>:
 800be38:	b538      	push	{r3, r4, r5, lr}
 800be3a:	4d07      	ldr	r5, [pc, #28]	; (800be58 <_lseek_r+0x20>)
 800be3c:	4604      	mov	r4, r0
 800be3e:	4608      	mov	r0, r1
 800be40:	4611      	mov	r1, r2
 800be42:	2200      	movs	r2, #0
 800be44:	602a      	str	r2, [r5, #0]
 800be46:	461a      	mov	r2, r3
 800be48:	f7f8 fb60 	bl	800450c <_lseek>
 800be4c:	1c43      	adds	r3, r0, #1
 800be4e:	d102      	bne.n	800be56 <_lseek_r+0x1e>
 800be50:	682b      	ldr	r3, [r5, #0]
 800be52:	b103      	cbz	r3, 800be56 <_lseek_r+0x1e>
 800be54:	6023      	str	r3, [r4, #0]
 800be56:	bd38      	pop	{r3, r4, r5, pc}
 800be58:	20009324 	.word	0x20009324

0800be5c <_read_r>:
 800be5c:	b538      	push	{r3, r4, r5, lr}
 800be5e:	4d07      	ldr	r5, [pc, #28]	; (800be7c <_read_r+0x20>)
 800be60:	4604      	mov	r4, r0
 800be62:	4608      	mov	r0, r1
 800be64:	4611      	mov	r1, r2
 800be66:	2200      	movs	r2, #0
 800be68:	602a      	str	r2, [r5, #0]
 800be6a:	461a      	mov	r2, r3
 800be6c:	f7f8 faee 	bl	800444c <_read>
 800be70:	1c43      	adds	r3, r0, #1
 800be72:	d102      	bne.n	800be7a <_read_r+0x1e>
 800be74:	682b      	ldr	r3, [r5, #0]
 800be76:	b103      	cbz	r3, 800be7a <_read_r+0x1e>
 800be78:	6023      	str	r3, [r4, #0]
 800be7a:	bd38      	pop	{r3, r4, r5, pc}
 800be7c:	20009324 	.word	0x20009324

0800be80 <_write_r>:
 800be80:	b538      	push	{r3, r4, r5, lr}
 800be82:	4d07      	ldr	r5, [pc, #28]	; (800bea0 <_write_r+0x20>)
 800be84:	4604      	mov	r4, r0
 800be86:	4608      	mov	r0, r1
 800be88:	4611      	mov	r1, r2
 800be8a:	2200      	movs	r2, #0
 800be8c:	602a      	str	r2, [r5, #0]
 800be8e:	461a      	mov	r2, r3
 800be90:	f7f8 faf9 	bl	8004486 <_write>
 800be94:	1c43      	adds	r3, r0, #1
 800be96:	d102      	bne.n	800be9e <_write_r+0x1e>
 800be98:	682b      	ldr	r3, [r5, #0]
 800be9a:	b103      	cbz	r3, 800be9e <_write_r+0x1e>
 800be9c:	6023      	str	r3, [r4, #0]
 800be9e:	bd38      	pop	{r3, r4, r5, pc}
 800bea0:	20009324 	.word	0x20009324

0800bea4 <__errno>:
 800bea4:	4b01      	ldr	r3, [pc, #4]	; (800beac <__errno+0x8>)
 800bea6:	6818      	ldr	r0, [r3, #0]
 800bea8:	4770      	bx	lr
 800beaa:	bf00      	nop
 800beac:	2000009c 	.word	0x2000009c

0800beb0 <__libc_init_array>:
 800beb0:	b570      	push	{r4, r5, r6, lr}
 800beb2:	4d0d      	ldr	r5, [pc, #52]	; (800bee8 <__libc_init_array+0x38>)
 800beb4:	4c0d      	ldr	r4, [pc, #52]	; (800beec <__libc_init_array+0x3c>)
 800beb6:	1b64      	subs	r4, r4, r5
 800beb8:	10a4      	asrs	r4, r4, #2
 800beba:	2600      	movs	r6, #0
 800bebc:	42a6      	cmp	r6, r4
 800bebe:	d109      	bne.n	800bed4 <__libc_init_array+0x24>
 800bec0:	4d0b      	ldr	r5, [pc, #44]	; (800bef0 <__libc_init_array+0x40>)
 800bec2:	4c0c      	ldr	r4, [pc, #48]	; (800bef4 <__libc_init_array+0x44>)
 800bec4:	f003 f954 	bl	800f170 <_init>
 800bec8:	1b64      	subs	r4, r4, r5
 800beca:	10a4      	asrs	r4, r4, #2
 800becc:	2600      	movs	r6, #0
 800bece:	42a6      	cmp	r6, r4
 800bed0:	d105      	bne.n	800bede <__libc_init_array+0x2e>
 800bed2:	bd70      	pop	{r4, r5, r6, pc}
 800bed4:	f855 3b04 	ldr.w	r3, [r5], #4
 800bed8:	4798      	blx	r3
 800beda:	3601      	adds	r6, #1
 800bedc:	e7ee      	b.n	800bebc <__libc_init_array+0xc>
 800bede:	f855 3b04 	ldr.w	r3, [r5], #4
 800bee2:	4798      	blx	r3
 800bee4:	3601      	adds	r6, #1
 800bee6:	e7f2      	b.n	800bece <__libc_init_array+0x1e>
 800bee8:	08013c68 	.word	0x08013c68
 800beec:	08013c68 	.word	0x08013c68
 800bef0:	08013c68 	.word	0x08013c68
 800bef4:	08013c6c 	.word	0x08013c6c

0800bef8 <__retarget_lock_init_recursive>:
 800bef8:	4770      	bx	lr

0800befa <__retarget_lock_acquire_recursive>:
 800befa:	4770      	bx	lr

0800befc <__retarget_lock_release_recursive>:
 800befc:	4770      	bx	lr
	...

0800bf00 <__assert_func>:
 800bf00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bf02:	4614      	mov	r4, r2
 800bf04:	461a      	mov	r2, r3
 800bf06:	4b09      	ldr	r3, [pc, #36]	; (800bf2c <__assert_func+0x2c>)
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	4605      	mov	r5, r0
 800bf0c:	68d8      	ldr	r0, [r3, #12]
 800bf0e:	b14c      	cbz	r4, 800bf24 <__assert_func+0x24>
 800bf10:	4b07      	ldr	r3, [pc, #28]	; (800bf30 <__assert_func+0x30>)
 800bf12:	9100      	str	r1, [sp, #0]
 800bf14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bf18:	4906      	ldr	r1, [pc, #24]	; (800bf34 <__assert_func+0x34>)
 800bf1a:	462b      	mov	r3, r5
 800bf1c:	f002 f9aa 	bl	800e274 <fiprintf>
 800bf20:	f002 fc6e 	bl	800e800 <abort>
 800bf24:	4b04      	ldr	r3, [pc, #16]	; (800bf38 <__assert_func+0x38>)
 800bf26:	461c      	mov	r4, r3
 800bf28:	e7f3      	b.n	800bf12 <__assert_func+0x12>
 800bf2a:	bf00      	nop
 800bf2c:	2000009c 	.word	0x2000009c
 800bf30:	0801390a 	.word	0x0801390a
 800bf34:	08013917 	.word	0x08013917
 800bf38:	08013945 	.word	0x08013945

0800bf3c <quorem>:
 800bf3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf40:	6903      	ldr	r3, [r0, #16]
 800bf42:	690c      	ldr	r4, [r1, #16]
 800bf44:	42a3      	cmp	r3, r4
 800bf46:	4607      	mov	r7, r0
 800bf48:	db7e      	blt.n	800c048 <quorem+0x10c>
 800bf4a:	3c01      	subs	r4, #1
 800bf4c:	f101 0814 	add.w	r8, r1, #20
 800bf50:	f100 0514 	add.w	r5, r0, #20
 800bf54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bf58:	9301      	str	r3, [sp, #4]
 800bf5a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bf5e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bf62:	3301      	adds	r3, #1
 800bf64:	429a      	cmp	r2, r3
 800bf66:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bf6a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bf6e:	fbb2 f6f3 	udiv	r6, r2, r3
 800bf72:	d331      	bcc.n	800bfd8 <quorem+0x9c>
 800bf74:	f04f 0e00 	mov.w	lr, #0
 800bf78:	4640      	mov	r0, r8
 800bf7a:	46ac      	mov	ip, r5
 800bf7c:	46f2      	mov	sl, lr
 800bf7e:	f850 2b04 	ldr.w	r2, [r0], #4
 800bf82:	b293      	uxth	r3, r2
 800bf84:	fb06 e303 	mla	r3, r6, r3, lr
 800bf88:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bf8c:	0c1a      	lsrs	r2, r3, #16
 800bf8e:	b29b      	uxth	r3, r3
 800bf90:	ebaa 0303 	sub.w	r3, sl, r3
 800bf94:	f8dc a000 	ldr.w	sl, [ip]
 800bf98:	fa13 f38a 	uxtah	r3, r3, sl
 800bf9c:	fb06 220e 	mla	r2, r6, lr, r2
 800bfa0:	9300      	str	r3, [sp, #0]
 800bfa2:	9b00      	ldr	r3, [sp, #0]
 800bfa4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bfa8:	b292      	uxth	r2, r2
 800bfaa:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bfae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bfb2:	f8bd 3000 	ldrh.w	r3, [sp]
 800bfb6:	4581      	cmp	r9, r0
 800bfb8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bfbc:	f84c 3b04 	str.w	r3, [ip], #4
 800bfc0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bfc4:	d2db      	bcs.n	800bf7e <quorem+0x42>
 800bfc6:	f855 300b 	ldr.w	r3, [r5, fp]
 800bfca:	b92b      	cbnz	r3, 800bfd8 <quorem+0x9c>
 800bfcc:	9b01      	ldr	r3, [sp, #4]
 800bfce:	3b04      	subs	r3, #4
 800bfd0:	429d      	cmp	r5, r3
 800bfd2:	461a      	mov	r2, r3
 800bfd4:	d32c      	bcc.n	800c030 <quorem+0xf4>
 800bfd6:	613c      	str	r4, [r7, #16]
 800bfd8:	4638      	mov	r0, r7
 800bfda:	f002 f84b 	bl	800e074 <__mcmp>
 800bfde:	2800      	cmp	r0, #0
 800bfe0:	db22      	blt.n	800c028 <quorem+0xec>
 800bfe2:	3601      	adds	r6, #1
 800bfe4:	4629      	mov	r1, r5
 800bfe6:	2000      	movs	r0, #0
 800bfe8:	f858 2b04 	ldr.w	r2, [r8], #4
 800bfec:	f8d1 c000 	ldr.w	ip, [r1]
 800bff0:	b293      	uxth	r3, r2
 800bff2:	1ac3      	subs	r3, r0, r3
 800bff4:	0c12      	lsrs	r2, r2, #16
 800bff6:	fa13 f38c 	uxtah	r3, r3, ip
 800bffa:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800bffe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c002:	b29b      	uxth	r3, r3
 800c004:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c008:	45c1      	cmp	r9, r8
 800c00a:	f841 3b04 	str.w	r3, [r1], #4
 800c00e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c012:	d2e9      	bcs.n	800bfe8 <quorem+0xac>
 800c014:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c018:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c01c:	b922      	cbnz	r2, 800c028 <quorem+0xec>
 800c01e:	3b04      	subs	r3, #4
 800c020:	429d      	cmp	r5, r3
 800c022:	461a      	mov	r2, r3
 800c024:	d30a      	bcc.n	800c03c <quorem+0x100>
 800c026:	613c      	str	r4, [r7, #16]
 800c028:	4630      	mov	r0, r6
 800c02a:	b003      	add	sp, #12
 800c02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c030:	6812      	ldr	r2, [r2, #0]
 800c032:	3b04      	subs	r3, #4
 800c034:	2a00      	cmp	r2, #0
 800c036:	d1ce      	bne.n	800bfd6 <quorem+0x9a>
 800c038:	3c01      	subs	r4, #1
 800c03a:	e7c9      	b.n	800bfd0 <quorem+0x94>
 800c03c:	6812      	ldr	r2, [r2, #0]
 800c03e:	3b04      	subs	r3, #4
 800c040:	2a00      	cmp	r2, #0
 800c042:	d1f0      	bne.n	800c026 <quorem+0xea>
 800c044:	3c01      	subs	r4, #1
 800c046:	e7eb      	b.n	800c020 <quorem+0xe4>
 800c048:	2000      	movs	r0, #0
 800c04a:	e7ee      	b.n	800c02a <quorem+0xee>
 800c04c:	0000      	movs	r0, r0
	...

0800c050 <_dtoa_r>:
 800c050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c054:	ed2d 8b04 	vpush	{d8-d9}
 800c058:	69c5      	ldr	r5, [r0, #28]
 800c05a:	b093      	sub	sp, #76	; 0x4c
 800c05c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c060:	ec57 6b10 	vmov	r6, r7, d0
 800c064:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c068:	9107      	str	r1, [sp, #28]
 800c06a:	4604      	mov	r4, r0
 800c06c:	920a      	str	r2, [sp, #40]	; 0x28
 800c06e:	930d      	str	r3, [sp, #52]	; 0x34
 800c070:	b975      	cbnz	r5, 800c090 <_dtoa_r+0x40>
 800c072:	2010      	movs	r0, #16
 800c074:	f001 fa98 	bl	800d5a8 <malloc>
 800c078:	4602      	mov	r2, r0
 800c07a:	61e0      	str	r0, [r4, #28]
 800c07c:	b920      	cbnz	r0, 800c088 <_dtoa_r+0x38>
 800c07e:	4bae      	ldr	r3, [pc, #696]	; (800c338 <_dtoa_r+0x2e8>)
 800c080:	21ef      	movs	r1, #239	; 0xef
 800c082:	48ae      	ldr	r0, [pc, #696]	; (800c33c <_dtoa_r+0x2ec>)
 800c084:	f7ff ff3c 	bl	800bf00 <__assert_func>
 800c088:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c08c:	6005      	str	r5, [r0, #0]
 800c08e:	60c5      	str	r5, [r0, #12]
 800c090:	69e3      	ldr	r3, [r4, #28]
 800c092:	6819      	ldr	r1, [r3, #0]
 800c094:	b151      	cbz	r1, 800c0ac <_dtoa_r+0x5c>
 800c096:	685a      	ldr	r2, [r3, #4]
 800c098:	604a      	str	r2, [r1, #4]
 800c09a:	2301      	movs	r3, #1
 800c09c:	4093      	lsls	r3, r2
 800c09e:	608b      	str	r3, [r1, #8]
 800c0a0:	4620      	mov	r0, r4
 800c0a2:	f001 fdab 	bl	800dbfc <_Bfree>
 800c0a6:	69e3      	ldr	r3, [r4, #28]
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	601a      	str	r2, [r3, #0]
 800c0ac:	1e3b      	subs	r3, r7, #0
 800c0ae:	bfbb      	ittet	lt
 800c0b0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c0b4:	9303      	strlt	r3, [sp, #12]
 800c0b6:	2300      	movge	r3, #0
 800c0b8:	2201      	movlt	r2, #1
 800c0ba:	bfac      	ite	ge
 800c0bc:	f8c8 3000 	strge.w	r3, [r8]
 800c0c0:	f8c8 2000 	strlt.w	r2, [r8]
 800c0c4:	4b9e      	ldr	r3, [pc, #632]	; (800c340 <_dtoa_r+0x2f0>)
 800c0c6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c0ca:	ea33 0308 	bics.w	r3, r3, r8
 800c0ce:	d11b      	bne.n	800c108 <_dtoa_r+0xb8>
 800c0d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c0d2:	f242 730f 	movw	r3, #9999	; 0x270f
 800c0d6:	6013      	str	r3, [r2, #0]
 800c0d8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c0dc:	4333      	orrs	r3, r6
 800c0de:	f000 8593 	beq.w	800cc08 <_dtoa_r+0xbb8>
 800c0e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c0e4:	b963      	cbnz	r3, 800c100 <_dtoa_r+0xb0>
 800c0e6:	4b97      	ldr	r3, [pc, #604]	; (800c344 <_dtoa_r+0x2f4>)
 800c0e8:	e027      	b.n	800c13a <_dtoa_r+0xea>
 800c0ea:	4b97      	ldr	r3, [pc, #604]	; (800c348 <_dtoa_r+0x2f8>)
 800c0ec:	9300      	str	r3, [sp, #0]
 800c0ee:	3308      	adds	r3, #8
 800c0f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c0f2:	6013      	str	r3, [r2, #0]
 800c0f4:	9800      	ldr	r0, [sp, #0]
 800c0f6:	b013      	add	sp, #76	; 0x4c
 800c0f8:	ecbd 8b04 	vpop	{d8-d9}
 800c0fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c100:	4b90      	ldr	r3, [pc, #576]	; (800c344 <_dtoa_r+0x2f4>)
 800c102:	9300      	str	r3, [sp, #0]
 800c104:	3303      	adds	r3, #3
 800c106:	e7f3      	b.n	800c0f0 <_dtoa_r+0xa0>
 800c108:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c10c:	2200      	movs	r2, #0
 800c10e:	ec51 0b17 	vmov	r0, r1, d7
 800c112:	eeb0 8a47 	vmov.f32	s16, s14
 800c116:	eef0 8a67 	vmov.f32	s17, s15
 800c11a:	2300      	movs	r3, #0
 800c11c:	f7f4 fcf4 	bl	8000b08 <__aeabi_dcmpeq>
 800c120:	4681      	mov	r9, r0
 800c122:	b160      	cbz	r0, 800c13e <_dtoa_r+0xee>
 800c124:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c126:	2301      	movs	r3, #1
 800c128:	6013      	str	r3, [r2, #0]
 800c12a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	f000 8568 	beq.w	800cc02 <_dtoa_r+0xbb2>
 800c132:	4b86      	ldr	r3, [pc, #536]	; (800c34c <_dtoa_r+0x2fc>)
 800c134:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c136:	6013      	str	r3, [r2, #0]
 800c138:	3b01      	subs	r3, #1
 800c13a:	9300      	str	r3, [sp, #0]
 800c13c:	e7da      	b.n	800c0f4 <_dtoa_r+0xa4>
 800c13e:	aa10      	add	r2, sp, #64	; 0x40
 800c140:	a911      	add	r1, sp, #68	; 0x44
 800c142:	4620      	mov	r0, r4
 800c144:	eeb0 0a48 	vmov.f32	s0, s16
 800c148:	eef0 0a68 	vmov.f32	s1, s17
 800c14c:	f002 f838 	bl	800e1c0 <__d2b>
 800c150:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c154:	4682      	mov	sl, r0
 800c156:	2d00      	cmp	r5, #0
 800c158:	d07f      	beq.n	800c25a <_dtoa_r+0x20a>
 800c15a:	ee18 3a90 	vmov	r3, s17
 800c15e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c162:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c166:	ec51 0b18 	vmov	r0, r1, d8
 800c16a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c16e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c172:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c176:	4619      	mov	r1, r3
 800c178:	2200      	movs	r2, #0
 800c17a:	4b75      	ldr	r3, [pc, #468]	; (800c350 <_dtoa_r+0x300>)
 800c17c:	f7f4 f8a4 	bl	80002c8 <__aeabi_dsub>
 800c180:	a367      	add	r3, pc, #412	; (adr r3, 800c320 <_dtoa_r+0x2d0>)
 800c182:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c186:	f7f4 fa57 	bl	8000638 <__aeabi_dmul>
 800c18a:	a367      	add	r3, pc, #412	; (adr r3, 800c328 <_dtoa_r+0x2d8>)
 800c18c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c190:	f7f4 f89c 	bl	80002cc <__adddf3>
 800c194:	4606      	mov	r6, r0
 800c196:	4628      	mov	r0, r5
 800c198:	460f      	mov	r7, r1
 800c19a:	f7f4 f9e3 	bl	8000564 <__aeabi_i2d>
 800c19e:	a364      	add	r3, pc, #400	; (adr r3, 800c330 <_dtoa_r+0x2e0>)
 800c1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1a4:	f7f4 fa48 	bl	8000638 <__aeabi_dmul>
 800c1a8:	4602      	mov	r2, r0
 800c1aa:	460b      	mov	r3, r1
 800c1ac:	4630      	mov	r0, r6
 800c1ae:	4639      	mov	r1, r7
 800c1b0:	f7f4 f88c 	bl	80002cc <__adddf3>
 800c1b4:	4606      	mov	r6, r0
 800c1b6:	460f      	mov	r7, r1
 800c1b8:	f7f4 fcee 	bl	8000b98 <__aeabi_d2iz>
 800c1bc:	2200      	movs	r2, #0
 800c1be:	4683      	mov	fp, r0
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	4630      	mov	r0, r6
 800c1c4:	4639      	mov	r1, r7
 800c1c6:	f7f4 fca9 	bl	8000b1c <__aeabi_dcmplt>
 800c1ca:	b148      	cbz	r0, 800c1e0 <_dtoa_r+0x190>
 800c1cc:	4658      	mov	r0, fp
 800c1ce:	f7f4 f9c9 	bl	8000564 <__aeabi_i2d>
 800c1d2:	4632      	mov	r2, r6
 800c1d4:	463b      	mov	r3, r7
 800c1d6:	f7f4 fc97 	bl	8000b08 <__aeabi_dcmpeq>
 800c1da:	b908      	cbnz	r0, 800c1e0 <_dtoa_r+0x190>
 800c1dc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c1e0:	f1bb 0f16 	cmp.w	fp, #22
 800c1e4:	d857      	bhi.n	800c296 <_dtoa_r+0x246>
 800c1e6:	4b5b      	ldr	r3, [pc, #364]	; (800c354 <_dtoa_r+0x304>)
 800c1e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c1ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1f0:	ec51 0b18 	vmov	r0, r1, d8
 800c1f4:	f7f4 fc92 	bl	8000b1c <__aeabi_dcmplt>
 800c1f8:	2800      	cmp	r0, #0
 800c1fa:	d04e      	beq.n	800c29a <_dtoa_r+0x24a>
 800c1fc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c200:	2300      	movs	r3, #0
 800c202:	930c      	str	r3, [sp, #48]	; 0x30
 800c204:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c206:	1b5b      	subs	r3, r3, r5
 800c208:	1e5a      	subs	r2, r3, #1
 800c20a:	bf45      	ittet	mi
 800c20c:	f1c3 0301 	rsbmi	r3, r3, #1
 800c210:	9305      	strmi	r3, [sp, #20]
 800c212:	2300      	movpl	r3, #0
 800c214:	2300      	movmi	r3, #0
 800c216:	9206      	str	r2, [sp, #24]
 800c218:	bf54      	ite	pl
 800c21a:	9305      	strpl	r3, [sp, #20]
 800c21c:	9306      	strmi	r3, [sp, #24]
 800c21e:	f1bb 0f00 	cmp.w	fp, #0
 800c222:	db3c      	blt.n	800c29e <_dtoa_r+0x24e>
 800c224:	9b06      	ldr	r3, [sp, #24]
 800c226:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c22a:	445b      	add	r3, fp
 800c22c:	9306      	str	r3, [sp, #24]
 800c22e:	2300      	movs	r3, #0
 800c230:	9308      	str	r3, [sp, #32]
 800c232:	9b07      	ldr	r3, [sp, #28]
 800c234:	2b09      	cmp	r3, #9
 800c236:	d868      	bhi.n	800c30a <_dtoa_r+0x2ba>
 800c238:	2b05      	cmp	r3, #5
 800c23a:	bfc4      	itt	gt
 800c23c:	3b04      	subgt	r3, #4
 800c23e:	9307      	strgt	r3, [sp, #28]
 800c240:	9b07      	ldr	r3, [sp, #28]
 800c242:	f1a3 0302 	sub.w	r3, r3, #2
 800c246:	bfcc      	ite	gt
 800c248:	2500      	movgt	r5, #0
 800c24a:	2501      	movle	r5, #1
 800c24c:	2b03      	cmp	r3, #3
 800c24e:	f200 8085 	bhi.w	800c35c <_dtoa_r+0x30c>
 800c252:	e8df f003 	tbb	[pc, r3]
 800c256:	3b2e      	.short	0x3b2e
 800c258:	5839      	.short	0x5839
 800c25a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c25e:	441d      	add	r5, r3
 800c260:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c264:	2b20      	cmp	r3, #32
 800c266:	bfc1      	itttt	gt
 800c268:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c26c:	fa08 f803 	lslgt.w	r8, r8, r3
 800c270:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c274:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c278:	bfd6      	itet	le
 800c27a:	f1c3 0320 	rsble	r3, r3, #32
 800c27e:	ea48 0003 	orrgt.w	r0, r8, r3
 800c282:	fa06 f003 	lslle.w	r0, r6, r3
 800c286:	f7f4 f95d 	bl	8000544 <__aeabi_ui2d>
 800c28a:	2201      	movs	r2, #1
 800c28c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c290:	3d01      	subs	r5, #1
 800c292:	920e      	str	r2, [sp, #56]	; 0x38
 800c294:	e76f      	b.n	800c176 <_dtoa_r+0x126>
 800c296:	2301      	movs	r3, #1
 800c298:	e7b3      	b.n	800c202 <_dtoa_r+0x1b2>
 800c29a:	900c      	str	r0, [sp, #48]	; 0x30
 800c29c:	e7b2      	b.n	800c204 <_dtoa_r+0x1b4>
 800c29e:	9b05      	ldr	r3, [sp, #20]
 800c2a0:	eba3 030b 	sub.w	r3, r3, fp
 800c2a4:	9305      	str	r3, [sp, #20]
 800c2a6:	f1cb 0300 	rsb	r3, fp, #0
 800c2aa:	9308      	str	r3, [sp, #32]
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	930b      	str	r3, [sp, #44]	; 0x2c
 800c2b0:	e7bf      	b.n	800c232 <_dtoa_r+0x1e2>
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	9309      	str	r3, [sp, #36]	; 0x24
 800c2b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	dc52      	bgt.n	800c362 <_dtoa_r+0x312>
 800c2bc:	2301      	movs	r3, #1
 800c2be:	9301      	str	r3, [sp, #4]
 800c2c0:	9304      	str	r3, [sp, #16]
 800c2c2:	461a      	mov	r2, r3
 800c2c4:	920a      	str	r2, [sp, #40]	; 0x28
 800c2c6:	e00b      	b.n	800c2e0 <_dtoa_r+0x290>
 800c2c8:	2301      	movs	r3, #1
 800c2ca:	e7f3      	b.n	800c2b4 <_dtoa_r+0x264>
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	9309      	str	r3, [sp, #36]	; 0x24
 800c2d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2d2:	445b      	add	r3, fp
 800c2d4:	9301      	str	r3, [sp, #4]
 800c2d6:	3301      	adds	r3, #1
 800c2d8:	2b01      	cmp	r3, #1
 800c2da:	9304      	str	r3, [sp, #16]
 800c2dc:	bfb8      	it	lt
 800c2de:	2301      	movlt	r3, #1
 800c2e0:	69e0      	ldr	r0, [r4, #28]
 800c2e2:	2100      	movs	r1, #0
 800c2e4:	2204      	movs	r2, #4
 800c2e6:	f102 0614 	add.w	r6, r2, #20
 800c2ea:	429e      	cmp	r6, r3
 800c2ec:	d93d      	bls.n	800c36a <_dtoa_r+0x31a>
 800c2ee:	6041      	str	r1, [r0, #4]
 800c2f0:	4620      	mov	r0, r4
 800c2f2:	f001 fc43 	bl	800db7c <_Balloc>
 800c2f6:	9000      	str	r0, [sp, #0]
 800c2f8:	2800      	cmp	r0, #0
 800c2fa:	d139      	bne.n	800c370 <_dtoa_r+0x320>
 800c2fc:	4b16      	ldr	r3, [pc, #88]	; (800c358 <_dtoa_r+0x308>)
 800c2fe:	4602      	mov	r2, r0
 800c300:	f240 11af 	movw	r1, #431	; 0x1af
 800c304:	e6bd      	b.n	800c082 <_dtoa_r+0x32>
 800c306:	2301      	movs	r3, #1
 800c308:	e7e1      	b.n	800c2ce <_dtoa_r+0x27e>
 800c30a:	2501      	movs	r5, #1
 800c30c:	2300      	movs	r3, #0
 800c30e:	9307      	str	r3, [sp, #28]
 800c310:	9509      	str	r5, [sp, #36]	; 0x24
 800c312:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c316:	9301      	str	r3, [sp, #4]
 800c318:	9304      	str	r3, [sp, #16]
 800c31a:	2200      	movs	r2, #0
 800c31c:	2312      	movs	r3, #18
 800c31e:	e7d1      	b.n	800c2c4 <_dtoa_r+0x274>
 800c320:	636f4361 	.word	0x636f4361
 800c324:	3fd287a7 	.word	0x3fd287a7
 800c328:	8b60c8b3 	.word	0x8b60c8b3
 800c32c:	3fc68a28 	.word	0x3fc68a28
 800c330:	509f79fb 	.word	0x509f79fb
 800c334:	3fd34413 	.word	0x3fd34413
 800c338:	08013953 	.word	0x08013953
 800c33c:	0801396a 	.word	0x0801396a
 800c340:	7ff00000 	.word	0x7ff00000
 800c344:	0801394f 	.word	0x0801394f
 800c348:	08013946 	.word	0x08013946
 800c34c:	080139fb 	.word	0x080139fb
 800c350:	3ff80000 	.word	0x3ff80000
 800c354:	08013a80 	.word	0x08013a80
 800c358:	080139c2 	.word	0x080139c2
 800c35c:	2301      	movs	r3, #1
 800c35e:	9309      	str	r3, [sp, #36]	; 0x24
 800c360:	e7d7      	b.n	800c312 <_dtoa_r+0x2c2>
 800c362:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c364:	9301      	str	r3, [sp, #4]
 800c366:	9304      	str	r3, [sp, #16]
 800c368:	e7ba      	b.n	800c2e0 <_dtoa_r+0x290>
 800c36a:	3101      	adds	r1, #1
 800c36c:	0052      	lsls	r2, r2, #1
 800c36e:	e7ba      	b.n	800c2e6 <_dtoa_r+0x296>
 800c370:	69e3      	ldr	r3, [r4, #28]
 800c372:	9a00      	ldr	r2, [sp, #0]
 800c374:	601a      	str	r2, [r3, #0]
 800c376:	9b04      	ldr	r3, [sp, #16]
 800c378:	2b0e      	cmp	r3, #14
 800c37a:	f200 80a8 	bhi.w	800c4ce <_dtoa_r+0x47e>
 800c37e:	2d00      	cmp	r5, #0
 800c380:	f000 80a5 	beq.w	800c4ce <_dtoa_r+0x47e>
 800c384:	f1bb 0f00 	cmp.w	fp, #0
 800c388:	dd38      	ble.n	800c3fc <_dtoa_r+0x3ac>
 800c38a:	4bc0      	ldr	r3, [pc, #768]	; (800c68c <_dtoa_r+0x63c>)
 800c38c:	f00b 020f 	and.w	r2, fp, #15
 800c390:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c394:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c398:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c39c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c3a0:	d019      	beq.n	800c3d6 <_dtoa_r+0x386>
 800c3a2:	4bbb      	ldr	r3, [pc, #748]	; (800c690 <_dtoa_r+0x640>)
 800c3a4:	ec51 0b18 	vmov	r0, r1, d8
 800c3a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c3ac:	f7f4 fa6e 	bl	800088c <__aeabi_ddiv>
 800c3b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c3b4:	f008 080f 	and.w	r8, r8, #15
 800c3b8:	2503      	movs	r5, #3
 800c3ba:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c690 <_dtoa_r+0x640>
 800c3be:	f1b8 0f00 	cmp.w	r8, #0
 800c3c2:	d10a      	bne.n	800c3da <_dtoa_r+0x38a>
 800c3c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c3c8:	4632      	mov	r2, r6
 800c3ca:	463b      	mov	r3, r7
 800c3cc:	f7f4 fa5e 	bl	800088c <__aeabi_ddiv>
 800c3d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c3d4:	e02b      	b.n	800c42e <_dtoa_r+0x3de>
 800c3d6:	2502      	movs	r5, #2
 800c3d8:	e7ef      	b.n	800c3ba <_dtoa_r+0x36a>
 800c3da:	f018 0f01 	tst.w	r8, #1
 800c3de:	d008      	beq.n	800c3f2 <_dtoa_r+0x3a2>
 800c3e0:	4630      	mov	r0, r6
 800c3e2:	4639      	mov	r1, r7
 800c3e4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c3e8:	f7f4 f926 	bl	8000638 <__aeabi_dmul>
 800c3ec:	3501      	adds	r5, #1
 800c3ee:	4606      	mov	r6, r0
 800c3f0:	460f      	mov	r7, r1
 800c3f2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c3f6:	f109 0908 	add.w	r9, r9, #8
 800c3fa:	e7e0      	b.n	800c3be <_dtoa_r+0x36e>
 800c3fc:	f000 809f 	beq.w	800c53e <_dtoa_r+0x4ee>
 800c400:	f1cb 0600 	rsb	r6, fp, #0
 800c404:	4ba1      	ldr	r3, [pc, #644]	; (800c68c <_dtoa_r+0x63c>)
 800c406:	4fa2      	ldr	r7, [pc, #648]	; (800c690 <_dtoa_r+0x640>)
 800c408:	f006 020f 	and.w	r2, r6, #15
 800c40c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c410:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c414:	ec51 0b18 	vmov	r0, r1, d8
 800c418:	f7f4 f90e 	bl	8000638 <__aeabi_dmul>
 800c41c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c420:	1136      	asrs	r6, r6, #4
 800c422:	2300      	movs	r3, #0
 800c424:	2502      	movs	r5, #2
 800c426:	2e00      	cmp	r6, #0
 800c428:	d17e      	bne.n	800c528 <_dtoa_r+0x4d8>
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d1d0      	bne.n	800c3d0 <_dtoa_r+0x380>
 800c42e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c430:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c434:	2b00      	cmp	r3, #0
 800c436:	f000 8084 	beq.w	800c542 <_dtoa_r+0x4f2>
 800c43a:	4b96      	ldr	r3, [pc, #600]	; (800c694 <_dtoa_r+0x644>)
 800c43c:	2200      	movs	r2, #0
 800c43e:	4640      	mov	r0, r8
 800c440:	4649      	mov	r1, r9
 800c442:	f7f4 fb6b 	bl	8000b1c <__aeabi_dcmplt>
 800c446:	2800      	cmp	r0, #0
 800c448:	d07b      	beq.n	800c542 <_dtoa_r+0x4f2>
 800c44a:	9b04      	ldr	r3, [sp, #16]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d078      	beq.n	800c542 <_dtoa_r+0x4f2>
 800c450:	9b01      	ldr	r3, [sp, #4]
 800c452:	2b00      	cmp	r3, #0
 800c454:	dd39      	ble.n	800c4ca <_dtoa_r+0x47a>
 800c456:	4b90      	ldr	r3, [pc, #576]	; (800c698 <_dtoa_r+0x648>)
 800c458:	2200      	movs	r2, #0
 800c45a:	4640      	mov	r0, r8
 800c45c:	4649      	mov	r1, r9
 800c45e:	f7f4 f8eb 	bl	8000638 <__aeabi_dmul>
 800c462:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c466:	9e01      	ldr	r6, [sp, #4]
 800c468:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800c46c:	3501      	adds	r5, #1
 800c46e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c472:	4628      	mov	r0, r5
 800c474:	f7f4 f876 	bl	8000564 <__aeabi_i2d>
 800c478:	4642      	mov	r2, r8
 800c47a:	464b      	mov	r3, r9
 800c47c:	f7f4 f8dc 	bl	8000638 <__aeabi_dmul>
 800c480:	4b86      	ldr	r3, [pc, #536]	; (800c69c <_dtoa_r+0x64c>)
 800c482:	2200      	movs	r2, #0
 800c484:	f7f3 ff22 	bl	80002cc <__adddf3>
 800c488:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c48c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c490:	9303      	str	r3, [sp, #12]
 800c492:	2e00      	cmp	r6, #0
 800c494:	d158      	bne.n	800c548 <_dtoa_r+0x4f8>
 800c496:	4b82      	ldr	r3, [pc, #520]	; (800c6a0 <_dtoa_r+0x650>)
 800c498:	2200      	movs	r2, #0
 800c49a:	4640      	mov	r0, r8
 800c49c:	4649      	mov	r1, r9
 800c49e:	f7f3 ff13 	bl	80002c8 <__aeabi_dsub>
 800c4a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c4a6:	4680      	mov	r8, r0
 800c4a8:	4689      	mov	r9, r1
 800c4aa:	f7f4 fb55 	bl	8000b58 <__aeabi_dcmpgt>
 800c4ae:	2800      	cmp	r0, #0
 800c4b0:	f040 8296 	bne.w	800c9e0 <_dtoa_r+0x990>
 800c4b4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c4b8:	4640      	mov	r0, r8
 800c4ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c4be:	4649      	mov	r1, r9
 800c4c0:	f7f4 fb2c 	bl	8000b1c <__aeabi_dcmplt>
 800c4c4:	2800      	cmp	r0, #0
 800c4c6:	f040 8289 	bne.w	800c9dc <_dtoa_r+0x98c>
 800c4ca:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c4ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	f2c0 814e 	blt.w	800c772 <_dtoa_r+0x722>
 800c4d6:	f1bb 0f0e 	cmp.w	fp, #14
 800c4da:	f300 814a 	bgt.w	800c772 <_dtoa_r+0x722>
 800c4de:	4b6b      	ldr	r3, [pc, #428]	; (800c68c <_dtoa_r+0x63c>)
 800c4e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c4e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c4e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	f280 80dc 	bge.w	800c6a8 <_dtoa_r+0x658>
 800c4f0:	9b04      	ldr	r3, [sp, #16]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	f300 80d8 	bgt.w	800c6a8 <_dtoa_r+0x658>
 800c4f8:	f040 826f 	bne.w	800c9da <_dtoa_r+0x98a>
 800c4fc:	4b68      	ldr	r3, [pc, #416]	; (800c6a0 <_dtoa_r+0x650>)
 800c4fe:	2200      	movs	r2, #0
 800c500:	4640      	mov	r0, r8
 800c502:	4649      	mov	r1, r9
 800c504:	f7f4 f898 	bl	8000638 <__aeabi_dmul>
 800c508:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c50c:	f7f4 fb1a 	bl	8000b44 <__aeabi_dcmpge>
 800c510:	9e04      	ldr	r6, [sp, #16]
 800c512:	4637      	mov	r7, r6
 800c514:	2800      	cmp	r0, #0
 800c516:	f040 8245 	bne.w	800c9a4 <_dtoa_r+0x954>
 800c51a:	9d00      	ldr	r5, [sp, #0]
 800c51c:	2331      	movs	r3, #49	; 0x31
 800c51e:	f805 3b01 	strb.w	r3, [r5], #1
 800c522:	f10b 0b01 	add.w	fp, fp, #1
 800c526:	e241      	b.n	800c9ac <_dtoa_r+0x95c>
 800c528:	07f2      	lsls	r2, r6, #31
 800c52a:	d505      	bpl.n	800c538 <_dtoa_r+0x4e8>
 800c52c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c530:	f7f4 f882 	bl	8000638 <__aeabi_dmul>
 800c534:	3501      	adds	r5, #1
 800c536:	2301      	movs	r3, #1
 800c538:	1076      	asrs	r6, r6, #1
 800c53a:	3708      	adds	r7, #8
 800c53c:	e773      	b.n	800c426 <_dtoa_r+0x3d6>
 800c53e:	2502      	movs	r5, #2
 800c540:	e775      	b.n	800c42e <_dtoa_r+0x3de>
 800c542:	9e04      	ldr	r6, [sp, #16]
 800c544:	465f      	mov	r7, fp
 800c546:	e792      	b.n	800c46e <_dtoa_r+0x41e>
 800c548:	9900      	ldr	r1, [sp, #0]
 800c54a:	4b50      	ldr	r3, [pc, #320]	; (800c68c <_dtoa_r+0x63c>)
 800c54c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c550:	4431      	add	r1, r6
 800c552:	9102      	str	r1, [sp, #8]
 800c554:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c556:	eeb0 9a47 	vmov.f32	s18, s14
 800c55a:	eef0 9a67 	vmov.f32	s19, s15
 800c55e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c562:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c566:	2900      	cmp	r1, #0
 800c568:	d044      	beq.n	800c5f4 <_dtoa_r+0x5a4>
 800c56a:	494e      	ldr	r1, [pc, #312]	; (800c6a4 <_dtoa_r+0x654>)
 800c56c:	2000      	movs	r0, #0
 800c56e:	f7f4 f98d 	bl	800088c <__aeabi_ddiv>
 800c572:	ec53 2b19 	vmov	r2, r3, d9
 800c576:	f7f3 fea7 	bl	80002c8 <__aeabi_dsub>
 800c57a:	9d00      	ldr	r5, [sp, #0]
 800c57c:	ec41 0b19 	vmov	d9, r0, r1
 800c580:	4649      	mov	r1, r9
 800c582:	4640      	mov	r0, r8
 800c584:	f7f4 fb08 	bl	8000b98 <__aeabi_d2iz>
 800c588:	4606      	mov	r6, r0
 800c58a:	f7f3 ffeb 	bl	8000564 <__aeabi_i2d>
 800c58e:	4602      	mov	r2, r0
 800c590:	460b      	mov	r3, r1
 800c592:	4640      	mov	r0, r8
 800c594:	4649      	mov	r1, r9
 800c596:	f7f3 fe97 	bl	80002c8 <__aeabi_dsub>
 800c59a:	3630      	adds	r6, #48	; 0x30
 800c59c:	f805 6b01 	strb.w	r6, [r5], #1
 800c5a0:	ec53 2b19 	vmov	r2, r3, d9
 800c5a4:	4680      	mov	r8, r0
 800c5a6:	4689      	mov	r9, r1
 800c5a8:	f7f4 fab8 	bl	8000b1c <__aeabi_dcmplt>
 800c5ac:	2800      	cmp	r0, #0
 800c5ae:	d164      	bne.n	800c67a <_dtoa_r+0x62a>
 800c5b0:	4642      	mov	r2, r8
 800c5b2:	464b      	mov	r3, r9
 800c5b4:	4937      	ldr	r1, [pc, #220]	; (800c694 <_dtoa_r+0x644>)
 800c5b6:	2000      	movs	r0, #0
 800c5b8:	f7f3 fe86 	bl	80002c8 <__aeabi_dsub>
 800c5bc:	ec53 2b19 	vmov	r2, r3, d9
 800c5c0:	f7f4 faac 	bl	8000b1c <__aeabi_dcmplt>
 800c5c4:	2800      	cmp	r0, #0
 800c5c6:	f040 80b6 	bne.w	800c736 <_dtoa_r+0x6e6>
 800c5ca:	9b02      	ldr	r3, [sp, #8]
 800c5cc:	429d      	cmp	r5, r3
 800c5ce:	f43f af7c 	beq.w	800c4ca <_dtoa_r+0x47a>
 800c5d2:	4b31      	ldr	r3, [pc, #196]	; (800c698 <_dtoa_r+0x648>)
 800c5d4:	ec51 0b19 	vmov	r0, r1, d9
 800c5d8:	2200      	movs	r2, #0
 800c5da:	f7f4 f82d 	bl	8000638 <__aeabi_dmul>
 800c5de:	4b2e      	ldr	r3, [pc, #184]	; (800c698 <_dtoa_r+0x648>)
 800c5e0:	ec41 0b19 	vmov	d9, r0, r1
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	4640      	mov	r0, r8
 800c5e8:	4649      	mov	r1, r9
 800c5ea:	f7f4 f825 	bl	8000638 <__aeabi_dmul>
 800c5ee:	4680      	mov	r8, r0
 800c5f0:	4689      	mov	r9, r1
 800c5f2:	e7c5      	b.n	800c580 <_dtoa_r+0x530>
 800c5f4:	ec51 0b17 	vmov	r0, r1, d7
 800c5f8:	f7f4 f81e 	bl	8000638 <__aeabi_dmul>
 800c5fc:	9b02      	ldr	r3, [sp, #8]
 800c5fe:	9d00      	ldr	r5, [sp, #0]
 800c600:	930f      	str	r3, [sp, #60]	; 0x3c
 800c602:	ec41 0b19 	vmov	d9, r0, r1
 800c606:	4649      	mov	r1, r9
 800c608:	4640      	mov	r0, r8
 800c60a:	f7f4 fac5 	bl	8000b98 <__aeabi_d2iz>
 800c60e:	4606      	mov	r6, r0
 800c610:	f7f3 ffa8 	bl	8000564 <__aeabi_i2d>
 800c614:	3630      	adds	r6, #48	; 0x30
 800c616:	4602      	mov	r2, r0
 800c618:	460b      	mov	r3, r1
 800c61a:	4640      	mov	r0, r8
 800c61c:	4649      	mov	r1, r9
 800c61e:	f7f3 fe53 	bl	80002c8 <__aeabi_dsub>
 800c622:	f805 6b01 	strb.w	r6, [r5], #1
 800c626:	9b02      	ldr	r3, [sp, #8]
 800c628:	429d      	cmp	r5, r3
 800c62a:	4680      	mov	r8, r0
 800c62c:	4689      	mov	r9, r1
 800c62e:	f04f 0200 	mov.w	r2, #0
 800c632:	d124      	bne.n	800c67e <_dtoa_r+0x62e>
 800c634:	4b1b      	ldr	r3, [pc, #108]	; (800c6a4 <_dtoa_r+0x654>)
 800c636:	ec51 0b19 	vmov	r0, r1, d9
 800c63a:	f7f3 fe47 	bl	80002cc <__adddf3>
 800c63e:	4602      	mov	r2, r0
 800c640:	460b      	mov	r3, r1
 800c642:	4640      	mov	r0, r8
 800c644:	4649      	mov	r1, r9
 800c646:	f7f4 fa87 	bl	8000b58 <__aeabi_dcmpgt>
 800c64a:	2800      	cmp	r0, #0
 800c64c:	d173      	bne.n	800c736 <_dtoa_r+0x6e6>
 800c64e:	ec53 2b19 	vmov	r2, r3, d9
 800c652:	4914      	ldr	r1, [pc, #80]	; (800c6a4 <_dtoa_r+0x654>)
 800c654:	2000      	movs	r0, #0
 800c656:	f7f3 fe37 	bl	80002c8 <__aeabi_dsub>
 800c65a:	4602      	mov	r2, r0
 800c65c:	460b      	mov	r3, r1
 800c65e:	4640      	mov	r0, r8
 800c660:	4649      	mov	r1, r9
 800c662:	f7f4 fa5b 	bl	8000b1c <__aeabi_dcmplt>
 800c666:	2800      	cmp	r0, #0
 800c668:	f43f af2f 	beq.w	800c4ca <_dtoa_r+0x47a>
 800c66c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c66e:	1e6b      	subs	r3, r5, #1
 800c670:	930f      	str	r3, [sp, #60]	; 0x3c
 800c672:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c676:	2b30      	cmp	r3, #48	; 0x30
 800c678:	d0f8      	beq.n	800c66c <_dtoa_r+0x61c>
 800c67a:	46bb      	mov	fp, r7
 800c67c:	e04a      	b.n	800c714 <_dtoa_r+0x6c4>
 800c67e:	4b06      	ldr	r3, [pc, #24]	; (800c698 <_dtoa_r+0x648>)
 800c680:	f7f3 ffda 	bl	8000638 <__aeabi_dmul>
 800c684:	4680      	mov	r8, r0
 800c686:	4689      	mov	r9, r1
 800c688:	e7bd      	b.n	800c606 <_dtoa_r+0x5b6>
 800c68a:	bf00      	nop
 800c68c:	08013a80 	.word	0x08013a80
 800c690:	08013a58 	.word	0x08013a58
 800c694:	3ff00000 	.word	0x3ff00000
 800c698:	40240000 	.word	0x40240000
 800c69c:	401c0000 	.word	0x401c0000
 800c6a0:	40140000 	.word	0x40140000
 800c6a4:	3fe00000 	.word	0x3fe00000
 800c6a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c6ac:	9d00      	ldr	r5, [sp, #0]
 800c6ae:	4642      	mov	r2, r8
 800c6b0:	464b      	mov	r3, r9
 800c6b2:	4630      	mov	r0, r6
 800c6b4:	4639      	mov	r1, r7
 800c6b6:	f7f4 f8e9 	bl	800088c <__aeabi_ddiv>
 800c6ba:	f7f4 fa6d 	bl	8000b98 <__aeabi_d2iz>
 800c6be:	9001      	str	r0, [sp, #4]
 800c6c0:	f7f3 ff50 	bl	8000564 <__aeabi_i2d>
 800c6c4:	4642      	mov	r2, r8
 800c6c6:	464b      	mov	r3, r9
 800c6c8:	f7f3 ffb6 	bl	8000638 <__aeabi_dmul>
 800c6cc:	4602      	mov	r2, r0
 800c6ce:	460b      	mov	r3, r1
 800c6d0:	4630      	mov	r0, r6
 800c6d2:	4639      	mov	r1, r7
 800c6d4:	f7f3 fdf8 	bl	80002c8 <__aeabi_dsub>
 800c6d8:	9e01      	ldr	r6, [sp, #4]
 800c6da:	9f04      	ldr	r7, [sp, #16]
 800c6dc:	3630      	adds	r6, #48	; 0x30
 800c6de:	f805 6b01 	strb.w	r6, [r5], #1
 800c6e2:	9e00      	ldr	r6, [sp, #0]
 800c6e4:	1bae      	subs	r6, r5, r6
 800c6e6:	42b7      	cmp	r7, r6
 800c6e8:	4602      	mov	r2, r0
 800c6ea:	460b      	mov	r3, r1
 800c6ec:	d134      	bne.n	800c758 <_dtoa_r+0x708>
 800c6ee:	f7f3 fded 	bl	80002cc <__adddf3>
 800c6f2:	4642      	mov	r2, r8
 800c6f4:	464b      	mov	r3, r9
 800c6f6:	4606      	mov	r6, r0
 800c6f8:	460f      	mov	r7, r1
 800c6fa:	f7f4 fa2d 	bl	8000b58 <__aeabi_dcmpgt>
 800c6fe:	b9c8      	cbnz	r0, 800c734 <_dtoa_r+0x6e4>
 800c700:	4642      	mov	r2, r8
 800c702:	464b      	mov	r3, r9
 800c704:	4630      	mov	r0, r6
 800c706:	4639      	mov	r1, r7
 800c708:	f7f4 f9fe 	bl	8000b08 <__aeabi_dcmpeq>
 800c70c:	b110      	cbz	r0, 800c714 <_dtoa_r+0x6c4>
 800c70e:	9b01      	ldr	r3, [sp, #4]
 800c710:	07db      	lsls	r3, r3, #31
 800c712:	d40f      	bmi.n	800c734 <_dtoa_r+0x6e4>
 800c714:	4651      	mov	r1, sl
 800c716:	4620      	mov	r0, r4
 800c718:	f001 fa70 	bl	800dbfc <_Bfree>
 800c71c:	2300      	movs	r3, #0
 800c71e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c720:	702b      	strb	r3, [r5, #0]
 800c722:	f10b 0301 	add.w	r3, fp, #1
 800c726:	6013      	str	r3, [r2, #0]
 800c728:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	f43f ace2 	beq.w	800c0f4 <_dtoa_r+0xa4>
 800c730:	601d      	str	r5, [r3, #0]
 800c732:	e4df      	b.n	800c0f4 <_dtoa_r+0xa4>
 800c734:	465f      	mov	r7, fp
 800c736:	462b      	mov	r3, r5
 800c738:	461d      	mov	r5, r3
 800c73a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c73e:	2a39      	cmp	r2, #57	; 0x39
 800c740:	d106      	bne.n	800c750 <_dtoa_r+0x700>
 800c742:	9a00      	ldr	r2, [sp, #0]
 800c744:	429a      	cmp	r2, r3
 800c746:	d1f7      	bne.n	800c738 <_dtoa_r+0x6e8>
 800c748:	9900      	ldr	r1, [sp, #0]
 800c74a:	2230      	movs	r2, #48	; 0x30
 800c74c:	3701      	adds	r7, #1
 800c74e:	700a      	strb	r2, [r1, #0]
 800c750:	781a      	ldrb	r2, [r3, #0]
 800c752:	3201      	adds	r2, #1
 800c754:	701a      	strb	r2, [r3, #0]
 800c756:	e790      	b.n	800c67a <_dtoa_r+0x62a>
 800c758:	4ba3      	ldr	r3, [pc, #652]	; (800c9e8 <_dtoa_r+0x998>)
 800c75a:	2200      	movs	r2, #0
 800c75c:	f7f3 ff6c 	bl	8000638 <__aeabi_dmul>
 800c760:	2200      	movs	r2, #0
 800c762:	2300      	movs	r3, #0
 800c764:	4606      	mov	r6, r0
 800c766:	460f      	mov	r7, r1
 800c768:	f7f4 f9ce 	bl	8000b08 <__aeabi_dcmpeq>
 800c76c:	2800      	cmp	r0, #0
 800c76e:	d09e      	beq.n	800c6ae <_dtoa_r+0x65e>
 800c770:	e7d0      	b.n	800c714 <_dtoa_r+0x6c4>
 800c772:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c774:	2a00      	cmp	r2, #0
 800c776:	f000 80ca 	beq.w	800c90e <_dtoa_r+0x8be>
 800c77a:	9a07      	ldr	r2, [sp, #28]
 800c77c:	2a01      	cmp	r2, #1
 800c77e:	f300 80ad 	bgt.w	800c8dc <_dtoa_r+0x88c>
 800c782:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c784:	2a00      	cmp	r2, #0
 800c786:	f000 80a5 	beq.w	800c8d4 <_dtoa_r+0x884>
 800c78a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c78e:	9e08      	ldr	r6, [sp, #32]
 800c790:	9d05      	ldr	r5, [sp, #20]
 800c792:	9a05      	ldr	r2, [sp, #20]
 800c794:	441a      	add	r2, r3
 800c796:	9205      	str	r2, [sp, #20]
 800c798:	9a06      	ldr	r2, [sp, #24]
 800c79a:	2101      	movs	r1, #1
 800c79c:	441a      	add	r2, r3
 800c79e:	4620      	mov	r0, r4
 800c7a0:	9206      	str	r2, [sp, #24]
 800c7a2:	f001 fae1 	bl	800dd68 <__i2b>
 800c7a6:	4607      	mov	r7, r0
 800c7a8:	b165      	cbz	r5, 800c7c4 <_dtoa_r+0x774>
 800c7aa:	9b06      	ldr	r3, [sp, #24]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	dd09      	ble.n	800c7c4 <_dtoa_r+0x774>
 800c7b0:	42ab      	cmp	r3, r5
 800c7b2:	9a05      	ldr	r2, [sp, #20]
 800c7b4:	bfa8      	it	ge
 800c7b6:	462b      	movge	r3, r5
 800c7b8:	1ad2      	subs	r2, r2, r3
 800c7ba:	9205      	str	r2, [sp, #20]
 800c7bc:	9a06      	ldr	r2, [sp, #24]
 800c7be:	1aed      	subs	r5, r5, r3
 800c7c0:	1ad3      	subs	r3, r2, r3
 800c7c2:	9306      	str	r3, [sp, #24]
 800c7c4:	9b08      	ldr	r3, [sp, #32]
 800c7c6:	b1f3      	cbz	r3, 800c806 <_dtoa_r+0x7b6>
 800c7c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	f000 80a3 	beq.w	800c916 <_dtoa_r+0x8c6>
 800c7d0:	2e00      	cmp	r6, #0
 800c7d2:	dd10      	ble.n	800c7f6 <_dtoa_r+0x7a6>
 800c7d4:	4639      	mov	r1, r7
 800c7d6:	4632      	mov	r2, r6
 800c7d8:	4620      	mov	r0, r4
 800c7da:	f001 fb85 	bl	800dee8 <__pow5mult>
 800c7de:	4652      	mov	r2, sl
 800c7e0:	4601      	mov	r1, r0
 800c7e2:	4607      	mov	r7, r0
 800c7e4:	4620      	mov	r0, r4
 800c7e6:	f001 fad5 	bl	800dd94 <__multiply>
 800c7ea:	4651      	mov	r1, sl
 800c7ec:	4680      	mov	r8, r0
 800c7ee:	4620      	mov	r0, r4
 800c7f0:	f001 fa04 	bl	800dbfc <_Bfree>
 800c7f4:	46c2      	mov	sl, r8
 800c7f6:	9b08      	ldr	r3, [sp, #32]
 800c7f8:	1b9a      	subs	r2, r3, r6
 800c7fa:	d004      	beq.n	800c806 <_dtoa_r+0x7b6>
 800c7fc:	4651      	mov	r1, sl
 800c7fe:	4620      	mov	r0, r4
 800c800:	f001 fb72 	bl	800dee8 <__pow5mult>
 800c804:	4682      	mov	sl, r0
 800c806:	2101      	movs	r1, #1
 800c808:	4620      	mov	r0, r4
 800c80a:	f001 faad 	bl	800dd68 <__i2b>
 800c80e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c810:	2b00      	cmp	r3, #0
 800c812:	4606      	mov	r6, r0
 800c814:	f340 8081 	ble.w	800c91a <_dtoa_r+0x8ca>
 800c818:	461a      	mov	r2, r3
 800c81a:	4601      	mov	r1, r0
 800c81c:	4620      	mov	r0, r4
 800c81e:	f001 fb63 	bl	800dee8 <__pow5mult>
 800c822:	9b07      	ldr	r3, [sp, #28]
 800c824:	2b01      	cmp	r3, #1
 800c826:	4606      	mov	r6, r0
 800c828:	dd7a      	ble.n	800c920 <_dtoa_r+0x8d0>
 800c82a:	f04f 0800 	mov.w	r8, #0
 800c82e:	6933      	ldr	r3, [r6, #16]
 800c830:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c834:	6918      	ldr	r0, [r3, #16]
 800c836:	f001 fa49 	bl	800dccc <__hi0bits>
 800c83a:	f1c0 0020 	rsb	r0, r0, #32
 800c83e:	9b06      	ldr	r3, [sp, #24]
 800c840:	4418      	add	r0, r3
 800c842:	f010 001f 	ands.w	r0, r0, #31
 800c846:	f000 8094 	beq.w	800c972 <_dtoa_r+0x922>
 800c84a:	f1c0 0320 	rsb	r3, r0, #32
 800c84e:	2b04      	cmp	r3, #4
 800c850:	f340 8085 	ble.w	800c95e <_dtoa_r+0x90e>
 800c854:	9b05      	ldr	r3, [sp, #20]
 800c856:	f1c0 001c 	rsb	r0, r0, #28
 800c85a:	4403      	add	r3, r0
 800c85c:	9305      	str	r3, [sp, #20]
 800c85e:	9b06      	ldr	r3, [sp, #24]
 800c860:	4403      	add	r3, r0
 800c862:	4405      	add	r5, r0
 800c864:	9306      	str	r3, [sp, #24]
 800c866:	9b05      	ldr	r3, [sp, #20]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	dd05      	ble.n	800c878 <_dtoa_r+0x828>
 800c86c:	4651      	mov	r1, sl
 800c86e:	461a      	mov	r2, r3
 800c870:	4620      	mov	r0, r4
 800c872:	f001 fb93 	bl	800df9c <__lshift>
 800c876:	4682      	mov	sl, r0
 800c878:	9b06      	ldr	r3, [sp, #24]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	dd05      	ble.n	800c88a <_dtoa_r+0x83a>
 800c87e:	4631      	mov	r1, r6
 800c880:	461a      	mov	r2, r3
 800c882:	4620      	mov	r0, r4
 800c884:	f001 fb8a 	bl	800df9c <__lshift>
 800c888:	4606      	mov	r6, r0
 800c88a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d072      	beq.n	800c976 <_dtoa_r+0x926>
 800c890:	4631      	mov	r1, r6
 800c892:	4650      	mov	r0, sl
 800c894:	f001 fbee 	bl	800e074 <__mcmp>
 800c898:	2800      	cmp	r0, #0
 800c89a:	da6c      	bge.n	800c976 <_dtoa_r+0x926>
 800c89c:	2300      	movs	r3, #0
 800c89e:	4651      	mov	r1, sl
 800c8a0:	220a      	movs	r2, #10
 800c8a2:	4620      	mov	r0, r4
 800c8a4:	f001 f9cc 	bl	800dc40 <__multadd>
 800c8a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8aa:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c8ae:	4682      	mov	sl, r0
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	f000 81b0 	beq.w	800cc16 <_dtoa_r+0xbc6>
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	4639      	mov	r1, r7
 800c8ba:	220a      	movs	r2, #10
 800c8bc:	4620      	mov	r0, r4
 800c8be:	f001 f9bf 	bl	800dc40 <__multadd>
 800c8c2:	9b01      	ldr	r3, [sp, #4]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	4607      	mov	r7, r0
 800c8c8:	f300 8096 	bgt.w	800c9f8 <_dtoa_r+0x9a8>
 800c8cc:	9b07      	ldr	r3, [sp, #28]
 800c8ce:	2b02      	cmp	r3, #2
 800c8d0:	dc59      	bgt.n	800c986 <_dtoa_r+0x936>
 800c8d2:	e091      	b.n	800c9f8 <_dtoa_r+0x9a8>
 800c8d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c8d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c8da:	e758      	b.n	800c78e <_dtoa_r+0x73e>
 800c8dc:	9b04      	ldr	r3, [sp, #16]
 800c8de:	1e5e      	subs	r6, r3, #1
 800c8e0:	9b08      	ldr	r3, [sp, #32]
 800c8e2:	42b3      	cmp	r3, r6
 800c8e4:	bfbf      	itttt	lt
 800c8e6:	9b08      	ldrlt	r3, [sp, #32]
 800c8e8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c8ea:	9608      	strlt	r6, [sp, #32]
 800c8ec:	1af3      	sublt	r3, r6, r3
 800c8ee:	bfb4      	ite	lt
 800c8f0:	18d2      	addlt	r2, r2, r3
 800c8f2:	1b9e      	subge	r6, r3, r6
 800c8f4:	9b04      	ldr	r3, [sp, #16]
 800c8f6:	bfbc      	itt	lt
 800c8f8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c8fa:	2600      	movlt	r6, #0
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	bfb7      	itett	lt
 800c900:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c904:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c908:	1a9d      	sublt	r5, r3, r2
 800c90a:	2300      	movlt	r3, #0
 800c90c:	e741      	b.n	800c792 <_dtoa_r+0x742>
 800c90e:	9e08      	ldr	r6, [sp, #32]
 800c910:	9d05      	ldr	r5, [sp, #20]
 800c912:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c914:	e748      	b.n	800c7a8 <_dtoa_r+0x758>
 800c916:	9a08      	ldr	r2, [sp, #32]
 800c918:	e770      	b.n	800c7fc <_dtoa_r+0x7ac>
 800c91a:	9b07      	ldr	r3, [sp, #28]
 800c91c:	2b01      	cmp	r3, #1
 800c91e:	dc19      	bgt.n	800c954 <_dtoa_r+0x904>
 800c920:	9b02      	ldr	r3, [sp, #8]
 800c922:	b9bb      	cbnz	r3, 800c954 <_dtoa_r+0x904>
 800c924:	9b03      	ldr	r3, [sp, #12]
 800c926:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c92a:	b99b      	cbnz	r3, 800c954 <_dtoa_r+0x904>
 800c92c:	9b03      	ldr	r3, [sp, #12]
 800c92e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c932:	0d1b      	lsrs	r3, r3, #20
 800c934:	051b      	lsls	r3, r3, #20
 800c936:	b183      	cbz	r3, 800c95a <_dtoa_r+0x90a>
 800c938:	9b05      	ldr	r3, [sp, #20]
 800c93a:	3301      	adds	r3, #1
 800c93c:	9305      	str	r3, [sp, #20]
 800c93e:	9b06      	ldr	r3, [sp, #24]
 800c940:	3301      	adds	r3, #1
 800c942:	9306      	str	r3, [sp, #24]
 800c944:	f04f 0801 	mov.w	r8, #1
 800c948:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	f47f af6f 	bne.w	800c82e <_dtoa_r+0x7de>
 800c950:	2001      	movs	r0, #1
 800c952:	e774      	b.n	800c83e <_dtoa_r+0x7ee>
 800c954:	f04f 0800 	mov.w	r8, #0
 800c958:	e7f6      	b.n	800c948 <_dtoa_r+0x8f8>
 800c95a:	4698      	mov	r8, r3
 800c95c:	e7f4      	b.n	800c948 <_dtoa_r+0x8f8>
 800c95e:	d082      	beq.n	800c866 <_dtoa_r+0x816>
 800c960:	9a05      	ldr	r2, [sp, #20]
 800c962:	331c      	adds	r3, #28
 800c964:	441a      	add	r2, r3
 800c966:	9205      	str	r2, [sp, #20]
 800c968:	9a06      	ldr	r2, [sp, #24]
 800c96a:	441a      	add	r2, r3
 800c96c:	441d      	add	r5, r3
 800c96e:	9206      	str	r2, [sp, #24]
 800c970:	e779      	b.n	800c866 <_dtoa_r+0x816>
 800c972:	4603      	mov	r3, r0
 800c974:	e7f4      	b.n	800c960 <_dtoa_r+0x910>
 800c976:	9b04      	ldr	r3, [sp, #16]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	dc37      	bgt.n	800c9ec <_dtoa_r+0x99c>
 800c97c:	9b07      	ldr	r3, [sp, #28]
 800c97e:	2b02      	cmp	r3, #2
 800c980:	dd34      	ble.n	800c9ec <_dtoa_r+0x99c>
 800c982:	9b04      	ldr	r3, [sp, #16]
 800c984:	9301      	str	r3, [sp, #4]
 800c986:	9b01      	ldr	r3, [sp, #4]
 800c988:	b963      	cbnz	r3, 800c9a4 <_dtoa_r+0x954>
 800c98a:	4631      	mov	r1, r6
 800c98c:	2205      	movs	r2, #5
 800c98e:	4620      	mov	r0, r4
 800c990:	f001 f956 	bl	800dc40 <__multadd>
 800c994:	4601      	mov	r1, r0
 800c996:	4606      	mov	r6, r0
 800c998:	4650      	mov	r0, sl
 800c99a:	f001 fb6b 	bl	800e074 <__mcmp>
 800c99e:	2800      	cmp	r0, #0
 800c9a0:	f73f adbb 	bgt.w	800c51a <_dtoa_r+0x4ca>
 800c9a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9a6:	9d00      	ldr	r5, [sp, #0]
 800c9a8:	ea6f 0b03 	mvn.w	fp, r3
 800c9ac:	f04f 0800 	mov.w	r8, #0
 800c9b0:	4631      	mov	r1, r6
 800c9b2:	4620      	mov	r0, r4
 800c9b4:	f001 f922 	bl	800dbfc <_Bfree>
 800c9b8:	2f00      	cmp	r7, #0
 800c9ba:	f43f aeab 	beq.w	800c714 <_dtoa_r+0x6c4>
 800c9be:	f1b8 0f00 	cmp.w	r8, #0
 800c9c2:	d005      	beq.n	800c9d0 <_dtoa_r+0x980>
 800c9c4:	45b8      	cmp	r8, r7
 800c9c6:	d003      	beq.n	800c9d0 <_dtoa_r+0x980>
 800c9c8:	4641      	mov	r1, r8
 800c9ca:	4620      	mov	r0, r4
 800c9cc:	f001 f916 	bl	800dbfc <_Bfree>
 800c9d0:	4639      	mov	r1, r7
 800c9d2:	4620      	mov	r0, r4
 800c9d4:	f001 f912 	bl	800dbfc <_Bfree>
 800c9d8:	e69c      	b.n	800c714 <_dtoa_r+0x6c4>
 800c9da:	2600      	movs	r6, #0
 800c9dc:	4637      	mov	r7, r6
 800c9de:	e7e1      	b.n	800c9a4 <_dtoa_r+0x954>
 800c9e0:	46bb      	mov	fp, r7
 800c9e2:	4637      	mov	r7, r6
 800c9e4:	e599      	b.n	800c51a <_dtoa_r+0x4ca>
 800c9e6:	bf00      	nop
 800c9e8:	40240000 	.word	0x40240000
 800c9ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	f000 80c8 	beq.w	800cb84 <_dtoa_r+0xb34>
 800c9f4:	9b04      	ldr	r3, [sp, #16]
 800c9f6:	9301      	str	r3, [sp, #4]
 800c9f8:	2d00      	cmp	r5, #0
 800c9fa:	dd05      	ble.n	800ca08 <_dtoa_r+0x9b8>
 800c9fc:	4639      	mov	r1, r7
 800c9fe:	462a      	mov	r2, r5
 800ca00:	4620      	mov	r0, r4
 800ca02:	f001 facb 	bl	800df9c <__lshift>
 800ca06:	4607      	mov	r7, r0
 800ca08:	f1b8 0f00 	cmp.w	r8, #0
 800ca0c:	d05b      	beq.n	800cac6 <_dtoa_r+0xa76>
 800ca0e:	6879      	ldr	r1, [r7, #4]
 800ca10:	4620      	mov	r0, r4
 800ca12:	f001 f8b3 	bl	800db7c <_Balloc>
 800ca16:	4605      	mov	r5, r0
 800ca18:	b928      	cbnz	r0, 800ca26 <_dtoa_r+0x9d6>
 800ca1a:	4b83      	ldr	r3, [pc, #524]	; (800cc28 <_dtoa_r+0xbd8>)
 800ca1c:	4602      	mov	r2, r0
 800ca1e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800ca22:	f7ff bb2e 	b.w	800c082 <_dtoa_r+0x32>
 800ca26:	693a      	ldr	r2, [r7, #16]
 800ca28:	3202      	adds	r2, #2
 800ca2a:	0092      	lsls	r2, r2, #2
 800ca2c:	f107 010c 	add.w	r1, r7, #12
 800ca30:	300c      	adds	r0, #12
 800ca32:	f001 fed7 	bl	800e7e4 <memcpy>
 800ca36:	2201      	movs	r2, #1
 800ca38:	4629      	mov	r1, r5
 800ca3a:	4620      	mov	r0, r4
 800ca3c:	f001 faae 	bl	800df9c <__lshift>
 800ca40:	9b00      	ldr	r3, [sp, #0]
 800ca42:	3301      	adds	r3, #1
 800ca44:	9304      	str	r3, [sp, #16]
 800ca46:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca4a:	4413      	add	r3, r2
 800ca4c:	9308      	str	r3, [sp, #32]
 800ca4e:	9b02      	ldr	r3, [sp, #8]
 800ca50:	f003 0301 	and.w	r3, r3, #1
 800ca54:	46b8      	mov	r8, r7
 800ca56:	9306      	str	r3, [sp, #24]
 800ca58:	4607      	mov	r7, r0
 800ca5a:	9b04      	ldr	r3, [sp, #16]
 800ca5c:	4631      	mov	r1, r6
 800ca5e:	3b01      	subs	r3, #1
 800ca60:	4650      	mov	r0, sl
 800ca62:	9301      	str	r3, [sp, #4]
 800ca64:	f7ff fa6a 	bl	800bf3c <quorem>
 800ca68:	4641      	mov	r1, r8
 800ca6a:	9002      	str	r0, [sp, #8]
 800ca6c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ca70:	4650      	mov	r0, sl
 800ca72:	f001 faff 	bl	800e074 <__mcmp>
 800ca76:	463a      	mov	r2, r7
 800ca78:	9005      	str	r0, [sp, #20]
 800ca7a:	4631      	mov	r1, r6
 800ca7c:	4620      	mov	r0, r4
 800ca7e:	f001 fb15 	bl	800e0ac <__mdiff>
 800ca82:	68c2      	ldr	r2, [r0, #12]
 800ca84:	4605      	mov	r5, r0
 800ca86:	bb02      	cbnz	r2, 800caca <_dtoa_r+0xa7a>
 800ca88:	4601      	mov	r1, r0
 800ca8a:	4650      	mov	r0, sl
 800ca8c:	f001 faf2 	bl	800e074 <__mcmp>
 800ca90:	4602      	mov	r2, r0
 800ca92:	4629      	mov	r1, r5
 800ca94:	4620      	mov	r0, r4
 800ca96:	9209      	str	r2, [sp, #36]	; 0x24
 800ca98:	f001 f8b0 	bl	800dbfc <_Bfree>
 800ca9c:	9b07      	ldr	r3, [sp, #28]
 800ca9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800caa0:	9d04      	ldr	r5, [sp, #16]
 800caa2:	ea43 0102 	orr.w	r1, r3, r2
 800caa6:	9b06      	ldr	r3, [sp, #24]
 800caa8:	4319      	orrs	r1, r3
 800caaa:	d110      	bne.n	800cace <_dtoa_r+0xa7e>
 800caac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cab0:	d029      	beq.n	800cb06 <_dtoa_r+0xab6>
 800cab2:	9b05      	ldr	r3, [sp, #20]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	dd02      	ble.n	800cabe <_dtoa_r+0xa6e>
 800cab8:	9b02      	ldr	r3, [sp, #8]
 800caba:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800cabe:	9b01      	ldr	r3, [sp, #4]
 800cac0:	f883 9000 	strb.w	r9, [r3]
 800cac4:	e774      	b.n	800c9b0 <_dtoa_r+0x960>
 800cac6:	4638      	mov	r0, r7
 800cac8:	e7ba      	b.n	800ca40 <_dtoa_r+0x9f0>
 800caca:	2201      	movs	r2, #1
 800cacc:	e7e1      	b.n	800ca92 <_dtoa_r+0xa42>
 800cace:	9b05      	ldr	r3, [sp, #20]
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	db04      	blt.n	800cade <_dtoa_r+0xa8e>
 800cad4:	9907      	ldr	r1, [sp, #28]
 800cad6:	430b      	orrs	r3, r1
 800cad8:	9906      	ldr	r1, [sp, #24]
 800cada:	430b      	orrs	r3, r1
 800cadc:	d120      	bne.n	800cb20 <_dtoa_r+0xad0>
 800cade:	2a00      	cmp	r2, #0
 800cae0:	dded      	ble.n	800cabe <_dtoa_r+0xa6e>
 800cae2:	4651      	mov	r1, sl
 800cae4:	2201      	movs	r2, #1
 800cae6:	4620      	mov	r0, r4
 800cae8:	f001 fa58 	bl	800df9c <__lshift>
 800caec:	4631      	mov	r1, r6
 800caee:	4682      	mov	sl, r0
 800caf0:	f001 fac0 	bl	800e074 <__mcmp>
 800caf4:	2800      	cmp	r0, #0
 800caf6:	dc03      	bgt.n	800cb00 <_dtoa_r+0xab0>
 800caf8:	d1e1      	bne.n	800cabe <_dtoa_r+0xa6e>
 800cafa:	f019 0f01 	tst.w	r9, #1
 800cafe:	d0de      	beq.n	800cabe <_dtoa_r+0xa6e>
 800cb00:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cb04:	d1d8      	bne.n	800cab8 <_dtoa_r+0xa68>
 800cb06:	9a01      	ldr	r2, [sp, #4]
 800cb08:	2339      	movs	r3, #57	; 0x39
 800cb0a:	7013      	strb	r3, [r2, #0]
 800cb0c:	462b      	mov	r3, r5
 800cb0e:	461d      	mov	r5, r3
 800cb10:	3b01      	subs	r3, #1
 800cb12:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cb16:	2a39      	cmp	r2, #57	; 0x39
 800cb18:	d06c      	beq.n	800cbf4 <_dtoa_r+0xba4>
 800cb1a:	3201      	adds	r2, #1
 800cb1c:	701a      	strb	r2, [r3, #0]
 800cb1e:	e747      	b.n	800c9b0 <_dtoa_r+0x960>
 800cb20:	2a00      	cmp	r2, #0
 800cb22:	dd07      	ble.n	800cb34 <_dtoa_r+0xae4>
 800cb24:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cb28:	d0ed      	beq.n	800cb06 <_dtoa_r+0xab6>
 800cb2a:	9a01      	ldr	r2, [sp, #4]
 800cb2c:	f109 0301 	add.w	r3, r9, #1
 800cb30:	7013      	strb	r3, [r2, #0]
 800cb32:	e73d      	b.n	800c9b0 <_dtoa_r+0x960>
 800cb34:	9b04      	ldr	r3, [sp, #16]
 800cb36:	9a08      	ldr	r2, [sp, #32]
 800cb38:	f803 9c01 	strb.w	r9, [r3, #-1]
 800cb3c:	4293      	cmp	r3, r2
 800cb3e:	d043      	beq.n	800cbc8 <_dtoa_r+0xb78>
 800cb40:	4651      	mov	r1, sl
 800cb42:	2300      	movs	r3, #0
 800cb44:	220a      	movs	r2, #10
 800cb46:	4620      	mov	r0, r4
 800cb48:	f001 f87a 	bl	800dc40 <__multadd>
 800cb4c:	45b8      	cmp	r8, r7
 800cb4e:	4682      	mov	sl, r0
 800cb50:	f04f 0300 	mov.w	r3, #0
 800cb54:	f04f 020a 	mov.w	r2, #10
 800cb58:	4641      	mov	r1, r8
 800cb5a:	4620      	mov	r0, r4
 800cb5c:	d107      	bne.n	800cb6e <_dtoa_r+0xb1e>
 800cb5e:	f001 f86f 	bl	800dc40 <__multadd>
 800cb62:	4680      	mov	r8, r0
 800cb64:	4607      	mov	r7, r0
 800cb66:	9b04      	ldr	r3, [sp, #16]
 800cb68:	3301      	adds	r3, #1
 800cb6a:	9304      	str	r3, [sp, #16]
 800cb6c:	e775      	b.n	800ca5a <_dtoa_r+0xa0a>
 800cb6e:	f001 f867 	bl	800dc40 <__multadd>
 800cb72:	4639      	mov	r1, r7
 800cb74:	4680      	mov	r8, r0
 800cb76:	2300      	movs	r3, #0
 800cb78:	220a      	movs	r2, #10
 800cb7a:	4620      	mov	r0, r4
 800cb7c:	f001 f860 	bl	800dc40 <__multadd>
 800cb80:	4607      	mov	r7, r0
 800cb82:	e7f0      	b.n	800cb66 <_dtoa_r+0xb16>
 800cb84:	9b04      	ldr	r3, [sp, #16]
 800cb86:	9301      	str	r3, [sp, #4]
 800cb88:	9d00      	ldr	r5, [sp, #0]
 800cb8a:	4631      	mov	r1, r6
 800cb8c:	4650      	mov	r0, sl
 800cb8e:	f7ff f9d5 	bl	800bf3c <quorem>
 800cb92:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cb96:	9b00      	ldr	r3, [sp, #0]
 800cb98:	f805 9b01 	strb.w	r9, [r5], #1
 800cb9c:	1aea      	subs	r2, r5, r3
 800cb9e:	9b01      	ldr	r3, [sp, #4]
 800cba0:	4293      	cmp	r3, r2
 800cba2:	dd07      	ble.n	800cbb4 <_dtoa_r+0xb64>
 800cba4:	4651      	mov	r1, sl
 800cba6:	2300      	movs	r3, #0
 800cba8:	220a      	movs	r2, #10
 800cbaa:	4620      	mov	r0, r4
 800cbac:	f001 f848 	bl	800dc40 <__multadd>
 800cbb0:	4682      	mov	sl, r0
 800cbb2:	e7ea      	b.n	800cb8a <_dtoa_r+0xb3a>
 800cbb4:	9b01      	ldr	r3, [sp, #4]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	bfc8      	it	gt
 800cbba:	461d      	movgt	r5, r3
 800cbbc:	9b00      	ldr	r3, [sp, #0]
 800cbbe:	bfd8      	it	le
 800cbc0:	2501      	movle	r5, #1
 800cbc2:	441d      	add	r5, r3
 800cbc4:	f04f 0800 	mov.w	r8, #0
 800cbc8:	4651      	mov	r1, sl
 800cbca:	2201      	movs	r2, #1
 800cbcc:	4620      	mov	r0, r4
 800cbce:	f001 f9e5 	bl	800df9c <__lshift>
 800cbd2:	4631      	mov	r1, r6
 800cbd4:	4682      	mov	sl, r0
 800cbd6:	f001 fa4d 	bl	800e074 <__mcmp>
 800cbda:	2800      	cmp	r0, #0
 800cbdc:	dc96      	bgt.n	800cb0c <_dtoa_r+0xabc>
 800cbde:	d102      	bne.n	800cbe6 <_dtoa_r+0xb96>
 800cbe0:	f019 0f01 	tst.w	r9, #1
 800cbe4:	d192      	bne.n	800cb0c <_dtoa_r+0xabc>
 800cbe6:	462b      	mov	r3, r5
 800cbe8:	461d      	mov	r5, r3
 800cbea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cbee:	2a30      	cmp	r2, #48	; 0x30
 800cbf0:	d0fa      	beq.n	800cbe8 <_dtoa_r+0xb98>
 800cbf2:	e6dd      	b.n	800c9b0 <_dtoa_r+0x960>
 800cbf4:	9a00      	ldr	r2, [sp, #0]
 800cbf6:	429a      	cmp	r2, r3
 800cbf8:	d189      	bne.n	800cb0e <_dtoa_r+0xabe>
 800cbfa:	f10b 0b01 	add.w	fp, fp, #1
 800cbfe:	2331      	movs	r3, #49	; 0x31
 800cc00:	e796      	b.n	800cb30 <_dtoa_r+0xae0>
 800cc02:	4b0a      	ldr	r3, [pc, #40]	; (800cc2c <_dtoa_r+0xbdc>)
 800cc04:	f7ff ba99 	b.w	800c13a <_dtoa_r+0xea>
 800cc08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	f47f aa6d 	bne.w	800c0ea <_dtoa_r+0x9a>
 800cc10:	4b07      	ldr	r3, [pc, #28]	; (800cc30 <_dtoa_r+0xbe0>)
 800cc12:	f7ff ba92 	b.w	800c13a <_dtoa_r+0xea>
 800cc16:	9b01      	ldr	r3, [sp, #4]
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	dcb5      	bgt.n	800cb88 <_dtoa_r+0xb38>
 800cc1c:	9b07      	ldr	r3, [sp, #28]
 800cc1e:	2b02      	cmp	r3, #2
 800cc20:	f73f aeb1 	bgt.w	800c986 <_dtoa_r+0x936>
 800cc24:	e7b0      	b.n	800cb88 <_dtoa_r+0xb38>
 800cc26:	bf00      	nop
 800cc28:	080139c2 	.word	0x080139c2
 800cc2c:	080139fa 	.word	0x080139fa
 800cc30:	08013946 	.word	0x08013946

0800cc34 <_free_r>:
 800cc34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cc36:	2900      	cmp	r1, #0
 800cc38:	d044      	beq.n	800ccc4 <_free_r+0x90>
 800cc3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cc3e:	9001      	str	r0, [sp, #4]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	f1a1 0404 	sub.w	r4, r1, #4
 800cc46:	bfb8      	it	lt
 800cc48:	18e4      	addlt	r4, r4, r3
 800cc4a:	f000 ff8b 	bl	800db64 <__malloc_lock>
 800cc4e:	4a1e      	ldr	r2, [pc, #120]	; (800ccc8 <_free_r+0x94>)
 800cc50:	9801      	ldr	r0, [sp, #4]
 800cc52:	6813      	ldr	r3, [r2, #0]
 800cc54:	b933      	cbnz	r3, 800cc64 <_free_r+0x30>
 800cc56:	6063      	str	r3, [r4, #4]
 800cc58:	6014      	str	r4, [r2, #0]
 800cc5a:	b003      	add	sp, #12
 800cc5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cc60:	f000 bf86 	b.w	800db70 <__malloc_unlock>
 800cc64:	42a3      	cmp	r3, r4
 800cc66:	d908      	bls.n	800cc7a <_free_r+0x46>
 800cc68:	6825      	ldr	r5, [r4, #0]
 800cc6a:	1961      	adds	r1, r4, r5
 800cc6c:	428b      	cmp	r3, r1
 800cc6e:	bf01      	itttt	eq
 800cc70:	6819      	ldreq	r1, [r3, #0]
 800cc72:	685b      	ldreq	r3, [r3, #4]
 800cc74:	1949      	addeq	r1, r1, r5
 800cc76:	6021      	streq	r1, [r4, #0]
 800cc78:	e7ed      	b.n	800cc56 <_free_r+0x22>
 800cc7a:	461a      	mov	r2, r3
 800cc7c:	685b      	ldr	r3, [r3, #4]
 800cc7e:	b10b      	cbz	r3, 800cc84 <_free_r+0x50>
 800cc80:	42a3      	cmp	r3, r4
 800cc82:	d9fa      	bls.n	800cc7a <_free_r+0x46>
 800cc84:	6811      	ldr	r1, [r2, #0]
 800cc86:	1855      	adds	r5, r2, r1
 800cc88:	42a5      	cmp	r5, r4
 800cc8a:	d10b      	bne.n	800cca4 <_free_r+0x70>
 800cc8c:	6824      	ldr	r4, [r4, #0]
 800cc8e:	4421      	add	r1, r4
 800cc90:	1854      	adds	r4, r2, r1
 800cc92:	42a3      	cmp	r3, r4
 800cc94:	6011      	str	r1, [r2, #0]
 800cc96:	d1e0      	bne.n	800cc5a <_free_r+0x26>
 800cc98:	681c      	ldr	r4, [r3, #0]
 800cc9a:	685b      	ldr	r3, [r3, #4]
 800cc9c:	6053      	str	r3, [r2, #4]
 800cc9e:	440c      	add	r4, r1
 800cca0:	6014      	str	r4, [r2, #0]
 800cca2:	e7da      	b.n	800cc5a <_free_r+0x26>
 800cca4:	d902      	bls.n	800ccac <_free_r+0x78>
 800cca6:	230c      	movs	r3, #12
 800cca8:	6003      	str	r3, [r0, #0]
 800ccaa:	e7d6      	b.n	800cc5a <_free_r+0x26>
 800ccac:	6825      	ldr	r5, [r4, #0]
 800ccae:	1961      	adds	r1, r4, r5
 800ccb0:	428b      	cmp	r3, r1
 800ccb2:	bf04      	itt	eq
 800ccb4:	6819      	ldreq	r1, [r3, #0]
 800ccb6:	685b      	ldreq	r3, [r3, #4]
 800ccb8:	6063      	str	r3, [r4, #4]
 800ccba:	bf04      	itt	eq
 800ccbc:	1949      	addeq	r1, r1, r5
 800ccbe:	6021      	streq	r1, [r4, #0]
 800ccc0:	6054      	str	r4, [r2, #4]
 800ccc2:	e7ca      	b.n	800cc5a <_free_r+0x26>
 800ccc4:	b003      	add	sp, #12
 800ccc6:	bd30      	pop	{r4, r5, pc}
 800ccc8:	2000932c 	.word	0x2000932c

0800cccc <__ssputs_r>:
 800cccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ccd0:	688e      	ldr	r6, [r1, #8]
 800ccd2:	461f      	mov	r7, r3
 800ccd4:	42be      	cmp	r6, r7
 800ccd6:	680b      	ldr	r3, [r1, #0]
 800ccd8:	4682      	mov	sl, r0
 800ccda:	460c      	mov	r4, r1
 800ccdc:	4690      	mov	r8, r2
 800ccde:	d82c      	bhi.n	800cd3a <__ssputs_r+0x6e>
 800cce0:	898a      	ldrh	r2, [r1, #12]
 800cce2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cce6:	d026      	beq.n	800cd36 <__ssputs_r+0x6a>
 800cce8:	6965      	ldr	r5, [r4, #20]
 800ccea:	6909      	ldr	r1, [r1, #16]
 800ccec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ccf0:	eba3 0901 	sub.w	r9, r3, r1
 800ccf4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ccf8:	1c7b      	adds	r3, r7, #1
 800ccfa:	444b      	add	r3, r9
 800ccfc:	106d      	asrs	r5, r5, #1
 800ccfe:	429d      	cmp	r5, r3
 800cd00:	bf38      	it	cc
 800cd02:	461d      	movcc	r5, r3
 800cd04:	0553      	lsls	r3, r2, #21
 800cd06:	d527      	bpl.n	800cd58 <__ssputs_r+0x8c>
 800cd08:	4629      	mov	r1, r5
 800cd0a:	f000 fc75 	bl	800d5f8 <_malloc_r>
 800cd0e:	4606      	mov	r6, r0
 800cd10:	b360      	cbz	r0, 800cd6c <__ssputs_r+0xa0>
 800cd12:	6921      	ldr	r1, [r4, #16]
 800cd14:	464a      	mov	r2, r9
 800cd16:	f001 fd65 	bl	800e7e4 <memcpy>
 800cd1a:	89a3      	ldrh	r3, [r4, #12]
 800cd1c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cd20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd24:	81a3      	strh	r3, [r4, #12]
 800cd26:	6126      	str	r6, [r4, #16]
 800cd28:	6165      	str	r5, [r4, #20]
 800cd2a:	444e      	add	r6, r9
 800cd2c:	eba5 0509 	sub.w	r5, r5, r9
 800cd30:	6026      	str	r6, [r4, #0]
 800cd32:	60a5      	str	r5, [r4, #8]
 800cd34:	463e      	mov	r6, r7
 800cd36:	42be      	cmp	r6, r7
 800cd38:	d900      	bls.n	800cd3c <__ssputs_r+0x70>
 800cd3a:	463e      	mov	r6, r7
 800cd3c:	6820      	ldr	r0, [r4, #0]
 800cd3e:	4632      	mov	r2, r6
 800cd40:	4641      	mov	r1, r8
 800cd42:	f001 fd03 	bl	800e74c <memmove>
 800cd46:	68a3      	ldr	r3, [r4, #8]
 800cd48:	1b9b      	subs	r3, r3, r6
 800cd4a:	60a3      	str	r3, [r4, #8]
 800cd4c:	6823      	ldr	r3, [r4, #0]
 800cd4e:	4433      	add	r3, r6
 800cd50:	6023      	str	r3, [r4, #0]
 800cd52:	2000      	movs	r0, #0
 800cd54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd58:	462a      	mov	r2, r5
 800cd5a:	f001 fad7 	bl	800e30c <_realloc_r>
 800cd5e:	4606      	mov	r6, r0
 800cd60:	2800      	cmp	r0, #0
 800cd62:	d1e0      	bne.n	800cd26 <__ssputs_r+0x5a>
 800cd64:	6921      	ldr	r1, [r4, #16]
 800cd66:	4650      	mov	r0, sl
 800cd68:	f7ff ff64 	bl	800cc34 <_free_r>
 800cd6c:	230c      	movs	r3, #12
 800cd6e:	f8ca 3000 	str.w	r3, [sl]
 800cd72:	89a3      	ldrh	r3, [r4, #12]
 800cd74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd78:	81a3      	strh	r3, [r4, #12]
 800cd7a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cd7e:	e7e9      	b.n	800cd54 <__ssputs_r+0x88>

0800cd80 <_svfiprintf_r>:
 800cd80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd84:	4698      	mov	r8, r3
 800cd86:	898b      	ldrh	r3, [r1, #12]
 800cd88:	061b      	lsls	r3, r3, #24
 800cd8a:	b09d      	sub	sp, #116	; 0x74
 800cd8c:	4607      	mov	r7, r0
 800cd8e:	460d      	mov	r5, r1
 800cd90:	4614      	mov	r4, r2
 800cd92:	d50e      	bpl.n	800cdb2 <_svfiprintf_r+0x32>
 800cd94:	690b      	ldr	r3, [r1, #16]
 800cd96:	b963      	cbnz	r3, 800cdb2 <_svfiprintf_r+0x32>
 800cd98:	2140      	movs	r1, #64	; 0x40
 800cd9a:	f000 fc2d 	bl	800d5f8 <_malloc_r>
 800cd9e:	6028      	str	r0, [r5, #0]
 800cda0:	6128      	str	r0, [r5, #16]
 800cda2:	b920      	cbnz	r0, 800cdae <_svfiprintf_r+0x2e>
 800cda4:	230c      	movs	r3, #12
 800cda6:	603b      	str	r3, [r7, #0]
 800cda8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cdac:	e0d0      	b.n	800cf50 <_svfiprintf_r+0x1d0>
 800cdae:	2340      	movs	r3, #64	; 0x40
 800cdb0:	616b      	str	r3, [r5, #20]
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	9309      	str	r3, [sp, #36]	; 0x24
 800cdb6:	2320      	movs	r3, #32
 800cdb8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cdbc:	f8cd 800c 	str.w	r8, [sp, #12]
 800cdc0:	2330      	movs	r3, #48	; 0x30
 800cdc2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800cf68 <_svfiprintf_r+0x1e8>
 800cdc6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cdca:	f04f 0901 	mov.w	r9, #1
 800cdce:	4623      	mov	r3, r4
 800cdd0:	469a      	mov	sl, r3
 800cdd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdd6:	b10a      	cbz	r2, 800cddc <_svfiprintf_r+0x5c>
 800cdd8:	2a25      	cmp	r2, #37	; 0x25
 800cdda:	d1f9      	bne.n	800cdd0 <_svfiprintf_r+0x50>
 800cddc:	ebba 0b04 	subs.w	fp, sl, r4
 800cde0:	d00b      	beq.n	800cdfa <_svfiprintf_r+0x7a>
 800cde2:	465b      	mov	r3, fp
 800cde4:	4622      	mov	r2, r4
 800cde6:	4629      	mov	r1, r5
 800cde8:	4638      	mov	r0, r7
 800cdea:	f7ff ff6f 	bl	800cccc <__ssputs_r>
 800cdee:	3001      	adds	r0, #1
 800cdf0:	f000 80a9 	beq.w	800cf46 <_svfiprintf_r+0x1c6>
 800cdf4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cdf6:	445a      	add	r2, fp
 800cdf8:	9209      	str	r2, [sp, #36]	; 0x24
 800cdfa:	f89a 3000 	ldrb.w	r3, [sl]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	f000 80a1 	beq.w	800cf46 <_svfiprintf_r+0x1c6>
 800ce04:	2300      	movs	r3, #0
 800ce06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ce0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce0e:	f10a 0a01 	add.w	sl, sl, #1
 800ce12:	9304      	str	r3, [sp, #16]
 800ce14:	9307      	str	r3, [sp, #28]
 800ce16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ce1a:	931a      	str	r3, [sp, #104]	; 0x68
 800ce1c:	4654      	mov	r4, sl
 800ce1e:	2205      	movs	r2, #5
 800ce20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce24:	4850      	ldr	r0, [pc, #320]	; (800cf68 <_svfiprintf_r+0x1e8>)
 800ce26:	f7f3 f9f3 	bl	8000210 <memchr>
 800ce2a:	9a04      	ldr	r2, [sp, #16]
 800ce2c:	b9d8      	cbnz	r0, 800ce66 <_svfiprintf_r+0xe6>
 800ce2e:	06d0      	lsls	r0, r2, #27
 800ce30:	bf44      	itt	mi
 800ce32:	2320      	movmi	r3, #32
 800ce34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce38:	0711      	lsls	r1, r2, #28
 800ce3a:	bf44      	itt	mi
 800ce3c:	232b      	movmi	r3, #43	; 0x2b
 800ce3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ce42:	f89a 3000 	ldrb.w	r3, [sl]
 800ce46:	2b2a      	cmp	r3, #42	; 0x2a
 800ce48:	d015      	beq.n	800ce76 <_svfiprintf_r+0xf6>
 800ce4a:	9a07      	ldr	r2, [sp, #28]
 800ce4c:	4654      	mov	r4, sl
 800ce4e:	2000      	movs	r0, #0
 800ce50:	f04f 0c0a 	mov.w	ip, #10
 800ce54:	4621      	mov	r1, r4
 800ce56:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce5a:	3b30      	subs	r3, #48	; 0x30
 800ce5c:	2b09      	cmp	r3, #9
 800ce5e:	d94d      	bls.n	800cefc <_svfiprintf_r+0x17c>
 800ce60:	b1b0      	cbz	r0, 800ce90 <_svfiprintf_r+0x110>
 800ce62:	9207      	str	r2, [sp, #28]
 800ce64:	e014      	b.n	800ce90 <_svfiprintf_r+0x110>
 800ce66:	eba0 0308 	sub.w	r3, r0, r8
 800ce6a:	fa09 f303 	lsl.w	r3, r9, r3
 800ce6e:	4313      	orrs	r3, r2
 800ce70:	9304      	str	r3, [sp, #16]
 800ce72:	46a2      	mov	sl, r4
 800ce74:	e7d2      	b.n	800ce1c <_svfiprintf_r+0x9c>
 800ce76:	9b03      	ldr	r3, [sp, #12]
 800ce78:	1d19      	adds	r1, r3, #4
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	9103      	str	r1, [sp, #12]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	bfbb      	ittet	lt
 800ce82:	425b      	neglt	r3, r3
 800ce84:	f042 0202 	orrlt.w	r2, r2, #2
 800ce88:	9307      	strge	r3, [sp, #28]
 800ce8a:	9307      	strlt	r3, [sp, #28]
 800ce8c:	bfb8      	it	lt
 800ce8e:	9204      	strlt	r2, [sp, #16]
 800ce90:	7823      	ldrb	r3, [r4, #0]
 800ce92:	2b2e      	cmp	r3, #46	; 0x2e
 800ce94:	d10c      	bne.n	800ceb0 <_svfiprintf_r+0x130>
 800ce96:	7863      	ldrb	r3, [r4, #1]
 800ce98:	2b2a      	cmp	r3, #42	; 0x2a
 800ce9a:	d134      	bne.n	800cf06 <_svfiprintf_r+0x186>
 800ce9c:	9b03      	ldr	r3, [sp, #12]
 800ce9e:	1d1a      	adds	r2, r3, #4
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	9203      	str	r2, [sp, #12]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	bfb8      	it	lt
 800cea8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800ceac:	3402      	adds	r4, #2
 800ceae:	9305      	str	r3, [sp, #20]
 800ceb0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800cf78 <_svfiprintf_r+0x1f8>
 800ceb4:	7821      	ldrb	r1, [r4, #0]
 800ceb6:	2203      	movs	r2, #3
 800ceb8:	4650      	mov	r0, sl
 800ceba:	f7f3 f9a9 	bl	8000210 <memchr>
 800cebe:	b138      	cbz	r0, 800ced0 <_svfiprintf_r+0x150>
 800cec0:	9b04      	ldr	r3, [sp, #16]
 800cec2:	eba0 000a 	sub.w	r0, r0, sl
 800cec6:	2240      	movs	r2, #64	; 0x40
 800cec8:	4082      	lsls	r2, r0
 800ceca:	4313      	orrs	r3, r2
 800cecc:	3401      	adds	r4, #1
 800cece:	9304      	str	r3, [sp, #16]
 800ced0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ced4:	4825      	ldr	r0, [pc, #148]	; (800cf6c <_svfiprintf_r+0x1ec>)
 800ced6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ceda:	2206      	movs	r2, #6
 800cedc:	f7f3 f998 	bl	8000210 <memchr>
 800cee0:	2800      	cmp	r0, #0
 800cee2:	d038      	beq.n	800cf56 <_svfiprintf_r+0x1d6>
 800cee4:	4b22      	ldr	r3, [pc, #136]	; (800cf70 <_svfiprintf_r+0x1f0>)
 800cee6:	bb1b      	cbnz	r3, 800cf30 <_svfiprintf_r+0x1b0>
 800cee8:	9b03      	ldr	r3, [sp, #12]
 800ceea:	3307      	adds	r3, #7
 800ceec:	f023 0307 	bic.w	r3, r3, #7
 800cef0:	3308      	adds	r3, #8
 800cef2:	9303      	str	r3, [sp, #12]
 800cef4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cef6:	4433      	add	r3, r6
 800cef8:	9309      	str	r3, [sp, #36]	; 0x24
 800cefa:	e768      	b.n	800cdce <_svfiprintf_r+0x4e>
 800cefc:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf00:	460c      	mov	r4, r1
 800cf02:	2001      	movs	r0, #1
 800cf04:	e7a6      	b.n	800ce54 <_svfiprintf_r+0xd4>
 800cf06:	2300      	movs	r3, #0
 800cf08:	3401      	adds	r4, #1
 800cf0a:	9305      	str	r3, [sp, #20]
 800cf0c:	4619      	mov	r1, r3
 800cf0e:	f04f 0c0a 	mov.w	ip, #10
 800cf12:	4620      	mov	r0, r4
 800cf14:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf18:	3a30      	subs	r2, #48	; 0x30
 800cf1a:	2a09      	cmp	r2, #9
 800cf1c:	d903      	bls.n	800cf26 <_svfiprintf_r+0x1a6>
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d0c6      	beq.n	800ceb0 <_svfiprintf_r+0x130>
 800cf22:	9105      	str	r1, [sp, #20]
 800cf24:	e7c4      	b.n	800ceb0 <_svfiprintf_r+0x130>
 800cf26:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf2a:	4604      	mov	r4, r0
 800cf2c:	2301      	movs	r3, #1
 800cf2e:	e7f0      	b.n	800cf12 <_svfiprintf_r+0x192>
 800cf30:	ab03      	add	r3, sp, #12
 800cf32:	9300      	str	r3, [sp, #0]
 800cf34:	462a      	mov	r2, r5
 800cf36:	4b0f      	ldr	r3, [pc, #60]	; (800cf74 <_svfiprintf_r+0x1f4>)
 800cf38:	a904      	add	r1, sp, #16
 800cf3a:	4638      	mov	r0, r7
 800cf3c:	f7fe f9c6 	bl	800b2cc <_printf_float>
 800cf40:	1c42      	adds	r2, r0, #1
 800cf42:	4606      	mov	r6, r0
 800cf44:	d1d6      	bne.n	800cef4 <_svfiprintf_r+0x174>
 800cf46:	89ab      	ldrh	r3, [r5, #12]
 800cf48:	065b      	lsls	r3, r3, #25
 800cf4a:	f53f af2d 	bmi.w	800cda8 <_svfiprintf_r+0x28>
 800cf4e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf50:	b01d      	add	sp, #116	; 0x74
 800cf52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf56:	ab03      	add	r3, sp, #12
 800cf58:	9300      	str	r3, [sp, #0]
 800cf5a:	462a      	mov	r2, r5
 800cf5c:	4b05      	ldr	r3, [pc, #20]	; (800cf74 <_svfiprintf_r+0x1f4>)
 800cf5e:	a904      	add	r1, sp, #16
 800cf60:	4638      	mov	r0, r7
 800cf62:	f7fe fc57 	bl	800b814 <_printf_i>
 800cf66:	e7eb      	b.n	800cf40 <_svfiprintf_r+0x1c0>
 800cf68:	080139d3 	.word	0x080139d3
 800cf6c:	080139dd 	.word	0x080139dd
 800cf70:	0800b2cd 	.word	0x0800b2cd
 800cf74:	0800cccd 	.word	0x0800cccd
 800cf78:	080139d9 	.word	0x080139d9

0800cf7c <_sungetc_r>:
 800cf7c:	b538      	push	{r3, r4, r5, lr}
 800cf7e:	1c4b      	adds	r3, r1, #1
 800cf80:	4614      	mov	r4, r2
 800cf82:	d103      	bne.n	800cf8c <_sungetc_r+0x10>
 800cf84:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800cf88:	4628      	mov	r0, r5
 800cf8a:	bd38      	pop	{r3, r4, r5, pc}
 800cf8c:	8993      	ldrh	r3, [r2, #12]
 800cf8e:	f023 0320 	bic.w	r3, r3, #32
 800cf92:	8193      	strh	r3, [r2, #12]
 800cf94:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cf96:	6852      	ldr	r2, [r2, #4]
 800cf98:	b2cd      	uxtb	r5, r1
 800cf9a:	b18b      	cbz	r3, 800cfc0 <_sungetc_r+0x44>
 800cf9c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800cf9e:	4293      	cmp	r3, r2
 800cfa0:	dd08      	ble.n	800cfb4 <_sungetc_r+0x38>
 800cfa2:	6823      	ldr	r3, [r4, #0]
 800cfa4:	1e5a      	subs	r2, r3, #1
 800cfa6:	6022      	str	r2, [r4, #0]
 800cfa8:	f803 5c01 	strb.w	r5, [r3, #-1]
 800cfac:	6863      	ldr	r3, [r4, #4]
 800cfae:	3301      	adds	r3, #1
 800cfb0:	6063      	str	r3, [r4, #4]
 800cfb2:	e7e9      	b.n	800cf88 <_sungetc_r+0xc>
 800cfb4:	4621      	mov	r1, r4
 800cfb6:	f001 f96f 	bl	800e298 <__submore>
 800cfba:	2800      	cmp	r0, #0
 800cfbc:	d0f1      	beq.n	800cfa2 <_sungetc_r+0x26>
 800cfbe:	e7e1      	b.n	800cf84 <_sungetc_r+0x8>
 800cfc0:	6921      	ldr	r1, [r4, #16]
 800cfc2:	6823      	ldr	r3, [r4, #0]
 800cfc4:	b151      	cbz	r1, 800cfdc <_sungetc_r+0x60>
 800cfc6:	4299      	cmp	r1, r3
 800cfc8:	d208      	bcs.n	800cfdc <_sungetc_r+0x60>
 800cfca:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800cfce:	42a9      	cmp	r1, r5
 800cfd0:	d104      	bne.n	800cfdc <_sungetc_r+0x60>
 800cfd2:	3b01      	subs	r3, #1
 800cfd4:	3201      	adds	r2, #1
 800cfd6:	6023      	str	r3, [r4, #0]
 800cfd8:	6062      	str	r2, [r4, #4]
 800cfda:	e7d5      	b.n	800cf88 <_sungetc_r+0xc>
 800cfdc:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800cfe0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cfe4:	6363      	str	r3, [r4, #52]	; 0x34
 800cfe6:	2303      	movs	r3, #3
 800cfe8:	63a3      	str	r3, [r4, #56]	; 0x38
 800cfea:	4623      	mov	r3, r4
 800cfec:	f803 5f46 	strb.w	r5, [r3, #70]!
 800cff0:	6023      	str	r3, [r4, #0]
 800cff2:	2301      	movs	r3, #1
 800cff4:	e7dc      	b.n	800cfb0 <_sungetc_r+0x34>

0800cff6 <__ssrefill_r>:
 800cff6:	b510      	push	{r4, lr}
 800cff8:	460c      	mov	r4, r1
 800cffa:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800cffc:	b169      	cbz	r1, 800d01a <__ssrefill_r+0x24>
 800cffe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d002:	4299      	cmp	r1, r3
 800d004:	d001      	beq.n	800d00a <__ssrefill_r+0x14>
 800d006:	f7ff fe15 	bl	800cc34 <_free_r>
 800d00a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d00c:	6063      	str	r3, [r4, #4]
 800d00e:	2000      	movs	r0, #0
 800d010:	6360      	str	r0, [r4, #52]	; 0x34
 800d012:	b113      	cbz	r3, 800d01a <__ssrefill_r+0x24>
 800d014:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d016:	6023      	str	r3, [r4, #0]
 800d018:	bd10      	pop	{r4, pc}
 800d01a:	6923      	ldr	r3, [r4, #16]
 800d01c:	6023      	str	r3, [r4, #0]
 800d01e:	2300      	movs	r3, #0
 800d020:	6063      	str	r3, [r4, #4]
 800d022:	89a3      	ldrh	r3, [r4, #12]
 800d024:	f043 0320 	orr.w	r3, r3, #32
 800d028:	81a3      	strh	r3, [r4, #12]
 800d02a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d02e:	e7f3      	b.n	800d018 <__ssrefill_r+0x22>

0800d030 <__ssvfiscanf_r>:
 800d030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d034:	460c      	mov	r4, r1
 800d036:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800d03a:	2100      	movs	r1, #0
 800d03c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800d040:	49a6      	ldr	r1, [pc, #664]	; (800d2dc <__ssvfiscanf_r+0x2ac>)
 800d042:	91a0      	str	r1, [sp, #640]	; 0x280
 800d044:	f10d 0804 	add.w	r8, sp, #4
 800d048:	49a5      	ldr	r1, [pc, #660]	; (800d2e0 <__ssvfiscanf_r+0x2b0>)
 800d04a:	4fa6      	ldr	r7, [pc, #664]	; (800d2e4 <__ssvfiscanf_r+0x2b4>)
 800d04c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800d2e8 <__ssvfiscanf_r+0x2b8>
 800d050:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800d054:	4606      	mov	r6, r0
 800d056:	91a1      	str	r1, [sp, #644]	; 0x284
 800d058:	9300      	str	r3, [sp, #0]
 800d05a:	7813      	ldrb	r3, [r2, #0]
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	f000 815a 	beq.w	800d316 <__ssvfiscanf_r+0x2e6>
 800d062:	5cf9      	ldrb	r1, [r7, r3]
 800d064:	f011 0108 	ands.w	r1, r1, #8
 800d068:	f102 0501 	add.w	r5, r2, #1
 800d06c:	d019      	beq.n	800d0a2 <__ssvfiscanf_r+0x72>
 800d06e:	6863      	ldr	r3, [r4, #4]
 800d070:	2b00      	cmp	r3, #0
 800d072:	dd0f      	ble.n	800d094 <__ssvfiscanf_r+0x64>
 800d074:	6823      	ldr	r3, [r4, #0]
 800d076:	781a      	ldrb	r2, [r3, #0]
 800d078:	5cba      	ldrb	r2, [r7, r2]
 800d07a:	0712      	lsls	r2, r2, #28
 800d07c:	d401      	bmi.n	800d082 <__ssvfiscanf_r+0x52>
 800d07e:	462a      	mov	r2, r5
 800d080:	e7eb      	b.n	800d05a <__ssvfiscanf_r+0x2a>
 800d082:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d084:	3201      	adds	r2, #1
 800d086:	9245      	str	r2, [sp, #276]	; 0x114
 800d088:	6862      	ldr	r2, [r4, #4]
 800d08a:	3301      	adds	r3, #1
 800d08c:	3a01      	subs	r2, #1
 800d08e:	6062      	str	r2, [r4, #4]
 800d090:	6023      	str	r3, [r4, #0]
 800d092:	e7ec      	b.n	800d06e <__ssvfiscanf_r+0x3e>
 800d094:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d096:	4621      	mov	r1, r4
 800d098:	4630      	mov	r0, r6
 800d09a:	4798      	blx	r3
 800d09c:	2800      	cmp	r0, #0
 800d09e:	d0e9      	beq.n	800d074 <__ssvfiscanf_r+0x44>
 800d0a0:	e7ed      	b.n	800d07e <__ssvfiscanf_r+0x4e>
 800d0a2:	2b25      	cmp	r3, #37	; 0x25
 800d0a4:	d012      	beq.n	800d0cc <__ssvfiscanf_r+0x9c>
 800d0a6:	469a      	mov	sl, r3
 800d0a8:	6863      	ldr	r3, [r4, #4]
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	f340 8091 	ble.w	800d1d2 <__ssvfiscanf_r+0x1a2>
 800d0b0:	6822      	ldr	r2, [r4, #0]
 800d0b2:	7813      	ldrb	r3, [r2, #0]
 800d0b4:	4553      	cmp	r3, sl
 800d0b6:	f040 812e 	bne.w	800d316 <__ssvfiscanf_r+0x2e6>
 800d0ba:	6863      	ldr	r3, [r4, #4]
 800d0bc:	3b01      	subs	r3, #1
 800d0be:	6063      	str	r3, [r4, #4]
 800d0c0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800d0c2:	3201      	adds	r2, #1
 800d0c4:	3301      	adds	r3, #1
 800d0c6:	6022      	str	r2, [r4, #0]
 800d0c8:	9345      	str	r3, [sp, #276]	; 0x114
 800d0ca:	e7d8      	b.n	800d07e <__ssvfiscanf_r+0x4e>
 800d0cc:	9141      	str	r1, [sp, #260]	; 0x104
 800d0ce:	9143      	str	r1, [sp, #268]	; 0x10c
 800d0d0:	7853      	ldrb	r3, [r2, #1]
 800d0d2:	2b2a      	cmp	r3, #42	; 0x2a
 800d0d4:	bf02      	ittt	eq
 800d0d6:	2310      	moveq	r3, #16
 800d0d8:	1c95      	addeq	r5, r2, #2
 800d0da:	9341      	streq	r3, [sp, #260]	; 0x104
 800d0dc:	220a      	movs	r2, #10
 800d0de:	46aa      	mov	sl, r5
 800d0e0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800d0e4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800d0e8:	2b09      	cmp	r3, #9
 800d0ea:	d91c      	bls.n	800d126 <__ssvfiscanf_r+0xf6>
 800d0ec:	487e      	ldr	r0, [pc, #504]	; (800d2e8 <__ssvfiscanf_r+0x2b8>)
 800d0ee:	2203      	movs	r2, #3
 800d0f0:	f7f3 f88e 	bl	8000210 <memchr>
 800d0f4:	b138      	cbz	r0, 800d106 <__ssvfiscanf_r+0xd6>
 800d0f6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d0f8:	eba0 0009 	sub.w	r0, r0, r9
 800d0fc:	2301      	movs	r3, #1
 800d0fe:	4083      	lsls	r3, r0
 800d100:	4313      	orrs	r3, r2
 800d102:	9341      	str	r3, [sp, #260]	; 0x104
 800d104:	4655      	mov	r5, sl
 800d106:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d10a:	2b78      	cmp	r3, #120	; 0x78
 800d10c:	d806      	bhi.n	800d11c <__ssvfiscanf_r+0xec>
 800d10e:	2b57      	cmp	r3, #87	; 0x57
 800d110:	d810      	bhi.n	800d134 <__ssvfiscanf_r+0x104>
 800d112:	2b25      	cmp	r3, #37	; 0x25
 800d114:	d0c7      	beq.n	800d0a6 <__ssvfiscanf_r+0x76>
 800d116:	d857      	bhi.n	800d1c8 <__ssvfiscanf_r+0x198>
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d065      	beq.n	800d1e8 <__ssvfiscanf_r+0x1b8>
 800d11c:	2303      	movs	r3, #3
 800d11e:	9347      	str	r3, [sp, #284]	; 0x11c
 800d120:	230a      	movs	r3, #10
 800d122:	9342      	str	r3, [sp, #264]	; 0x108
 800d124:	e076      	b.n	800d214 <__ssvfiscanf_r+0x1e4>
 800d126:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800d128:	fb02 1103 	mla	r1, r2, r3, r1
 800d12c:	3930      	subs	r1, #48	; 0x30
 800d12e:	9143      	str	r1, [sp, #268]	; 0x10c
 800d130:	4655      	mov	r5, sl
 800d132:	e7d4      	b.n	800d0de <__ssvfiscanf_r+0xae>
 800d134:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800d138:	2a20      	cmp	r2, #32
 800d13a:	d8ef      	bhi.n	800d11c <__ssvfiscanf_r+0xec>
 800d13c:	a101      	add	r1, pc, #4	; (adr r1, 800d144 <__ssvfiscanf_r+0x114>)
 800d13e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d142:	bf00      	nop
 800d144:	0800d1f7 	.word	0x0800d1f7
 800d148:	0800d11d 	.word	0x0800d11d
 800d14c:	0800d11d 	.word	0x0800d11d
 800d150:	0800d255 	.word	0x0800d255
 800d154:	0800d11d 	.word	0x0800d11d
 800d158:	0800d11d 	.word	0x0800d11d
 800d15c:	0800d11d 	.word	0x0800d11d
 800d160:	0800d11d 	.word	0x0800d11d
 800d164:	0800d11d 	.word	0x0800d11d
 800d168:	0800d11d 	.word	0x0800d11d
 800d16c:	0800d11d 	.word	0x0800d11d
 800d170:	0800d26b 	.word	0x0800d26b
 800d174:	0800d251 	.word	0x0800d251
 800d178:	0800d1cf 	.word	0x0800d1cf
 800d17c:	0800d1cf 	.word	0x0800d1cf
 800d180:	0800d1cf 	.word	0x0800d1cf
 800d184:	0800d11d 	.word	0x0800d11d
 800d188:	0800d20d 	.word	0x0800d20d
 800d18c:	0800d11d 	.word	0x0800d11d
 800d190:	0800d11d 	.word	0x0800d11d
 800d194:	0800d11d 	.word	0x0800d11d
 800d198:	0800d11d 	.word	0x0800d11d
 800d19c:	0800d27b 	.word	0x0800d27b
 800d1a0:	0800d249 	.word	0x0800d249
 800d1a4:	0800d1ef 	.word	0x0800d1ef
 800d1a8:	0800d11d 	.word	0x0800d11d
 800d1ac:	0800d11d 	.word	0x0800d11d
 800d1b0:	0800d277 	.word	0x0800d277
 800d1b4:	0800d11d 	.word	0x0800d11d
 800d1b8:	0800d251 	.word	0x0800d251
 800d1bc:	0800d11d 	.word	0x0800d11d
 800d1c0:	0800d11d 	.word	0x0800d11d
 800d1c4:	0800d1f7 	.word	0x0800d1f7
 800d1c8:	3b45      	subs	r3, #69	; 0x45
 800d1ca:	2b02      	cmp	r3, #2
 800d1cc:	d8a6      	bhi.n	800d11c <__ssvfiscanf_r+0xec>
 800d1ce:	2305      	movs	r3, #5
 800d1d0:	e01f      	b.n	800d212 <__ssvfiscanf_r+0x1e2>
 800d1d2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d1d4:	4621      	mov	r1, r4
 800d1d6:	4630      	mov	r0, r6
 800d1d8:	4798      	blx	r3
 800d1da:	2800      	cmp	r0, #0
 800d1dc:	f43f af68 	beq.w	800d0b0 <__ssvfiscanf_r+0x80>
 800d1e0:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d1e2:	2800      	cmp	r0, #0
 800d1e4:	f040 808d 	bne.w	800d302 <__ssvfiscanf_r+0x2d2>
 800d1e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d1ec:	e08f      	b.n	800d30e <__ssvfiscanf_r+0x2de>
 800d1ee:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d1f0:	f042 0220 	orr.w	r2, r2, #32
 800d1f4:	9241      	str	r2, [sp, #260]	; 0x104
 800d1f6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d1f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d1fc:	9241      	str	r2, [sp, #260]	; 0x104
 800d1fe:	2210      	movs	r2, #16
 800d200:	2b6f      	cmp	r3, #111	; 0x6f
 800d202:	9242      	str	r2, [sp, #264]	; 0x108
 800d204:	bf34      	ite	cc
 800d206:	2303      	movcc	r3, #3
 800d208:	2304      	movcs	r3, #4
 800d20a:	e002      	b.n	800d212 <__ssvfiscanf_r+0x1e2>
 800d20c:	2300      	movs	r3, #0
 800d20e:	9342      	str	r3, [sp, #264]	; 0x108
 800d210:	2303      	movs	r3, #3
 800d212:	9347      	str	r3, [sp, #284]	; 0x11c
 800d214:	6863      	ldr	r3, [r4, #4]
 800d216:	2b00      	cmp	r3, #0
 800d218:	dd3d      	ble.n	800d296 <__ssvfiscanf_r+0x266>
 800d21a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d21c:	0659      	lsls	r1, r3, #25
 800d21e:	d404      	bmi.n	800d22a <__ssvfiscanf_r+0x1fa>
 800d220:	6823      	ldr	r3, [r4, #0]
 800d222:	781a      	ldrb	r2, [r3, #0]
 800d224:	5cba      	ldrb	r2, [r7, r2]
 800d226:	0712      	lsls	r2, r2, #28
 800d228:	d43c      	bmi.n	800d2a4 <__ssvfiscanf_r+0x274>
 800d22a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800d22c:	2b02      	cmp	r3, #2
 800d22e:	dc4b      	bgt.n	800d2c8 <__ssvfiscanf_r+0x298>
 800d230:	466b      	mov	r3, sp
 800d232:	4622      	mov	r2, r4
 800d234:	a941      	add	r1, sp, #260	; 0x104
 800d236:	4630      	mov	r0, r6
 800d238:	f000 fa5e 	bl	800d6f8 <_scanf_chars>
 800d23c:	2801      	cmp	r0, #1
 800d23e:	d06a      	beq.n	800d316 <__ssvfiscanf_r+0x2e6>
 800d240:	2802      	cmp	r0, #2
 800d242:	f47f af1c 	bne.w	800d07e <__ssvfiscanf_r+0x4e>
 800d246:	e7cb      	b.n	800d1e0 <__ssvfiscanf_r+0x1b0>
 800d248:	2308      	movs	r3, #8
 800d24a:	9342      	str	r3, [sp, #264]	; 0x108
 800d24c:	2304      	movs	r3, #4
 800d24e:	e7e0      	b.n	800d212 <__ssvfiscanf_r+0x1e2>
 800d250:	220a      	movs	r2, #10
 800d252:	e7d5      	b.n	800d200 <__ssvfiscanf_r+0x1d0>
 800d254:	4629      	mov	r1, r5
 800d256:	4640      	mov	r0, r8
 800d258:	f000 fb9c 	bl	800d994 <__sccl>
 800d25c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d25e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d262:	9341      	str	r3, [sp, #260]	; 0x104
 800d264:	4605      	mov	r5, r0
 800d266:	2301      	movs	r3, #1
 800d268:	e7d3      	b.n	800d212 <__ssvfiscanf_r+0x1e2>
 800d26a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d26c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d270:	9341      	str	r3, [sp, #260]	; 0x104
 800d272:	2300      	movs	r3, #0
 800d274:	e7cd      	b.n	800d212 <__ssvfiscanf_r+0x1e2>
 800d276:	2302      	movs	r3, #2
 800d278:	e7cb      	b.n	800d212 <__ssvfiscanf_r+0x1e2>
 800d27a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800d27c:	06c3      	lsls	r3, r0, #27
 800d27e:	f53f aefe 	bmi.w	800d07e <__ssvfiscanf_r+0x4e>
 800d282:	9b00      	ldr	r3, [sp, #0]
 800d284:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d286:	1d19      	adds	r1, r3, #4
 800d288:	9100      	str	r1, [sp, #0]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	07c0      	lsls	r0, r0, #31
 800d28e:	bf4c      	ite	mi
 800d290:	801a      	strhmi	r2, [r3, #0]
 800d292:	601a      	strpl	r2, [r3, #0]
 800d294:	e6f3      	b.n	800d07e <__ssvfiscanf_r+0x4e>
 800d296:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d298:	4621      	mov	r1, r4
 800d29a:	4630      	mov	r0, r6
 800d29c:	4798      	blx	r3
 800d29e:	2800      	cmp	r0, #0
 800d2a0:	d0bb      	beq.n	800d21a <__ssvfiscanf_r+0x1ea>
 800d2a2:	e79d      	b.n	800d1e0 <__ssvfiscanf_r+0x1b0>
 800d2a4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d2a6:	3201      	adds	r2, #1
 800d2a8:	9245      	str	r2, [sp, #276]	; 0x114
 800d2aa:	6862      	ldr	r2, [r4, #4]
 800d2ac:	3a01      	subs	r2, #1
 800d2ae:	2a00      	cmp	r2, #0
 800d2b0:	6062      	str	r2, [r4, #4]
 800d2b2:	dd02      	ble.n	800d2ba <__ssvfiscanf_r+0x28a>
 800d2b4:	3301      	adds	r3, #1
 800d2b6:	6023      	str	r3, [r4, #0]
 800d2b8:	e7b2      	b.n	800d220 <__ssvfiscanf_r+0x1f0>
 800d2ba:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d2bc:	4621      	mov	r1, r4
 800d2be:	4630      	mov	r0, r6
 800d2c0:	4798      	blx	r3
 800d2c2:	2800      	cmp	r0, #0
 800d2c4:	d0ac      	beq.n	800d220 <__ssvfiscanf_r+0x1f0>
 800d2c6:	e78b      	b.n	800d1e0 <__ssvfiscanf_r+0x1b0>
 800d2c8:	2b04      	cmp	r3, #4
 800d2ca:	dc0f      	bgt.n	800d2ec <__ssvfiscanf_r+0x2bc>
 800d2cc:	466b      	mov	r3, sp
 800d2ce:	4622      	mov	r2, r4
 800d2d0:	a941      	add	r1, sp, #260	; 0x104
 800d2d2:	4630      	mov	r0, r6
 800d2d4:	f000 fa6a 	bl	800d7ac <_scanf_i>
 800d2d8:	e7b0      	b.n	800d23c <__ssvfiscanf_r+0x20c>
 800d2da:	bf00      	nop
 800d2dc:	0800cf7d 	.word	0x0800cf7d
 800d2e0:	0800cff7 	.word	0x0800cff7
 800d2e4:	08013b5f 	.word	0x08013b5f
 800d2e8:	080139d9 	.word	0x080139d9
 800d2ec:	4b0b      	ldr	r3, [pc, #44]	; (800d31c <__ssvfiscanf_r+0x2ec>)
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	f43f aec5 	beq.w	800d07e <__ssvfiscanf_r+0x4e>
 800d2f4:	466b      	mov	r3, sp
 800d2f6:	4622      	mov	r2, r4
 800d2f8:	a941      	add	r1, sp, #260	; 0x104
 800d2fa:	4630      	mov	r0, r6
 800d2fc:	f3af 8000 	nop.w
 800d300:	e79c      	b.n	800d23c <__ssvfiscanf_r+0x20c>
 800d302:	89a3      	ldrh	r3, [r4, #12]
 800d304:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d308:	bf18      	it	ne
 800d30a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800d30e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800d312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d316:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d318:	e7f9      	b.n	800d30e <__ssvfiscanf_r+0x2de>
 800d31a:	bf00      	nop
 800d31c:	00000000 	.word	0x00000000

0800d320 <__sfputc_r>:
 800d320:	6893      	ldr	r3, [r2, #8]
 800d322:	3b01      	subs	r3, #1
 800d324:	2b00      	cmp	r3, #0
 800d326:	b410      	push	{r4}
 800d328:	6093      	str	r3, [r2, #8]
 800d32a:	da08      	bge.n	800d33e <__sfputc_r+0x1e>
 800d32c:	6994      	ldr	r4, [r2, #24]
 800d32e:	42a3      	cmp	r3, r4
 800d330:	db01      	blt.n	800d336 <__sfputc_r+0x16>
 800d332:	290a      	cmp	r1, #10
 800d334:	d103      	bne.n	800d33e <__sfputc_r+0x1e>
 800d336:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d33a:	f001 b90f 	b.w	800e55c <__swbuf_r>
 800d33e:	6813      	ldr	r3, [r2, #0]
 800d340:	1c58      	adds	r0, r3, #1
 800d342:	6010      	str	r0, [r2, #0]
 800d344:	7019      	strb	r1, [r3, #0]
 800d346:	4608      	mov	r0, r1
 800d348:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d34c:	4770      	bx	lr

0800d34e <__sfputs_r>:
 800d34e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d350:	4606      	mov	r6, r0
 800d352:	460f      	mov	r7, r1
 800d354:	4614      	mov	r4, r2
 800d356:	18d5      	adds	r5, r2, r3
 800d358:	42ac      	cmp	r4, r5
 800d35a:	d101      	bne.n	800d360 <__sfputs_r+0x12>
 800d35c:	2000      	movs	r0, #0
 800d35e:	e007      	b.n	800d370 <__sfputs_r+0x22>
 800d360:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d364:	463a      	mov	r2, r7
 800d366:	4630      	mov	r0, r6
 800d368:	f7ff ffda 	bl	800d320 <__sfputc_r>
 800d36c:	1c43      	adds	r3, r0, #1
 800d36e:	d1f3      	bne.n	800d358 <__sfputs_r+0xa>
 800d370:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d374 <_vfiprintf_r>:
 800d374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d378:	460d      	mov	r5, r1
 800d37a:	b09d      	sub	sp, #116	; 0x74
 800d37c:	4614      	mov	r4, r2
 800d37e:	4698      	mov	r8, r3
 800d380:	4606      	mov	r6, r0
 800d382:	b118      	cbz	r0, 800d38c <_vfiprintf_r+0x18>
 800d384:	6a03      	ldr	r3, [r0, #32]
 800d386:	b90b      	cbnz	r3, 800d38c <_vfiprintf_r+0x18>
 800d388:	f7fe fcb8 	bl	800bcfc <__sinit>
 800d38c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d38e:	07d9      	lsls	r1, r3, #31
 800d390:	d405      	bmi.n	800d39e <_vfiprintf_r+0x2a>
 800d392:	89ab      	ldrh	r3, [r5, #12]
 800d394:	059a      	lsls	r2, r3, #22
 800d396:	d402      	bmi.n	800d39e <_vfiprintf_r+0x2a>
 800d398:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d39a:	f7fe fdae 	bl	800befa <__retarget_lock_acquire_recursive>
 800d39e:	89ab      	ldrh	r3, [r5, #12]
 800d3a0:	071b      	lsls	r3, r3, #28
 800d3a2:	d501      	bpl.n	800d3a8 <_vfiprintf_r+0x34>
 800d3a4:	692b      	ldr	r3, [r5, #16]
 800d3a6:	b99b      	cbnz	r3, 800d3d0 <_vfiprintf_r+0x5c>
 800d3a8:	4629      	mov	r1, r5
 800d3aa:	4630      	mov	r0, r6
 800d3ac:	f001 f914 	bl	800e5d8 <__swsetup_r>
 800d3b0:	b170      	cbz	r0, 800d3d0 <_vfiprintf_r+0x5c>
 800d3b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d3b4:	07dc      	lsls	r4, r3, #31
 800d3b6:	d504      	bpl.n	800d3c2 <_vfiprintf_r+0x4e>
 800d3b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d3bc:	b01d      	add	sp, #116	; 0x74
 800d3be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3c2:	89ab      	ldrh	r3, [r5, #12]
 800d3c4:	0598      	lsls	r0, r3, #22
 800d3c6:	d4f7      	bmi.n	800d3b8 <_vfiprintf_r+0x44>
 800d3c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d3ca:	f7fe fd97 	bl	800befc <__retarget_lock_release_recursive>
 800d3ce:	e7f3      	b.n	800d3b8 <_vfiprintf_r+0x44>
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	9309      	str	r3, [sp, #36]	; 0x24
 800d3d4:	2320      	movs	r3, #32
 800d3d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d3da:	f8cd 800c 	str.w	r8, [sp, #12]
 800d3de:	2330      	movs	r3, #48	; 0x30
 800d3e0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d594 <_vfiprintf_r+0x220>
 800d3e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d3e8:	f04f 0901 	mov.w	r9, #1
 800d3ec:	4623      	mov	r3, r4
 800d3ee:	469a      	mov	sl, r3
 800d3f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3f4:	b10a      	cbz	r2, 800d3fa <_vfiprintf_r+0x86>
 800d3f6:	2a25      	cmp	r2, #37	; 0x25
 800d3f8:	d1f9      	bne.n	800d3ee <_vfiprintf_r+0x7a>
 800d3fa:	ebba 0b04 	subs.w	fp, sl, r4
 800d3fe:	d00b      	beq.n	800d418 <_vfiprintf_r+0xa4>
 800d400:	465b      	mov	r3, fp
 800d402:	4622      	mov	r2, r4
 800d404:	4629      	mov	r1, r5
 800d406:	4630      	mov	r0, r6
 800d408:	f7ff ffa1 	bl	800d34e <__sfputs_r>
 800d40c:	3001      	adds	r0, #1
 800d40e:	f000 80a9 	beq.w	800d564 <_vfiprintf_r+0x1f0>
 800d412:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d414:	445a      	add	r2, fp
 800d416:	9209      	str	r2, [sp, #36]	; 0x24
 800d418:	f89a 3000 	ldrb.w	r3, [sl]
 800d41c:	2b00      	cmp	r3, #0
 800d41e:	f000 80a1 	beq.w	800d564 <_vfiprintf_r+0x1f0>
 800d422:	2300      	movs	r3, #0
 800d424:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d428:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d42c:	f10a 0a01 	add.w	sl, sl, #1
 800d430:	9304      	str	r3, [sp, #16]
 800d432:	9307      	str	r3, [sp, #28]
 800d434:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d438:	931a      	str	r3, [sp, #104]	; 0x68
 800d43a:	4654      	mov	r4, sl
 800d43c:	2205      	movs	r2, #5
 800d43e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d442:	4854      	ldr	r0, [pc, #336]	; (800d594 <_vfiprintf_r+0x220>)
 800d444:	f7f2 fee4 	bl	8000210 <memchr>
 800d448:	9a04      	ldr	r2, [sp, #16]
 800d44a:	b9d8      	cbnz	r0, 800d484 <_vfiprintf_r+0x110>
 800d44c:	06d1      	lsls	r1, r2, #27
 800d44e:	bf44      	itt	mi
 800d450:	2320      	movmi	r3, #32
 800d452:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d456:	0713      	lsls	r3, r2, #28
 800d458:	bf44      	itt	mi
 800d45a:	232b      	movmi	r3, #43	; 0x2b
 800d45c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d460:	f89a 3000 	ldrb.w	r3, [sl]
 800d464:	2b2a      	cmp	r3, #42	; 0x2a
 800d466:	d015      	beq.n	800d494 <_vfiprintf_r+0x120>
 800d468:	9a07      	ldr	r2, [sp, #28]
 800d46a:	4654      	mov	r4, sl
 800d46c:	2000      	movs	r0, #0
 800d46e:	f04f 0c0a 	mov.w	ip, #10
 800d472:	4621      	mov	r1, r4
 800d474:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d478:	3b30      	subs	r3, #48	; 0x30
 800d47a:	2b09      	cmp	r3, #9
 800d47c:	d94d      	bls.n	800d51a <_vfiprintf_r+0x1a6>
 800d47e:	b1b0      	cbz	r0, 800d4ae <_vfiprintf_r+0x13a>
 800d480:	9207      	str	r2, [sp, #28]
 800d482:	e014      	b.n	800d4ae <_vfiprintf_r+0x13a>
 800d484:	eba0 0308 	sub.w	r3, r0, r8
 800d488:	fa09 f303 	lsl.w	r3, r9, r3
 800d48c:	4313      	orrs	r3, r2
 800d48e:	9304      	str	r3, [sp, #16]
 800d490:	46a2      	mov	sl, r4
 800d492:	e7d2      	b.n	800d43a <_vfiprintf_r+0xc6>
 800d494:	9b03      	ldr	r3, [sp, #12]
 800d496:	1d19      	adds	r1, r3, #4
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	9103      	str	r1, [sp, #12]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	bfbb      	ittet	lt
 800d4a0:	425b      	neglt	r3, r3
 800d4a2:	f042 0202 	orrlt.w	r2, r2, #2
 800d4a6:	9307      	strge	r3, [sp, #28]
 800d4a8:	9307      	strlt	r3, [sp, #28]
 800d4aa:	bfb8      	it	lt
 800d4ac:	9204      	strlt	r2, [sp, #16]
 800d4ae:	7823      	ldrb	r3, [r4, #0]
 800d4b0:	2b2e      	cmp	r3, #46	; 0x2e
 800d4b2:	d10c      	bne.n	800d4ce <_vfiprintf_r+0x15a>
 800d4b4:	7863      	ldrb	r3, [r4, #1]
 800d4b6:	2b2a      	cmp	r3, #42	; 0x2a
 800d4b8:	d134      	bne.n	800d524 <_vfiprintf_r+0x1b0>
 800d4ba:	9b03      	ldr	r3, [sp, #12]
 800d4bc:	1d1a      	adds	r2, r3, #4
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	9203      	str	r2, [sp, #12]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	bfb8      	it	lt
 800d4c6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800d4ca:	3402      	adds	r4, #2
 800d4cc:	9305      	str	r3, [sp, #20]
 800d4ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d5a4 <_vfiprintf_r+0x230>
 800d4d2:	7821      	ldrb	r1, [r4, #0]
 800d4d4:	2203      	movs	r2, #3
 800d4d6:	4650      	mov	r0, sl
 800d4d8:	f7f2 fe9a 	bl	8000210 <memchr>
 800d4dc:	b138      	cbz	r0, 800d4ee <_vfiprintf_r+0x17a>
 800d4de:	9b04      	ldr	r3, [sp, #16]
 800d4e0:	eba0 000a 	sub.w	r0, r0, sl
 800d4e4:	2240      	movs	r2, #64	; 0x40
 800d4e6:	4082      	lsls	r2, r0
 800d4e8:	4313      	orrs	r3, r2
 800d4ea:	3401      	adds	r4, #1
 800d4ec:	9304      	str	r3, [sp, #16]
 800d4ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4f2:	4829      	ldr	r0, [pc, #164]	; (800d598 <_vfiprintf_r+0x224>)
 800d4f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d4f8:	2206      	movs	r2, #6
 800d4fa:	f7f2 fe89 	bl	8000210 <memchr>
 800d4fe:	2800      	cmp	r0, #0
 800d500:	d03f      	beq.n	800d582 <_vfiprintf_r+0x20e>
 800d502:	4b26      	ldr	r3, [pc, #152]	; (800d59c <_vfiprintf_r+0x228>)
 800d504:	bb1b      	cbnz	r3, 800d54e <_vfiprintf_r+0x1da>
 800d506:	9b03      	ldr	r3, [sp, #12]
 800d508:	3307      	adds	r3, #7
 800d50a:	f023 0307 	bic.w	r3, r3, #7
 800d50e:	3308      	adds	r3, #8
 800d510:	9303      	str	r3, [sp, #12]
 800d512:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d514:	443b      	add	r3, r7
 800d516:	9309      	str	r3, [sp, #36]	; 0x24
 800d518:	e768      	b.n	800d3ec <_vfiprintf_r+0x78>
 800d51a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d51e:	460c      	mov	r4, r1
 800d520:	2001      	movs	r0, #1
 800d522:	e7a6      	b.n	800d472 <_vfiprintf_r+0xfe>
 800d524:	2300      	movs	r3, #0
 800d526:	3401      	adds	r4, #1
 800d528:	9305      	str	r3, [sp, #20]
 800d52a:	4619      	mov	r1, r3
 800d52c:	f04f 0c0a 	mov.w	ip, #10
 800d530:	4620      	mov	r0, r4
 800d532:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d536:	3a30      	subs	r2, #48	; 0x30
 800d538:	2a09      	cmp	r2, #9
 800d53a:	d903      	bls.n	800d544 <_vfiprintf_r+0x1d0>
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d0c6      	beq.n	800d4ce <_vfiprintf_r+0x15a>
 800d540:	9105      	str	r1, [sp, #20]
 800d542:	e7c4      	b.n	800d4ce <_vfiprintf_r+0x15a>
 800d544:	fb0c 2101 	mla	r1, ip, r1, r2
 800d548:	4604      	mov	r4, r0
 800d54a:	2301      	movs	r3, #1
 800d54c:	e7f0      	b.n	800d530 <_vfiprintf_r+0x1bc>
 800d54e:	ab03      	add	r3, sp, #12
 800d550:	9300      	str	r3, [sp, #0]
 800d552:	462a      	mov	r2, r5
 800d554:	4b12      	ldr	r3, [pc, #72]	; (800d5a0 <_vfiprintf_r+0x22c>)
 800d556:	a904      	add	r1, sp, #16
 800d558:	4630      	mov	r0, r6
 800d55a:	f7fd feb7 	bl	800b2cc <_printf_float>
 800d55e:	4607      	mov	r7, r0
 800d560:	1c78      	adds	r0, r7, #1
 800d562:	d1d6      	bne.n	800d512 <_vfiprintf_r+0x19e>
 800d564:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d566:	07d9      	lsls	r1, r3, #31
 800d568:	d405      	bmi.n	800d576 <_vfiprintf_r+0x202>
 800d56a:	89ab      	ldrh	r3, [r5, #12]
 800d56c:	059a      	lsls	r2, r3, #22
 800d56e:	d402      	bmi.n	800d576 <_vfiprintf_r+0x202>
 800d570:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d572:	f7fe fcc3 	bl	800befc <__retarget_lock_release_recursive>
 800d576:	89ab      	ldrh	r3, [r5, #12]
 800d578:	065b      	lsls	r3, r3, #25
 800d57a:	f53f af1d 	bmi.w	800d3b8 <_vfiprintf_r+0x44>
 800d57e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d580:	e71c      	b.n	800d3bc <_vfiprintf_r+0x48>
 800d582:	ab03      	add	r3, sp, #12
 800d584:	9300      	str	r3, [sp, #0]
 800d586:	462a      	mov	r2, r5
 800d588:	4b05      	ldr	r3, [pc, #20]	; (800d5a0 <_vfiprintf_r+0x22c>)
 800d58a:	a904      	add	r1, sp, #16
 800d58c:	4630      	mov	r0, r6
 800d58e:	f7fe f941 	bl	800b814 <_printf_i>
 800d592:	e7e4      	b.n	800d55e <_vfiprintf_r+0x1ea>
 800d594:	080139d3 	.word	0x080139d3
 800d598:	080139dd 	.word	0x080139dd
 800d59c:	0800b2cd 	.word	0x0800b2cd
 800d5a0:	0800d34f 	.word	0x0800d34f
 800d5a4:	080139d9 	.word	0x080139d9

0800d5a8 <malloc>:
 800d5a8:	4b02      	ldr	r3, [pc, #8]	; (800d5b4 <malloc+0xc>)
 800d5aa:	4601      	mov	r1, r0
 800d5ac:	6818      	ldr	r0, [r3, #0]
 800d5ae:	f000 b823 	b.w	800d5f8 <_malloc_r>
 800d5b2:	bf00      	nop
 800d5b4:	2000009c 	.word	0x2000009c

0800d5b8 <sbrk_aligned>:
 800d5b8:	b570      	push	{r4, r5, r6, lr}
 800d5ba:	4e0e      	ldr	r6, [pc, #56]	; (800d5f4 <sbrk_aligned+0x3c>)
 800d5bc:	460c      	mov	r4, r1
 800d5be:	6831      	ldr	r1, [r6, #0]
 800d5c0:	4605      	mov	r5, r0
 800d5c2:	b911      	cbnz	r1, 800d5ca <sbrk_aligned+0x12>
 800d5c4:	f001 f8fe 	bl	800e7c4 <_sbrk_r>
 800d5c8:	6030      	str	r0, [r6, #0]
 800d5ca:	4621      	mov	r1, r4
 800d5cc:	4628      	mov	r0, r5
 800d5ce:	f001 f8f9 	bl	800e7c4 <_sbrk_r>
 800d5d2:	1c43      	adds	r3, r0, #1
 800d5d4:	d00a      	beq.n	800d5ec <sbrk_aligned+0x34>
 800d5d6:	1cc4      	adds	r4, r0, #3
 800d5d8:	f024 0403 	bic.w	r4, r4, #3
 800d5dc:	42a0      	cmp	r0, r4
 800d5de:	d007      	beq.n	800d5f0 <sbrk_aligned+0x38>
 800d5e0:	1a21      	subs	r1, r4, r0
 800d5e2:	4628      	mov	r0, r5
 800d5e4:	f001 f8ee 	bl	800e7c4 <_sbrk_r>
 800d5e8:	3001      	adds	r0, #1
 800d5ea:	d101      	bne.n	800d5f0 <sbrk_aligned+0x38>
 800d5ec:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800d5f0:	4620      	mov	r0, r4
 800d5f2:	bd70      	pop	{r4, r5, r6, pc}
 800d5f4:	20009330 	.word	0x20009330

0800d5f8 <_malloc_r>:
 800d5f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5fc:	1ccd      	adds	r5, r1, #3
 800d5fe:	f025 0503 	bic.w	r5, r5, #3
 800d602:	3508      	adds	r5, #8
 800d604:	2d0c      	cmp	r5, #12
 800d606:	bf38      	it	cc
 800d608:	250c      	movcc	r5, #12
 800d60a:	2d00      	cmp	r5, #0
 800d60c:	4607      	mov	r7, r0
 800d60e:	db01      	blt.n	800d614 <_malloc_r+0x1c>
 800d610:	42a9      	cmp	r1, r5
 800d612:	d905      	bls.n	800d620 <_malloc_r+0x28>
 800d614:	230c      	movs	r3, #12
 800d616:	603b      	str	r3, [r7, #0]
 800d618:	2600      	movs	r6, #0
 800d61a:	4630      	mov	r0, r6
 800d61c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d620:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d6f4 <_malloc_r+0xfc>
 800d624:	f000 fa9e 	bl	800db64 <__malloc_lock>
 800d628:	f8d8 3000 	ldr.w	r3, [r8]
 800d62c:	461c      	mov	r4, r3
 800d62e:	bb5c      	cbnz	r4, 800d688 <_malloc_r+0x90>
 800d630:	4629      	mov	r1, r5
 800d632:	4638      	mov	r0, r7
 800d634:	f7ff ffc0 	bl	800d5b8 <sbrk_aligned>
 800d638:	1c43      	adds	r3, r0, #1
 800d63a:	4604      	mov	r4, r0
 800d63c:	d155      	bne.n	800d6ea <_malloc_r+0xf2>
 800d63e:	f8d8 4000 	ldr.w	r4, [r8]
 800d642:	4626      	mov	r6, r4
 800d644:	2e00      	cmp	r6, #0
 800d646:	d145      	bne.n	800d6d4 <_malloc_r+0xdc>
 800d648:	2c00      	cmp	r4, #0
 800d64a:	d048      	beq.n	800d6de <_malloc_r+0xe6>
 800d64c:	6823      	ldr	r3, [r4, #0]
 800d64e:	4631      	mov	r1, r6
 800d650:	4638      	mov	r0, r7
 800d652:	eb04 0903 	add.w	r9, r4, r3
 800d656:	f001 f8b5 	bl	800e7c4 <_sbrk_r>
 800d65a:	4581      	cmp	r9, r0
 800d65c:	d13f      	bne.n	800d6de <_malloc_r+0xe6>
 800d65e:	6821      	ldr	r1, [r4, #0]
 800d660:	1a6d      	subs	r5, r5, r1
 800d662:	4629      	mov	r1, r5
 800d664:	4638      	mov	r0, r7
 800d666:	f7ff ffa7 	bl	800d5b8 <sbrk_aligned>
 800d66a:	3001      	adds	r0, #1
 800d66c:	d037      	beq.n	800d6de <_malloc_r+0xe6>
 800d66e:	6823      	ldr	r3, [r4, #0]
 800d670:	442b      	add	r3, r5
 800d672:	6023      	str	r3, [r4, #0]
 800d674:	f8d8 3000 	ldr.w	r3, [r8]
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d038      	beq.n	800d6ee <_malloc_r+0xf6>
 800d67c:	685a      	ldr	r2, [r3, #4]
 800d67e:	42a2      	cmp	r2, r4
 800d680:	d12b      	bne.n	800d6da <_malloc_r+0xe2>
 800d682:	2200      	movs	r2, #0
 800d684:	605a      	str	r2, [r3, #4]
 800d686:	e00f      	b.n	800d6a8 <_malloc_r+0xb0>
 800d688:	6822      	ldr	r2, [r4, #0]
 800d68a:	1b52      	subs	r2, r2, r5
 800d68c:	d41f      	bmi.n	800d6ce <_malloc_r+0xd6>
 800d68e:	2a0b      	cmp	r2, #11
 800d690:	d917      	bls.n	800d6c2 <_malloc_r+0xca>
 800d692:	1961      	adds	r1, r4, r5
 800d694:	42a3      	cmp	r3, r4
 800d696:	6025      	str	r5, [r4, #0]
 800d698:	bf18      	it	ne
 800d69a:	6059      	strne	r1, [r3, #4]
 800d69c:	6863      	ldr	r3, [r4, #4]
 800d69e:	bf08      	it	eq
 800d6a0:	f8c8 1000 	streq.w	r1, [r8]
 800d6a4:	5162      	str	r2, [r4, r5]
 800d6a6:	604b      	str	r3, [r1, #4]
 800d6a8:	4638      	mov	r0, r7
 800d6aa:	f104 060b 	add.w	r6, r4, #11
 800d6ae:	f000 fa5f 	bl	800db70 <__malloc_unlock>
 800d6b2:	f026 0607 	bic.w	r6, r6, #7
 800d6b6:	1d23      	adds	r3, r4, #4
 800d6b8:	1af2      	subs	r2, r6, r3
 800d6ba:	d0ae      	beq.n	800d61a <_malloc_r+0x22>
 800d6bc:	1b9b      	subs	r3, r3, r6
 800d6be:	50a3      	str	r3, [r4, r2]
 800d6c0:	e7ab      	b.n	800d61a <_malloc_r+0x22>
 800d6c2:	42a3      	cmp	r3, r4
 800d6c4:	6862      	ldr	r2, [r4, #4]
 800d6c6:	d1dd      	bne.n	800d684 <_malloc_r+0x8c>
 800d6c8:	f8c8 2000 	str.w	r2, [r8]
 800d6cc:	e7ec      	b.n	800d6a8 <_malloc_r+0xb0>
 800d6ce:	4623      	mov	r3, r4
 800d6d0:	6864      	ldr	r4, [r4, #4]
 800d6d2:	e7ac      	b.n	800d62e <_malloc_r+0x36>
 800d6d4:	4634      	mov	r4, r6
 800d6d6:	6876      	ldr	r6, [r6, #4]
 800d6d8:	e7b4      	b.n	800d644 <_malloc_r+0x4c>
 800d6da:	4613      	mov	r3, r2
 800d6dc:	e7cc      	b.n	800d678 <_malloc_r+0x80>
 800d6de:	230c      	movs	r3, #12
 800d6e0:	603b      	str	r3, [r7, #0]
 800d6e2:	4638      	mov	r0, r7
 800d6e4:	f000 fa44 	bl	800db70 <__malloc_unlock>
 800d6e8:	e797      	b.n	800d61a <_malloc_r+0x22>
 800d6ea:	6025      	str	r5, [r4, #0]
 800d6ec:	e7dc      	b.n	800d6a8 <_malloc_r+0xb0>
 800d6ee:	605b      	str	r3, [r3, #4]
 800d6f0:	deff      	udf	#255	; 0xff
 800d6f2:	bf00      	nop
 800d6f4:	2000932c 	.word	0x2000932c

0800d6f8 <_scanf_chars>:
 800d6f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6fc:	4615      	mov	r5, r2
 800d6fe:	688a      	ldr	r2, [r1, #8]
 800d700:	4680      	mov	r8, r0
 800d702:	460c      	mov	r4, r1
 800d704:	b932      	cbnz	r2, 800d714 <_scanf_chars+0x1c>
 800d706:	698a      	ldr	r2, [r1, #24]
 800d708:	2a00      	cmp	r2, #0
 800d70a:	bf0c      	ite	eq
 800d70c:	2201      	moveq	r2, #1
 800d70e:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 800d712:	608a      	str	r2, [r1, #8]
 800d714:	6822      	ldr	r2, [r4, #0]
 800d716:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800d7a8 <_scanf_chars+0xb0>
 800d71a:	06d1      	lsls	r1, r2, #27
 800d71c:	bf5f      	itttt	pl
 800d71e:	681a      	ldrpl	r2, [r3, #0]
 800d720:	1d11      	addpl	r1, r2, #4
 800d722:	6019      	strpl	r1, [r3, #0]
 800d724:	6816      	ldrpl	r6, [r2, #0]
 800d726:	2700      	movs	r7, #0
 800d728:	69a0      	ldr	r0, [r4, #24]
 800d72a:	b188      	cbz	r0, 800d750 <_scanf_chars+0x58>
 800d72c:	2801      	cmp	r0, #1
 800d72e:	d107      	bne.n	800d740 <_scanf_chars+0x48>
 800d730:	682a      	ldr	r2, [r5, #0]
 800d732:	7811      	ldrb	r1, [r2, #0]
 800d734:	6962      	ldr	r2, [r4, #20]
 800d736:	5c52      	ldrb	r2, [r2, r1]
 800d738:	b952      	cbnz	r2, 800d750 <_scanf_chars+0x58>
 800d73a:	2f00      	cmp	r7, #0
 800d73c:	d031      	beq.n	800d7a2 <_scanf_chars+0xaa>
 800d73e:	e022      	b.n	800d786 <_scanf_chars+0x8e>
 800d740:	2802      	cmp	r0, #2
 800d742:	d120      	bne.n	800d786 <_scanf_chars+0x8e>
 800d744:	682b      	ldr	r3, [r5, #0]
 800d746:	781b      	ldrb	r3, [r3, #0]
 800d748:	f819 3003 	ldrb.w	r3, [r9, r3]
 800d74c:	071b      	lsls	r3, r3, #28
 800d74e:	d41a      	bmi.n	800d786 <_scanf_chars+0x8e>
 800d750:	6823      	ldr	r3, [r4, #0]
 800d752:	06da      	lsls	r2, r3, #27
 800d754:	bf5e      	ittt	pl
 800d756:	682b      	ldrpl	r3, [r5, #0]
 800d758:	781b      	ldrbpl	r3, [r3, #0]
 800d75a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d75e:	682a      	ldr	r2, [r5, #0]
 800d760:	686b      	ldr	r3, [r5, #4]
 800d762:	3201      	adds	r2, #1
 800d764:	602a      	str	r2, [r5, #0]
 800d766:	68a2      	ldr	r2, [r4, #8]
 800d768:	3b01      	subs	r3, #1
 800d76a:	3a01      	subs	r2, #1
 800d76c:	606b      	str	r3, [r5, #4]
 800d76e:	3701      	adds	r7, #1
 800d770:	60a2      	str	r2, [r4, #8]
 800d772:	b142      	cbz	r2, 800d786 <_scanf_chars+0x8e>
 800d774:	2b00      	cmp	r3, #0
 800d776:	dcd7      	bgt.n	800d728 <_scanf_chars+0x30>
 800d778:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d77c:	4629      	mov	r1, r5
 800d77e:	4640      	mov	r0, r8
 800d780:	4798      	blx	r3
 800d782:	2800      	cmp	r0, #0
 800d784:	d0d0      	beq.n	800d728 <_scanf_chars+0x30>
 800d786:	6823      	ldr	r3, [r4, #0]
 800d788:	f013 0310 	ands.w	r3, r3, #16
 800d78c:	d105      	bne.n	800d79a <_scanf_chars+0xa2>
 800d78e:	68e2      	ldr	r2, [r4, #12]
 800d790:	3201      	adds	r2, #1
 800d792:	60e2      	str	r2, [r4, #12]
 800d794:	69a2      	ldr	r2, [r4, #24]
 800d796:	b102      	cbz	r2, 800d79a <_scanf_chars+0xa2>
 800d798:	7033      	strb	r3, [r6, #0]
 800d79a:	6923      	ldr	r3, [r4, #16]
 800d79c:	443b      	add	r3, r7
 800d79e:	6123      	str	r3, [r4, #16]
 800d7a0:	2000      	movs	r0, #0
 800d7a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7a6:	bf00      	nop
 800d7a8:	08013b5f 	.word	0x08013b5f

0800d7ac <_scanf_i>:
 800d7ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7b0:	4698      	mov	r8, r3
 800d7b2:	4b74      	ldr	r3, [pc, #464]	; (800d984 <_scanf_i+0x1d8>)
 800d7b4:	460c      	mov	r4, r1
 800d7b6:	4682      	mov	sl, r0
 800d7b8:	4616      	mov	r6, r2
 800d7ba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d7be:	b087      	sub	sp, #28
 800d7c0:	ab03      	add	r3, sp, #12
 800d7c2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d7c6:	4b70      	ldr	r3, [pc, #448]	; (800d988 <_scanf_i+0x1dc>)
 800d7c8:	69a1      	ldr	r1, [r4, #24]
 800d7ca:	4a70      	ldr	r2, [pc, #448]	; (800d98c <_scanf_i+0x1e0>)
 800d7cc:	2903      	cmp	r1, #3
 800d7ce:	bf18      	it	ne
 800d7d0:	461a      	movne	r2, r3
 800d7d2:	68a3      	ldr	r3, [r4, #8]
 800d7d4:	9201      	str	r2, [sp, #4]
 800d7d6:	1e5a      	subs	r2, r3, #1
 800d7d8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d7dc:	bf88      	it	hi
 800d7de:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d7e2:	4627      	mov	r7, r4
 800d7e4:	bf82      	ittt	hi
 800d7e6:	eb03 0905 	addhi.w	r9, r3, r5
 800d7ea:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d7ee:	60a3      	strhi	r3, [r4, #8]
 800d7f0:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d7f4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800d7f8:	bf98      	it	ls
 800d7fa:	f04f 0900 	movls.w	r9, #0
 800d7fe:	6023      	str	r3, [r4, #0]
 800d800:	463d      	mov	r5, r7
 800d802:	f04f 0b00 	mov.w	fp, #0
 800d806:	6831      	ldr	r1, [r6, #0]
 800d808:	ab03      	add	r3, sp, #12
 800d80a:	7809      	ldrb	r1, [r1, #0]
 800d80c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d810:	2202      	movs	r2, #2
 800d812:	f7f2 fcfd 	bl	8000210 <memchr>
 800d816:	b328      	cbz	r0, 800d864 <_scanf_i+0xb8>
 800d818:	f1bb 0f01 	cmp.w	fp, #1
 800d81c:	d159      	bne.n	800d8d2 <_scanf_i+0x126>
 800d81e:	6862      	ldr	r2, [r4, #4]
 800d820:	b92a      	cbnz	r2, 800d82e <_scanf_i+0x82>
 800d822:	6822      	ldr	r2, [r4, #0]
 800d824:	2308      	movs	r3, #8
 800d826:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d82a:	6063      	str	r3, [r4, #4]
 800d82c:	6022      	str	r2, [r4, #0]
 800d82e:	6822      	ldr	r2, [r4, #0]
 800d830:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800d834:	6022      	str	r2, [r4, #0]
 800d836:	68a2      	ldr	r2, [r4, #8]
 800d838:	1e51      	subs	r1, r2, #1
 800d83a:	60a1      	str	r1, [r4, #8]
 800d83c:	b192      	cbz	r2, 800d864 <_scanf_i+0xb8>
 800d83e:	6832      	ldr	r2, [r6, #0]
 800d840:	1c51      	adds	r1, r2, #1
 800d842:	6031      	str	r1, [r6, #0]
 800d844:	7812      	ldrb	r2, [r2, #0]
 800d846:	f805 2b01 	strb.w	r2, [r5], #1
 800d84a:	6872      	ldr	r2, [r6, #4]
 800d84c:	3a01      	subs	r2, #1
 800d84e:	2a00      	cmp	r2, #0
 800d850:	6072      	str	r2, [r6, #4]
 800d852:	dc07      	bgt.n	800d864 <_scanf_i+0xb8>
 800d854:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800d858:	4631      	mov	r1, r6
 800d85a:	4650      	mov	r0, sl
 800d85c:	4790      	blx	r2
 800d85e:	2800      	cmp	r0, #0
 800d860:	f040 8085 	bne.w	800d96e <_scanf_i+0x1c2>
 800d864:	f10b 0b01 	add.w	fp, fp, #1
 800d868:	f1bb 0f03 	cmp.w	fp, #3
 800d86c:	d1cb      	bne.n	800d806 <_scanf_i+0x5a>
 800d86e:	6863      	ldr	r3, [r4, #4]
 800d870:	b90b      	cbnz	r3, 800d876 <_scanf_i+0xca>
 800d872:	230a      	movs	r3, #10
 800d874:	6063      	str	r3, [r4, #4]
 800d876:	6863      	ldr	r3, [r4, #4]
 800d878:	4945      	ldr	r1, [pc, #276]	; (800d990 <_scanf_i+0x1e4>)
 800d87a:	6960      	ldr	r0, [r4, #20]
 800d87c:	1ac9      	subs	r1, r1, r3
 800d87e:	f000 f889 	bl	800d994 <__sccl>
 800d882:	f04f 0b00 	mov.w	fp, #0
 800d886:	68a3      	ldr	r3, [r4, #8]
 800d888:	6822      	ldr	r2, [r4, #0]
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d03d      	beq.n	800d90a <_scanf_i+0x15e>
 800d88e:	6831      	ldr	r1, [r6, #0]
 800d890:	6960      	ldr	r0, [r4, #20]
 800d892:	f891 c000 	ldrb.w	ip, [r1]
 800d896:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d89a:	2800      	cmp	r0, #0
 800d89c:	d035      	beq.n	800d90a <_scanf_i+0x15e>
 800d89e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800d8a2:	d124      	bne.n	800d8ee <_scanf_i+0x142>
 800d8a4:	0510      	lsls	r0, r2, #20
 800d8a6:	d522      	bpl.n	800d8ee <_scanf_i+0x142>
 800d8a8:	f10b 0b01 	add.w	fp, fp, #1
 800d8ac:	f1b9 0f00 	cmp.w	r9, #0
 800d8b0:	d003      	beq.n	800d8ba <_scanf_i+0x10e>
 800d8b2:	3301      	adds	r3, #1
 800d8b4:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800d8b8:	60a3      	str	r3, [r4, #8]
 800d8ba:	6873      	ldr	r3, [r6, #4]
 800d8bc:	3b01      	subs	r3, #1
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	6073      	str	r3, [r6, #4]
 800d8c2:	dd1b      	ble.n	800d8fc <_scanf_i+0x150>
 800d8c4:	6833      	ldr	r3, [r6, #0]
 800d8c6:	3301      	adds	r3, #1
 800d8c8:	6033      	str	r3, [r6, #0]
 800d8ca:	68a3      	ldr	r3, [r4, #8]
 800d8cc:	3b01      	subs	r3, #1
 800d8ce:	60a3      	str	r3, [r4, #8]
 800d8d0:	e7d9      	b.n	800d886 <_scanf_i+0xda>
 800d8d2:	f1bb 0f02 	cmp.w	fp, #2
 800d8d6:	d1ae      	bne.n	800d836 <_scanf_i+0x8a>
 800d8d8:	6822      	ldr	r2, [r4, #0]
 800d8da:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800d8de:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d8e2:	d1bf      	bne.n	800d864 <_scanf_i+0xb8>
 800d8e4:	2310      	movs	r3, #16
 800d8e6:	6063      	str	r3, [r4, #4]
 800d8e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d8ec:	e7a2      	b.n	800d834 <_scanf_i+0x88>
 800d8ee:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800d8f2:	6022      	str	r2, [r4, #0]
 800d8f4:	780b      	ldrb	r3, [r1, #0]
 800d8f6:	f805 3b01 	strb.w	r3, [r5], #1
 800d8fa:	e7de      	b.n	800d8ba <_scanf_i+0x10e>
 800d8fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d900:	4631      	mov	r1, r6
 800d902:	4650      	mov	r0, sl
 800d904:	4798      	blx	r3
 800d906:	2800      	cmp	r0, #0
 800d908:	d0df      	beq.n	800d8ca <_scanf_i+0x11e>
 800d90a:	6823      	ldr	r3, [r4, #0]
 800d90c:	05d9      	lsls	r1, r3, #23
 800d90e:	d50d      	bpl.n	800d92c <_scanf_i+0x180>
 800d910:	42bd      	cmp	r5, r7
 800d912:	d909      	bls.n	800d928 <_scanf_i+0x17c>
 800d914:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d918:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d91c:	4632      	mov	r2, r6
 800d91e:	4650      	mov	r0, sl
 800d920:	4798      	blx	r3
 800d922:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800d926:	464d      	mov	r5, r9
 800d928:	42bd      	cmp	r5, r7
 800d92a:	d028      	beq.n	800d97e <_scanf_i+0x1d2>
 800d92c:	6822      	ldr	r2, [r4, #0]
 800d92e:	f012 0210 	ands.w	r2, r2, #16
 800d932:	d113      	bne.n	800d95c <_scanf_i+0x1b0>
 800d934:	702a      	strb	r2, [r5, #0]
 800d936:	6863      	ldr	r3, [r4, #4]
 800d938:	9e01      	ldr	r6, [sp, #4]
 800d93a:	4639      	mov	r1, r7
 800d93c:	4650      	mov	r0, sl
 800d93e:	47b0      	blx	r6
 800d940:	f8d8 3000 	ldr.w	r3, [r8]
 800d944:	6821      	ldr	r1, [r4, #0]
 800d946:	1d1a      	adds	r2, r3, #4
 800d948:	f8c8 2000 	str.w	r2, [r8]
 800d94c:	f011 0f20 	tst.w	r1, #32
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	d00f      	beq.n	800d974 <_scanf_i+0x1c8>
 800d954:	6018      	str	r0, [r3, #0]
 800d956:	68e3      	ldr	r3, [r4, #12]
 800d958:	3301      	adds	r3, #1
 800d95a:	60e3      	str	r3, [r4, #12]
 800d95c:	6923      	ldr	r3, [r4, #16]
 800d95e:	1bed      	subs	r5, r5, r7
 800d960:	445d      	add	r5, fp
 800d962:	442b      	add	r3, r5
 800d964:	6123      	str	r3, [r4, #16]
 800d966:	2000      	movs	r0, #0
 800d968:	b007      	add	sp, #28
 800d96a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d96e:	f04f 0b00 	mov.w	fp, #0
 800d972:	e7ca      	b.n	800d90a <_scanf_i+0x15e>
 800d974:	07ca      	lsls	r2, r1, #31
 800d976:	bf4c      	ite	mi
 800d978:	8018      	strhmi	r0, [r3, #0]
 800d97a:	6018      	strpl	r0, [r3, #0]
 800d97c:	e7eb      	b.n	800d956 <_scanf_i+0x1aa>
 800d97e:	2001      	movs	r0, #1
 800d980:	e7f2      	b.n	800d968 <_scanf_i+0x1bc>
 800d982:	bf00      	nop
 800d984:	0800f7f8 	.word	0x0800f7f8
 800d988:	0800e559 	.word	0x0800e559
 800d98c:	0800e471 	.word	0x0800e471
 800d990:	080139f4 	.word	0x080139f4

0800d994 <__sccl>:
 800d994:	b570      	push	{r4, r5, r6, lr}
 800d996:	780b      	ldrb	r3, [r1, #0]
 800d998:	4604      	mov	r4, r0
 800d99a:	2b5e      	cmp	r3, #94	; 0x5e
 800d99c:	bf0b      	itete	eq
 800d99e:	784b      	ldrbeq	r3, [r1, #1]
 800d9a0:	1c4a      	addne	r2, r1, #1
 800d9a2:	1c8a      	addeq	r2, r1, #2
 800d9a4:	2100      	movne	r1, #0
 800d9a6:	bf08      	it	eq
 800d9a8:	2101      	moveq	r1, #1
 800d9aa:	3801      	subs	r0, #1
 800d9ac:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800d9b0:	f800 1f01 	strb.w	r1, [r0, #1]!
 800d9b4:	42a8      	cmp	r0, r5
 800d9b6:	d1fb      	bne.n	800d9b0 <__sccl+0x1c>
 800d9b8:	b90b      	cbnz	r3, 800d9be <__sccl+0x2a>
 800d9ba:	1e50      	subs	r0, r2, #1
 800d9bc:	bd70      	pop	{r4, r5, r6, pc}
 800d9be:	f081 0101 	eor.w	r1, r1, #1
 800d9c2:	54e1      	strb	r1, [r4, r3]
 800d9c4:	4610      	mov	r0, r2
 800d9c6:	4602      	mov	r2, r0
 800d9c8:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d9cc:	2d2d      	cmp	r5, #45	; 0x2d
 800d9ce:	d005      	beq.n	800d9dc <__sccl+0x48>
 800d9d0:	2d5d      	cmp	r5, #93	; 0x5d
 800d9d2:	d016      	beq.n	800da02 <__sccl+0x6e>
 800d9d4:	2d00      	cmp	r5, #0
 800d9d6:	d0f1      	beq.n	800d9bc <__sccl+0x28>
 800d9d8:	462b      	mov	r3, r5
 800d9da:	e7f2      	b.n	800d9c2 <__sccl+0x2e>
 800d9dc:	7846      	ldrb	r6, [r0, #1]
 800d9de:	2e5d      	cmp	r6, #93	; 0x5d
 800d9e0:	d0fa      	beq.n	800d9d8 <__sccl+0x44>
 800d9e2:	42b3      	cmp	r3, r6
 800d9e4:	dcf8      	bgt.n	800d9d8 <__sccl+0x44>
 800d9e6:	3002      	adds	r0, #2
 800d9e8:	461a      	mov	r2, r3
 800d9ea:	3201      	adds	r2, #1
 800d9ec:	4296      	cmp	r6, r2
 800d9ee:	54a1      	strb	r1, [r4, r2]
 800d9f0:	dcfb      	bgt.n	800d9ea <__sccl+0x56>
 800d9f2:	1af2      	subs	r2, r6, r3
 800d9f4:	3a01      	subs	r2, #1
 800d9f6:	1c5d      	adds	r5, r3, #1
 800d9f8:	42b3      	cmp	r3, r6
 800d9fa:	bfa8      	it	ge
 800d9fc:	2200      	movge	r2, #0
 800d9fe:	18ab      	adds	r3, r5, r2
 800da00:	e7e1      	b.n	800d9c6 <__sccl+0x32>
 800da02:	4610      	mov	r0, r2
 800da04:	e7da      	b.n	800d9bc <__sccl+0x28>
	...

0800da08 <__sflush_r>:
 800da08:	898a      	ldrh	r2, [r1, #12]
 800da0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da0e:	4605      	mov	r5, r0
 800da10:	0710      	lsls	r0, r2, #28
 800da12:	460c      	mov	r4, r1
 800da14:	d458      	bmi.n	800dac8 <__sflush_r+0xc0>
 800da16:	684b      	ldr	r3, [r1, #4]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	dc05      	bgt.n	800da28 <__sflush_r+0x20>
 800da1c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800da1e:	2b00      	cmp	r3, #0
 800da20:	dc02      	bgt.n	800da28 <__sflush_r+0x20>
 800da22:	2000      	movs	r0, #0
 800da24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800da2a:	2e00      	cmp	r6, #0
 800da2c:	d0f9      	beq.n	800da22 <__sflush_r+0x1a>
 800da2e:	2300      	movs	r3, #0
 800da30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800da34:	682f      	ldr	r7, [r5, #0]
 800da36:	6a21      	ldr	r1, [r4, #32]
 800da38:	602b      	str	r3, [r5, #0]
 800da3a:	d032      	beq.n	800daa2 <__sflush_r+0x9a>
 800da3c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800da3e:	89a3      	ldrh	r3, [r4, #12]
 800da40:	075a      	lsls	r2, r3, #29
 800da42:	d505      	bpl.n	800da50 <__sflush_r+0x48>
 800da44:	6863      	ldr	r3, [r4, #4]
 800da46:	1ac0      	subs	r0, r0, r3
 800da48:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800da4a:	b10b      	cbz	r3, 800da50 <__sflush_r+0x48>
 800da4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800da4e:	1ac0      	subs	r0, r0, r3
 800da50:	2300      	movs	r3, #0
 800da52:	4602      	mov	r2, r0
 800da54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800da56:	6a21      	ldr	r1, [r4, #32]
 800da58:	4628      	mov	r0, r5
 800da5a:	47b0      	blx	r6
 800da5c:	1c43      	adds	r3, r0, #1
 800da5e:	89a3      	ldrh	r3, [r4, #12]
 800da60:	d106      	bne.n	800da70 <__sflush_r+0x68>
 800da62:	6829      	ldr	r1, [r5, #0]
 800da64:	291d      	cmp	r1, #29
 800da66:	d82b      	bhi.n	800dac0 <__sflush_r+0xb8>
 800da68:	4a29      	ldr	r2, [pc, #164]	; (800db10 <__sflush_r+0x108>)
 800da6a:	410a      	asrs	r2, r1
 800da6c:	07d6      	lsls	r6, r2, #31
 800da6e:	d427      	bmi.n	800dac0 <__sflush_r+0xb8>
 800da70:	2200      	movs	r2, #0
 800da72:	6062      	str	r2, [r4, #4]
 800da74:	04d9      	lsls	r1, r3, #19
 800da76:	6922      	ldr	r2, [r4, #16]
 800da78:	6022      	str	r2, [r4, #0]
 800da7a:	d504      	bpl.n	800da86 <__sflush_r+0x7e>
 800da7c:	1c42      	adds	r2, r0, #1
 800da7e:	d101      	bne.n	800da84 <__sflush_r+0x7c>
 800da80:	682b      	ldr	r3, [r5, #0]
 800da82:	b903      	cbnz	r3, 800da86 <__sflush_r+0x7e>
 800da84:	6560      	str	r0, [r4, #84]	; 0x54
 800da86:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800da88:	602f      	str	r7, [r5, #0]
 800da8a:	2900      	cmp	r1, #0
 800da8c:	d0c9      	beq.n	800da22 <__sflush_r+0x1a>
 800da8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800da92:	4299      	cmp	r1, r3
 800da94:	d002      	beq.n	800da9c <__sflush_r+0x94>
 800da96:	4628      	mov	r0, r5
 800da98:	f7ff f8cc 	bl	800cc34 <_free_r>
 800da9c:	2000      	movs	r0, #0
 800da9e:	6360      	str	r0, [r4, #52]	; 0x34
 800daa0:	e7c0      	b.n	800da24 <__sflush_r+0x1c>
 800daa2:	2301      	movs	r3, #1
 800daa4:	4628      	mov	r0, r5
 800daa6:	47b0      	blx	r6
 800daa8:	1c41      	adds	r1, r0, #1
 800daaa:	d1c8      	bne.n	800da3e <__sflush_r+0x36>
 800daac:	682b      	ldr	r3, [r5, #0]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d0c5      	beq.n	800da3e <__sflush_r+0x36>
 800dab2:	2b1d      	cmp	r3, #29
 800dab4:	d001      	beq.n	800daba <__sflush_r+0xb2>
 800dab6:	2b16      	cmp	r3, #22
 800dab8:	d101      	bne.n	800dabe <__sflush_r+0xb6>
 800daba:	602f      	str	r7, [r5, #0]
 800dabc:	e7b1      	b.n	800da22 <__sflush_r+0x1a>
 800dabe:	89a3      	ldrh	r3, [r4, #12]
 800dac0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dac4:	81a3      	strh	r3, [r4, #12]
 800dac6:	e7ad      	b.n	800da24 <__sflush_r+0x1c>
 800dac8:	690f      	ldr	r7, [r1, #16]
 800daca:	2f00      	cmp	r7, #0
 800dacc:	d0a9      	beq.n	800da22 <__sflush_r+0x1a>
 800dace:	0793      	lsls	r3, r2, #30
 800dad0:	680e      	ldr	r6, [r1, #0]
 800dad2:	bf08      	it	eq
 800dad4:	694b      	ldreq	r3, [r1, #20]
 800dad6:	600f      	str	r7, [r1, #0]
 800dad8:	bf18      	it	ne
 800dada:	2300      	movne	r3, #0
 800dadc:	eba6 0807 	sub.w	r8, r6, r7
 800dae0:	608b      	str	r3, [r1, #8]
 800dae2:	f1b8 0f00 	cmp.w	r8, #0
 800dae6:	dd9c      	ble.n	800da22 <__sflush_r+0x1a>
 800dae8:	6a21      	ldr	r1, [r4, #32]
 800daea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800daec:	4643      	mov	r3, r8
 800daee:	463a      	mov	r2, r7
 800daf0:	4628      	mov	r0, r5
 800daf2:	47b0      	blx	r6
 800daf4:	2800      	cmp	r0, #0
 800daf6:	dc06      	bgt.n	800db06 <__sflush_r+0xfe>
 800daf8:	89a3      	ldrh	r3, [r4, #12]
 800dafa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dafe:	81a3      	strh	r3, [r4, #12]
 800db00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800db04:	e78e      	b.n	800da24 <__sflush_r+0x1c>
 800db06:	4407      	add	r7, r0
 800db08:	eba8 0800 	sub.w	r8, r8, r0
 800db0c:	e7e9      	b.n	800dae2 <__sflush_r+0xda>
 800db0e:	bf00      	nop
 800db10:	dfbffffe 	.word	0xdfbffffe

0800db14 <_fflush_r>:
 800db14:	b538      	push	{r3, r4, r5, lr}
 800db16:	690b      	ldr	r3, [r1, #16]
 800db18:	4605      	mov	r5, r0
 800db1a:	460c      	mov	r4, r1
 800db1c:	b913      	cbnz	r3, 800db24 <_fflush_r+0x10>
 800db1e:	2500      	movs	r5, #0
 800db20:	4628      	mov	r0, r5
 800db22:	bd38      	pop	{r3, r4, r5, pc}
 800db24:	b118      	cbz	r0, 800db2e <_fflush_r+0x1a>
 800db26:	6a03      	ldr	r3, [r0, #32]
 800db28:	b90b      	cbnz	r3, 800db2e <_fflush_r+0x1a>
 800db2a:	f7fe f8e7 	bl	800bcfc <__sinit>
 800db2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d0f3      	beq.n	800db1e <_fflush_r+0xa>
 800db36:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800db38:	07d0      	lsls	r0, r2, #31
 800db3a:	d404      	bmi.n	800db46 <_fflush_r+0x32>
 800db3c:	0599      	lsls	r1, r3, #22
 800db3e:	d402      	bmi.n	800db46 <_fflush_r+0x32>
 800db40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db42:	f7fe f9da 	bl	800befa <__retarget_lock_acquire_recursive>
 800db46:	4628      	mov	r0, r5
 800db48:	4621      	mov	r1, r4
 800db4a:	f7ff ff5d 	bl	800da08 <__sflush_r>
 800db4e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800db50:	07da      	lsls	r2, r3, #31
 800db52:	4605      	mov	r5, r0
 800db54:	d4e4      	bmi.n	800db20 <_fflush_r+0xc>
 800db56:	89a3      	ldrh	r3, [r4, #12]
 800db58:	059b      	lsls	r3, r3, #22
 800db5a:	d4e1      	bmi.n	800db20 <_fflush_r+0xc>
 800db5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db5e:	f7fe f9cd 	bl	800befc <__retarget_lock_release_recursive>
 800db62:	e7dd      	b.n	800db20 <_fflush_r+0xc>

0800db64 <__malloc_lock>:
 800db64:	4801      	ldr	r0, [pc, #4]	; (800db6c <__malloc_lock+0x8>)
 800db66:	f7fe b9c8 	b.w	800befa <__retarget_lock_acquire_recursive>
 800db6a:	bf00      	nop
 800db6c:	20009328 	.word	0x20009328

0800db70 <__malloc_unlock>:
 800db70:	4801      	ldr	r0, [pc, #4]	; (800db78 <__malloc_unlock+0x8>)
 800db72:	f7fe b9c3 	b.w	800befc <__retarget_lock_release_recursive>
 800db76:	bf00      	nop
 800db78:	20009328 	.word	0x20009328

0800db7c <_Balloc>:
 800db7c:	b570      	push	{r4, r5, r6, lr}
 800db7e:	69c6      	ldr	r6, [r0, #28]
 800db80:	4604      	mov	r4, r0
 800db82:	460d      	mov	r5, r1
 800db84:	b976      	cbnz	r6, 800dba4 <_Balloc+0x28>
 800db86:	2010      	movs	r0, #16
 800db88:	f7ff fd0e 	bl	800d5a8 <malloc>
 800db8c:	4602      	mov	r2, r0
 800db8e:	61e0      	str	r0, [r4, #28]
 800db90:	b920      	cbnz	r0, 800db9c <_Balloc+0x20>
 800db92:	4b18      	ldr	r3, [pc, #96]	; (800dbf4 <_Balloc+0x78>)
 800db94:	4818      	ldr	r0, [pc, #96]	; (800dbf8 <_Balloc+0x7c>)
 800db96:	216b      	movs	r1, #107	; 0x6b
 800db98:	f7fe f9b2 	bl	800bf00 <__assert_func>
 800db9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dba0:	6006      	str	r6, [r0, #0]
 800dba2:	60c6      	str	r6, [r0, #12]
 800dba4:	69e6      	ldr	r6, [r4, #28]
 800dba6:	68f3      	ldr	r3, [r6, #12]
 800dba8:	b183      	cbz	r3, 800dbcc <_Balloc+0x50>
 800dbaa:	69e3      	ldr	r3, [r4, #28]
 800dbac:	68db      	ldr	r3, [r3, #12]
 800dbae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dbb2:	b9b8      	cbnz	r0, 800dbe4 <_Balloc+0x68>
 800dbb4:	2101      	movs	r1, #1
 800dbb6:	fa01 f605 	lsl.w	r6, r1, r5
 800dbba:	1d72      	adds	r2, r6, #5
 800dbbc:	0092      	lsls	r2, r2, #2
 800dbbe:	4620      	mov	r0, r4
 800dbc0:	f000 fe25 	bl	800e80e <_calloc_r>
 800dbc4:	b160      	cbz	r0, 800dbe0 <_Balloc+0x64>
 800dbc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dbca:	e00e      	b.n	800dbea <_Balloc+0x6e>
 800dbcc:	2221      	movs	r2, #33	; 0x21
 800dbce:	2104      	movs	r1, #4
 800dbd0:	4620      	mov	r0, r4
 800dbd2:	f000 fe1c 	bl	800e80e <_calloc_r>
 800dbd6:	69e3      	ldr	r3, [r4, #28]
 800dbd8:	60f0      	str	r0, [r6, #12]
 800dbda:	68db      	ldr	r3, [r3, #12]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d1e4      	bne.n	800dbaa <_Balloc+0x2e>
 800dbe0:	2000      	movs	r0, #0
 800dbe2:	bd70      	pop	{r4, r5, r6, pc}
 800dbe4:	6802      	ldr	r2, [r0, #0]
 800dbe6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dbea:	2300      	movs	r3, #0
 800dbec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dbf0:	e7f7      	b.n	800dbe2 <_Balloc+0x66>
 800dbf2:	bf00      	nop
 800dbf4:	08013953 	.word	0x08013953
 800dbf8:	080139ff 	.word	0x080139ff

0800dbfc <_Bfree>:
 800dbfc:	b570      	push	{r4, r5, r6, lr}
 800dbfe:	69c6      	ldr	r6, [r0, #28]
 800dc00:	4605      	mov	r5, r0
 800dc02:	460c      	mov	r4, r1
 800dc04:	b976      	cbnz	r6, 800dc24 <_Bfree+0x28>
 800dc06:	2010      	movs	r0, #16
 800dc08:	f7ff fcce 	bl	800d5a8 <malloc>
 800dc0c:	4602      	mov	r2, r0
 800dc0e:	61e8      	str	r0, [r5, #28]
 800dc10:	b920      	cbnz	r0, 800dc1c <_Bfree+0x20>
 800dc12:	4b09      	ldr	r3, [pc, #36]	; (800dc38 <_Bfree+0x3c>)
 800dc14:	4809      	ldr	r0, [pc, #36]	; (800dc3c <_Bfree+0x40>)
 800dc16:	218f      	movs	r1, #143	; 0x8f
 800dc18:	f7fe f972 	bl	800bf00 <__assert_func>
 800dc1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dc20:	6006      	str	r6, [r0, #0]
 800dc22:	60c6      	str	r6, [r0, #12]
 800dc24:	b13c      	cbz	r4, 800dc36 <_Bfree+0x3a>
 800dc26:	69eb      	ldr	r3, [r5, #28]
 800dc28:	6862      	ldr	r2, [r4, #4]
 800dc2a:	68db      	ldr	r3, [r3, #12]
 800dc2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dc30:	6021      	str	r1, [r4, #0]
 800dc32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dc36:	bd70      	pop	{r4, r5, r6, pc}
 800dc38:	08013953 	.word	0x08013953
 800dc3c:	080139ff 	.word	0x080139ff

0800dc40 <__multadd>:
 800dc40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc44:	690d      	ldr	r5, [r1, #16]
 800dc46:	4607      	mov	r7, r0
 800dc48:	460c      	mov	r4, r1
 800dc4a:	461e      	mov	r6, r3
 800dc4c:	f101 0c14 	add.w	ip, r1, #20
 800dc50:	2000      	movs	r0, #0
 800dc52:	f8dc 3000 	ldr.w	r3, [ip]
 800dc56:	b299      	uxth	r1, r3
 800dc58:	fb02 6101 	mla	r1, r2, r1, r6
 800dc5c:	0c1e      	lsrs	r6, r3, #16
 800dc5e:	0c0b      	lsrs	r3, r1, #16
 800dc60:	fb02 3306 	mla	r3, r2, r6, r3
 800dc64:	b289      	uxth	r1, r1
 800dc66:	3001      	adds	r0, #1
 800dc68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dc6c:	4285      	cmp	r5, r0
 800dc6e:	f84c 1b04 	str.w	r1, [ip], #4
 800dc72:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dc76:	dcec      	bgt.n	800dc52 <__multadd+0x12>
 800dc78:	b30e      	cbz	r6, 800dcbe <__multadd+0x7e>
 800dc7a:	68a3      	ldr	r3, [r4, #8]
 800dc7c:	42ab      	cmp	r3, r5
 800dc7e:	dc19      	bgt.n	800dcb4 <__multadd+0x74>
 800dc80:	6861      	ldr	r1, [r4, #4]
 800dc82:	4638      	mov	r0, r7
 800dc84:	3101      	adds	r1, #1
 800dc86:	f7ff ff79 	bl	800db7c <_Balloc>
 800dc8a:	4680      	mov	r8, r0
 800dc8c:	b928      	cbnz	r0, 800dc9a <__multadd+0x5a>
 800dc8e:	4602      	mov	r2, r0
 800dc90:	4b0c      	ldr	r3, [pc, #48]	; (800dcc4 <__multadd+0x84>)
 800dc92:	480d      	ldr	r0, [pc, #52]	; (800dcc8 <__multadd+0x88>)
 800dc94:	21ba      	movs	r1, #186	; 0xba
 800dc96:	f7fe f933 	bl	800bf00 <__assert_func>
 800dc9a:	6922      	ldr	r2, [r4, #16]
 800dc9c:	3202      	adds	r2, #2
 800dc9e:	f104 010c 	add.w	r1, r4, #12
 800dca2:	0092      	lsls	r2, r2, #2
 800dca4:	300c      	adds	r0, #12
 800dca6:	f000 fd9d 	bl	800e7e4 <memcpy>
 800dcaa:	4621      	mov	r1, r4
 800dcac:	4638      	mov	r0, r7
 800dcae:	f7ff ffa5 	bl	800dbfc <_Bfree>
 800dcb2:	4644      	mov	r4, r8
 800dcb4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dcb8:	3501      	adds	r5, #1
 800dcba:	615e      	str	r6, [r3, #20]
 800dcbc:	6125      	str	r5, [r4, #16]
 800dcbe:	4620      	mov	r0, r4
 800dcc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcc4:	080139c2 	.word	0x080139c2
 800dcc8:	080139ff 	.word	0x080139ff

0800dccc <__hi0bits>:
 800dccc:	0c03      	lsrs	r3, r0, #16
 800dcce:	041b      	lsls	r3, r3, #16
 800dcd0:	b9d3      	cbnz	r3, 800dd08 <__hi0bits+0x3c>
 800dcd2:	0400      	lsls	r0, r0, #16
 800dcd4:	2310      	movs	r3, #16
 800dcd6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800dcda:	bf04      	itt	eq
 800dcdc:	0200      	lsleq	r0, r0, #8
 800dcde:	3308      	addeq	r3, #8
 800dce0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800dce4:	bf04      	itt	eq
 800dce6:	0100      	lsleq	r0, r0, #4
 800dce8:	3304      	addeq	r3, #4
 800dcea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800dcee:	bf04      	itt	eq
 800dcf0:	0080      	lsleq	r0, r0, #2
 800dcf2:	3302      	addeq	r3, #2
 800dcf4:	2800      	cmp	r0, #0
 800dcf6:	db05      	blt.n	800dd04 <__hi0bits+0x38>
 800dcf8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800dcfc:	f103 0301 	add.w	r3, r3, #1
 800dd00:	bf08      	it	eq
 800dd02:	2320      	moveq	r3, #32
 800dd04:	4618      	mov	r0, r3
 800dd06:	4770      	bx	lr
 800dd08:	2300      	movs	r3, #0
 800dd0a:	e7e4      	b.n	800dcd6 <__hi0bits+0xa>

0800dd0c <__lo0bits>:
 800dd0c:	6803      	ldr	r3, [r0, #0]
 800dd0e:	f013 0207 	ands.w	r2, r3, #7
 800dd12:	d00c      	beq.n	800dd2e <__lo0bits+0x22>
 800dd14:	07d9      	lsls	r1, r3, #31
 800dd16:	d422      	bmi.n	800dd5e <__lo0bits+0x52>
 800dd18:	079a      	lsls	r2, r3, #30
 800dd1a:	bf49      	itett	mi
 800dd1c:	085b      	lsrmi	r3, r3, #1
 800dd1e:	089b      	lsrpl	r3, r3, #2
 800dd20:	6003      	strmi	r3, [r0, #0]
 800dd22:	2201      	movmi	r2, #1
 800dd24:	bf5c      	itt	pl
 800dd26:	6003      	strpl	r3, [r0, #0]
 800dd28:	2202      	movpl	r2, #2
 800dd2a:	4610      	mov	r0, r2
 800dd2c:	4770      	bx	lr
 800dd2e:	b299      	uxth	r1, r3
 800dd30:	b909      	cbnz	r1, 800dd36 <__lo0bits+0x2a>
 800dd32:	0c1b      	lsrs	r3, r3, #16
 800dd34:	2210      	movs	r2, #16
 800dd36:	b2d9      	uxtb	r1, r3
 800dd38:	b909      	cbnz	r1, 800dd3e <__lo0bits+0x32>
 800dd3a:	3208      	adds	r2, #8
 800dd3c:	0a1b      	lsrs	r3, r3, #8
 800dd3e:	0719      	lsls	r1, r3, #28
 800dd40:	bf04      	itt	eq
 800dd42:	091b      	lsreq	r3, r3, #4
 800dd44:	3204      	addeq	r2, #4
 800dd46:	0799      	lsls	r1, r3, #30
 800dd48:	bf04      	itt	eq
 800dd4a:	089b      	lsreq	r3, r3, #2
 800dd4c:	3202      	addeq	r2, #2
 800dd4e:	07d9      	lsls	r1, r3, #31
 800dd50:	d403      	bmi.n	800dd5a <__lo0bits+0x4e>
 800dd52:	085b      	lsrs	r3, r3, #1
 800dd54:	f102 0201 	add.w	r2, r2, #1
 800dd58:	d003      	beq.n	800dd62 <__lo0bits+0x56>
 800dd5a:	6003      	str	r3, [r0, #0]
 800dd5c:	e7e5      	b.n	800dd2a <__lo0bits+0x1e>
 800dd5e:	2200      	movs	r2, #0
 800dd60:	e7e3      	b.n	800dd2a <__lo0bits+0x1e>
 800dd62:	2220      	movs	r2, #32
 800dd64:	e7e1      	b.n	800dd2a <__lo0bits+0x1e>
	...

0800dd68 <__i2b>:
 800dd68:	b510      	push	{r4, lr}
 800dd6a:	460c      	mov	r4, r1
 800dd6c:	2101      	movs	r1, #1
 800dd6e:	f7ff ff05 	bl	800db7c <_Balloc>
 800dd72:	4602      	mov	r2, r0
 800dd74:	b928      	cbnz	r0, 800dd82 <__i2b+0x1a>
 800dd76:	4b05      	ldr	r3, [pc, #20]	; (800dd8c <__i2b+0x24>)
 800dd78:	4805      	ldr	r0, [pc, #20]	; (800dd90 <__i2b+0x28>)
 800dd7a:	f240 1145 	movw	r1, #325	; 0x145
 800dd7e:	f7fe f8bf 	bl	800bf00 <__assert_func>
 800dd82:	2301      	movs	r3, #1
 800dd84:	6144      	str	r4, [r0, #20]
 800dd86:	6103      	str	r3, [r0, #16]
 800dd88:	bd10      	pop	{r4, pc}
 800dd8a:	bf00      	nop
 800dd8c:	080139c2 	.word	0x080139c2
 800dd90:	080139ff 	.word	0x080139ff

0800dd94 <__multiply>:
 800dd94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd98:	4691      	mov	r9, r2
 800dd9a:	690a      	ldr	r2, [r1, #16]
 800dd9c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dda0:	429a      	cmp	r2, r3
 800dda2:	bfb8      	it	lt
 800dda4:	460b      	movlt	r3, r1
 800dda6:	460c      	mov	r4, r1
 800dda8:	bfbc      	itt	lt
 800ddaa:	464c      	movlt	r4, r9
 800ddac:	4699      	movlt	r9, r3
 800ddae:	6927      	ldr	r7, [r4, #16]
 800ddb0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ddb4:	68a3      	ldr	r3, [r4, #8]
 800ddb6:	6861      	ldr	r1, [r4, #4]
 800ddb8:	eb07 060a 	add.w	r6, r7, sl
 800ddbc:	42b3      	cmp	r3, r6
 800ddbe:	b085      	sub	sp, #20
 800ddc0:	bfb8      	it	lt
 800ddc2:	3101      	addlt	r1, #1
 800ddc4:	f7ff feda 	bl	800db7c <_Balloc>
 800ddc8:	b930      	cbnz	r0, 800ddd8 <__multiply+0x44>
 800ddca:	4602      	mov	r2, r0
 800ddcc:	4b44      	ldr	r3, [pc, #272]	; (800dee0 <__multiply+0x14c>)
 800ddce:	4845      	ldr	r0, [pc, #276]	; (800dee4 <__multiply+0x150>)
 800ddd0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ddd4:	f7fe f894 	bl	800bf00 <__assert_func>
 800ddd8:	f100 0514 	add.w	r5, r0, #20
 800dddc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dde0:	462b      	mov	r3, r5
 800dde2:	2200      	movs	r2, #0
 800dde4:	4543      	cmp	r3, r8
 800dde6:	d321      	bcc.n	800de2c <__multiply+0x98>
 800dde8:	f104 0314 	add.w	r3, r4, #20
 800ddec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ddf0:	f109 0314 	add.w	r3, r9, #20
 800ddf4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ddf8:	9202      	str	r2, [sp, #8]
 800ddfa:	1b3a      	subs	r2, r7, r4
 800ddfc:	3a15      	subs	r2, #21
 800ddfe:	f022 0203 	bic.w	r2, r2, #3
 800de02:	3204      	adds	r2, #4
 800de04:	f104 0115 	add.w	r1, r4, #21
 800de08:	428f      	cmp	r7, r1
 800de0a:	bf38      	it	cc
 800de0c:	2204      	movcc	r2, #4
 800de0e:	9201      	str	r2, [sp, #4]
 800de10:	9a02      	ldr	r2, [sp, #8]
 800de12:	9303      	str	r3, [sp, #12]
 800de14:	429a      	cmp	r2, r3
 800de16:	d80c      	bhi.n	800de32 <__multiply+0x9e>
 800de18:	2e00      	cmp	r6, #0
 800de1a:	dd03      	ble.n	800de24 <__multiply+0x90>
 800de1c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800de20:	2b00      	cmp	r3, #0
 800de22:	d05b      	beq.n	800dedc <__multiply+0x148>
 800de24:	6106      	str	r6, [r0, #16]
 800de26:	b005      	add	sp, #20
 800de28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de2c:	f843 2b04 	str.w	r2, [r3], #4
 800de30:	e7d8      	b.n	800dde4 <__multiply+0x50>
 800de32:	f8b3 a000 	ldrh.w	sl, [r3]
 800de36:	f1ba 0f00 	cmp.w	sl, #0
 800de3a:	d024      	beq.n	800de86 <__multiply+0xf2>
 800de3c:	f104 0e14 	add.w	lr, r4, #20
 800de40:	46a9      	mov	r9, r5
 800de42:	f04f 0c00 	mov.w	ip, #0
 800de46:	f85e 2b04 	ldr.w	r2, [lr], #4
 800de4a:	f8d9 1000 	ldr.w	r1, [r9]
 800de4e:	fa1f fb82 	uxth.w	fp, r2
 800de52:	b289      	uxth	r1, r1
 800de54:	fb0a 110b 	mla	r1, sl, fp, r1
 800de58:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800de5c:	f8d9 2000 	ldr.w	r2, [r9]
 800de60:	4461      	add	r1, ip
 800de62:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800de66:	fb0a c20b 	mla	r2, sl, fp, ip
 800de6a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800de6e:	b289      	uxth	r1, r1
 800de70:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800de74:	4577      	cmp	r7, lr
 800de76:	f849 1b04 	str.w	r1, [r9], #4
 800de7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800de7e:	d8e2      	bhi.n	800de46 <__multiply+0xb2>
 800de80:	9a01      	ldr	r2, [sp, #4]
 800de82:	f845 c002 	str.w	ip, [r5, r2]
 800de86:	9a03      	ldr	r2, [sp, #12]
 800de88:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800de8c:	3304      	adds	r3, #4
 800de8e:	f1b9 0f00 	cmp.w	r9, #0
 800de92:	d021      	beq.n	800ded8 <__multiply+0x144>
 800de94:	6829      	ldr	r1, [r5, #0]
 800de96:	f104 0c14 	add.w	ip, r4, #20
 800de9a:	46ae      	mov	lr, r5
 800de9c:	f04f 0a00 	mov.w	sl, #0
 800dea0:	f8bc b000 	ldrh.w	fp, [ip]
 800dea4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800dea8:	fb09 220b 	mla	r2, r9, fp, r2
 800deac:	4452      	add	r2, sl
 800deae:	b289      	uxth	r1, r1
 800deb0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800deb4:	f84e 1b04 	str.w	r1, [lr], #4
 800deb8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800debc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800dec0:	f8be 1000 	ldrh.w	r1, [lr]
 800dec4:	fb09 110a 	mla	r1, r9, sl, r1
 800dec8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800decc:	4567      	cmp	r7, ip
 800dece:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800ded2:	d8e5      	bhi.n	800dea0 <__multiply+0x10c>
 800ded4:	9a01      	ldr	r2, [sp, #4]
 800ded6:	50a9      	str	r1, [r5, r2]
 800ded8:	3504      	adds	r5, #4
 800deda:	e799      	b.n	800de10 <__multiply+0x7c>
 800dedc:	3e01      	subs	r6, #1
 800dede:	e79b      	b.n	800de18 <__multiply+0x84>
 800dee0:	080139c2 	.word	0x080139c2
 800dee4:	080139ff 	.word	0x080139ff

0800dee8 <__pow5mult>:
 800dee8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800deec:	4615      	mov	r5, r2
 800deee:	f012 0203 	ands.w	r2, r2, #3
 800def2:	4606      	mov	r6, r0
 800def4:	460f      	mov	r7, r1
 800def6:	d007      	beq.n	800df08 <__pow5mult+0x20>
 800def8:	4c25      	ldr	r4, [pc, #148]	; (800df90 <__pow5mult+0xa8>)
 800defa:	3a01      	subs	r2, #1
 800defc:	2300      	movs	r3, #0
 800defe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800df02:	f7ff fe9d 	bl	800dc40 <__multadd>
 800df06:	4607      	mov	r7, r0
 800df08:	10ad      	asrs	r5, r5, #2
 800df0a:	d03d      	beq.n	800df88 <__pow5mult+0xa0>
 800df0c:	69f4      	ldr	r4, [r6, #28]
 800df0e:	b97c      	cbnz	r4, 800df30 <__pow5mult+0x48>
 800df10:	2010      	movs	r0, #16
 800df12:	f7ff fb49 	bl	800d5a8 <malloc>
 800df16:	4602      	mov	r2, r0
 800df18:	61f0      	str	r0, [r6, #28]
 800df1a:	b928      	cbnz	r0, 800df28 <__pow5mult+0x40>
 800df1c:	4b1d      	ldr	r3, [pc, #116]	; (800df94 <__pow5mult+0xac>)
 800df1e:	481e      	ldr	r0, [pc, #120]	; (800df98 <__pow5mult+0xb0>)
 800df20:	f240 11b3 	movw	r1, #435	; 0x1b3
 800df24:	f7fd ffec 	bl	800bf00 <__assert_func>
 800df28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800df2c:	6004      	str	r4, [r0, #0]
 800df2e:	60c4      	str	r4, [r0, #12]
 800df30:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800df34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800df38:	b94c      	cbnz	r4, 800df4e <__pow5mult+0x66>
 800df3a:	f240 2171 	movw	r1, #625	; 0x271
 800df3e:	4630      	mov	r0, r6
 800df40:	f7ff ff12 	bl	800dd68 <__i2b>
 800df44:	2300      	movs	r3, #0
 800df46:	f8c8 0008 	str.w	r0, [r8, #8]
 800df4a:	4604      	mov	r4, r0
 800df4c:	6003      	str	r3, [r0, #0]
 800df4e:	f04f 0900 	mov.w	r9, #0
 800df52:	07eb      	lsls	r3, r5, #31
 800df54:	d50a      	bpl.n	800df6c <__pow5mult+0x84>
 800df56:	4639      	mov	r1, r7
 800df58:	4622      	mov	r2, r4
 800df5a:	4630      	mov	r0, r6
 800df5c:	f7ff ff1a 	bl	800dd94 <__multiply>
 800df60:	4639      	mov	r1, r7
 800df62:	4680      	mov	r8, r0
 800df64:	4630      	mov	r0, r6
 800df66:	f7ff fe49 	bl	800dbfc <_Bfree>
 800df6a:	4647      	mov	r7, r8
 800df6c:	106d      	asrs	r5, r5, #1
 800df6e:	d00b      	beq.n	800df88 <__pow5mult+0xa0>
 800df70:	6820      	ldr	r0, [r4, #0]
 800df72:	b938      	cbnz	r0, 800df84 <__pow5mult+0x9c>
 800df74:	4622      	mov	r2, r4
 800df76:	4621      	mov	r1, r4
 800df78:	4630      	mov	r0, r6
 800df7a:	f7ff ff0b 	bl	800dd94 <__multiply>
 800df7e:	6020      	str	r0, [r4, #0]
 800df80:	f8c0 9000 	str.w	r9, [r0]
 800df84:	4604      	mov	r4, r0
 800df86:	e7e4      	b.n	800df52 <__pow5mult+0x6a>
 800df88:	4638      	mov	r0, r7
 800df8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df8e:	bf00      	nop
 800df90:	08013b48 	.word	0x08013b48
 800df94:	08013953 	.word	0x08013953
 800df98:	080139ff 	.word	0x080139ff

0800df9c <__lshift>:
 800df9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfa0:	460c      	mov	r4, r1
 800dfa2:	6849      	ldr	r1, [r1, #4]
 800dfa4:	6923      	ldr	r3, [r4, #16]
 800dfa6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dfaa:	68a3      	ldr	r3, [r4, #8]
 800dfac:	4607      	mov	r7, r0
 800dfae:	4691      	mov	r9, r2
 800dfb0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dfb4:	f108 0601 	add.w	r6, r8, #1
 800dfb8:	42b3      	cmp	r3, r6
 800dfba:	db0b      	blt.n	800dfd4 <__lshift+0x38>
 800dfbc:	4638      	mov	r0, r7
 800dfbe:	f7ff fddd 	bl	800db7c <_Balloc>
 800dfc2:	4605      	mov	r5, r0
 800dfc4:	b948      	cbnz	r0, 800dfda <__lshift+0x3e>
 800dfc6:	4602      	mov	r2, r0
 800dfc8:	4b28      	ldr	r3, [pc, #160]	; (800e06c <__lshift+0xd0>)
 800dfca:	4829      	ldr	r0, [pc, #164]	; (800e070 <__lshift+0xd4>)
 800dfcc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800dfd0:	f7fd ff96 	bl	800bf00 <__assert_func>
 800dfd4:	3101      	adds	r1, #1
 800dfd6:	005b      	lsls	r3, r3, #1
 800dfd8:	e7ee      	b.n	800dfb8 <__lshift+0x1c>
 800dfda:	2300      	movs	r3, #0
 800dfdc:	f100 0114 	add.w	r1, r0, #20
 800dfe0:	f100 0210 	add.w	r2, r0, #16
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	4553      	cmp	r3, sl
 800dfe8:	db33      	blt.n	800e052 <__lshift+0xb6>
 800dfea:	6920      	ldr	r0, [r4, #16]
 800dfec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dff0:	f104 0314 	add.w	r3, r4, #20
 800dff4:	f019 091f 	ands.w	r9, r9, #31
 800dff8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dffc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e000:	d02b      	beq.n	800e05a <__lshift+0xbe>
 800e002:	f1c9 0e20 	rsb	lr, r9, #32
 800e006:	468a      	mov	sl, r1
 800e008:	2200      	movs	r2, #0
 800e00a:	6818      	ldr	r0, [r3, #0]
 800e00c:	fa00 f009 	lsl.w	r0, r0, r9
 800e010:	4310      	orrs	r0, r2
 800e012:	f84a 0b04 	str.w	r0, [sl], #4
 800e016:	f853 2b04 	ldr.w	r2, [r3], #4
 800e01a:	459c      	cmp	ip, r3
 800e01c:	fa22 f20e 	lsr.w	r2, r2, lr
 800e020:	d8f3      	bhi.n	800e00a <__lshift+0x6e>
 800e022:	ebac 0304 	sub.w	r3, ip, r4
 800e026:	3b15      	subs	r3, #21
 800e028:	f023 0303 	bic.w	r3, r3, #3
 800e02c:	3304      	adds	r3, #4
 800e02e:	f104 0015 	add.w	r0, r4, #21
 800e032:	4584      	cmp	ip, r0
 800e034:	bf38      	it	cc
 800e036:	2304      	movcc	r3, #4
 800e038:	50ca      	str	r2, [r1, r3]
 800e03a:	b10a      	cbz	r2, 800e040 <__lshift+0xa4>
 800e03c:	f108 0602 	add.w	r6, r8, #2
 800e040:	3e01      	subs	r6, #1
 800e042:	4638      	mov	r0, r7
 800e044:	612e      	str	r6, [r5, #16]
 800e046:	4621      	mov	r1, r4
 800e048:	f7ff fdd8 	bl	800dbfc <_Bfree>
 800e04c:	4628      	mov	r0, r5
 800e04e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e052:	f842 0f04 	str.w	r0, [r2, #4]!
 800e056:	3301      	adds	r3, #1
 800e058:	e7c5      	b.n	800dfe6 <__lshift+0x4a>
 800e05a:	3904      	subs	r1, #4
 800e05c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e060:	f841 2f04 	str.w	r2, [r1, #4]!
 800e064:	459c      	cmp	ip, r3
 800e066:	d8f9      	bhi.n	800e05c <__lshift+0xc0>
 800e068:	e7ea      	b.n	800e040 <__lshift+0xa4>
 800e06a:	bf00      	nop
 800e06c:	080139c2 	.word	0x080139c2
 800e070:	080139ff 	.word	0x080139ff

0800e074 <__mcmp>:
 800e074:	b530      	push	{r4, r5, lr}
 800e076:	6902      	ldr	r2, [r0, #16]
 800e078:	690c      	ldr	r4, [r1, #16]
 800e07a:	1b12      	subs	r2, r2, r4
 800e07c:	d10e      	bne.n	800e09c <__mcmp+0x28>
 800e07e:	f100 0314 	add.w	r3, r0, #20
 800e082:	3114      	adds	r1, #20
 800e084:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e088:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e08c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e090:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e094:	42a5      	cmp	r5, r4
 800e096:	d003      	beq.n	800e0a0 <__mcmp+0x2c>
 800e098:	d305      	bcc.n	800e0a6 <__mcmp+0x32>
 800e09a:	2201      	movs	r2, #1
 800e09c:	4610      	mov	r0, r2
 800e09e:	bd30      	pop	{r4, r5, pc}
 800e0a0:	4283      	cmp	r3, r0
 800e0a2:	d3f3      	bcc.n	800e08c <__mcmp+0x18>
 800e0a4:	e7fa      	b.n	800e09c <__mcmp+0x28>
 800e0a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e0aa:	e7f7      	b.n	800e09c <__mcmp+0x28>

0800e0ac <__mdiff>:
 800e0ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0b0:	460c      	mov	r4, r1
 800e0b2:	4606      	mov	r6, r0
 800e0b4:	4611      	mov	r1, r2
 800e0b6:	4620      	mov	r0, r4
 800e0b8:	4690      	mov	r8, r2
 800e0ba:	f7ff ffdb 	bl	800e074 <__mcmp>
 800e0be:	1e05      	subs	r5, r0, #0
 800e0c0:	d110      	bne.n	800e0e4 <__mdiff+0x38>
 800e0c2:	4629      	mov	r1, r5
 800e0c4:	4630      	mov	r0, r6
 800e0c6:	f7ff fd59 	bl	800db7c <_Balloc>
 800e0ca:	b930      	cbnz	r0, 800e0da <__mdiff+0x2e>
 800e0cc:	4b3a      	ldr	r3, [pc, #232]	; (800e1b8 <__mdiff+0x10c>)
 800e0ce:	4602      	mov	r2, r0
 800e0d0:	f240 2137 	movw	r1, #567	; 0x237
 800e0d4:	4839      	ldr	r0, [pc, #228]	; (800e1bc <__mdiff+0x110>)
 800e0d6:	f7fd ff13 	bl	800bf00 <__assert_func>
 800e0da:	2301      	movs	r3, #1
 800e0dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e0e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0e4:	bfa4      	itt	ge
 800e0e6:	4643      	movge	r3, r8
 800e0e8:	46a0      	movge	r8, r4
 800e0ea:	4630      	mov	r0, r6
 800e0ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e0f0:	bfa6      	itte	ge
 800e0f2:	461c      	movge	r4, r3
 800e0f4:	2500      	movge	r5, #0
 800e0f6:	2501      	movlt	r5, #1
 800e0f8:	f7ff fd40 	bl	800db7c <_Balloc>
 800e0fc:	b920      	cbnz	r0, 800e108 <__mdiff+0x5c>
 800e0fe:	4b2e      	ldr	r3, [pc, #184]	; (800e1b8 <__mdiff+0x10c>)
 800e100:	4602      	mov	r2, r0
 800e102:	f240 2145 	movw	r1, #581	; 0x245
 800e106:	e7e5      	b.n	800e0d4 <__mdiff+0x28>
 800e108:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e10c:	6926      	ldr	r6, [r4, #16]
 800e10e:	60c5      	str	r5, [r0, #12]
 800e110:	f104 0914 	add.w	r9, r4, #20
 800e114:	f108 0514 	add.w	r5, r8, #20
 800e118:	f100 0e14 	add.w	lr, r0, #20
 800e11c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e120:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e124:	f108 0210 	add.w	r2, r8, #16
 800e128:	46f2      	mov	sl, lr
 800e12a:	2100      	movs	r1, #0
 800e12c:	f859 3b04 	ldr.w	r3, [r9], #4
 800e130:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e134:	fa11 f88b 	uxtah	r8, r1, fp
 800e138:	b299      	uxth	r1, r3
 800e13a:	0c1b      	lsrs	r3, r3, #16
 800e13c:	eba8 0801 	sub.w	r8, r8, r1
 800e140:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e144:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e148:	fa1f f888 	uxth.w	r8, r8
 800e14c:	1419      	asrs	r1, r3, #16
 800e14e:	454e      	cmp	r6, r9
 800e150:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e154:	f84a 3b04 	str.w	r3, [sl], #4
 800e158:	d8e8      	bhi.n	800e12c <__mdiff+0x80>
 800e15a:	1b33      	subs	r3, r6, r4
 800e15c:	3b15      	subs	r3, #21
 800e15e:	f023 0303 	bic.w	r3, r3, #3
 800e162:	3304      	adds	r3, #4
 800e164:	3415      	adds	r4, #21
 800e166:	42a6      	cmp	r6, r4
 800e168:	bf38      	it	cc
 800e16a:	2304      	movcc	r3, #4
 800e16c:	441d      	add	r5, r3
 800e16e:	4473      	add	r3, lr
 800e170:	469e      	mov	lr, r3
 800e172:	462e      	mov	r6, r5
 800e174:	4566      	cmp	r6, ip
 800e176:	d30e      	bcc.n	800e196 <__mdiff+0xea>
 800e178:	f10c 0203 	add.w	r2, ip, #3
 800e17c:	1b52      	subs	r2, r2, r5
 800e17e:	f022 0203 	bic.w	r2, r2, #3
 800e182:	3d03      	subs	r5, #3
 800e184:	45ac      	cmp	ip, r5
 800e186:	bf38      	it	cc
 800e188:	2200      	movcc	r2, #0
 800e18a:	4413      	add	r3, r2
 800e18c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800e190:	b17a      	cbz	r2, 800e1b2 <__mdiff+0x106>
 800e192:	6107      	str	r7, [r0, #16]
 800e194:	e7a4      	b.n	800e0e0 <__mdiff+0x34>
 800e196:	f856 8b04 	ldr.w	r8, [r6], #4
 800e19a:	fa11 f288 	uxtah	r2, r1, r8
 800e19e:	1414      	asrs	r4, r2, #16
 800e1a0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e1a4:	b292      	uxth	r2, r2
 800e1a6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e1aa:	f84e 2b04 	str.w	r2, [lr], #4
 800e1ae:	1421      	asrs	r1, r4, #16
 800e1b0:	e7e0      	b.n	800e174 <__mdiff+0xc8>
 800e1b2:	3f01      	subs	r7, #1
 800e1b4:	e7ea      	b.n	800e18c <__mdiff+0xe0>
 800e1b6:	bf00      	nop
 800e1b8:	080139c2 	.word	0x080139c2
 800e1bc:	080139ff 	.word	0x080139ff

0800e1c0 <__d2b>:
 800e1c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e1c4:	460f      	mov	r7, r1
 800e1c6:	2101      	movs	r1, #1
 800e1c8:	ec59 8b10 	vmov	r8, r9, d0
 800e1cc:	4616      	mov	r6, r2
 800e1ce:	f7ff fcd5 	bl	800db7c <_Balloc>
 800e1d2:	4604      	mov	r4, r0
 800e1d4:	b930      	cbnz	r0, 800e1e4 <__d2b+0x24>
 800e1d6:	4602      	mov	r2, r0
 800e1d8:	4b24      	ldr	r3, [pc, #144]	; (800e26c <__d2b+0xac>)
 800e1da:	4825      	ldr	r0, [pc, #148]	; (800e270 <__d2b+0xb0>)
 800e1dc:	f240 310f 	movw	r1, #783	; 0x30f
 800e1e0:	f7fd fe8e 	bl	800bf00 <__assert_func>
 800e1e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e1e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e1ec:	bb2d      	cbnz	r5, 800e23a <__d2b+0x7a>
 800e1ee:	9301      	str	r3, [sp, #4]
 800e1f0:	f1b8 0300 	subs.w	r3, r8, #0
 800e1f4:	d026      	beq.n	800e244 <__d2b+0x84>
 800e1f6:	4668      	mov	r0, sp
 800e1f8:	9300      	str	r3, [sp, #0]
 800e1fa:	f7ff fd87 	bl	800dd0c <__lo0bits>
 800e1fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e202:	b1e8      	cbz	r0, 800e240 <__d2b+0x80>
 800e204:	f1c0 0320 	rsb	r3, r0, #32
 800e208:	fa02 f303 	lsl.w	r3, r2, r3
 800e20c:	430b      	orrs	r3, r1
 800e20e:	40c2      	lsrs	r2, r0
 800e210:	6163      	str	r3, [r4, #20]
 800e212:	9201      	str	r2, [sp, #4]
 800e214:	9b01      	ldr	r3, [sp, #4]
 800e216:	61a3      	str	r3, [r4, #24]
 800e218:	2b00      	cmp	r3, #0
 800e21a:	bf14      	ite	ne
 800e21c:	2202      	movne	r2, #2
 800e21e:	2201      	moveq	r2, #1
 800e220:	6122      	str	r2, [r4, #16]
 800e222:	b1bd      	cbz	r5, 800e254 <__d2b+0x94>
 800e224:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e228:	4405      	add	r5, r0
 800e22a:	603d      	str	r5, [r7, #0]
 800e22c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e230:	6030      	str	r0, [r6, #0]
 800e232:	4620      	mov	r0, r4
 800e234:	b003      	add	sp, #12
 800e236:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e23a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e23e:	e7d6      	b.n	800e1ee <__d2b+0x2e>
 800e240:	6161      	str	r1, [r4, #20]
 800e242:	e7e7      	b.n	800e214 <__d2b+0x54>
 800e244:	a801      	add	r0, sp, #4
 800e246:	f7ff fd61 	bl	800dd0c <__lo0bits>
 800e24a:	9b01      	ldr	r3, [sp, #4]
 800e24c:	6163      	str	r3, [r4, #20]
 800e24e:	3020      	adds	r0, #32
 800e250:	2201      	movs	r2, #1
 800e252:	e7e5      	b.n	800e220 <__d2b+0x60>
 800e254:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e258:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e25c:	6038      	str	r0, [r7, #0]
 800e25e:	6918      	ldr	r0, [r3, #16]
 800e260:	f7ff fd34 	bl	800dccc <__hi0bits>
 800e264:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e268:	e7e2      	b.n	800e230 <__d2b+0x70>
 800e26a:	bf00      	nop
 800e26c:	080139c2 	.word	0x080139c2
 800e270:	080139ff 	.word	0x080139ff

0800e274 <fiprintf>:
 800e274:	b40e      	push	{r1, r2, r3}
 800e276:	b503      	push	{r0, r1, lr}
 800e278:	4601      	mov	r1, r0
 800e27a:	ab03      	add	r3, sp, #12
 800e27c:	4805      	ldr	r0, [pc, #20]	; (800e294 <fiprintf+0x20>)
 800e27e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e282:	6800      	ldr	r0, [r0, #0]
 800e284:	9301      	str	r3, [sp, #4]
 800e286:	f7ff f875 	bl	800d374 <_vfiprintf_r>
 800e28a:	b002      	add	sp, #8
 800e28c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e290:	b003      	add	sp, #12
 800e292:	4770      	bx	lr
 800e294:	2000009c 	.word	0x2000009c

0800e298 <__submore>:
 800e298:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e29c:	460c      	mov	r4, r1
 800e29e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800e2a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e2a4:	4299      	cmp	r1, r3
 800e2a6:	d11d      	bne.n	800e2e4 <__submore+0x4c>
 800e2a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800e2ac:	f7ff f9a4 	bl	800d5f8 <_malloc_r>
 800e2b0:	b918      	cbnz	r0, 800e2ba <__submore+0x22>
 800e2b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e2b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e2be:	63a3      	str	r3, [r4, #56]	; 0x38
 800e2c0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800e2c4:	6360      	str	r0, [r4, #52]	; 0x34
 800e2c6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800e2ca:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800e2ce:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800e2d2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800e2d6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800e2da:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800e2de:	6020      	str	r0, [r4, #0]
 800e2e0:	2000      	movs	r0, #0
 800e2e2:	e7e8      	b.n	800e2b6 <__submore+0x1e>
 800e2e4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800e2e6:	0077      	lsls	r7, r6, #1
 800e2e8:	463a      	mov	r2, r7
 800e2ea:	f000 f80f 	bl	800e30c <_realloc_r>
 800e2ee:	4605      	mov	r5, r0
 800e2f0:	2800      	cmp	r0, #0
 800e2f2:	d0de      	beq.n	800e2b2 <__submore+0x1a>
 800e2f4:	eb00 0806 	add.w	r8, r0, r6
 800e2f8:	4601      	mov	r1, r0
 800e2fa:	4632      	mov	r2, r6
 800e2fc:	4640      	mov	r0, r8
 800e2fe:	f000 fa71 	bl	800e7e4 <memcpy>
 800e302:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800e306:	f8c4 8000 	str.w	r8, [r4]
 800e30a:	e7e9      	b.n	800e2e0 <__submore+0x48>

0800e30c <_realloc_r>:
 800e30c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e310:	4680      	mov	r8, r0
 800e312:	4614      	mov	r4, r2
 800e314:	460e      	mov	r6, r1
 800e316:	b921      	cbnz	r1, 800e322 <_realloc_r+0x16>
 800e318:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e31c:	4611      	mov	r1, r2
 800e31e:	f7ff b96b 	b.w	800d5f8 <_malloc_r>
 800e322:	b92a      	cbnz	r2, 800e330 <_realloc_r+0x24>
 800e324:	f7fe fc86 	bl	800cc34 <_free_r>
 800e328:	4625      	mov	r5, r4
 800e32a:	4628      	mov	r0, r5
 800e32c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e330:	f000 fa95 	bl	800e85e <_malloc_usable_size_r>
 800e334:	4284      	cmp	r4, r0
 800e336:	4607      	mov	r7, r0
 800e338:	d802      	bhi.n	800e340 <_realloc_r+0x34>
 800e33a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e33e:	d812      	bhi.n	800e366 <_realloc_r+0x5a>
 800e340:	4621      	mov	r1, r4
 800e342:	4640      	mov	r0, r8
 800e344:	f7ff f958 	bl	800d5f8 <_malloc_r>
 800e348:	4605      	mov	r5, r0
 800e34a:	2800      	cmp	r0, #0
 800e34c:	d0ed      	beq.n	800e32a <_realloc_r+0x1e>
 800e34e:	42bc      	cmp	r4, r7
 800e350:	4622      	mov	r2, r4
 800e352:	4631      	mov	r1, r6
 800e354:	bf28      	it	cs
 800e356:	463a      	movcs	r2, r7
 800e358:	f000 fa44 	bl	800e7e4 <memcpy>
 800e35c:	4631      	mov	r1, r6
 800e35e:	4640      	mov	r0, r8
 800e360:	f7fe fc68 	bl	800cc34 <_free_r>
 800e364:	e7e1      	b.n	800e32a <_realloc_r+0x1e>
 800e366:	4635      	mov	r5, r6
 800e368:	e7df      	b.n	800e32a <_realloc_r+0x1e>
	...

0800e36c <_strtol_l.constprop.0>:
 800e36c:	2b01      	cmp	r3, #1
 800e36e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e372:	d001      	beq.n	800e378 <_strtol_l.constprop.0+0xc>
 800e374:	2b24      	cmp	r3, #36	; 0x24
 800e376:	d906      	bls.n	800e386 <_strtol_l.constprop.0+0x1a>
 800e378:	f7fd fd94 	bl	800bea4 <__errno>
 800e37c:	2316      	movs	r3, #22
 800e37e:	6003      	str	r3, [r0, #0]
 800e380:	2000      	movs	r0, #0
 800e382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e386:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800e46c <_strtol_l.constprop.0+0x100>
 800e38a:	460d      	mov	r5, r1
 800e38c:	462e      	mov	r6, r5
 800e38e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e392:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800e396:	f017 0708 	ands.w	r7, r7, #8
 800e39a:	d1f7      	bne.n	800e38c <_strtol_l.constprop.0+0x20>
 800e39c:	2c2d      	cmp	r4, #45	; 0x2d
 800e39e:	d132      	bne.n	800e406 <_strtol_l.constprop.0+0x9a>
 800e3a0:	782c      	ldrb	r4, [r5, #0]
 800e3a2:	2701      	movs	r7, #1
 800e3a4:	1cb5      	adds	r5, r6, #2
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d05b      	beq.n	800e462 <_strtol_l.constprop.0+0xf6>
 800e3aa:	2b10      	cmp	r3, #16
 800e3ac:	d109      	bne.n	800e3c2 <_strtol_l.constprop.0+0x56>
 800e3ae:	2c30      	cmp	r4, #48	; 0x30
 800e3b0:	d107      	bne.n	800e3c2 <_strtol_l.constprop.0+0x56>
 800e3b2:	782c      	ldrb	r4, [r5, #0]
 800e3b4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800e3b8:	2c58      	cmp	r4, #88	; 0x58
 800e3ba:	d14d      	bne.n	800e458 <_strtol_l.constprop.0+0xec>
 800e3bc:	786c      	ldrb	r4, [r5, #1]
 800e3be:	2310      	movs	r3, #16
 800e3c0:	3502      	adds	r5, #2
 800e3c2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800e3c6:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800e3ca:	f04f 0e00 	mov.w	lr, #0
 800e3ce:	fbb8 f9f3 	udiv	r9, r8, r3
 800e3d2:	4676      	mov	r6, lr
 800e3d4:	fb03 8a19 	mls	sl, r3, r9, r8
 800e3d8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800e3dc:	f1bc 0f09 	cmp.w	ip, #9
 800e3e0:	d816      	bhi.n	800e410 <_strtol_l.constprop.0+0xa4>
 800e3e2:	4664      	mov	r4, ip
 800e3e4:	42a3      	cmp	r3, r4
 800e3e6:	dd24      	ble.n	800e432 <_strtol_l.constprop.0+0xc6>
 800e3e8:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800e3ec:	d008      	beq.n	800e400 <_strtol_l.constprop.0+0x94>
 800e3ee:	45b1      	cmp	r9, r6
 800e3f0:	d31c      	bcc.n	800e42c <_strtol_l.constprop.0+0xc0>
 800e3f2:	d101      	bne.n	800e3f8 <_strtol_l.constprop.0+0x8c>
 800e3f4:	45a2      	cmp	sl, r4
 800e3f6:	db19      	blt.n	800e42c <_strtol_l.constprop.0+0xc0>
 800e3f8:	fb06 4603 	mla	r6, r6, r3, r4
 800e3fc:	f04f 0e01 	mov.w	lr, #1
 800e400:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e404:	e7e8      	b.n	800e3d8 <_strtol_l.constprop.0+0x6c>
 800e406:	2c2b      	cmp	r4, #43	; 0x2b
 800e408:	bf04      	itt	eq
 800e40a:	782c      	ldrbeq	r4, [r5, #0]
 800e40c:	1cb5      	addeq	r5, r6, #2
 800e40e:	e7ca      	b.n	800e3a6 <_strtol_l.constprop.0+0x3a>
 800e410:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800e414:	f1bc 0f19 	cmp.w	ip, #25
 800e418:	d801      	bhi.n	800e41e <_strtol_l.constprop.0+0xb2>
 800e41a:	3c37      	subs	r4, #55	; 0x37
 800e41c:	e7e2      	b.n	800e3e4 <_strtol_l.constprop.0+0x78>
 800e41e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800e422:	f1bc 0f19 	cmp.w	ip, #25
 800e426:	d804      	bhi.n	800e432 <_strtol_l.constprop.0+0xc6>
 800e428:	3c57      	subs	r4, #87	; 0x57
 800e42a:	e7db      	b.n	800e3e4 <_strtol_l.constprop.0+0x78>
 800e42c:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800e430:	e7e6      	b.n	800e400 <_strtol_l.constprop.0+0x94>
 800e432:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800e436:	d105      	bne.n	800e444 <_strtol_l.constprop.0+0xd8>
 800e438:	2322      	movs	r3, #34	; 0x22
 800e43a:	6003      	str	r3, [r0, #0]
 800e43c:	4646      	mov	r6, r8
 800e43e:	b942      	cbnz	r2, 800e452 <_strtol_l.constprop.0+0xe6>
 800e440:	4630      	mov	r0, r6
 800e442:	e79e      	b.n	800e382 <_strtol_l.constprop.0+0x16>
 800e444:	b107      	cbz	r7, 800e448 <_strtol_l.constprop.0+0xdc>
 800e446:	4276      	negs	r6, r6
 800e448:	2a00      	cmp	r2, #0
 800e44a:	d0f9      	beq.n	800e440 <_strtol_l.constprop.0+0xd4>
 800e44c:	f1be 0f00 	cmp.w	lr, #0
 800e450:	d000      	beq.n	800e454 <_strtol_l.constprop.0+0xe8>
 800e452:	1e69      	subs	r1, r5, #1
 800e454:	6011      	str	r1, [r2, #0]
 800e456:	e7f3      	b.n	800e440 <_strtol_l.constprop.0+0xd4>
 800e458:	2430      	movs	r4, #48	; 0x30
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d1b1      	bne.n	800e3c2 <_strtol_l.constprop.0+0x56>
 800e45e:	2308      	movs	r3, #8
 800e460:	e7af      	b.n	800e3c2 <_strtol_l.constprop.0+0x56>
 800e462:	2c30      	cmp	r4, #48	; 0x30
 800e464:	d0a5      	beq.n	800e3b2 <_strtol_l.constprop.0+0x46>
 800e466:	230a      	movs	r3, #10
 800e468:	e7ab      	b.n	800e3c2 <_strtol_l.constprop.0+0x56>
 800e46a:	bf00      	nop
 800e46c:	08013b5f 	.word	0x08013b5f

0800e470 <_strtol_r>:
 800e470:	f7ff bf7c 	b.w	800e36c <_strtol_l.constprop.0>

0800e474 <_strtoul_l.constprop.0>:
 800e474:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e478:	4f36      	ldr	r7, [pc, #216]	; (800e554 <_strtoul_l.constprop.0+0xe0>)
 800e47a:	4686      	mov	lr, r0
 800e47c:	460d      	mov	r5, r1
 800e47e:	4628      	mov	r0, r5
 800e480:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e484:	5d3e      	ldrb	r6, [r7, r4]
 800e486:	f016 0608 	ands.w	r6, r6, #8
 800e48a:	d1f8      	bne.n	800e47e <_strtoul_l.constprop.0+0xa>
 800e48c:	2c2d      	cmp	r4, #45	; 0x2d
 800e48e:	d130      	bne.n	800e4f2 <_strtoul_l.constprop.0+0x7e>
 800e490:	782c      	ldrb	r4, [r5, #0]
 800e492:	2601      	movs	r6, #1
 800e494:	1c85      	adds	r5, r0, #2
 800e496:	2b00      	cmp	r3, #0
 800e498:	d057      	beq.n	800e54a <_strtoul_l.constprop.0+0xd6>
 800e49a:	2b10      	cmp	r3, #16
 800e49c:	d109      	bne.n	800e4b2 <_strtoul_l.constprop.0+0x3e>
 800e49e:	2c30      	cmp	r4, #48	; 0x30
 800e4a0:	d107      	bne.n	800e4b2 <_strtoul_l.constprop.0+0x3e>
 800e4a2:	7828      	ldrb	r0, [r5, #0]
 800e4a4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800e4a8:	2858      	cmp	r0, #88	; 0x58
 800e4aa:	d149      	bne.n	800e540 <_strtoul_l.constprop.0+0xcc>
 800e4ac:	786c      	ldrb	r4, [r5, #1]
 800e4ae:	2310      	movs	r3, #16
 800e4b0:	3502      	adds	r5, #2
 800e4b2:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800e4b6:	2700      	movs	r7, #0
 800e4b8:	fbb8 f8f3 	udiv	r8, r8, r3
 800e4bc:	fb03 f908 	mul.w	r9, r3, r8
 800e4c0:	ea6f 0909 	mvn.w	r9, r9
 800e4c4:	4638      	mov	r0, r7
 800e4c6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800e4ca:	f1bc 0f09 	cmp.w	ip, #9
 800e4ce:	d815      	bhi.n	800e4fc <_strtoul_l.constprop.0+0x88>
 800e4d0:	4664      	mov	r4, ip
 800e4d2:	42a3      	cmp	r3, r4
 800e4d4:	dd23      	ble.n	800e51e <_strtoul_l.constprop.0+0xaa>
 800e4d6:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 800e4da:	d007      	beq.n	800e4ec <_strtoul_l.constprop.0+0x78>
 800e4dc:	4580      	cmp	r8, r0
 800e4de:	d31b      	bcc.n	800e518 <_strtoul_l.constprop.0+0xa4>
 800e4e0:	d101      	bne.n	800e4e6 <_strtoul_l.constprop.0+0x72>
 800e4e2:	45a1      	cmp	r9, r4
 800e4e4:	db18      	blt.n	800e518 <_strtoul_l.constprop.0+0xa4>
 800e4e6:	fb00 4003 	mla	r0, r0, r3, r4
 800e4ea:	2701      	movs	r7, #1
 800e4ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e4f0:	e7e9      	b.n	800e4c6 <_strtoul_l.constprop.0+0x52>
 800e4f2:	2c2b      	cmp	r4, #43	; 0x2b
 800e4f4:	bf04      	itt	eq
 800e4f6:	782c      	ldrbeq	r4, [r5, #0]
 800e4f8:	1c85      	addeq	r5, r0, #2
 800e4fa:	e7cc      	b.n	800e496 <_strtoul_l.constprop.0+0x22>
 800e4fc:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800e500:	f1bc 0f19 	cmp.w	ip, #25
 800e504:	d801      	bhi.n	800e50a <_strtoul_l.constprop.0+0x96>
 800e506:	3c37      	subs	r4, #55	; 0x37
 800e508:	e7e3      	b.n	800e4d2 <_strtoul_l.constprop.0+0x5e>
 800e50a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800e50e:	f1bc 0f19 	cmp.w	ip, #25
 800e512:	d804      	bhi.n	800e51e <_strtoul_l.constprop.0+0xaa>
 800e514:	3c57      	subs	r4, #87	; 0x57
 800e516:	e7dc      	b.n	800e4d2 <_strtoul_l.constprop.0+0x5e>
 800e518:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800e51c:	e7e6      	b.n	800e4ec <_strtoul_l.constprop.0+0x78>
 800e51e:	1c7b      	adds	r3, r7, #1
 800e520:	d106      	bne.n	800e530 <_strtoul_l.constprop.0+0xbc>
 800e522:	2322      	movs	r3, #34	; 0x22
 800e524:	f8ce 3000 	str.w	r3, [lr]
 800e528:	4638      	mov	r0, r7
 800e52a:	b932      	cbnz	r2, 800e53a <_strtoul_l.constprop.0+0xc6>
 800e52c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e530:	b106      	cbz	r6, 800e534 <_strtoul_l.constprop.0+0xc0>
 800e532:	4240      	negs	r0, r0
 800e534:	2a00      	cmp	r2, #0
 800e536:	d0f9      	beq.n	800e52c <_strtoul_l.constprop.0+0xb8>
 800e538:	b107      	cbz	r7, 800e53c <_strtoul_l.constprop.0+0xc8>
 800e53a:	1e69      	subs	r1, r5, #1
 800e53c:	6011      	str	r1, [r2, #0]
 800e53e:	e7f5      	b.n	800e52c <_strtoul_l.constprop.0+0xb8>
 800e540:	2430      	movs	r4, #48	; 0x30
 800e542:	2b00      	cmp	r3, #0
 800e544:	d1b5      	bne.n	800e4b2 <_strtoul_l.constprop.0+0x3e>
 800e546:	2308      	movs	r3, #8
 800e548:	e7b3      	b.n	800e4b2 <_strtoul_l.constprop.0+0x3e>
 800e54a:	2c30      	cmp	r4, #48	; 0x30
 800e54c:	d0a9      	beq.n	800e4a2 <_strtoul_l.constprop.0+0x2e>
 800e54e:	230a      	movs	r3, #10
 800e550:	e7af      	b.n	800e4b2 <_strtoul_l.constprop.0+0x3e>
 800e552:	bf00      	nop
 800e554:	08013b5f 	.word	0x08013b5f

0800e558 <_strtoul_r>:
 800e558:	f7ff bf8c 	b.w	800e474 <_strtoul_l.constprop.0>

0800e55c <__swbuf_r>:
 800e55c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e55e:	460e      	mov	r6, r1
 800e560:	4614      	mov	r4, r2
 800e562:	4605      	mov	r5, r0
 800e564:	b118      	cbz	r0, 800e56e <__swbuf_r+0x12>
 800e566:	6a03      	ldr	r3, [r0, #32]
 800e568:	b90b      	cbnz	r3, 800e56e <__swbuf_r+0x12>
 800e56a:	f7fd fbc7 	bl	800bcfc <__sinit>
 800e56e:	69a3      	ldr	r3, [r4, #24]
 800e570:	60a3      	str	r3, [r4, #8]
 800e572:	89a3      	ldrh	r3, [r4, #12]
 800e574:	071a      	lsls	r2, r3, #28
 800e576:	d525      	bpl.n	800e5c4 <__swbuf_r+0x68>
 800e578:	6923      	ldr	r3, [r4, #16]
 800e57a:	b31b      	cbz	r3, 800e5c4 <__swbuf_r+0x68>
 800e57c:	6823      	ldr	r3, [r4, #0]
 800e57e:	6922      	ldr	r2, [r4, #16]
 800e580:	1a98      	subs	r0, r3, r2
 800e582:	6963      	ldr	r3, [r4, #20]
 800e584:	b2f6      	uxtb	r6, r6
 800e586:	4283      	cmp	r3, r0
 800e588:	4637      	mov	r7, r6
 800e58a:	dc04      	bgt.n	800e596 <__swbuf_r+0x3a>
 800e58c:	4621      	mov	r1, r4
 800e58e:	4628      	mov	r0, r5
 800e590:	f7ff fac0 	bl	800db14 <_fflush_r>
 800e594:	b9e0      	cbnz	r0, 800e5d0 <__swbuf_r+0x74>
 800e596:	68a3      	ldr	r3, [r4, #8]
 800e598:	3b01      	subs	r3, #1
 800e59a:	60a3      	str	r3, [r4, #8]
 800e59c:	6823      	ldr	r3, [r4, #0]
 800e59e:	1c5a      	adds	r2, r3, #1
 800e5a0:	6022      	str	r2, [r4, #0]
 800e5a2:	701e      	strb	r6, [r3, #0]
 800e5a4:	6962      	ldr	r2, [r4, #20]
 800e5a6:	1c43      	adds	r3, r0, #1
 800e5a8:	429a      	cmp	r2, r3
 800e5aa:	d004      	beq.n	800e5b6 <__swbuf_r+0x5a>
 800e5ac:	89a3      	ldrh	r3, [r4, #12]
 800e5ae:	07db      	lsls	r3, r3, #31
 800e5b0:	d506      	bpl.n	800e5c0 <__swbuf_r+0x64>
 800e5b2:	2e0a      	cmp	r6, #10
 800e5b4:	d104      	bne.n	800e5c0 <__swbuf_r+0x64>
 800e5b6:	4621      	mov	r1, r4
 800e5b8:	4628      	mov	r0, r5
 800e5ba:	f7ff faab 	bl	800db14 <_fflush_r>
 800e5be:	b938      	cbnz	r0, 800e5d0 <__swbuf_r+0x74>
 800e5c0:	4638      	mov	r0, r7
 800e5c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e5c4:	4621      	mov	r1, r4
 800e5c6:	4628      	mov	r0, r5
 800e5c8:	f000 f806 	bl	800e5d8 <__swsetup_r>
 800e5cc:	2800      	cmp	r0, #0
 800e5ce:	d0d5      	beq.n	800e57c <__swbuf_r+0x20>
 800e5d0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800e5d4:	e7f4      	b.n	800e5c0 <__swbuf_r+0x64>
	...

0800e5d8 <__swsetup_r>:
 800e5d8:	b538      	push	{r3, r4, r5, lr}
 800e5da:	4b2a      	ldr	r3, [pc, #168]	; (800e684 <__swsetup_r+0xac>)
 800e5dc:	4605      	mov	r5, r0
 800e5de:	6818      	ldr	r0, [r3, #0]
 800e5e0:	460c      	mov	r4, r1
 800e5e2:	b118      	cbz	r0, 800e5ec <__swsetup_r+0x14>
 800e5e4:	6a03      	ldr	r3, [r0, #32]
 800e5e6:	b90b      	cbnz	r3, 800e5ec <__swsetup_r+0x14>
 800e5e8:	f7fd fb88 	bl	800bcfc <__sinit>
 800e5ec:	89a3      	ldrh	r3, [r4, #12]
 800e5ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e5f2:	0718      	lsls	r0, r3, #28
 800e5f4:	d422      	bmi.n	800e63c <__swsetup_r+0x64>
 800e5f6:	06d9      	lsls	r1, r3, #27
 800e5f8:	d407      	bmi.n	800e60a <__swsetup_r+0x32>
 800e5fa:	2309      	movs	r3, #9
 800e5fc:	602b      	str	r3, [r5, #0]
 800e5fe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e602:	81a3      	strh	r3, [r4, #12]
 800e604:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e608:	e034      	b.n	800e674 <__swsetup_r+0x9c>
 800e60a:	0758      	lsls	r0, r3, #29
 800e60c:	d512      	bpl.n	800e634 <__swsetup_r+0x5c>
 800e60e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e610:	b141      	cbz	r1, 800e624 <__swsetup_r+0x4c>
 800e612:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e616:	4299      	cmp	r1, r3
 800e618:	d002      	beq.n	800e620 <__swsetup_r+0x48>
 800e61a:	4628      	mov	r0, r5
 800e61c:	f7fe fb0a 	bl	800cc34 <_free_r>
 800e620:	2300      	movs	r3, #0
 800e622:	6363      	str	r3, [r4, #52]	; 0x34
 800e624:	89a3      	ldrh	r3, [r4, #12]
 800e626:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e62a:	81a3      	strh	r3, [r4, #12]
 800e62c:	2300      	movs	r3, #0
 800e62e:	6063      	str	r3, [r4, #4]
 800e630:	6923      	ldr	r3, [r4, #16]
 800e632:	6023      	str	r3, [r4, #0]
 800e634:	89a3      	ldrh	r3, [r4, #12]
 800e636:	f043 0308 	orr.w	r3, r3, #8
 800e63a:	81a3      	strh	r3, [r4, #12]
 800e63c:	6923      	ldr	r3, [r4, #16]
 800e63e:	b94b      	cbnz	r3, 800e654 <__swsetup_r+0x7c>
 800e640:	89a3      	ldrh	r3, [r4, #12]
 800e642:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e646:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e64a:	d003      	beq.n	800e654 <__swsetup_r+0x7c>
 800e64c:	4621      	mov	r1, r4
 800e64e:	4628      	mov	r0, r5
 800e650:	f000 f840 	bl	800e6d4 <__smakebuf_r>
 800e654:	89a0      	ldrh	r0, [r4, #12]
 800e656:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e65a:	f010 0301 	ands.w	r3, r0, #1
 800e65e:	d00a      	beq.n	800e676 <__swsetup_r+0x9e>
 800e660:	2300      	movs	r3, #0
 800e662:	60a3      	str	r3, [r4, #8]
 800e664:	6963      	ldr	r3, [r4, #20]
 800e666:	425b      	negs	r3, r3
 800e668:	61a3      	str	r3, [r4, #24]
 800e66a:	6923      	ldr	r3, [r4, #16]
 800e66c:	b943      	cbnz	r3, 800e680 <__swsetup_r+0xa8>
 800e66e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e672:	d1c4      	bne.n	800e5fe <__swsetup_r+0x26>
 800e674:	bd38      	pop	{r3, r4, r5, pc}
 800e676:	0781      	lsls	r1, r0, #30
 800e678:	bf58      	it	pl
 800e67a:	6963      	ldrpl	r3, [r4, #20]
 800e67c:	60a3      	str	r3, [r4, #8]
 800e67e:	e7f4      	b.n	800e66a <__swsetup_r+0x92>
 800e680:	2000      	movs	r0, #0
 800e682:	e7f7      	b.n	800e674 <__swsetup_r+0x9c>
 800e684:	2000009c 	.word	0x2000009c

0800e688 <__swhatbuf_r>:
 800e688:	b570      	push	{r4, r5, r6, lr}
 800e68a:	460c      	mov	r4, r1
 800e68c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e690:	2900      	cmp	r1, #0
 800e692:	b096      	sub	sp, #88	; 0x58
 800e694:	4615      	mov	r5, r2
 800e696:	461e      	mov	r6, r3
 800e698:	da0d      	bge.n	800e6b6 <__swhatbuf_r+0x2e>
 800e69a:	89a3      	ldrh	r3, [r4, #12]
 800e69c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e6a0:	f04f 0100 	mov.w	r1, #0
 800e6a4:	bf0c      	ite	eq
 800e6a6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e6aa:	2340      	movne	r3, #64	; 0x40
 800e6ac:	2000      	movs	r0, #0
 800e6ae:	6031      	str	r1, [r6, #0]
 800e6b0:	602b      	str	r3, [r5, #0]
 800e6b2:	b016      	add	sp, #88	; 0x58
 800e6b4:	bd70      	pop	{r4, r5, r6, pc}
 800e6b6:	466a      	mov	r2, sp
 800e6b8:	f000 f862 	bl	800e780 <_fstat_r>
 800e6bc:	2800      	cmp	r0, #0
 800e6be:	dbec      	blt.n	800e69a <__swhatbuf_r+0x12>
 800e6c0:	9901      	ldr	r1, [sp, #4]
 800e6c2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e6c6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e6ca:	4259      	negs	r1, r3
 800e6cc:	4159      	adcs	r1, r3
 800e6ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e6d2:	e7eb      	b.n	800e6ac <__swhatbuf_r+0x24>

0800e6d4 <__smakebuf_r>:
 800e6d4:	898b      	ldrh	r3, [r1, #12]
 800e6d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e6d8:	079d      	lsls	r5, r3, #30
 800e6da:	4606      	mov	r6, r0
 800e6dc:	460c      	mov	r4, r1
 800e6de:	d507      	bpl.n	800e6f0 <__smakebuf_r+0x1c>
 800e6e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e6e4:	6023      	str	r3, [r4, #0]
 800e6e6:	6123      	str	r3, [r4, #16]
 800e6e8:	2301      	movs	r3, #1
 800e6ea:	6163      	str	r3, [r4, #20]
 800e6ec:	b002      	add	sp, #8
 800e6ee:	bd70      	pop	{r4, r5, r6, pc}
 800e6f0:	ab01      	add	r3, sp, #4
 800e6f2:	466a      	mov	r2, sp
 800e6f4:	f7ff ffc8 	bl	800e688 <__swhatbuf_r>
 800e6f8:	9900      	ldr	r1, [sp, #0]
 800e6fa:	4605      	mov	r5, r0
 800e6fc:	4630      	mov	r0, r6
 800e6fe:	f7fe ff7b 	bl	800d5f8 <_malloc_r>
 800e702:	b948      	cbnz	r0, 800e718 <__smakebuf_r+0x44>
 800e704:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e708:	059a      	lsls	r2, r3, #22
 800e70a:	d4ef      	bmi.n	800e6ec <__smakebuf_r+0x18>
 800e70c:	f023 0303 	bic.w	r3, r3, #3
 800e710:	f043 0302 	orr.w	r3, r3, #2
 800e714:	81a3      	strh	r3, [r4, #12]
 800e716:	e7e3      	b.n	800e6e0 <__smakebuf_r+0xc>
 800e718:	89a3      	ldrh	r3, [r4, #12]
 800e71a:	6020      	str	r0, [r4, #0]
 800e71c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e720:	81a3      	strh	r3, [r4, #12]
 800e722:	9b00      	ldr	r3, [sp, #0]
 800e724:	6163      	str	r3, [r4, #20]
 800e726:	9b01      	ldr	r3, [sp, #4]
 800e728:	6120      	str	r0, [r4, #16]
 800e72a:	b15b      	cbz	r3, 800e744 <__smakebuf_r+0x70>
 800e72c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e730:	4630      	mov	r0, r6
 800e732:	f000 f837 	bl	800e7a4 <_isatty_r>
 800e736:	b128      	cbz	r0, 800e744 <__smakebuf_r+0x70>
 800e738:	89a3      	ldrh	r3, [r4, #12]
 800e73a:	f023 0303 	bic.w	r3, r3, #3
 800e73e:	f043 0301 	orr.w	r3, r3, #1
 800e742:	81a3      	strh	r3, [r4, #12]
 800e744:	89a3      	ldrh	r3, [r4, #12]
 800e746:	431d      	orrs	r5, r3
 800e748:	81a5      	strh	r5, [r4, #12]
 800e74a:	e7cf      	b.n	800e6ec <__smakebuf_r+0x18>

0800e74c <memmove>:
 800e74c:	4288      	cmp	r0, r1
 800e74e:	b510      	push	{r4, lr}
 800e750:	eb01 0402 	add.w	r4, r1, r2
 800e754:	d902      	bls.n	800e75c <memmove+0x10>
 800e756:	4284      	cmp	r4, r0
 800e758:	4623      	mov	r3, r4
 800e75a:	d807      	bhi.n	800e76c <memmove+0x20>
 800e75c:	1e43      	subs	r3, r0, #1
 800e75e:	42a1      	cmp	r1, r4
 800e760:	d008      	beq.n	800e774 <memmove+0x28>
 800e762:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e766:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e76a:	e7f8      	b.n	800e75e <memmove+0x12>
 800e76c:	4402      	add	r2, r0
 800e76e:	4601      	mov	r1, r0
 800e770:	428a      	cmp	r2, r1
 800e772:	d100      	bne.n	800e776 <memmove+0x2a>
 800e774:	bd10      	pop	{r4, pc}
 800e776:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e77a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e77e:	e7f7      	b.n	800e770 <memmove+0x24>

0800e780 <_fstat_r>:
 800e780:	b538      	push	{r3, r4, r5, lr}
 800e782:	4d07      	ldr	r5, [pc, #28]	; (800e7a0 <_fstat_r+0x20>)
 800e784:	2300      	movs	r3, #0
 800e786:	4604      	mov	r4, r0
 800e788:	4608      	mov	r0, r1
 800e78a:	4611      	mov	r1, r2
 800e78c:	602b      	str	r3, [r5, #0]
 800e78e:	f7f5 fea2 	bl	80044d6 <_fstat>
 800e792:	1c43      	adds	r3, r0, #1
 800e794:	d102      	bne.n	800e79c <_fstat_r+0x1c>
 800e796:	682b      	ldr	r3, [r5, #0]
 800e798:	b103      	cbz	r3, 800e79c <_fstat_r+0x1c>
 800e79a:	6023      	str	r3, [r4, #0]
 800e79c:	bd38      	pop	{r3, r4, r5, pc}
 800e79e:	bf00      	nop
 800e7a0:	20009324 	.word	0x20009324

0800e7a4 <_isatty_r>:
 800e7a4:	b538      	push	{r3, r4, r5, lr}
 800e7a6:	4d06      	ldr	r5, [pc, #24]	; (800e7c0 <_isatty_r+0x1c>)
 800e7a8:	2300      	movs	r3, #0
 800e7aa:	4604      	mov	r4, r0
 800e7ac:	4608      	mov	r0, r1
 800e7ae:	602b      	str	r3, [r5, #0]
 800e7b0:	f7f5 fea1 	bl	80044f6 <_isatty>
 800e7b4:	1c43      	adds	r3, r0, #1
 800e7b6:	d102      	bne.n	800e7be <_isatty_r+0x1a>
 800e7b8:	682b      	ldr	r3, [r5, #0]
 800e7ba:	b103      	cbz	r3, 800e7be <_isatty_r+0x1a>
 800e7bc:	6023      	str	r3, [r4, #0]
 800e7be:	bd38      	pop	{r3, r4, r5, pc}
 800e7c0:	20009324 	.word	0x20009324

0800e7c4 <_sbrk_r>:
 800e7c4:	b538      	push	{r3, r4, r5, lr}
 800e7c6:	4d06      	ldr	r5, [pc, #24]	; (800e7e0 <_sbrk_r+0x1c>)
 800e7c8:	2300      	movs	r3, #0
 800e7ca:	4604      	mov	r4, r0
 800e7cc:	4608      	mov	r0, r1
 800e7ce:	602b      	str	r3, [r5, #0]
 800e7d0:	f7f5 feaa 	bl	8004528 <_sbrk>
 800e7d4:	1c43      	adds	r3, r0, #1
 800e7d6:	d102      	bne.n	800e7de <_sbrk_r+0x1a>
 800e7d8:	682b      	ldr	r3, [r5, #0]
 800e7da:	b103      	cbz	r3, 800e7de <_sbrk_r+0x1a>
 800e7dc:	6023      	str	r3, [r4, #0]
 800e7de:	bd38      	pop	{r3, r4, r5, pc}
 800e7e0:	20009324 	.word	0x20009324

0800e7e4 <memcpy>:
 800e7e4:	440a      	add	r2, r1
 800e7e6:	4291      	cmp	r1, r2
 800e7e8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800e7ec:	d100      	bne.n	800e7f0 <memcpy+0xc>
 800e7ee:	4770      	bx	lr
 800e7f0:	b510      	push	{r4, lr}
 800e7f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e7f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e7fa:	4291      	cmp	r1, r2
 800e7fc:	d1f9      	bne.n	800e7f2 <memcpy+0xe>
 800e7fe:	bd10      	pop	{r4, pc}

0800e800 <abort>:
 800e800:	b508      	push	{r3, lr}
 800e802:	2006      	movs	r0, #6
 800e804:	f000 f868 	bl	800e8d8 <raise>
 800e808:	2001      	movs	r0, #1
 800e80a:	f7f5 fe15 	bl	8004438 <_exit>

0800e80e <_calloc_r>:
 800e80e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e810:	fba1 2402 	umull	r2, r4, r1, r2
 800e814:	b94c      	cbnz	r4, 800e82a <_calloc_r+0x1c>
 800e816:	4611      	mov	r1, r2
 800e818:	9201      	str	r2, [sp, #4]
 800e81a:	f7fe feed 	bl	800d5f8 <_malloc_r>
 800e81e:	9a01      	ldr	r2, [sp, #4]
 800e820:	4605      	mov	r5, r0
 800e822:	b930      	cbnz	r0, 800e832 <_calloc_r+0x24>
 800e824:	4628      	mov	r0, r5
 800e826:	b003      	add	sp, #12
 800e828:	bd30      	pop	{r4, r5, pc}
 800e82a:	220c      	movs	r2, #12
 800e82c:	6002      	str	r2, [r0, #0]
 800e82e:	2500      	movs	r5, #0
 800e830:	e7f8      	b.n	800e824 <_calloc_r+0x16>
 800e832:	4621      	mov	r1, r4
 800e834:	f7fd fae4 	bl	800be00 <memset>
 800e838:	e7f4      	b.n	800e824 <_calloc_r+0x16>

0800e83a <__ascii_mbtowc>:
 800e83a:	b082      	sub	sp, #8
 800e83c:	b901      	cbnz	r1, 800e840 <__ascii_mbtowc+0x6>
 800e83e:	a901      	add	r1, sp, #4
 800e840:	b142      	cbz	r2, 800e854 <__ascii_mbtowc+0x1a>
 800e842:	b14b      	cbz	r3, 800e858 <__ascii_mbtowc+0x1e>
 800e844:	7813      	ldrb	r3, [r2, #0]
 800e846:	600b      	str	r3, [r1, #0]
 800e848:	7812      	ldrb	r2, [r2, #0]
 800e84a:	1e10      	subs	r0, r2, #0
 800e84c:	bf18      	it	ne
 800e84e:	2001      	movne	r0, #1
 800e850:	b002      	add	sp, #8
 800e852:	4770      	bx	lr
 800e854:	4610      	mov	r0, r2
 800e856:	e7fb      	b.n	800e850 <__ascii_mbtowc+0x16>
 800e858:	f06f 0001 	mvn.w	r0, #1
 800e85c:	e7f8      	b.n	800e850 <__ascii_mbtowc+0x16>

0800e85e <_malloc_usable_size_r>:
 800e85e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e862:	1f18      	subs	r0, r3, #4
 800e864:	2b00      	cmp	r3, #0
 800e866:	bfbc      	itt	lt
 800e868:	580b      	ldrlt	r3, [r1, r0]
 800e86a:	18c0      	addlt	r0, r0, r3
 800e86c:	4770      	bx	lr

0800e86e <__ascii_wctomb>:
 800e86e:	b149      	cbz	r1, 800e884 <__ascii_wctomb+0x16>
 800e870:	2aff      	cmp	r2, #255	; 0xff
 800e872:	bf85      	ittet	hi
 800e874:	238a      	movhi	r3, #138	; 0x8a
 800e876:	6003      	strhi	r3, [r0, #0]
 800e878:	700a      	strbls	r2, [r1, #0]
 800e87a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800e87e:	bf98      	it	ls
 800e880:	2001      	movls	r0, #1
 800e882:	4770      	bx	lr
 800e884:	4608      	mov	r0, r1
 800e886:	4770      	bx	lr

0800e888 <_raise_r>:
 800e888:	291f      	cmp	r1, #31
 800e88a:	b538      	push	{r3, r4, r5, lr}
 800e88c:	4604      	mov	r4, r0
 800e88e:	460d      	mov	r5, r1
 800e890:	d904      	bls.n	800e89c <_raise_r+0x14>
 800e892:	2316      	movs	r3, #22
 800e894:	6003      	str	r3, [r0, #0]
 800e896:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e89a:	bd38      	pop	{r3, r4, r5, pc}
 800e89c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e89e:	b112      	cbz	r2, 800e8a6 <_raise_r+0x1e>
 800e8a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e8a4:	b94b      	cbnz	r3, 800e8ba <_raise_r+0x32>
 800e8a6:	4620      	mov	r0, r4
 800e8a8:	f000 f830 	bl	800e90c <_getpid_r>
 800e8ac:	462a      	mov	r2, r5
 800e8ae:	4601      	mov	r1, r0
 800e8b0:	4620      	mov	r0, r4
 800e8b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e8b6:	f000 b817 	b.w	800e8e8 <_kill_r>
 800e8ba:	2b01      	cmp	r3, #1
 800e8bc:	d00a      	beq.n	800e8d4 <_raise_r+0x4c>
 800e8be:	1c59      	adds	r1, r3, #1
 800e8c0:	d103      	bne.n	800e8ca <_raise_r+0x42>
 800e8c2:	2316      	movs	r3, #22
 800e8c4:	6003      	str	r3, [r0, #0]
 800e8c6:	2001      	movs	r0, #1
 800e8c8:	e7e7      	b.n	800e89a <_raise_r+0x12>
 800e8ca:	2400      	movs	r4, #0
 800e8cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e8d0:	4628      	mov	r0, r5
 800e8d2:	4798      	blx	r3
 800e8d4:	2000      	movs	r0, #0
 800e8d6:	e7e0      	b.n	800e89a <_raise_r+0x12>

0800e8d8 <raise>:
 800e8d8:	4b02      	ldr	r3, [pc, #8]	; (800e8e4 <raise+0xc>)
 800e8da:	4601      	mov	r1, r0
 800e8dc:	6818      	ldr	r0, [r3, #0]
 800e8de:	f7ff bfd3 	b.w	800e888 <_raise_r>
 800e8e2:	bf00      	nop
 800e8e4:	2000009c 	.word	0x2000009c

0800e8e8 <_kill_r>:
 800e8e8:	b538      	push	{r3, r4, r5, lr}
 800e8ea:	4d07      	ldr	r5, [pc, #28]	; (800e908 <_kill_r+0x20>)
 800e8ec:	2300      	movs	r3, #0
 800e8ee:	4604      	mov	r4, r0
 800e8f0:	4608      	mov	r0, r1
 800e8f2:	4611      	mov	r1, r2
 800e8f4:	602b      	str	r3, [r5, #0]
 800e8f6:	f7f5 fd8f 	bl	8004418 <_kill>
 800e8fa:	1c43      	adds	r3, r0, #1
 800e8fc:	d102      	bne.n	800e904 <_kill_r+0x1c>
 800e8fe:	682b      	ldr	r3, [r5, #0]
 800e900:	b103      	cbz	r3, 800e904 <_kill_r+0x1c>
 800e902:	6023      	str	r3, [r4, #0]
 800e904:	bd38      	pop	{r3, r4, r5, pc}
 800e906:	bf00      	nop
 800e908:	20009324 	.word	0x20009324

0800e90c <_getpid_r>:
 800e90c:	f7f5 bd7c 	b.w	8004408 <_getpid>

0800e910 <acos>:
 800e910:	b538      	push	{r3, r4, r5, lr}
 800e912:	ed2d 8b02 	vpush	{d8}
 800e916:	ec55 4b10 	vmov	r4, r5, d0
 800e91a:	f000 f82d 	bl	800e978 <__ieee754_acos>
 800e91e:	4622      	mov	r2, r4
 800e920:	462b      	mov	r3, r5
 800e922:	4620      	mov	r0, r4
 800e924:	4629      	mov	r1, r5
 800e926:	eeb0 8a40 	vmov.f32	s16, s0
 800e92a:	eef0 8a60 	vmov.f32	s17, s1
 800e92e:	f7f2 f91d 	bl	8000b6c <__aeabi_dcmpun>
 800e932:	b9a8      	cbnz	r0, 800e960 <acos+0x50>
 800e934:	ec45 4b10 	vmov	d0, r4, r5
 800e938:	f000 faaa 	bl	800ee90 <fabs>
 800e93c:	4b0c      	ldr	r3, [pc, #48]	; (800e970 <acos+0x60>)
 800e93e:	ec51 0b10 	vmov	r0, r1, d0
 800e942:	2200      	movs	r2, #0
 800e944:	f7f2 f908 	bl	8000b58 <__aeabi_dcmpgt>
 800e948:	b150      	cbz	r0, 800e960 <acos+0x50>
 800e94a:	f7fd faab 	bl	800bea4 <__errno>
 800e94e:	ecbd 8b02 	vpop	{d8}
 800e952:	2321      	movs	r3, #33	; 0x21
 800e954:	6003      	str	r3, [r0, #0]
 800e956:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e95a:	4806      	ldr	r0, [pc, #24]	; (800e974 <acos+0x64>)
 800e95c:	f000 bc00 	b.w	800f160 <nan>
 800e960:	eeb0 0a48 	vmov.f32	s0, s16
 800e964:	eef0 0a68 	vmov.f32	s1, s17
 800e968:	ecbd 8b02 	vpop	{d8}
 800e96c:	bd38      	pop	{r3, r4, r5, pc}
 800e96e:	bf00      	nop
 800e970:	3ff00000 	.word	0x3ff00000
 800e974:	08013945 	.word	0x08013945

0800e978 <__ieee754_acos>:
 800e978:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e97c:	ec55 4b10 	vmov	r4, r5, d0
 800e980:	49b7      	ldr	r1, [pc, #732]	; (800ec60 <__ieee754_acos+0x2e8>)
 800e982:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e986:	428b      	cmp	r3, r1
 800e988:	dd1b      	ble.n	800e9c2 <__ieee754_acos+0x4a>
 800e98a:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800e98e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800e992:	4323      	orrs	r3, r4
 800e994:	d106      	bne.n	800e9a4 <__ieee754_acos+0x2c>
 800e996:	2d00      	cmp	r5, #0
 800e998:	f300 8211 	bgt.w	800edbe <__ieee754_acos+0x446>
 800e99c:	ed9f 0b96 	vldr	d0, [pc, #600]	; 800ebf8 <__ieee754_acos+0x280>
 800e9a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9a4:	ee10 2a10 	vmov	r2, s0
 800e9a8:	462b      	mov	r3, r5
 800e9aa:	ee10 0a10 	vmov	r0, s0
 800e9ae:	4629      	mov	r1, r5
 800e9b0:	f7f1 fc8a 	bl	80002c8 <__aeabi_dsub>
 800e9b4:	4602      	mov	r2, r0
 800e9b6:	460b      	mov	r3, r1
 800e9b8:	f7f1 ff68 	bl	800088c <__aeabi_ddiv>
 800e9bc:	ec41 0b10 	vmov	d0, r0, r1
 800e9c0:	e7ee      	b.n	800e9a0 <__ieee754_acos+0x28>
 800e9c2:	49a8      	ldr	r1, [pc, #672]	; (800ec64 <__ieee754_acos+0x2ec>)
 800e9c4:	428b      	cmp	r3, r1
 800e9c6:	f300 8087 	bgt.w	800ead8 <__ieee754_acos+0x160>
 800e9ca:	4aa7      	ldr	r2, [pc, #668]	; (800ec68 <__ieee754_acos+0x2f0>)
 800e9cc:	4293      	cmp	r3, r2
 800e9ce:	f340 81f9 	ble.w	800edc4 <__ieee754_acos+0x44c>
 800e9d2:	ee10 2a10 	vmov	r2, s0
 800e9d6:	ee10 0a10 	vmov	r0, s0
 800e9da:	462b      	mov	r3, r5
 800e9dc:	4629      	mov	r1, r5
 800e9de:	f7f1 fe2b 	bl	8000638 <__aeabi_dmul>
 800e9e2:	a387      	add	r3, pc, #540	; (adr r3, 800ec00 <__ieee754_acos+0x288>)
 800e9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9e8:	4606      	mov	r6, r0
 800e9ea:	460f      	mov	r7, r1
 800e9ec:	f7f1 fe24 	bl	8000638 <__aeabi_dmul>
 800e9f0:	a385      	add	r3, pc, #532	; (adr r3, 800ec08 <__ieee754_acos+0x290>)
 800e9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9f6:	f7f1 fc69 	bl	80002cc <__adddf3>
 800e9fa:	4632      	mov	r2, r6
 800e9fc:	463b      	mov	r3, r7
 800e9fe:	f7f1 fe1b 	bl	8000638 <__aeabi_dmul>
 800ea02:	a383      	add	r3, pc, #524	; (adr r3, 800ec10 <__ieee754_acos+0x298>)
 800ea04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea08:	f7f1 fc5e 	bl	80002c8 <__aeabi_dsub>
 800ea0c:	4632      	mov	r2, r6
 800ea0e:	463b      	mov	r3, r7
 800ea10:	f7f1 fe12 	bl	8000638 <__aeabi_dmul>
 800ea14:	a380      	add	r3, pc, #512	; (adr r3, 800ec18 <__ieee754_acos+0x2a0>)
 800ea16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea1a:	f7f1 fc57 	bl	80002cc <__adddf3>
 800ea1e:	4632      	mov	r2, r6
 800ea20:	463b      	mov	r3, r7
 800ea22:	f7f1 fe09 	bl	8000638 <__aeabi_dmul>
 800ea26:	a37e      	add	r3, pc, #504	; (adr r3, 800ec20 <__ieee754_acos+0x2a8>)
 800ea28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea2c:	f7f1 fc4c 	bl	80002c8 <__aeabi_dsub>
 800ea30:	4632      	mov	r2, r6
 800ea32:	463b      	mov	r3, r7
 800ea34:	f7f1 fe00 	bl	8000638 <__aeabi_dmul>
 800ea38:	a37b      	add	r3, pc, #492	; (adr r3, 800ec28 <__ieee754_acos+0x2b0>)
 800ea3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea3e:	f7f1 fc45 	bl	80002cc <__adddf3>
 800ea42:	4632      	mov	r2, r6
 800ea44:	463b      	mov	r3, r7
 800ea46:	f7f1 fdf7 	bl	8000638 <__aeabi_dmul>
 800ea4a:	a379      	add	r3, pc, #484	; (adr r3, 800ec30 <__ieee754_acos+0x2b8>)
 800ea4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea50:	4680      	mov	r8, r0
 800ea52:	4689      	mov	r9, r1
 800ea54:	4630      	mov	r0, r6
 800ea56:	4639      	mov	r1, r7
 800ea58:	f7f1 fdee 	bl	8000638 <__aeabi_dmul>
 800ea5c:	a376      	add	r3, pc, #472	; (adr r3, 800ec38 <__ieee754_acos+0x2c0>)
 800ea5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea62:	f7f1 fc31 	bl	80002c8 <__aeabi_dsub>
 800ea66:	4632      	mov	r2, r6
 800ea68:	463b      	mov	r3, r7
 800ea6a:	f7f1 fde5 	bl	8000638 <__aeabi_dmul>
 800ea6e:	a374      	add	r3, pc, #464	; (adr r3, 800ec40 <__ieee754_acos+0x2c8>)
 800ea70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea74:	f7f1 fc2a 	bl	80002cc <__adddf3>
 800ea78:	4632      	mov	r2, r6
 800ea7a:	463b      	mov	r3, r7
 800ea7c:	f7f1 fddc 	bl	8000638 <__aeabi_dmul>
 800ea80:	a371      	add	r3, pc, #452	; (adr r3, 800ec48 <__ieee754_acos+0x2d0>)
 800ea82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea86:	f7f1 fc1f 	bl	80002c8 <__aeabi_dsub>
 800ea8a:	4632      	mov	r2, r6
 800ea8c:	463b      	mov	r3, r7
 800ea8e:	f7f1 fdd3 	bl	8000638 <__aeabi_dmul>
 800ea92:	4b76      	ldr	r3, [pc, #472]	; (800ec6c <__ieee754_acos+0x2f4>)
 800ea94:	2200      	movs	r2, #0
 800ea96:	f7f1 fc19 	bl	80002cc <__adddf3>
 800ea9a:	4602      	mov	r2, r0
 800ea9c:	460b      	mov	r3, r1
 800ea9e:	4640      	mov	r0, r8
 800eaa0:	4649      	mov	r1, r9
 800eaa2:	f7f1 fef3 	bl	800088c <__aeabi_ddiv>
 800eaa6:	4622      	mov	r2, r4
 800eaa8:	462b      	mov	r3, r5
 800eaaa:	f7f1 fdc5 	bl	8000638 <__aeabi_dmul>
 800eaae:	4602      	mov	r2, r0
 800eab0:	460b      	mov	r3, r1
 800eab2:	a167      	add	r1, pc, #412	; (adr r1, 800ec50 <__ieee754_acos+0x2d8>)
 800eab4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800eab8:	f7f1 fc06 	bl	80002c8 <__aeabi_dsub>
 800eabc:	4602      	mov	r2, r0
 800eabe:	460b      	mov	r3, r1
 800eac0:	4620      	mov	r0, r4
 800eac2:	4629      	mov	r1, r5
 800eac4:	f7f1 fc00 	bl	80002c8 <__aeabi_dsub>
 800eac8:	4602      	mov	r2, r0
 800eaca:	460b      	mov	r3, r1
 800eacc:	a162      	add	r1, pc, #392	; (adr r1, 800ec58 <__ieee754_acos+0x2e0>)
 800eace:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ead2:	f7f1 fbf9 	bl	80002c8 <__aeabi_dsub>
 800ead6:	e771      	b.n	800e9bc <__ieee754_acos+0x44>
 800ead8:	2d00      	cmp	r5, #0
 800eada:	f280 80cb 	bge.w	800ec74 <__ieee754_acos+0x2fc>
 800eade:	ee10 0a10 	vmov	r0, s0
 800eae2:	4b62      	ldr	r3, [pc, #392]	; (800ec6c <__ieee754_acos+0x2f4>)
 800eae4:	2200      	movs	r2, #0
 800eae6:	4629      	mov	r1, r5
 800eae8:	f7f1 fbf0 	bl	80002cc <__adddf3>
 800eaec:	4b60      	ldr	r3, [pc, #384]	; (800ec70 <__ieee754_acos+0x2f8>)
 800eaee:	2200      	movs	r2, #0
 800eaf0:	f7f1 fda2 	bl	8000638 <__aeabi_dmul>
 800eaf4:	a342      	add	r3, pc, #264	; (adr r3, 800ec00 <__ieee754_acos+0x288>)
 800eaf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eafa:	4604      	mov	r4, r0
 800eafc:	460d      	mov	r5, r1
 800eafe:	f7f1 fd9b 	bl	8000638 <__aeabi_dmul>
 800eb02:	a341      	add	r3, pc, #260	; (adr r3, 800ec08 <__ieee754_acos+0x290>)
 800eb04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb08:	f7f1 fbe0 	bl	80002cc <__adddf3>
 800eb0c:	4622      	mov	r2, r4
 800eb0e:	462b      	mov	r3, r5
 800eb10:	f7f1 fd92 	bl	8000638 <__aeabi_dmul>
 800eb14:	a33e      	add	r3, pc, #248	; (adr r3, 800ec10 <__ieee754_acos+0x298>)
 800eb16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb1a:	f7f1 fbd5 	bl	80002c8 <__aeabi_dsub>
 800eb1e:	4622      	mov	r2, r4
 800eb20:	462b      	mov	r3, r5
 800eb22:	f7f1 fd89 	bl	8000638 <__aeabi_dmul>
 800eb26:	a33c      	add	r3, pc, #240	; (adr r3, 800ec18 <__ieee754_acos+0x2a0>)
 800eb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb2c:	f7f1 fbce 	bl	80002cc <__adddf3>
 800eb30:	4622      	mov	r2, r4
 800eb32:	462b      	mov	r3, r5
 800eb34:	f7f1 fd80 	bl	8000638 <__aeabi_dmul>
 800eb38:	a339      	add	r3, pc, #228	; (adr r3, 800ec20 <__ieee754_acos+0x2a8>)
 800eb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb3e:	f7f1 fbc3 	bl	80002c8 <__aeabi_dsub>
 800eb42:	4622      	mov	r2, r4
 800eb44:	462b      	mov	r3, r5
 800eb46:	f7f1 fd77 	bl	8000638 <__aeabi_dmul>
 800eb4a:	a337      	add	r3, pc, #220	; (adr r3, 800ec28 <__ieee754_acos+0x2b0>)
 800eb4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb50:	f7f1 fbbc 	bl	80002cc <__adddf3>
 800eb54:	4622      	mov	r2, r4
 800eb56:	462b      	mov	r3, r5
 800eb58:	f7f1 fd6e 	bl	8000638 <__aeabi_dmul>
 800eb5c:	ec45 4b10 	vmov	d0, r4, r5
 800eb60:	4680      	mov	r8, r0
 800eb62:	4689      	mov	r9, r1
 800eb64:	f000 f99e 	bl	800eea4 <__ieee754_sqrt>
 800eb68:	a331      	add	r3, pc, #196	; (adr r3, 800ec30 <__ieee754_acos+0x2b8>)
 800eb6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb6e:	4620      	mov	r0, r4
 800eb70:	4629      	mov	r1, r5
 800eb72:	ec57 6b10 	vmov	r6, r7, d0
 800eb76:	f7f1 fd5f 	bl	8000638 <__aeabi_dmul>
 800eb7a:	a32f      	add	r3, pc, #188	; (adr r3, 800ec38 <__ieee754_acos+0x2c0>)
 800eb7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb80:	f7f1 fba2 	bl	80002c8 <__aeabi_dsub>
 800eb84:	4622      	mov	r2, r4
 800eb86:	462b      	mov	r3, r5
 800eb88:	f7f1 fd56 	bl	8000638 <__aeabi_dmul>
 800eb8c:	a32c      	add	r3, pc, #176	; (adr r3, 800ec40 <__ieee754_acos+0x2c8>)
 800eb8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb92:	f7f1 fb9b 	bl	80002cc <__adddf3>
 800eb96:	4622      	mov	r2, r4
 800eb98:	462b      	mov	r3, r5
 800eb9a:	f7f1 fd4d 	bl	8000638 <__aeabi_dmul>
 800eb9e:	a32a      	add	r3, pc, #168	; (adr r3, 800ec48 <__ieee754_acos+0x2d0>)
 800eba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eba4:	f7f1 fb90 	bl	80002c8 <__aeabi_dsub>
 800eba8:	4622      	mov	r2, r4
 800ebaa:	462b      	mov	r3, r5
 800ebac:	f7f1 fd44 	bl	8000638 <__aeabi_dmul>
 800ebb0:	4b2e      	ldr	r3, [pc, #184]	; (800ec6c <__ieee754_acos+0x2f4>)
 800ebb2:	2200      	movs	r2, #0
 800ebb4:	f7f1 fb8a 	bl	80002cc <__adddf3>
 800ebb8:	4602      	mov	r2, r0
 800ebba:	460b      	mov	r3, r1
 800ebbc:	4640      	mov	r0, r8
 800ebbe:	4649      	mov	r1, r9
 800ebc0:	f7f1 fe64 	bl	800088c <__aeabi_ddiv>
 800ebc4:	4632      	mov	r2, r6
 800ebc6:	463b      	mov	r3, r7
 800ebc8:	f7f1 fd36 	bl	8000638 <__aeabi_dmul>
 800ebcc:	a320      	add	r3, pc, #128	; (adr r3, 800ec50 <__ieee754_acos+0x2d8>)
 800ebce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebd2:	f7f1 fb79 	bl	80002c8 <__aeabi_dsub>
 800ebd6:	4632      	mov	r2, r6
 800ebd8:	463b      	mov	r3, r7
 800ebda:	f7f1 fb77 	bl	80002cc <__adddf3>
 800ebde:	4602      	mov	r2, r0
 800ebe0:	460b      	mov	r3, r1
 800ebe2:	f7f1 fb73 	bl	80002cc <__adddf3>
 800ebe6:	4602      	mov	r2, r0
 800ebe8:	460b      	mov	r3, r1
 800ebea:	a103      	add	r1, pc, #12	; (adr r1, 800ebf8 <__ieee754_acos+0x280>)
 800ebec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ebf0:	e76f      	b.n	800ead2 <__ieee754_acos+0x15a>
 800ebf2:	bf00      	nop
 800ebf4:	f3af 8000 	nop.w
 800ebf8:	54442d18 	.word	0x54442d18
 800ebfc:	400921fb 	.word	0x400921fb
 800ec00:	0dfdf709 	.word	0x0dfdf709
 800ec04:	3f023de1 	.word	0x3f023de1
 800ec08:	7501b288 	.word	0x7501b288
 800ec0c:	3f49efe0 	.word	0x3f49efe0
 800ec10:	b5688f3b 	.word	0xb5688f3b
 800ec14:	3fa48228 	.word	0x3fa48228
 800ec18:	0e884455 	.word	0x0e884455
 800ec1c:	3fc9c155 	.word	0x3fc9c155
 800ec20:	03eb6f7d 	.word	0x03eb6f7d
 800ec24:	3fd4d612 	.word	0x3fd4d612
 800ec28:	55555555 	.word	0x55555555
 800ec2c:	3fc55555 	.word	0x3fc55555
 800ec30:	b12e9282 	.word	0xb12e9282
 800ec34:	3fb3b8c5 	.word	0x3fb3b8c5
 800ec38:	1b8d0159 	.word	0x1b8d0159
 800ec3c:	3fe6066c 	.word	0x3fe6066c
 800ec40:	9c598ac8 	.word	0x9c598ac8
 800ec44:	40002ae5 	.word	0x40002ae5
 800ec48:	1c8a2d4b 	.word	0x1c8a2d4b
 800ec4c:	40033a27 	.word	0x40033a27
 800ec50:	33145c07 	.word	0x33145c07
 800ec54:	3c91a626 	.word	0x3c91a626
 800ec58:	54442d18 	.word	0x54442d18
 800ec5c:	3ff921fb 	.word	0x3ff921fb
 800ec60:	3fefffff 	.word	0x3fefffff
 800ec64:	3fdfffff 	.word	0x3fdfffff
 800ec68:	3c600000 	.word	0x3c600000
 800ec6c:	3ff00000 	.word	0x3ff00000
 800ec70:	3fe00000 	.word	0x3fe00000
 800ec74:	ee10 2a10 	vmov	r2, s0
 800ec78:	462b      	mov	r3, r5
 800ec7a:	496d      	ldr	r1, [pc, #436]	; (800ee30 <__ieee754_acos+0x4b8>)
 800ec7c:	2000      	movs	r0, #0
 800ec7e:	f7f1 fb23 	bl	80002c8 <__aeabi_dsub>
 800ec82:	4b6c      	ldr	r3, [pc, #432]	; (800ee34 <__ieee754_acos+0x4bc>)
 800ec84:	2200      	movs	r2, #0
 800ec86:	f7f1 fcd7 	bl	8000638 <__aeabi_dmul>
 800ec8a:	4604      	mov	r4, r0
 800ec8c:	460d      	mov	r5, r1
 800ec8e:	ec45 4b10 	vmov	d0, r4, r5
 800ec92:	f000 f907 	bl	800eea4 <__ieee754_sqrt>
 800ec96:	a34e      	add	r3, pc, #312	; (adr r3, 800edd0 <__ieee754_acos+0x458>)
 800ec98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec9c:	4620      	mov	r0, r4
 800ec9e:	4629      	mov	r1, r5
 800eca0:	ec59 8b10 	vmov	r8, r9, d0
 800eca4:	f7f1 fcc8 	bl	8000638 <__aeabi_dmul>
 800eca8:	a34b      	add	r3, pc, #300	; (adr r3, 800edd8 <__ieee754_acos+0x460>)
 800ecaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecae:	f7f1 fb0d 	bl	80002cc <__adddf3>
 800ecb2:	4622      	mov	r2, r4
 800ecb4:	462b      	mov	r3, r5
 800ecb6:	f7f1 fcbf 	bl	8000638 <__aeabi_dmul>
 800ecba:	a349      	add	r3, pc, #292	; (adr r3, 800ede0 <__ieee754_acos+0x468>)
 800ecbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecc0:	f7f1 fb02 	bl	80002c8 <__aeabi_dsub>
 800ecc4:	4622      	mov	r2, r4
 800ecc6:	462b      	mov	r3, r5
 800ecc8:	f7f1 fcb6 	bl	8000638 <__aeabi_dmul>
 800eccc:	a346      	add	r3, pc, #280	; (adr r3, 800ede8 <__ieee754_acos+0x470>)
 800ecce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecd2:	f7f1 fafb 	bl	80002cc <__adddf3>
 800ecd6:	4622      	mov	r2, r4
 800ecd8:	462b      	mov	r3, r5
 800ecda:	f7f1 fcad 	bl	8000638 <__aeabi_dmul>
 800ecde:	a344      	add	r3, pc, #272	; (adr r3, 800edf0 <__ieee754_acos+0x478>)
 800ece0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ece4:	f7f1 faf0 	bl	80002c8 <__aeabi_dsub>
 800ece8:	4622      	mov	r2, r4
 800ecea:	462b      	mov	r3, r5
 800ecec:	f7f1 fca4 	bl	8000638 <__aeabi_dmul>
 800ecf0:	a341      	add	r3, pc, #260	; (adr r3, 800edf8 <__ieee754_acos+0x480>)
 800ecf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecf6:	f7f1 fae9 	bl	80002cc <__adddf3>
 800ecfa:	4622      	mov	r2, r4
 800ecfc:	462b      	mov	r3, r5
 800ecfe:	f7f1 fc9b 	bl	8000638 <__aeabi_dmul>
 800ed02:	a33f      	add	r3, pc, #252	; (adr r3, 800ee00 <__ieee754_acos+0x488>)
 800ed04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed08:	4682      	mov	sl, r0
 800ed0a:	468b      	mov	fp, r1
 800ed0c:	4620      	mov	r0, r4
 800ed0e:	4629      	mov	r1, r5
 800ed10:	f7f1 fc92 	bl	8000638 <__aeabi_dmul>
 800ed14:	a33c      	add	r3, pc, #240	; (adr r3, 800ee08 <__ieee754_acos+0x490>)
 800ed16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed1a:	f7f1 fad5 	bl	80002c8 <__aeabi_dsub>
 800ed1e:	4622      	mov	r2, r4
 800ed20:	462b      	mov	r3, r5
 800ed22:	f7f1 fc89 	bl	8000638 <__aeabi_dmul>
 800ed26:	a33a      	add	r3, pc, #232	; (adr r3, 800ee10 <__ieee754_acos+0x498>)
 800ed28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed2c:	f7f1 face 	bl	80002cc <__adddf3>
 800ed30:	4622      	mov	r2, r4
 800ed32:	462b      	mov	r3, r5
 800ed34:	f7f1 fc80 	bl	8000638 <__aeabi_dmul>
 800ed38:	a337      	add	r3, pc, #220	; (adr r3, 800ee18 <__ieee754_acos+0x4a0>)
 800ed3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed3e:	f7f1 fac3 	bl	80002c8 <__aeabi_dsub>
 800ed42:	4622      	mov	r2, r4
 800ed44:	462b      	mov	r3, r5
 800ed46:	f7f1 fc77 	bl	8000638 <__aeabi_dmul>
 800ed4a:	4b39      	ldr	r3, [pc, #228]	; (800ee30 <__ieee754_acos+0x4b8>)
 800ed4c:	2200      	movs	r2, #0
 800ed4e:	f7f1 fabd 	bl	80002cc <__adddf3>
 800ed52:	4602      	mov	r2, r0
 800ed54:	460b      	mov	r3, r1
 800ed56:	4650      	mov	r0, sl
 800ed58:	4659      	mov	r1, fp
 800ed5a:	f7f1 fd97 	bl	800088c <__aeabi_ddiv>
 800ed5e:	4642      	mov	r2, r8
 800ed60:	464b      	mov	r3, r9
 800ed62:	f7f1 fc69 	bl	8000638 <__aeabi_dmul>
 800ed66:	2600      	movs	r6, #0
 800ed68:	4682      	mov	sl, r0
 800ed6a:	468b      	mov	fp, r1
 800ed6c:	4632      	mov	r2, r6
 800ed6e:	464b      	mov	r3, r9
 800ed70:	4630      	mov	r0, r6
 800ed72:	4649      	mov	r1, r9
 800ed74:	f7f1 fc60 	bl	8000638 <__aeabi_dmul>
 800ed78:	4602      	mov	r2, r0
 800ed7a:	460b      	mov	r3, r1
 800ed7c:	4620      	mov	r0, r4
 800ed7e:	4629      	mov	r1, r5
 800ed80:	f7f1 faa2 	bl	80002c8 <__aeabi_dsub>
 800ed84:	4632      	mov	r2, r6
 800ed86:	4604      	mov	r4, r0
 800ed88:	460d      	mov	r5, r1
 800ed8a:	464b      	mov	r3, r9
 800ed8c:	4640      	mov	r0, r8
 800ed8e:	4649      	mov	r1, r9
 800ed90:	f7f1 fa9c 	bl	80002cc <__adddf3>
 800ed94:	4602      	mov	r2, r0
 800ed96:	460b      	mov	r3, r1
 800ed98:	4620      	mov	r0, r4
 800ed9a:	4629      	mov	r1, r5
 800ed9c:	f7f1 fd76 	bl	800088c <__aeabi_ddiv>
 800eda0:	4602      	mov	r2, r0
 800eda2:	460b      	mov	r3, r1
 800eda4:	4650      	mov	r0, sl
 800eda6:	4659      	mov	r1, fp
 800eda8:	f7f1 fa90 	bl	80002cc <__adddf3>
 800edac:	4632      	mov	r2, r6
 800edae:	464b      	mov	r3, r9
 800edb0:	f7f1 fa8c 	bl	80002cc <__adddf3>
 800edb4:	4602      	mov	r2, r0
 800edb6:	460b      	mov	r3, r1
 800edb8:	f7f1 fa88 	bl	80002cc <__adddf3>
 800edbc:	e5fe      	b.n	800e9bc <__ieee754_acos+0x44>
 800edbe:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800ee20 <__ieee754_acos+0x4a8>
 800edc2:	e5ed      	b.n	800e9a0 <__ieee754_acos+0x28>
 800edc4:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800ee28 <__ieee754_acos+0x4b0>
 800edc8:	e5ea      	b.n	800e9a0 <__ieee754_acos+0x28>
 800edca:	bf00      	nop
 800edcc:	f3af 8000 	nop.w
 800edd0:	0dfdf709 	.word	0x0dfdf709
 800edd4:	3f023de1 	.word	0x3f023de1
 800edd8:	7501b288 	.word	0x7501b288
 800eddc:	3f49efe0 	.word	0x3f49efe0
 800ede0:	b5688f3b 	.word	0xb5688f3b
 800ede4:	3fa48228 	.word	0x3fa48228
 800ede8:	0e884455 	.word	0x0e884455
 800edec:	3fc9c155 	.word	0x3fc9c155
 800edf0:	03eb6f7d 	.word	0x03eb6f7d
 800edf4:	3fd4d612 	.word	0x3fd4d612
 800edf8:	55555555 	.word	0x55555555
 800edfc:	3fc55555 	.word	0x3fc55555
 800ee00:	b12e9282 	.word	0xb12e9282
 800ee04:	3fb3b8c5 	.word	0x3fb3b8c5
 800ee08:	1b8d0159 	.word	0x1b8d0159
 800ee0c:	3fe6066c 	.word	0x3fe6066c
 800ee10:	9c598ac8 	.word	0x9c598ac8
 800ee14:	40002ae5 	.word	0x40002ae5
 800ee18:	1c8a2d4b 	.word	0x1c8a2d4b
 800ee1c:	40033a27 	.word	0x40033a27
	...
 800ee28:	54442d18 	.word	0x54442d18
 800ee2c:	3ff921fb 	.word	0x3ff921fb
 800ee30:	3ff00000 	.word	0x3ff00000
 800ee34:	3fe00000 	.word	0x3fe00000

0800ee38 <sqrt>:
 800ee38:	b538      	push	{r3, r4, r5, lr}
 800ee3a:	ed2d 8b02 	vpush	{d8}
 800ee3e:	ec55 4b10 	vmov	r4, r5, d0
 800ee42:	f000 f82f 	bl	800eea4 <__ieee754_sqrt>
 800ee46:	4622      	mov	r2, r4
 800ee48:	462b      	mov	r3, r5
 800ee4a:	4620      	mov	r0, r4
 800ee4c:	4629      	mov	r1, r5
 800ee4e:	eeb0 8a40 	vmov.f32	s16, s0
 800ee52:	eef0 8a60 	vmov.f32	s17, s1
 800ee56:	f7f1 fe89 	bl	8000b6c <__aeabi_dcmpun>
 800ee5a:	b990      	cbnz	r0, 800ee82 <sqrt+0x4a>
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	2300      	movs	r3, #0
 800ee60:	4620      	mov	r0, r4
 800ee62:	4629      	mov	r1, r5
 800ee64:	f7f1 fe5a 	bl	8000b1c <__aeabi_dcmplt>
 800ee68:	b158      	cbz	r0, 800ee82 <sqrt+0x4a>
 800ee6a:	f7fd f81b 	bl	800bea4 <__errno>
 800ee6e:	2321      	movs	r3, #33	; 0x21
 800ee70:	6003      	str	r3, [r0, #0]
 800ee72:	2200      	movs	r2, #0
 800ee74:	2300      	movs	r3, #0
 800ee76:	4610      	mov	r0, r2
 800ee78:	4619      	mov	r1, r3
 800ee7a:	f7f1 fd07 	bl	800088c <__aeabi_ddiv>
 800ee7e:	ec41 0b18 	vmov	d8, r0, r1
 800ee82:	eeb0 0a48 	vmov.f32	s0, s16
 800ee86:	eef0 0a68 	vmov.f32	s1, s17
 800ee8a:	ecbd 8b02 	vpop	{d8}
 800ee8e:	bd38      	pop	{r3, r4, r5, pc}

0800ee90 <fabs>:
 800ee90:	ec51 0b10 	vmov	r0, r1, d0
 800ee94:	ee10 2a10 	vmov	r2, s0
 800ee98:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ee9c:	ec43 2b10 	vmov	d0, r2, r3
 800eea0:	4770      	bx	lr
	...

0800eea4 <__ieee754_sqrt>:
 800eea4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eea8:	ec55 4b10 	vmov	r4, r5, d0
 800eeac:	4e67      	ldr	r6, [pc, #412]	; (800f04c <__ieee754_sqrt+0x1a8>)
 800eeae:	43ae      	bics	r6, r5
 800eeb0:	ee10 0a10 	vmov	r0, s0
 800eeb4:	ee10 2a10 	vmov	r2, s0
 800eeb8:	4629      	mov	r1, r5
 800eeba:	462b      	mov	r3, r5
 800eebc:	d10d      	bne.n	800eeda <__ieee754_sqrt+0x36>
 800eebe:	f7f1 fbbb 	bl	8000638 <__aeabi_dmul>
 800eec2:	4602      	mov	r2, r0
 800eec4:	460b      	mov	r3, r1
 800eec6:	4620      	mov	r0, r4
 800eec8:	4629      	mov	r1, r5
 800eeca:	f7f1 f9ff 	bl	80002cc <__adddf3>
 800eece:	4604      	mov	r4, r0
 800eed0:	460d      	mov	r5, r1
 800eed2:	ec45 4b10 	vmov	d0, r4, r5
 800eed6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeda:	2d00      	cmp	r5, #0
 800eedc:	dc0b      	bgt.n	800eef6 <__ieee754_sqrt+0x52>
 800eede:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800eee2:	4326      	orrs	r6, r4
 800eee4:	d0f5      	beq.n	800eed2 <__ieee754_sqrt+0x2e>
 800eee6:	b135      	cbz	r5, 800eef6 <__ieee754_sqrt+0x52>
 800eee8:	f7f1 f9ee 	bl	80002c8 <__aeabi_dsub>
 800eeec:	4602      	mov	r2, r0
 800eeee:	460b      	mov	r3, r1
 800eef0:	f7f1 fccc 	bl	800088c <__aeabi_ddiv>
 800eef4:	e7eb      	b.n	800eece <__ieee754_sqrt+0x2a>
 800eef6:	1509      	asrs	r1, r1, #20
 800eef8:	f000 808d 	beq.w	800f016 <__ieee754_sqrt+0x172>
 800eefc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ef00:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800ef04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ef08:	07c9      	lsls	r1, r1, #31
 800ef0a:	bf5c      	itt	pl
 800ef0c:	005b      	lslpl	r3, r3, #1
 800ef0e:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800ef12:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ef16:	bf58      	it	pl
 800ef18:	0052      	lslpl	r2, r2, #1
 800ef1a:	2500      	movs	r5, #0
 800ef1c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ef20:	1076      	asrs	r6, r6, #1
 800ef22:	0052      	lsls	r2, r2, #1
 800ef24:	f04f 0e16 	mov.w	lr, #22
 800ef28:	46ac      	mov	ip, r5
 800ef2a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ef2e:	eb0c 0001 	add.w	r0, ip, r1
 800ef32:	4298      	cmp	r0, r3
 800ef34:	bfde      	ittt	le
 800ef36:	1a1b      	suble	r3, r3, r0
 800ef38:	eb00 0c01 	addle.w	ip, r0, r1
 800ef3c:	186d      	addle	r5, r5, r1
 800ef3e:	005b      	lsls	r3, r3, #1
 800ef40:	f1be 0e01 	subs.w	lr, lr, #1
 800ef44:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ef48:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ef4c:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800ef50:	d1ed      	bne.n	800ef2e <__ieee754_sqrt+0x8a>
 800ef52:	4674      	mov	r4, lr
 800ef54:	2720      	movs	r7, #32
 800ef56:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800ef5a:	4563      	cmp	r3, ip
 800ef5c:	eb01 000e 	add.w	r0, r1, lr
 800ef60:	dc02      	bgt.n	800ef68 <__ieee754_sqrt+0xc4>
 800ef62:	d113      	bne.n	800ef8c <__ieee754_sqrt+0xe8>
 800ef64:	4290      	cmp	r0, r2
 800ef66:	d811      	bhi.n	800ef8c <__ieee754_sqrt+0xe8>
 800ef68:	2800      	cmp	r0, #0
 800ef6a:	eb00 0e01 	add.w	lr, r0, r1
 800ef6e:	da57      	bge.n	800f020 <__ieee754_sqrt+0x17c>
 800ef70:	f1be 0f00 	cmp.w	lr, #0
 800ef74:	db54      	blt.n	800f020 <__ieee754_sqrt+0x17c>
 800ef76:	f10c 0801 	add.w	r8, ip, #1
 800ef7a:	eba3 030c 	sub.w	r3, r3, ip
 800ef7e:	4290      	cmp	r0, r2
 800ef80:	bf88      	it	hi
 800ef82:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 800ef86:	1a12      	subs	r2, r2, r0
 800ef88:	440c      	add	r4, r1
 800ef8a:	46c4      	mov	ip, r8
 800ef8c:	005b      	lsls	r3, r3, #1
 800ef8e:	3f01      	subs	r7, #1
 800ef90:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ef94:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ef98:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800ef9c:	d1dd      	bne.n	800ef5a <__ieee754_sqrt+0xb6>
 800ef9e:	4313      	orrs	r3, r2
 800efa0:	d01b      	beq.n	800efda <__ieee754_sqrt+0x136>
 800efa2:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800f050 <__ieee754_sqrt+0x1ac>
 800efa6:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800f054 <__ieee754_sqrt+0x1b0>
 800efaa:	e9da 0100 	ldrd	r0, r1, [sl]
 800efae:	e9db 2300 	ldrd	r2, r3, [fp]
 800efb2:	f7f1 f989 	bl	80002c8 <__aeabi_dsub>
 800efb6:	e9da 8900 	ldrd	r8, r9, [sl]
 800efba:	4602      	mov	r2, r0
 800efbc:	460b      	mov	r3, r1
 800efbe:	4640      	mov	r0, r8
 800efc0:	4649      	mov	r1, r9
 800efc2:	f7f1 fdb5 	bl	8000b30 <__aeabi_dcmple>
 800efc6:	b140      	cbz	r0, 800efda <__ieee754_sqrt+0x136>
 800efc8:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800efcc:	e9da 0100 	ldrd	r0, r1, [sl]
 800efd0:	e9db 2300 	ldrd	r2, r3, [fp]
 800efd4:	d126      	bne.n	800f024 <__ieee754_sqrt+0x180>
 800efd6:	3501      	adds	r5, #1
 800efd8:	463c      	mov	r4, r7
 800efda:	106a      	asrs	r2, r5, #1
 800efdc:	0863      	lsrs	r3, r4, #1
 800efde:	07e9      	lsls	r1, r5, #31
 800efe0:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800efe4:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800efe8:	bf48      	it	mi
 800efea:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800efee:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800eff2:	461c      	mov	r4, r3
 800eff4:	e76d      	b.n	800eed2 <__ieee754_sqrt+0x2e>
 800eff6:	0ad3      	lsrs	r3, r2, #11
 800eff8:	3815      	subs	r0, #21
 800effa:	0552      	lsls	r2, r2, #21
 800effc:	2b00      	cmp	r3, #0
 800effe:	d0fa      	beq.n	800eff6 <__ieee754_sqrt+0x152>
 800f000:	02dc      	lsls	r4, r3, #11
 800f002:	d50a      	bpl.n	800f01a <__ieee754_sqrt+0x176>
 800f004:	f1c1 0420 	rsb	r4, r1, #32
 800f008:	fa22 f404 	lsr.w	r4, r2, r4
 800f00c:	1e4d      	subs	r5, r1, #1
 800f00e:	408a      	lsls	r2, r1
 800f010:	4323      	orrs	r3, r4
 800f012:	1b41      	subs	r1, r0, r5
 800f014:	e772      	b.n	800eefc <__ieee754_sqrt+0x58>
 800f016:	4608      	mov	r0, r1
 800f018:	e7f0      	b.n	800effc <__ieee754_sqrt+0x158>
 800f01a:	005b      	lsls	r3, r3, #1
 800f01c:	3101      	adds	r1, #1
 800f01e:	e7ef      	b.n	800f000 <__ieee754_sqrt+0x15c>
 800f020:	46e0      	mov	r8, ip
 800f022:	e7aa      	b.n	800ef7a <__ieee754_sqrt+0xd6>
 800f024:	f7f1 f952 	bl	80002cc <__adddf3>
 800f028:	e9da 8900 	ldrd	r8, r9, [sl]
 800f02c:	4602      	mov	r2, r0
 800f02e:	460b      	mov	r3, r1
 800f030:	4640      	mov	r0, r8
 800f032:	4649      	mov	r1, r9
 800f034:	f7f1 fd72 	bl	8000b1c <__aeabi_dcmplt>
 800f038:	b120      	cbz	r0, 800f044 <__ieee754_sqrt+0x1a0>
 800f03a:	1ca0      	adds	r0, r4, #2
 800f03c:	bf08      	it	eq
 800f03e:	3501      	addeq	r5, #1
 800f040:	3402      	adds	r4, #2
 800f042:	e7ca      	b.n	800efda <__ieee754_sqrt+0x136>
 800f044:	3401      	adds	r4, #1
 800f046:	f024 0401 	bic.w	r4, r4, #1
 800f04a:	e7c6      	b.n	800efda <__ieee754_sqrt+0x136>
 800f04c:	7ff00000 	.word	0x7ff00000
 800f050:	20000210 	.word	0x20000210
 800f054:	20000218 	.word	0x20000218

0800f058 <round>:
 800f058:	ec53 2b10 	vmov	r2, r3, d0
 800f05c:	b570      	push	{r4, r5, r6, lr}
 800f05e:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800f062:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800f066:	2813      	cmp	r0, #19
 800f068:	ee10 5a10 	vmov	r5, s0
 800f06c:	4619      	mov	r1, r3
 800f06e:	dc18      	bgt.n	800f0a2 <round+0x4a>
 800f070:	2800      	cmp	r0, #0
 800f072:	da09      	bge.n	800f088 <round+0x30>
 800f074:	3001      	adds	r0, #1
 800f076:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800f07a:	d103      	bne.n	800f084 <round+0x2c>
 800f07c:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800f080:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800f084:	2300      	movs	r3, #0
 800f086:	e02a      	b.n	800f0de <round+0x86>
 800f088:	4c16      	ldr	r4, [pc, #88]	; (800f0e4 <round+0x8c>)
 800f08a:	4104      	asrs	r4, r0
 800f08c:	ea03 0604 	and.w	r6, r3, r4
 800f090:	4316      	orrs	r6, r2
 800f092:	d011      	beq.n	800f0b8 <round+0x60>
 800f094:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f098:	4103      	asrs	r3, r0
 800f09a:	440b      	add	r3, r1
 800f09c:	ea23 0104 	bic.w	r1, r3, r4
 800f0a0:	e7f0      	b.n	800f084 <round+0x2c>
 800f0a2:	2833      	cmp	r0, #51	; 0x33
 800f0a4:	dd0b      	ble.n	800f0be <round+0x66>
 800f0a6:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800f0aa:	d105      	bne.n	800f0b8 <round+0x60>
 800f0ac:	ee10 0a10 	vmov	r0, s0
 800f0b0:	f7f1 f90c 	bl	80002cc <__adddf3>
 800f0b4:	4602      	mov	r2, r0
 800f0b6:	460b      	mov	r3, r1
 800f0b8:	ec43 2b10 	vmov	d0, r2, r3
 800f0bc:	bd70      	pop	{r4, r5, r6, pc}
 800f0be:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800f0c2:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f0c6:	40f4      	lsrs	r4, r6
 800f0c8:	4214      	tst	r4, r2
 800f0ca:	d0f5      	beq.n	800f0b8 <round+0x60>
 800f0cc:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800f0d0:	2301      	movs	r3, #1
 800f0d2:	4083      	lsls	r3, r0
 800f0d4:	195b      	adds	r3, r3, r5
 800f0d6:	bf28      	it	cs
 800f0d8:	3101      	addcs	r1, #1
 800f0da:	ea23 0304 	bic.w	r3, r3, r4
 800f0de:	461a      	mov	r2, r3
 800f0e0:	460b      	mov	r3, r1
 800f0e2:	e7e9      	b.n	800f0b8 <round+0x60>
 800f0e4:	000fffff 	.word	0x000fffff

0800f0e8 <trunc>:
 800f0e8:	e92d 48d8 	stmdb	sp!, {r3, r4, r6, r7, fp, lr}
 800f0ec:	ec5c bb10 	vmov	fp, ip, d0
 800f0f0:	f3cc 500a 	ubfx	r0, ip, #20, #11
 800f0f4:	f2a0 31ff 	subw	r1, r0, #1023	; 0x3ff
 800f0f8:	2913      	cmp	r1, #19
 800f0fa:	4664      	mov	r4, ip
 800f0fc:	dc11      	bgt.n	800f122 <trunc+0x3a>
 800f0fe:	2900      	cmp	r1, #0
 800f100:	bfa7      	ittee	ge
 800f102:	4b15      	ldrge	r3, [pc, #84]	; (800f158 <trunc+0x70>)
 800f104:	fa43 f101 	asrge.w	r1, r3, r1
 800f108:	2200      	movlt	r2, #0
 800f10a:	f00c 4300 	andlt.w	r3, ip, #2147483648	; 0x80000000
 800f10e:	bfa4      	itt	ge
 800f110:	2200      	movge	r2, #0
 800f112:	ea01 030c 	andge.w	r3, r1, ip
 800f116:	4693      	mov	fp, r2
 800f118:	469c      	mov	ip, r3
 800f11a:	ec4c bb10 	vmov	d0, fp, ip
 800f11e:	e8bd 88d8 	ldmia.w	sp!, {r3, r4, r6, r7, fp, pc}
 800f122:	2933      	cmp	r1, #51	; 0x33
 800f124:	dd0d      	ble.n	800f142 <trunc+0x5a>
 800f126:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800f12a:	d1f6      	bne.n	800f11a <trunc+0x32>
 800f12c:	4663      	mov	r3, ip
 800f12e:	ee10 2a10 	vmov	r2, s0
 800f132:	ee10 0a10 	vmov	r0, s0
 800f136:	4621      	mov	r1, r4
 800f138:	f7f1 f8c8 	bl	80002cc <__adddf3>
 800f13c:	4683      	mov	fp, r0
 800f13e:	468c      	mov	ip, r1
 800f140:	e7eb      	b.n	800f11a <trunc+0x32>
 800f142:	f2a0 4013 	subw	r0, r0, #1043	; 0x413
 800f146:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f14a:	40c3      	lsrs	r3, r0
 800f14c:	ea2b 0603 	bic.w	r6, fp, r3
 800f150:	46b3      	mov	fp, r6
 800f152:	46a4      	mov	ip, r4
 800f154:	e7e1      	b.n	800f11a <trunc+0x32>
 800f156:	bf00      	nop
 800f158:	fff00000 	.word	0xfff00000
 800f15c:	00000000 	.word	0x00000000

0800f160 <nan>:
 800f160:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f168 <nan+0x8>
 800f164:	4770      	bx	lr
 800f166:	bf00      	nop
 800f168:	00000000 	.word	0x00000000
 800f16c:	7ff80000 	.word	0x7ff80000

0800f170 <_init>:
 800f170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f172:	bf00      	nop
 800f174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f176:	bc08      	pop	{r3}
 800f178:	469e      	mov	lr, r3
 800f17a:	4770      	bx	lr

0800f17c <_fini>:
 800f17c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f17e:	bf00      	nop
 800f180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f182:	bc08      	pop	{r3}
 800f184:	469e      	mov	lr, r3
 800f186:	4770      	bx	lr
