#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  7 09:29:33 2024
# Process ID: 44744
# Current directory: D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.cache/ip 
Command: link_design -top design_1_wrapper -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_conv_axi_v2_0_0/design_1_conv_axi_v2_0_0.dcp' for cell 'design_1_i/conv_axi_v2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_e203_axi_0_0/design_1_e203_axi_0_0.dcp' for cell 'design_1_i/e203_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'd:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.957 . Memory (MB): peak = 1107.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2610 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/e203_axi_0/clk200M' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_e203_axi_0_0/src/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'design_1_i/e203_axi_0/inst/u1_clk_wiz/inst'
Finished Parsing XDC File [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_e203_axi_0_0/src/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'design_1_i/e203_axi_0/inst/u1_clk_wiz/inst'
Parsing XDC File [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_e203_axi_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'design_1_i/e203_axi_0/inst/u1_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_e203_axi_0_0/src/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_e203_axi_0_0/src/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1835.891 ; gain = 649.922
Finished Parsing XDC File [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_e203_axi_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'design_1_i/e203_axi_0/inst/u1_clk_wiz/inst'
Parsing XDC File [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/Genesys2_H.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart2_rx'. [D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/Genesys2_H.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/Genesys2_H.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart2_tx'. [D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/Genesys2_H.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/Genesys2_H.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'dut_io_pads_jtag_TCK_i_ival'. [D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/Genesys2_H.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/Genesys2_H.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'IOBUF_jtag_TCK/O'. [D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/Genesys2_H.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/Genesys2_H.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mcu_TMS'. [D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/Genesys2_H.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/Genesys2_H.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/Genesys2_H.xdc]
Parsing XDC File [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [d:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1835.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 22 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 38 instances

20 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 1835.891 ; gain = 728.113
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1835.891 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17de49746

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1835.891 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 21 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e1ee73b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2029.652 ; gain = 2.035
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 525 cells
INFO: [Opt 31-1021] In phase Retarget, 32 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1170bf4d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2029.652 ; gain = 2.035
INFO: [Opt 31-389] Phase Constant propagation created 186 cells and removed 1512 cells
INFO: [Opt 31-1021] In phase Constant propagation, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 112b267f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2029.652 ; gain = 2.035
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 619 cells
INFO: [Opt 31-1021] In phase Sweep, 150 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst to drive 6066 load(s) on clock net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG_inst to drive 1454 load(s) on clock net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG_inst to drive 994 load(s) on clock net design_1_i/e203_axi_0/inst/u1_clk_div/CLK32768KHZ_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/e203_axi_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG_inst to drive 197 load(s) on clock net design_1_i/e203_axi_0/inst/IOBUF_jtag_TCK/O
INFO: [Opt 31-194] Inserted BUFG design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst to drive 182 load(s) on clock net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/CLK_BUFG_inst to drive 171 load(s) on clock net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/CLK_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst to drive 171 load(s) on clock net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_5_BUFG_inst to drive 171 load(s) on clock net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_5_BUFG
INFO: [Opt 31-193] Inserted 8 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: b525d9ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2029.652 ; gain = 2.035
INFO: [Opt 31-662] Phase BUFG optimization created 8 cells of which 8 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b525d9ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2029.652 ; gain = 2.035
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b525d9ee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2029.652 ; gain = 2.035
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |             525  |                                             32  |
|  Constant propagation         |             186  |            1512  |                                             31  |
|  Sweep                        |               0  |             619  |                                            150  |
|  BUFG optimization            |               8  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             45  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2029.652 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d7db7857

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2029.652 ; gain = 2.035

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst
INFO: [Power 33-23] Power model is not available for pullup_TCK
INFO: [Power 33-23] Power model is not available for pullup_TDI
INFO: [Power 33-23] Power model is not available for pullup_TMS
INFO: [Power 33-23] Power model is not available for qspi0_pullup[0]
INFO: [Power 33-23] Power model is not available for qspi0_pullup[1]
INFO: [Power 33-23] Power model is not available for qspi0_pullup[2]
INFO: [Power 33-23] Power model is not available for qspi0_pullup[3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: d7db7857

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 2303.199 ; gain = 0.000
Ending Power Optimization Task | Checksum: d7db7857

Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 2303.199 ; gain = 273.547

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d7db7857

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.199 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2303.199 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d7db7857

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2303.199 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 8 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2303.199 ; gain = 467.309
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2303.199 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2303.199 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2303.199 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_prdt_sft1_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_sft1_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_flg_dfflrs/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[0].vld_dfflrs/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].vld_dfflrs/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2303.199 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d67f0068

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2303.199 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__108' is driving clock pin of 79 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[0] {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[26] {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[17] {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[29] {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[11] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__107' is driving clock pin of 116 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_0_dfflrs/qout_r_reg[0] {FDPE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0] {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[30] {FDRE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[53] {FDRE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__2' is driving clock pin of 171 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_value_reg {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_op_reg[0] {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_op_reg[1] {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[9] {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[11] {FDCE}
WARNING: [Place 30-568] A LUT 'design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__105' is driving clock pin of 55 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0] {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27] {FDRE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[20] {FDRE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17] {FDRE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[25] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/mem[1].non_last.mem_r_reg_0_0_i_1' is driving clock pin of 30 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 {RAMB36E1}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3 {RAMB36E1}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2 {RAMB36E1}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0 {RAMB36E1}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3 {RAMB36E1}
WARNING: [Place 30-568] A LUT 'design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/mem[1].non_last.mem_r_reg_0_0_i_1__0' is driving clock pin of 29 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1 {RAMB36E1}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1 {RAMB36E1}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 {RAMB36E1}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1 {RAMB36E1}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0 {RAMB36E1}
WARNING: [Place 30-568] A LUT 'design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__106' is driving clock pin of 63 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0] {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_dffl/qout_r_reg[0] {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_lsu2itcm_n2w/fifo_dp_1.u_sirv_gnrl_n2w_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0] {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_lsu2itcm_n2w/fifo_dp_1.u_sirv_gnrl_n2w_fifo/dp_gt_0.dat_dfflr/qout_r_reg[0] {FDRE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[32] {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk0_sync_r[2]_i_1' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0] {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[1] {FDCE}
	design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[2] {FDCE}
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	design_1_i/e203_axi_0/inst/IOBUF_jtag_TCK/IBUF (IBUF.O) is locked to IOB_X0Y102
	design_1_i/e203_axi_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y4
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14b4a5dea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2abdab595

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2abdab595

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.199 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2abdab595

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23dc10eff

Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 254c014b4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 67 LUTNM shape to break, 1061 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 16, two critical 51, total 67, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 503 nets or cells. Created 67 new cells, deleted 436 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[2] could not be optimized because driver design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_15 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[1] could not be optimized because driver design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_16 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[0] could not be optimized because driver design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_17 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[4] could not be optimized because driver design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[6] could not be optimized because driver design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[3] could not be optimized because driver design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_14 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[7] could not be optimized because driver design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[5] could not be optimized because driver design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[11] could not be optimized because driver design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[9] could not be optimized because driver design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[10] could not be optimized because driver design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[8] could not be optimized because driver design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_9 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2303.199 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           67  |            436  |                   503  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           67  |            436  |                   503  |           0  |           9  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 17f22f649

Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 2303.199 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1c975a1eb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2303.199 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c975a1eb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10480e1ae

Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 231e942dd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21777aa9b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f3e03f27

Time (s): cpu = 00:00:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1e253e843

Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 228146216

Time (s): cpu = 00:00:33 ; elapsed = 00:01:03 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2a00ddd0a

Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20d87bb14

Time (s): cpu = 00:00:34 ; elapsed = 00:01:04 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18c7953bd

Time (s): cpu = 00:00:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2303.199 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18c7953bd

Time (s): cpu = 00:00:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2303.199 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14b47a7be

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.384 | TNS=-495.092 |
Phase 1 Physical Synthesis Initialization | Checksum: 122b43a34

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2321.996 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/AS[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/genblk1[12].u_entry/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/postvalid/dout_reg[0]_2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 6bd6bdd8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2321.996 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 14b47a7be

Time (s): cpu = 00:00:38 ; elapsed = 00:01:16 . Memory (MB): peak = 2321.996 ; gain = 18.797
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.069. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:56 ; elapsed = 00:01:51 . Memory (MB): peak = 2321.996 ; gain = 18.797
Phase 4.1 Post Commit Optimization | Checksum: 1f6b9f23c

Time (s): cpu = 00:00:56 ; elapsed = 00:01:51 . Memory (MB): peak = 2321.996 ; gain = 18.797

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f6b9f23c

Time (s): cpu = 00:00:56 ; elapsed = 00:01:52 . Memory (MB): peak = 2321.996 ; gain = 18.797

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f6b9f23c

Time (s): cpu = 00:00:56 ; elapsed = 00:01:52 . Memory (MB): peak = 2321.996 ; gain = 18.797
Phase 4.3 Placer Reporting | Checksum: 1f6b9f23c

Time (s): cpu = 00:00:56 ; elapsed = 00:01:52 . Memory (MB): peak = 2321.996 ; gain = 18.797

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2321.996 ; gain = 0.000

Time (s): cpu = 00:00:56 ; elapsed = 00:01:52 . Memory (MB): peak = 2321.996 ; gain = 18.797
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3832301

Time (s): cpu = 00:00:57 ; elapsed = 00:01:52 . Memory (MB): peak = 2321.996 ; gain = 18.797
Ending Placer Task | Checksum: c4a0cff5

Time (s): cpu = 00:00:57 ; elapsed = 00:01:52 . Memory (MB): peak = 2321.996 ; gain = 18.797
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 38 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:54 . Memory (MB): peak = 2321.996 ; gain = 18.797
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2321.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2321.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2321.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2321.996 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2321.996 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.069 | TNS=-447.576 |
Phase 1 Physical Synthesis Initialization | Checksum: 5a1549fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2333.047 ; gain = 11.051
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.069 | TNS=-447.576 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 5a1549fb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2333.047 ; gain = 11.051

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.069 | TNS=-447.576 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/o_c[1][29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/c_r_reg[24]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/c_r[24]_i_8__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0_carry__0_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.069 | TNS=-447.576 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0_carry_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.045 | TNS=-447.336 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0_carry_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/c_r_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/read_ptr_reg[3][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/read_ptr_reg[3][0].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/o_c0_i_1__0
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/read_ptr_reg[3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0.  Re-placed instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[4]_i_1__1
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.034 | TNS=-446.984 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0.  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[4]_i_1__1
INFO: [Physopt 32-710] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/read_ptr_reg[3][0]. Critical path length was reduced through logic transformation on cell design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/o_c0_i_1__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.010 | TNS=-445.896 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/o_c[7][29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/c_r_reg[24]_i_1__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/c_r[24]_i_8__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0_carry__0_i_4__6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.998 | TNS=-445.823 |
INFO: [Physopt 32-663] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0_repN.  Re-placed instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[4]_i_1__1_comp
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.994 | TNS=-445.119 |
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0_carry__0_i_3__6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.976 | TNS=-445.003 |
INFO: [Physopt 32-663] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1].  Re-placed instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_6__0
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.974 | TNS=-444.939 |
INFO: [Physopt 32-663] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][3].  Re-placed instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_4__0
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.965 | TNS=-444.171 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/c_r_reg[20]_i_1__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/c_r[20]_i_8__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0_carry_i_3__6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.950 | TNS=-443.383 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][3].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_4__0
INFO: [Physopt 32-601] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][3]. Net driver design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_4__0 was replaced.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.937 | TNS=-442.519 |
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0_carry_i_2__6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.923 | TNS=-442.219 |
INFO: [Physopt 32-663] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1].  Re-placed instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_6__0
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.919 | TNS=-442.027 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0_carry__0_i_4__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/c_r_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__1_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][7].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/genblk1[3].u_entry/o_c0_i_1__6
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.917 | TNS=-440.931 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_6__0
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.898 | TNS=-440.323 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][3].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_4__0
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.893 | TNS=-440.163 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][5].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_2__0
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.893 | TNS=-440.131 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/o_c[0][29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[24]_i_8__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.893 | TNS=-440.131 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.892 | TNS=-439.891 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][4].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_3__0
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.881 | TNS=-439.539 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_6__0
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0.  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[4]_i_1__1
INFO: [Physopt 32-710] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1]. Critical path length was reduced through logic transformation on cell design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_6__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.879 | TNS=-439.251 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/genblk1[3].u_entry/o_c0_i_7__6
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/read_ptr0.  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/read_ptr[4]_i_1__7
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/read_ptr0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[7].u_ib_row/read_ptr0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk2[7].delay_cnt_reg[7]_319[2].  Re-placed instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk2[7].delay_cnt_reg[7][2]
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk2[7].delay_cnt_reg[7]_319[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.878 | TNS=-437.739 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/o_c[3][29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/c_r_reg[24]_i_1__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/c_r[24]_i_9__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0_carry_i_1__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.877 | TNS=-437.585 |
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0_carry__0_i_4__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.870 | TNS=-437.489 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][0].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_7__0
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.869 | TNS=-437.457 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/data_cnt_reg[3]_0[0].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[4]_i_3
INFO: [Physopt 32-81] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/data_cnt_reg[3]_0[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/data_cnt_reg[3]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.869 | TNS=-437.393 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[3].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_14
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/din[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/o_c0__0_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[7].u_entry/dout_reg[3]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.867 | TNS=-435.953 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/dout_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.866 | TNS=-435.921 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/dout_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[6].u_entry/Q[1].  Re-placed instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[6].u_entry/dout_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[6].u_entry/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.866 | TNS=-435.921 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][3].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_4__0
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0.  Re-placed instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[4]_i_1__1
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.860 | TNS=-435.729 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][4].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_3__0
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.857 | TNS=-435.633 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0.  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[4]_i_1__1
INFO: [Physopt 32-81] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.854 | TNS=-435.633 |
INFO: [Physopt 32-663] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/dout_reg_n_0_[1].  Re-placed instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/dout_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/dout_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.854 | TNS=-435.633 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_59__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[2].u_entry/Q[1].  Re-placed instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[2].u_entry/dout_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[2].u_entry/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.854 | TNS=-435.601 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/o_c[3][29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/c_r[24]_i_9__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0_carry_i_3__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/c_r_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[3].u_ib_row/genblk1[3].u_entry/read_ptr_reg[4][6].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[3].u_ib_row/genblk1[3].u_entry/o_c0_i_1__2
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[3].u_ib_row/genblk1[3].u_entry/read_ptr_reg[4][6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.853 | TNS=-434.513 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/o_c[1][29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/c_r[24]_i_8__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0_carry_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/c_r_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/read_ptr_reg[3][0].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/o_c0_i_1__0_comp
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/read_ptr_reg[3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/data_cnt_reg[3]_0[0].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[4]_i_3
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/data_cnt_reg[3]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/data_cnt[3].  Re-placed instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/data_cnt_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/data_cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.853 | TNS=-434.513 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/o_c0_i_8_n_0.  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/o_c0_i_8
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/o_c0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.853 | TNS=-434.449 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/o_c[6][29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/c_r[20]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry__0_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0_carry_i_3__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.851 | TNS=-433.573 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/o_c0_i_8_n_0.  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/o_c0_i_8
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/o_c0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/o_c0_i_29__0_n_0.  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/o_c0_i_29__0
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/o_c0_i_29__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.850 | TNS=-433.541 |
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_6__0_comp
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[25].u_entry/dout_reg[1]_0.  Re-placed instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[25].u_entry/o_c0_i_25__0
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[25].u_entry/dout_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.848 | TNS=-433.413 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/o_c[5][29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/c_r[24]_i_9__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0_carry_i_3__4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.846 | TNS=-432.429 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_59__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.843 | TNS=-432.301 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/o_c[2][29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/c_r[24]_i_8__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry_i_3__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.842 | TNS=-431.062 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/dout_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[1].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr_reg[1]
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.842 | TNS=-431.062 |
Phase 3 Critical Path Optimization | Checksum: 5a1549fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2339.914 ; gain = 17.918

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.842 | TNS=-431.062 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/o_c[1][29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/c_r_reg[24]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/c_r[24]_i_8__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0_carry_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/c_r_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_6__0_comp
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/dout_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-430.934 |
INFO: [Physopt 32-81] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-430.934 |
INFO: [Physopt 32-572] Net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/read_ptr_reg[3][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/read_ptr_reg[3][0].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/o_c0_i_1__0_comp
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[7].u_entry/read_ptr_reg[3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0_repN.  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[4]_i_1__1_comp
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/E[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.835 | TNS=-430.742 |
INFO: [Physopt 32-81] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[1]_repN_2. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/read_ptr[1]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.834 | TNS=-430.710 |
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_59__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[2].u_entry/Q[1].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[2].u_entry/dout_reg[1]
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[2].u_entry/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/o_c[1][29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/c_r[24]_i_8__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0_carry_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/c_r_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__1_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_6__0_comp
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/read_ptr_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[3].u_entry/o_c0_i_59__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[2].u_entry/Q[1].  Did not re-place instance design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[2].u_entry/dout_reg[1]
INFO: [Physopt 32-702] Processed net design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[1].u_ib_row/genblk1[2].u_entry/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.834 | TNS=-430.710 |
Phase 4 Critical Path Optimization | Checksum: 5a1549fb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2339.914 ; gain = 17.918
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2339.914 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.834 | TNS=-430.710 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.235  |         16.866  |           11  |              0  |                    47  |           0  |           2  |  00:00:12  |
|  Total          |          0.235  |         16.866  |           11  |              0  |                    47  |           0  |           3  |  00:00:12  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2339.914 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 16fa6141c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2339.914 ; gain = 17.918
INFO: [Common 17-83] Releasing license: Implementation
407 Infos, 38 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 2339.914 ; gain = 17.918
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2339.914 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2339.914 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	design_1_i/e203_axi_0/inst/IOBUF_jtag_TCK/IBUF (IBUF.O) is locked to IOB_X0Y102
	design_1_i/e203_axi_0/inst/dut_io_pads_jtag_TCK_i_ival_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y4
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6a3eb002 ConstDB: 0 ShapeSum: bb863d88 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13b858121

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2570.715 ; gain = 230.801
Post Restoration Checksum: NetGraph: 5b5f1b5f NumContArr: e02665c2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13b858121

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2570.715 ; gain = 230.801

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13b858121

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.992 ; gain = 233.078

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13b858121

Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2572.992 ; gain = 233.078
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 169dca12f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2625.898 ; gain = 285.984
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.884 | TNS=-425.178| WHS=-1.008 | THS=-2497.844|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 145dd7a1c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2737.227 ; gain = 397.312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.884 | TNS=-398.956| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 203e910b7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2737.227 ; gain = 397.312
Phase 2 Router Initialization | Checksum: 214136b27

Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2737.227 ; gain = 397.312

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0317514 %
  Global Horizontal Routing Utilization  = 0.0271885 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30495
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 30461
  Number of Partially Routed Nets     = 34
  Number of Node Overlaps             = 95


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 214136b27

Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2737.227 ; gain = 397.312
Phase 3 Initial Routing | Checksum: 21ca7157c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 2762.410 ; gain = 422.496

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5085
 Number of Nodes with overlaps = 635
 Number of Nodes with overlaps = 268
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.093 | TNS=-1088.248| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c07ed2af

Time (s): cpu = 00:00:39 ; elapsed = 00:01:34 . Memory (MB): peak = 2802.188 ; gain = 462.273

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 779
 Number of Nodes with overlaps = 262
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.065 | TNS=-1095.258| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e85636f8

Time (s): cpu = 00:00:41 ; elapsed = 00:01:41 . Memory (MB): peak = 2802.188 ; gain = 462.273

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 522
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.162 | TNS=-1105.237| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 65e811c3

Time (s): cpu = 00:00:42 ; elapsed = 00:01:45 . Memory (MB): peak = 2802.188 ; gain = 462.273
Phase 4 Rip-up And Reroute | Checksum: 65e811c3

Time (s): cpu = 00:00:42 ; elapsed = 00:01:45 . Memory (MB): peak = 2802.188 ; gain = 462.273

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 8d3ac9bf

Time (s): cpu = 00:00:43 ; elapsed = 00:01:46 . Memory (MB): peak = 2802.188 ; gain = 462.273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.976 | TNS=-1023.933| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1088b997b

Time (s): cpu = 00:00:43 ; elapsed = 00:01:47 . Memory (MB): peak = 2802.188 ; gain = 462.273

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1088b997b

Time (s): cpu = 00:00:43 ; elapsed = 00:01:47 . Memory (MB): peak = 2802.188 ; gain = 462.273
Phase 5 Delay and Skew Optimization | Checksum: 1088b997b

Time (s): cpu = 00:00:43 ; elapsed = 00:01:47 . Memory (MB): peak = 2802.188 ; gain = 462.273

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e8fe4cd1

Time (s): cpu = 00:00:43 ; elapsed = 00:01:48 . Memory (MB): peak = 2802.188 ; gain = 462.273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.975 | TNS=-972.457| WHS=-0.278 | THS=-4.892 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 2749c179b

Time (s): cpu = 00:00:44 ; elapsed = 00:01:50 . Memory (MB): peak = 2802.188 ; gain = 462.273
Phase 6.1 Hold Fix Iter | Checksum: 2749c179b

Time (s): cpu = 00:00:44 ; elapsed = 00:01:50 . Memory (MB): peak = 2802.188 ; gain = 462.273

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.975 | TNS=-972.457| WHS=0.050  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1fb8e86df

Time (s): cpu = 00:00:45 ; elapsed = 00:01:52 . Memory (MB): peak = 2802.188 ; gain = 462.273
Phase 6 Post Hold Fix | Checksum: 19cb03087

Time (s): cpu = 00:00:45 ; elapsed = 00:01:52 . Memory (MB): peak = 2802.188 ; gain = 462.273

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.35549 %
  Global Horizontal Routing Utilization  = 2.68993 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y140 -> INT_L_X34Y140
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 26ecdccea

Time (s): cpu = 00:00:45 ; elapsed = 00:01:52 . Memory (MB): peak = 2802.188 ; gain = 462.273

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26ecdccea

Time (s): cpu = 00:00:45 ; elapsed = 00:01:52 . Memory (MB): peak = 2802.188 ; gain = 462.273

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2563b61bd

Time (s): cpu = 00:00:45 ; elapsed = 00:01:54 . Memory (MB): peak = 2802.188 ; gain = 462.273

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.975 | TNS=-972.457| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2563b61bd

Time (s): cpu = 00:00:45 ; elapsed = 00:01:54 . Memory (MB): peak = 2802.188 ; gain = 462.273
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:01:54 . Memory (MB): peak = 2802.188 ; gain = 462.273

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
428 Infos, 40 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:58 . Memory (MB): peak = 2802.188 ; gain = 462.273
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2802.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2802.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2802.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/BaiduSyncdisk/course/Software_Hardware_Co-Design/E203_CNN_Genesys2/e203_cnn_soc_genesys2/e203_cnn_soc/e203_cnn_soc.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2802.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUPE2_inst
INFO: [Power 33-23] Power model is not available for pullup_TCK
INFO: [Power 33-23] Power model is not available for pullup_TDI
INFO: [Power 33-23] Power model is not available for pullup_TMS
INFO: [Power 33-23] Power model is not available for qspi0_pullup[0]
INFO: [Power 33-23] Power model is not available for qspi0_pullup[1]
INFO: [Power 33-23] Power model is not available for qspi0_pullup[2]
INFO: [Power 33-23] Power model is not available for qspi0_pullup[3]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
448 Infos, 41 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2802.188 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer design_1_i/e203_axi_0/inst/IOBUF_jtag_TDO/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__1 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__1 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__1 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__1 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0__0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0__1 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__0 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__1 input design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__1 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__1 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__1 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__1 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0__0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0__1 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__0 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__1 output design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__1 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[1].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__1 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__1 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__1 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0__0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0__1 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__0 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__1 multiplier stage design_1_i/conv_axi_v2_0/inst/conv_axi_v2_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1] is a gated clock net sourced by a combinational pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/mem[1].non_last.mem_r_reg_0_0_i_1/O, cell design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/mem[1].non_last.mem_r_reg_0_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_0 is a gated clock net sourced by a combinational pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/enb_reg_i_2__4/O, cell design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/enb_reg_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_1 is a gated clock net sourced by a combinational pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/mem[1].non_last.mem_r_reg_0_0_i_1__0/O, cell design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/mem[1].non_last.mem_r_reg_0_0_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_2 is a gated clock net sourced by a combinational pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/enb_reg_i_2__5/O, cell design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/enb_reg_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_6 is a gated clock net sourced by a combinational pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__2/O, cell design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_7 is a gated clock net sourced by a combinational pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/enb_reg_i_1__7/O, cell design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/enb_reg_i_1__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_biu is a gated clock net sourced by a combinational pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__107/O, cell design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__107. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_lsu is a gated clock net sourced by a combinational pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__108/O, cell design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__108. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_dtcm is a gated clock net sourced by a combinational pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__105/O, cell design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__105. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_itcm is a gated clock net sourced by a combinational pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__106/O, cell design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__106. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk1_sync_r_reg[1] is a gated clock net sourced by a combinational pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/enb_reg_i_2__2/O, cell design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/enb_reg_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clkout1_buf_0 is a gated clock net sourced by a combinational pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk0_sync_r[2]_i_1/O, cell design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk0_sync_r[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/enb_reg_0 is a gated clock net sourced by a combinational pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/enb_reg_i_1/O, cell design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/enb_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/E[0] is a gated clock net sourced by a combinational pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[7]_i_2/O, cell design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/fifo_tx_data_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/mem[1].non_last.mem_r_reg_0_0_i_1 is driving clock pin of 30 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_2, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_3, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2... and (the first 15 of 30 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/mem[1].non_last.mem_r_reg_0_0_i_1__0 is driving clock pin of 29 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_1, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_0, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_1, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_0, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_4_1, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_0, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_5_1, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_0, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_6_1, design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_itcm_ram/u_e203_itcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_7_0... and (the first 15 of 29 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__105 is driving clock pin of 55 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_dtcm_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[10], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[20], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[21], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[22]... and (the first 15 of 55 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__106 is driving clock pin of 63 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/ifu_holdup_dffl/qout_r_reg[0], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_lsu2itcm_n2w/fifo_dp_1.u_sirv_gnrl_n2w_fifo/dp_gt_0.dat_dfflr/qout_r_reg[0], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_itcm_icb_lsu2itcm_n2w/fifo_dp_1.u_sirv_gnrl_n2w_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[10], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[15], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[16], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[17], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[18], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[19], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]... and (the first 15 of 63 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__107 is driving clock pin of 116 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[0], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[1], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[2], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[3], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[4], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.dat_dfflr/qout_r_reg[5], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/outs_cnt_dfflr/qout_r_reg[0], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[0], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[10], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[11], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[12], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[13], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[14]... and (the first 15 of 116 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__108 is driving clock pin of 79 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[0], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[10], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[11], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[12], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[13], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[14], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[15], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[16], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[17], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[18], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[19], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[1], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[20], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[21], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/excl_addr_dffl/qout_r_reg[22]... and (the first 15 of 79 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__2 is driving clock pin of 171 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_op_reg[0], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_op_reg[1], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_op_reg[2], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[0], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[10], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[11], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[12], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[13], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[14], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[15], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[1], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[2], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[3], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[4], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_comp_ch0/r_comp_reg[5]... and (the first 15 of 171 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk0_sync_r[2]_i_1 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0], design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[1], and design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[2]
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_biu_icb_arbt/arbt_num_gt_1_gen.dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_biu/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_rsp_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_prdt_sft1_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/part_remd_sft1_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_nice/u_nice_itag_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_dfflrs/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.alc_ptr_flg_dfflrs/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_flg_dfflrs/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[0].vld_dfflrs/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0 has an input control pin design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0/ADDRARDADDR[14] (net: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_0_0_1[13]) which is driven by a register (design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/oitf_entries[1].vld_dfflrs/qout_r_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 45 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 25 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 119 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 3342.215 ; gain = 540.027
INFO: [Common 17-206] Exiting Vivado at Tue May  7 09:36:22 2024...
