#include "intel_vvp_wbc.h"
#include "intel_vvp_wbc_regs.h"


int intel_vvp_wbc_init(intel_vvp_wbc_instance* instance, intel_vvp_core_base base)
{
    int init_ret;
    uint8_t regmap_version;

    if (instance == NULL) return kIntelVvpCoreInstanceErr;

    init_ret = intel_vvp_core_init(&(instance->core_instance), base, INTEL_VVP_WBC_PRODUCT_ID);

    if (kIntelVvpCoreOk == init_ret)
    {
        regmap_version = intel_vvp_core_get_register_map_version(instance);
        if ((regmap_version < INTEL_VVP_WBC_MIN_SUPPORTED_REGMAP_VERSION) || (regmap_version > INTEL_VVP_WBC_MAX_SUPPORTED_REGMAP_VERSION))
        {
            init_ret = kIntelVvpWbcRegMapVersionErr;
        }
    }
    if (kIntelVvpCoreOk == init_ret)
    {
        // Parameters
        instance->lite_mode                = (0 != INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_LITE_MODE_REG));
        instance->debug_enabled            = (0 != INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_DEBUG_ENABLED_REG));
        instance->bps_in                   = (uint8_t)INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_BPS_IN_REG);
        instance->bps_out                  = (uint8_t)INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_BPS_OUT_REG);
        instance->num_color_in             = (uint8_t)INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_NUM_COLOR_IN_REG);
        instance->num_color_out            = (uint8_t)INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_NUM_COLOR_OUT_REG);
        instance->pip                      = (uint8_t)INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_PIP_REG);
        instance->max_width                = (uint32_t)INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_MAX_WIDTH_REG);
        instance->max_height               = (uint32_t)INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_MAX_HEIGHT_REG);
        // Internal states
        instance->settings_reg             = (uint32_t)1; // Start as bypass=1, everything else 0.
        // Write 1 to the settings register, so we start out in a consistent state between cached
        // instance->settings_reg and the real register on the IP instance.
        INTEL_VVP_WBC_REG_IOWR(instance, INTEL_VVP_WBC_SETTINGS_REG, instance->settings_reg);
    }

    return init_ret;
}

bool intel_vvp_wbc_get_lite_mode(intel_vvp_wbc_instance* instance)
{
    if (instance == NULL) return false;

    return instance->lite_mode;
}

bool intel_vvp_wbc_get_debug_enabled(intel_vvp_wbc_instance* instance)
{
    if (instance == NULL) return false;

    return instance->debug_enabled;
}

uint8_t intel_vvp_wbc_get_bits_per_sample_in(intel_vvp_wbc_instance* instance)
{
    if (instance == NULL) return 0;

    return instance->bps_in;
}

uint8_t intel_vvp_wbc_get_bits_per_sample_out(intel_vvp_wbc_instance* instance)
{
    if (instance == NULL) return 0;

    return instance->bps_out;
}

uint8_t intel_vvp_wbc_get_num_color_planes_in(intel_vvp_wbc_instance* instance)
{
    if (instance == NULL) return 0;

    return instance->num_color_in;
}

uint8_t intel_vvp_wbc_get_num_color_planes_out(intel_vvp_wbc_instance* instance)
{
    if (instance == NULL) return 0;

    return instance->num_color_out;
}

uint8_t intel_vvp_wbc_get_pixels_in_parallel(intel_vvp_wbc_instance* instance)
{
    if (instance == NULL) return 0;

    return instance->pip;
}

uint32_t intel_vvp_wbc_get_max_width(intel_vvp_wbc_instance* instance)
{
    if (instance == NULL) return 0;

    return instance->max_width;
}

uint32_t intel_vvp_wbc_get_max_height(intel_vvp_wbc_instance* instance)
{
    if (instance == NULL) return 0;

    return instance->max_height;
}

bool intel_vvp_wbc_is_running(intel_vvp_wbc_instance* instance)
{
    uint32_t reg;

    if (instance == NULL) return false;

    reg = INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_STATUS_REG);
    return INTEL_VVP_WBC_GET_FLAG(reg, STATUS_RUNNING);
}

bool intel_vvp_wbc_commit_is_pending(intel_vvp_wbc_instance* instance)
{
    uint32_t reg;

    if (instance == NULL) return false;

    reg = INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_STATUS_REG);
    return INTEL_VVP_WBC_GET_FLAG(reg, STATUS_COMMIT_PENDING);
}

uint32_t intel_vvp_wbc_get_status(intel_vvp_wbc_instance* instance)
{
    if (instance == NULL) return 0xFFFFFFFF;

    return INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_STATUS_REG);
}

int intel_vvp_wbc_get_frame_stats(intel_vvp_wbc_instance* instance, uint32_t* stats_out)
{
    if (instance == NULL) return kIntelVvpCoreInstanceErr;
    if (stats_out == NULL) return kIntelVvpWbcPointerErr;

    *stats_out = INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_FRAME_STATS_REG);

    return kIntelVvpCoreOk;
}

int intel_vvp_wbc_commit(intel_vvp_wbc_instance* instance)
{
    if (instance == NULL) return kIntelVvpCoreInstanceErr;
    if (intel_vvp_wbc_commit_is_pending(instance)) return kIntelVvpWbcCommitPendingErr;

    INTEL_VVP_WBC_REG_IOWR(instance, INTEL_VVP_WBC_COMMIT_REG, 1);

    return kIntelVvpCoreOk;
}

bool intel_vvp_wbc_get_bypass(intel_vvp_wbc_instance* instance)
{
    if (instance == NULL) return false;

    return INTEL_VVP_WBC_GET_FLAG(instance->settings_reg, SETTINGS_BYPASS);
}

int intel_vvp_wbc_set_bypass(intel_vvp_wbc_instance* instance, bool bypass)
{
    if (instance == NULL) return kIntelVvpCoreInstanceErr;
    if (intel_vvp_wbc_commit_is_pending(instance)) return kIntelVvpWbcCommitPendingErr;

    if (bypass) {
        INTEL_VVP_WBC_SET_FLAG(instance->settings_reg, SETTINGS_BYPASS);
    } else {
        INTEL_VVP_WBC_CLEAR_FLAG(instance->settings_reg, SETTINGS_BYPASS);
    }
    INTEL_VVP_WBC_REG_IOWR(instance, INTEL_VVP_WBC_SETTINGS_REG, instance->settings_reg);

    return kIntelVvpCoreOk;
}

uint8_t intel_vvp_wbc_get_cfa_phase(intel_vvp_wbc_instance* instance)
{
    if (instance == NULL) return 0xFF;

    return INTEL_VVP_WBC_READ_FIELD(instance->settings_reg, SETTINGS_CFA_PHASE);
}

int intel_vvp_wbc_set_cfa_phase(intel_vvp_wbc_instance* instance, uint8_t cfa_phase)
{
    if (instance == NULL) return kIntelVvpCoreInstanceErr;
    if (cfa_phase > 3) return kIntelVvpWbcValueErr;
    if (intel_vvp_wbc_commit_is_pending(instance)) return kIntelVvpWbcCommitPendingErr;

    INTEL_VVP_WBC_WRITE_FIELD(instance->settings_reg, cfa_phase, SETTINGS_CFA_PHASE);
    INTEL_VVP_WBC_REG_IOWR(instance, INTEL_VVP_WBC_SETTINGS_REG, instance->settings_reg);
    return kIntelVvpCoreOk;
}

uint32_t intel_vvp_wbc_get_cfa_00_color_scaler(intel_vvp_wbc_instance *instance)
{
    uint32_t reg;

    if (instance == NULL || !instance->debug_enabled) return INTEL_VVP_WBC_COLOR_SCALER_MAX;

    reg = INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_CFA_00_COLOR_REG);
    return INTEL_VVP_WBC_READ_FIELD(reg, CFA_00_COLOR_SCALER);
}

int intel_vvp_wbc_set_cfa_00_color_scaler(intel_vvp_wbc_instance *instance, uint32_t scaler)
{
    if (instance == NULL) return kIntelVvpCoreInstanceErr;
    if (scaler > INTEL_VVP_WBC_COLOR_SCALER_MAX) return kIntelVvpWbcValueErr;
    if (intel_vvp_wbc_commit_is_pending(instance)) return kIntelVvpWbcCommitPendingErr;

    INTEL_VVP_WBC_REG_IOWR(instance, INTEL_VVP_WBC_CFA_00_COLOR_REG, scaler);

    return kIntelVvpCoreOk;
}

uint32_t intel_vvp_wbc_get_cfa_01_color_scaler(intel_vvp_wbc_instance *instance)
{
    uint32_t reg;

    if (instance == NULL || !instance->debug_enabled) return INTEL_VVP_WBC_COLOR_SCALER_MAX;

    reg = INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_CFA_01_COLOR_REG);
    return INTEL_VVP_WBC_READ_FIELD(reg, CFA_01_COLOR_SCALER);
}

int intel_vvp_wbc_set_cfa_01_color_scaler(intel_vvp_wbc_instance *instance, uint32_t scaler)
{
    if (instance == NULL) return kIntelVvpCoreInstanceErr;
    if (scaler > INTEL_VVP_WBC_COLOR_SCALER_MAX) return kIntelVvpWbcValueErr;
    if (intel_vvp_wbc_commit_is_pending(instance)) return kIntelVvpWbcCommitPendingErr;

    INTEL_VVP_WBC_REG_IOWR(instance, INTEL_VVP_WBC_CFA_01_COLOR_REG, scaler);

    return kIntelVvpCoreOk;
}

uint32_t intel_vvp_wbc_get_cfa_10_color_scaler(intel_vvp_wbc_instance *instance)
{
    uint32_t reg;

    if (instance == NULL || !instance->debug_enabled) return INTEL_VVP_WBC_COLOR_SCALER_MAX;

    reg = INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_CFA_10_COLOR_REG);
    return INTEL_VVP_WBC_READ_FIELD(reg, CFA_10_COLOR_SCALER);
}

int intel_vvp_wbc_set_cfa_10_color_scaler(intel_vvp_wbc_instance *instance, uint32_t scaler)
{
    if (instance == NULL) return kIntelVvpCoreInstanceErr;
    if (scaler > INTEL_VVP_WBC_COLOR_SCALER_MAX) return kIntelVvpWbcValueErr;
    if (intel_vvp_wbc_commit_is_pending(instance)) return kIntelVvpWbcCommitPendingErr;

    INTEL_VVP_WBC_REG_IOWR(instance, INTEL_VVP_WBC_CFA_10_COLOR_REG, scaler);

    return kIntelVvpCoreOk;
}

uint32_t intel_vvp_wbc_get_cfa_11_color_scaler(intel_vvp_wbc_instance *instance)
{
    uint32_t reg;

    if (instance == NULL || !instance->debug_enabled) return INTEL_VVP_WBC_COLOR_SCALER_MAX;

    reg = INTEL_VVP_WBC_REG_IORD(instance, INTEL_VVP_WBC_CFA_11_COLOR_REG);
    return INTEL_VVP_WBC_READ_FIELD(reg, CFA_11_COLOR_SCALER);
}

int intel_vvp_wbc_set_cfa_11_color_scaler(intel_vvp_wbc_instance *instance, uint32_t scaler)
{
    if (instance == NULL) return kIntelVvpCoreInstanceErr;
    if (scaler > INTEL_VVP_WBC_COLOR_SCALER_MAX) return kIntelVvpWbcValueErr;
    if (intel_vvp_wbc_commit_is_pending(instance)) return kIntelVvpWbcCommitPendingErr;

    INTEL_VVP_WBC_REG_IOWR(instance, INTEL_VVP_WBC_CFA_11_COLOR_REG, scaler);

    return kIntelVvpCoreOk;
}
