
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -295.64

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.65

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.65

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.55   17.88   35.98   35.98 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.88    0.01   35.99 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.64    8.88    7.31   43.30 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.88    0.01   43.31 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.31   data arrival time
-----------------------------------------------------------------------------
                                 34.93   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.75   29.63   42.68   42.68 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.63    0.10   42.78 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.75   76.42   68.85  111.62 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.42    0.09  111.71 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.07   18.79   42.31  154.02 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.79    0.01  154.03 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.68    8.73   21.79  175.82 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.73    0.00  175.83 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.73   11.46   20.05  195.88 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.47    0.17  196.05 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.18   20.30  216.35 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.18    0.05  216.40 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.00   24.09  240.49 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.00    0.01  240.50 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.83    9.10   28.15  268.64 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.10    0.01  268.65 ^ resp_msg[13] (out)
                                268.65   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.65   data arrival time
-----------------------------------------------------------------------------
                                -20.65   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.75   29.63   42.68   42.68 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.63    0.10   42.78 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.75   76.42   68.85  111.62 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.42    0.09  111.71 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.07   18.79   42.31  154.02 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.79    0.01  154.03 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.68    8.73   21.79  175.82 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.73    0.00  175.83 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.73   11.46   20.05  195.88 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.47    0.17  196.05 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.54   16.18   20.30  216.35 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.18    0.05  216.40 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.00   24.09  240.49 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.00    0.01  240.50 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.83    9.10   28.15  268.64 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.10    0.01  268.65 ^ resp_msg[13] (out)
                                268.65   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.65   data arrival time
-----------------------------------------------------------------------------
                                -20.65   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.80445861816406

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7181

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.585525512695312

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8067

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.68   42.68 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  68.94  111.62 v _568_/SN (HAxp5_ASAP7_75t_R)
  42.40  154.02 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.64  184.66 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.42  207.08 v _369_/Y (OA21x2_ASAP7_75t_R)
  15.80  222.88 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.88  249.76 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.26  276.02 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.47  286.49 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.62  312.11 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  312.12 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.12   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.89  299.11   library setup time
         299.11   data required time
---------------------------------------------------------
         299.11   data required time
        -312.12   data arrival time
---------------------------------------------------------
         -13.01   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  35.98   35.98 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.33   43.30 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.31 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.31   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.31   data arrival time
---------------------------------------------------------
          34.93   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.6506

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.6506

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.686787

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.32e-05   5.34e-09   2.34e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.2%      31.8%       0.0%
