#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Oct 13 16:23:35 2019
# Process ID: 6948
# Current directory: F:/FPGA_Contest/PPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5280 F:\FPGA_Contest\PPS\PPS.xpr
# Log file: F:/FPGA_Contest/PPS/vivado.log
# Journal file: F:/FPGA_Contest/PPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA_Contest/PPS/PPS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado.2017/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 693.285 ; gain = 65.496
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 16:27:35 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 16:28:32 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 16:30:04 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 16:31:50 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 16:34:22 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 16:36:14 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 16:37:02 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 16:39:59 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun Oct 13 16:40:55 2019] Launched synth_1...
Run output will be captured here: F:/FPGA_Contest/PPS/PPS.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/FPGA_Contest/PPS/PPS.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado.2017/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'F:/FPGA_Contest/PPS/PPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'pps_out2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/FPGA_Contest/PPS/PPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pps_out2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/PPS/PPS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/PPS/PPS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/PPS/PPS.srcs/sources_1/new/PPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PPS_out_1hz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/PPS/PPS.srcs/sources_1/new/pps_adjust_phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pps_adjust_phase
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/FPGA_Contest/PPS/PPS.srcs/sources_1/new/pps_out2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pps_out2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/FPGA_Contest/PPS/PPS.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado.2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 9bf323d97ce64b3c87a7e4739716b800 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pps_out2_behav xil_defaultlib.pps_out2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PPS_out_1hz
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.pps_adjust_phase
Compiling module xil_defaultlib.pps_out2
Compiling module xil_defaultlib.glbl
Built simulation snapshot pps_out2_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/FPGA_Contest/PPS/PPS.sim/sim_1/behav/xsim/xsim.dir/pps_out2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/FPGA_Contest/PPS/PPS.sim/sim_1/behav/xsim/xsim.dir/pps_out2_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Oct 13 16:43:35 2019. For additional details about this file, please refer to the WebTalk help file at E:/vivado.2017/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 52.918 ; gain = 1.285
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 13 16:43:35 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 763.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/FPGA_Contest/PPS/PPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pps_out2_behav -key {Behavioral:sim_1:Functional:pps_out2} -tclbatch {pps_out2.tcl} -view {F:/FPGA_Contest/PPS/pps_yes_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config F:/FPGA_Contest/PPS/pps_yes_behav2.wcfg
WARNING: Simulation object /pps_tb/pps_out was not found in the design.
WARNING: Simulation object /pps_tb/CLK was not found in the design.
WARNING: Simulation object /pps_tb/clk_400M was not found in the design.
WARNING: Simulation object /pps_tb/locked was not found in the design.
WARNING: Simulation object /pps_tb/pps_modified was not found in the design.
WARNING: Simulation object /pps_tb/pps_adjust_test/cnt was not found in the design.
WARNING: Simulation object /pps_tb/pps_adjust_test/present_pos was not found in the design.
WARNING: Simulation object /pps_tb/pps_adjust_test/next_pos was not found in the design.
WARNING: Simulation object /pps_tb/pps_adjust_test/flag_T_w was not found in the design.
WARNING: Simulation object /pps_tb/pps_adjust_test/flag_H_w was not found in the design.
WARNING: Simulation object /pps_tb/pps_adjust_test/memory_H was not found in the design.
WARNING: Simulation object /pps_tb/pps_adjust_test/memory_T was not found in the design.
WARNING: Simulation object /pps_tb/pps_adjust_test/out_index was not found in the design.
WARNING: Simulation object /pps_tb/pps_adjust_test/index_H_cnt was not found in the design.
WARNING: Simulation object /pps_tb/pps_adjust_test/index_T_cnt was not found in the design.
WARNING: Simulation object /pps_tb/pps_adjust_test/cnt_H was not found in the design.
WARNING: Simulation object /pps_tb/pps_adjust_test/cnt_T was not found in the design.
WARNING: Simulation object /pps_tb/pps_adjust_test/H_buff was not found in the design.
WARNING: Simulation object /pps_tb/pps_adjust_test/T_buff was not found in the design.
source pps_out2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pps_out2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 776.117 ; gain = 12.387
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 800.820 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 13 16:54:37 2019...
