/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [15:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [4:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire [9:0] celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [21:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [34:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_52z = celloutsig_0_24z[5] | celloutsig_0_7z;
  assign celloutsig_0_16z = celloutsig_0_0z | celloutsig_0_1z;
  assign celloutsig_0_18z = celloutsig_0_16z ^ celloutsig_0_3z[2];
  assign celloutsig_0_55z = ~(celloutsig_0_28z[0] ^ in_data[65]);
  assign celloutsig_1_1z = ~(in_data[102] ^ celloutsig_1_0z);
  assign celloutsig_0_5z = ~(celloutsig_0_3z[1] ^ celloutsig_0_1z);
  assign celloutsig_1_19z = ~(celloutsig_1_12z[0] ^ celloutsig_1_12z[17]);
  assign celloutsig_0_11z = ~(celloutsig_0_2z[2] ^ celloutsig_0_7z);
  assign celloutsig_0_12z = ~(celloutsig_0_7z ^ in_data[85]);
  assign celloutsig_0_20z = ~(celloutsig_0_9z ^ celloutsig_0_15z);
  assign celloutsig_0_56z = { celloutsig_0_8z[9:7], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_23z } & { celloutsig_0_8z[0], celloutsig_0_52z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_24z };
  assign celloutsig_0_24z = { in_data[23:19], celloutsig_0_9z } & { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_8z[15:8], celloutsig_0_23z } == { celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[54:39] && in_data[62:47];
  assign celloutsig_1_0z = ! in_data[110:102];
  assign celloutsig_0_7z = { in_data[91:90], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z } || { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z[12:11], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z } < { celloutsig_1_3z[4:1], 1'h1 };
  assign celloutsig_1_18z = celloutsig_1_8z[3:1] < in_data[118:116];
  assign celloutsig_0_14z = in_data[95:92] < celloutsig_0_13z[14:11];
  assign celloutsig_0_15z = { celloutsig_0_13z[9:3], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z } < { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_3z = { in_data[58:54], celloutsig_0_0z } * in_data[77:72];
  assign celloutsig_1_8z = { celloutsig_1_2z[7:1], 1'h1 } * in_data[117:110];
  assign celloutsig_0_8z = { celloutsig_0_6z[8:2], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_5z } * { celloutsig_0_6z[7:2], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_13z = { celloutsig_0_8z[16:2], celloutsig_0_12z } * { in_data[36:34], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_0_9z = celloutsig_0_8z[15:12] != celloutsig_0_8z[13:10];
  assign celloutsig_1_10z = - celloutsig_1_2z[5:2];
  assign celloutsig_0_10z = | { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[36:32] <<< in_data[68:64];
  assign celloutsig_0_28z = { celloutsig_0_3z[2:1], celloutsig_0_14z } <<< { celloutsig_0_13z[6], celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_0_6z = { in_data[68], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z } ^ { celloutsig_0_3z[2:0], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_5z = ~((celloutsig_1_2z[2] & celloutsig_1_3z[1]) | 1'h1);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[53]) | in_data[21]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_23z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_23z = { celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_0_4z = ~((in_data[5] & celloutsig_0_3z[0]) | (celloutsig_0_3z[0] & in_data[66]));
  assign celloutsig_1_7z = ~((celloutsig_1_5z & celloutsig_1_6z[2]) | (in_data[123] & 1'h1));
  assign { celloutsig_1_2z[1], celloutsig_1_2z[7:2] } = { celloutsig_1_1z, in_data[145:140] } ~^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z[5:1] = in_data[106:102] | celloutsig_1_2z[5:1];
  assign { celloutsig_1_4z[6:2], celloutsig_1_4z[0] } = { in_data[150:146], in_data[144] } | { celloutsig_1_3z[5:1], celloutsig_1_1z };
  assign { celloutsig_1_6z[0], celloutsig_1_6z[12:8], celloutsig_1_6z[6:2] } = { celloutsig_1_5z, in_data[183:179], in_data[177:173] } | { celloutsig_1_4z[0], celloutsig_1_4z[6:2], celloutsig_1_4z[6:2] };
  assign { celloutsig_1_11z[7], celloutsig_1_11z[5:1] } = { celloutsig_1_6z[8], celloutsig_1_6z[6:2] } & { celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_1z };
  assign { celloutsig_1_12z[23], celloutsig_1_12z[34:31], celloutsig_1_12z[29:25], celloutsig_1_12z[6:2], celloutsig_1_12z[0], celloutsig_1_12z[22:17], celloutsig_1_12z[7], celloutsig_1_12z[8], celloutsig_1_12z[16:11] } = { celloutsig_1_6z[0], celloutsig_1_6z[11:8], celloutsig_1_6z[6:2], celloutsig_1_4z[6:2], celloutsig_1_4z[0], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z[7:2] } ^ { celloutsig_1_8z[7], celloutsig_1_6z[3:2], celloutsig_1_7z, celloutsig_1_8z[7], celloutsig_1_8z[5:1], celloutsig_1_11z[5:1], celloutsig_1_0z, celloutsig_1_8z[6:1], celloutsig_1_7z, celloutsig_1_11z[7], celloutsig_1_8z[0], celloutsig_1_4z[6:2] };
  assign { celloutsig_1_11z[6], celloutsig_1_11z[0] } = { celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_2z[0] = 1'h1;
  assign celloutsig_1_3z[0] = 1'h1;
  assign celloutsig_1_4z[1] = 1'h1;
  assign { celloutsig_1_6z[7], celloutsig_1_6z[1] } = 2'h3;
  assign { out_data[128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
