{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 06 15:39:37 2012 " "Info: Processing started: Wed Jun 06 15:39:37 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Info: Found entity 1: UC" {  } { { "UC.bdf" "" { Schematic "G:/Projeto2/UC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BCD.v(397) " "Warning (10273): Verilog HDL warning at BCD.v(397): extended using \"x\" or \"z\"" {  } { { "BCD.v" "" { Text "G:/Projeto2/BCD.v" 397 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BCD.v(398) " "Warning (10273): Verilog HDL warning at BCD.v(398): extended using \"x\" or \"z\"" {  } { { "BCD.v" "" { Text "G:/Projeto2/BCD.v" 398 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Info: Found entity 1: BCD" {  } { { "BCD.v" "" { Text "G:/Projeto2/BCD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC2 " "Info: Found entity 1: UC2" {  } { { "UC2.bdf" "" { Schematic "G:/Projeto2/UC2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registrador.v(11) " "Warning (10268): Verilog HDL information at registrador.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Info: Found entity 1: registrador" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "RegistradorTxTz.v " "Warning: Can't analyze file -- file RegistradorTxTz.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testedobcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testedobcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testedobcd " "Info: Found entity 1: testedobcd" {  } { { "testedobcd.bdf" "" { Schematic "G:/Projeto2/testedobcd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeregistradorx.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testeregistradorx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testeregistradorx " "Info: Found entity 1: testeregistradorx" {  } { { "testeregistradorx.bdf" "" { Schematic "G:/Projeto2/testeregistradorx.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeula.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file testeula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testeULA " "Info: Found entity 1: testeULA" {  } { { "testeULA.bdf" "" { Schematic "G:/Projeto2/testeULA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BCDecode.v(397) " "Warning (10273): Verilog HDL warning at BCDecode.v(397): extended using \"x\" or \"z\"" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 397 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "BCDecode.v(398) " "Warning (10273): Verilog HDL warning at BCDecode.v(398): extended using \"x\" or \"z\"" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 398 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdecode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcdecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDecode " "Info: Found entity 1: BCDecode" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file projeto2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Projeto2 " "Info: Found entity 1: Projeto2" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidade_de_controle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Unidade_de_Controle " "Info: Found entity 1: Unidade_de_Controle" {  } { { "Unidade_de_Controle.bdf" "" { Schematic "G:/Projeto2/Unidade_de_Controle.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projeto2 " "Info: Elaborating entity \"Projeto2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "unidade3\[7..0\] unidade " "Warning: Bus \"unidade3\[7..0\]\" found using same base name as \"unidade\", which might lead to a name conflict." {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } { 0 976 1152 16 "unidade3\[7..0\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "dezena4\[7..0\] dezena " "Warning: Bus \"dezena4\[7..0\]\" found using same base name as \"dezena\", which might lead to a name conflict." {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } { 16 976 1152 32 "dezena4\[7..0\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "dezena5\[7..0\] dezena " "Warning: Bus \"dezena5\[7..0\]\" found using same base name as \"dezena\", which might lead to a name conflict." {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } { 600 1048 1064 776 "dezena5\[7..0\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "unidade6\[7..0\] unidade " "Warning: Bus \"unidade6\[7..0\]\" found using same base name as \"unidade\", which might lead to a name conflict." {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } { 600 1032 1048 776 "unidade6\[7..0\]" "" } } } }  } 0 0 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "dezena " "Warning: Converted elements in bus name \"dezena\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dezena\[7..0\] dezena7..0 " "Warning: Converted element name(s) from \"dezena\[7..0\]\" to \"dezena7..0\"" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 24 416 592 40 "dezena\[7..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 24 416 592 40 "dezena\[7..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "dezena4 " "Warning: Converted elements in bus name \"dezena4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dezena4\[7..0\] dezena47..0 " "Warning: Converted element name(s) from \"dezena4\[7..0\]\" to \"dezena47..0\"" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 16 976 1152 32 "dezena4\[7..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 16 976 1152 32 "dezena4\[7..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "dezena5 " "Warning: Converted elements in bus name \"dezena5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "dezena5\[7..0\] dezena57..0 " "Warning: Converted element name(s) from \"dezena5\[7..0\]\" to \"dezena57..0\"" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 600 1048 1064 776 "dezena5\[7..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 600 1048 1064 776 "dezena5\[7..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "unidade " "Warning: Converted elements in bus name \"unidade\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "unidade\[7..0\] unidade7..0 " "Warning: Converted element name(s) from \"unidade\[7..0\]\" to \"unidade7..0\"" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 0 416 592 16 "unidade\[7..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 0 416 592 16 "unidade\[7..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "unidade3 " "Warning: Converted elements in bus name \"unidade3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "unidade3\[7..0\] unidade37..0 " "Warning: Converted element name(s) from \"unidade3\[7..0\]\" to \"unidade37..0\"" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 0 976 1152 16 "unidade3\[7..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 0 976 1152 16 "unidade3\[7..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "unidade6 " "Warning: Converted elements in bus name \"unidade6\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "unidade6\[7..0\] unidade67..0 " "Warning: Converted element name(s) from \"unidade6\[7..0\]\" to \"unidade67..0\"" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 600 1032 1048 776 "unidade6\[7..0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1}  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 600 1032 1048 776 "unidade6\[7..0\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDecode BCDecode:inst4 " "Info: Elaborating entity \"BCDecode\" for hierarchy \"BCDecode:inst4\"" {  } { { "Projeto2.bdf" "inst4" { Schematic "G:/Projeto2/Projeto2.bdf" { { 8 136 384 104 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dezenas BCDecode.v(3) " "Warning (10240): Verilog HDL Always Construct warning at BCDecode.v(3): inferring latch(es) for variable \"dezenas\", which holds its previous value in one or more paths through the always construct" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[0\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[0\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[1\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[1\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[2\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[2\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[3\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[3\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[4\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[4\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[5\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[5\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[6\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[6\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dezenas\[7\] BCDecode.v(3) " "Info (10041): Inferred latch for \"dezenas\[7\]\" at BCDecode.v(3)" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:inst " "Info: Elaborating entity \"registrador\" for hierarchy \"registrador:inst\"" {  } { { "Projeto2.bdf" "inst" { Schematic "G:/Projeto2/Projeto2.bdf" { { 192 40 136 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "registrador.v(11) " "Warning (10270): Verilog HDL Case Statement warning at registrador.v(11): incomplete case statement has no default case item" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out registrador.v(11) " "Warning (10240): Verilog HDL Always Construct warning at registrador.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] registrador.v(11) " "Info (10041): Inferred latch for \"out\[0\]\" at registrador.v(11)" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] registrador.v(11) " "Info (10041): Inferred latch for \"out\[1\]\" at registrador.v(11)" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] registrador.v(11) " "Info (10041): Inferred latch for \"out\[2\]\" at registrador.v(11)" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] registrador.v(11) " "Info (10041): Inferred latch for \"out\[3\]\" at registrador.v(11)" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] registrador.v(11) " "Info (10041): Inferred latch for \"out\[4\]\" at registrador.v(11)" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] registrador.v(11) " "Info (10041): Inferred latch for \"out\[5\]\" at registrador.v(11)" {  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2 UC2:inst9 " "Info: Elaborating entity \"UC2\" for hierarchy \"UC2:inst9\"" {  } { { "Projeto2.bdf" "inst9" { Schematic "G:/Projeto2/Projeto2.bdf" { { 496 360 552 672 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC2:inst9\|UC:inst " "Info: Elaborating entity \"UC\" for hierarchy \"UC2:inst9\|UC:inst\"" {  } { { "UC2.bdf" "inst" { Schematic "G:/Projeto2/UC2.bdf" { { 16 200 296 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "registrador_ty_tz.v 1 1 " "Warning: Using design file registrador_ty_tz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_Ty_Tz " "Info: Found entity 1: registrador_Ty_Tz" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_Ty_Tz registrador_Ty_Tz:inst7 " "Info: Elaborating entity \"registrador_Ty_Tz\" for hierarchy \"registrador_Ty_Tz:inst7\"" {  } { { "Projeto2.bdf" "inst7" { Schematic "G:/Projeto2/Projeto2.bdf" { { 88 456 632 184 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "registrador_ty_tz.v(11) " "Warning (10270): Verilog HDL Case Statement warning at registrador_ty_tz.v(11): incomplete case statement has no default case item" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out registrador_ty_tz.v(11) " "Warning (10240): Verilog HDL Always Construct warning at registrador_ty_tz.v(11): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] registrador_ty_tz.v(11) " "Info (10041): Inferred latch for \"out\[0\]\" at registrador_ty_tz.v(11)" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] registrador_ty_tz.v(11) " "Info (10041): Inferred latch for \"out\[1\]\" at registrador_ty_tz.v(11)" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] registrador_ty_tz.v(11) " "Info (10041): Inferred latch for \"out\[2\]\" at registrador_ty_tz.v(11)" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] registrador_ty_tz.v(11) " "Info (10041): Inferred latch for \"out\[3\]\" at registrador_ty_tz.v(11)" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] registrador_ty_tz.v(11) " "Info (10041): Inferred latch for \"out\[4\]\" at registrador_ty_tz.v(11)" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] registrador_ty_tz.v(11) " "Info (10041): Inferred latch for \"out\[5\]\" at registrador_ty_tz.v(11)" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst3 " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:inst3\"" {  } { { "Projeto2.bdf" "inst3" { Schematic "G:/Projeto2/Projeto2.bdf" { { 288 368 544 384 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "in1 ULA.v(5) " "Warning (10855): Verilog HDL warning at ULA.v(5): initial value for variable in1 should be constant" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 5 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "in2 ULA.v(6) " "Warning (10855): Verilog HDL warning at ULA.v(6): initial value for variable in2 should be constant" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 6 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(11) " "Warning (10270): Verilog HDL Case Statement warning at ULA.v(11): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F ULA.v(11) " "Warning (10240): Verilog HDL Always Construct warning at ULA.v(11): inferring latch(es) for variable \"F\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in1 ULA.v(11) " "Warning (10240): Verilog HDL Always Construct warning at ULA.v(11): inferring latch(es) for variable \"in1\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in2 ULA.v(11) " "Warning (10240): Verilog HDL Always Construct warning at ULA.v(11): inferring latch(es) for variable \"in2\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in2\[0\] ULA.v(11) " "Info (10041): Inferred latch for \"in2\[0\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in2\[1\] ULA.v(11) " "Info (10041): Inferred latch for \"in2\[1\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in2\[2\] ULA.v(11) " "Info (10041): Inferred latch for \"in2\[2\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in2\[3\] ULA.v(11) " "Info (10041): Inferred latch for \"in2\[3\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in2\[4\] ULA.v(11) " "Info (10041): Inferred latch for \"in2\[4\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in2\[5\] ULA.v(11) " "Info (10041): Inferred latch for \"in2\[5\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1\[0\] ULA.v(11) " "Info (10041): Inferred latch for \"in1\[0\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1\[1\] ULA.v(11) " "Info (10041): Inferred latch for \"in1\[1\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1\[2\] ULA.v(11) " "Info (10041): Inferred latch for \"in1\[2\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1\[3\] ULA.v(11) " "Info (10041): Inferred latch for \"in1\[3\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1\[4\] ULA.v(11) " "Info (10041): Inferred latch for \"in1\[4\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in1\[5\] ULA.v(11) " "Info (10041): Inferred latch for \"in1\[5\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[0\] ULA.v(11) " "Info (10041): Inferred latch for \"F\[0\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[1\] ULA.v(11) " "Info (10041): Inferred latch for \"F\[1\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[2\] ULA.v(11) " "Info (10041): Inferred latch for \"F\[2\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[3\] ULA.v(11) " "Info (10041): Inferred latch for \"F\[3\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[4\] ULA.v(11) " "Info (10041): Inferred latch for \"F\[4\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F\[5\] ULA.v(11) " "Info (10041): Inferred latch for \"F\[5\]\" at ULA.v(11)" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst4\|dezenas\[2\] " "Warning: LATCH primitive \"BCDecode:inst4\|dezenas\[2\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst4\|dezenas\[3\] " "Warning: LATCH primitive \"BCDecode:inst4\|dezenas\[3\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst4\|dezenas\[4\] " "Warning: LATCH primitive \"BCDecode:inst4\|dezenas\[4\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst4\|dezenas\[7\] " "Warning: LATCH primitive \"BCDecode:inst4\|dezenas\[7\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst4\|dezenas\[1\] " "Warning: LATCH primitive \"BCDecode:inst4\|dezenas\[1\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "3 " "Info: Found 3 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "BCDecode:inst4\|Ram0 " "Info: RAM logic \"BCDecode:inst4\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "BCDecode.v" "Ram0" { Text "G:/Projeto2/BCDecode.v" 5 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "BCDecode:inst5\|Ram0 " "Info: RAM logic \"BCDecode:inst5\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "BCDecode.v" "Ram0" { Text "G:/Projeto2/BCDecode.v" 5 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "BCDecode:inst8\|Ram0 " "Info: RAM logic \"BCDecode:inst8\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "BCDecode.v" "Ram0" { Text "G:/Projeto2/BCDecode.v" 5 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "BCDecode:inst5\|dezenas\[4\] BCDecode:inst5\|dezenas\[7\] " "Info: Duplicate LATCH primitive \"BCDecode:inst5\|dezenas\[4\]\" merged with LATCH primitive \"BCDecode:inst5\|dezenas\[7\]\"" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "BCDecode:inst8\|dezenas\[4\] BCDecode:inst8\|dezenas\[7\] " "Info: Duplicate LATCH primitive \"BCDecode:inst8\|dezenas\[4\]\" merged with LATCH primitive \"BCDecode:inst8\|dezenas\[7\]\"" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador:inst\|out\[3\] " "Warning: Latch registrador:inst\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador:inst\|out\[1\] " "Warning: Latch registrador:inst\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador:inst\|out\[2\] " "Warning: Latch registrador:inst\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "BCDecode:inst5\|dezenas\[7\] " "Warning: Latch BCDecode:inst5\|dezenas\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registrador_Ty_Tz:inst7\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal registrador_Ty_Tz:inst7\|out\[1\]" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "BCDecode:inst5\|dezenas\[5\] " "Warning: Latch BCDecode:inst5\|dezenas\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registrador_Ty_Tz:inst7\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal registrador_Ty_Tz:inst7\|out\[1\]" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "BCDecode:inst5\|dezenas\[3\] " "Warning: Latch BCDecode:inst5\|dezenas\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registrador_Ty_Tz:inst7\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal registrador_Ty_Tz:inst7\|out\[1\]" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "BCDecode:inst5\|dezenas\[2\] " "Warning: Latch BCDecode:inst5\|dezenas\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registrador_Ty_Tz:inst7\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal registrador_Ty_Tz:inst7\|out\[1\]" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "BCDecode:inst5\|dezenas\[1\] " "Warning: Latch BCDecode:inst5\|dezenas\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registrador_Ty_Tz:inst7\|out\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal registrador_Ty_Tz:inst7\|out\[4\]" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "BCDecode:inst8\|dezenas\[7\] " "Warning: Latch BCDecode:inst8\|dezenas\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registrador_Ty_Tz:inst6\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal registrador_Ty_Tz:inst6\|out\[1\]" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "BCDecode:inst8\|dezenas\[5\] " "Warning: Latch BCDecode:inst8\|dezenas\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registrador_Ty_Tz:inst6\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal registrador_Ty_Tz:inst6\|out\[1\]" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "BCDecode:inst8\|dezenas\[3\] " "Warning: Latch BCDecode:inst8\|dezenas\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registrador_Ty_Tz:inst6\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal registrador_Ty_Tz:inst6\|out\[1\]" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "BCDecode:inst8\|dezenas\[2\] " "Warning: Latch BCDecode:inst8\|dezenas\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registrador_Ty_Tz:inst6\|out\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal registrador_Ty_Tz:inst6\|out\[1\]" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "BCDecode:inst8\|dezenas\[1\] " "Warning: Latch BCDecode:inst8\|dezenas\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA registrador_Ty_Tz:inst6\|out\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal registrador_Ty_Tz:inst6\|out\[4\]" {  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador:inst\|out\[0\] " "Warning: Latch registrador:inst\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador:inst\|out\[5\] " "Warning: Latch registrador:inst\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador.v" "" { Text "G:/Projeto2/registrador.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador_Ty_Tz:inst7\|out\[0\] " "Warning: Latch registrador_Ty_Tz:inst7\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador_Ty_Tz:inst7\|out\[2\] " "Warning: Latch registrador_Ty_Tz:inst7\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador_Ty_Tz:inst7\|out\[3\] " "Warning: Latch registrador_Ty_Tz:inst7\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador_Ty_Tz:inst7\|out\[4\] " "Warning: Latch registrador_Ty_Tz:inst7\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador_Ty_Tz:inst7\|out\[1\] " "Warning: Latch registrador_Ty_Tz:inst7\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador_Ty_Tz:inst7\|out\[5\] " "Warning: Latch registrador_Ty_Tz:inst7\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador_Ty_Tz:inst6\|out\[0\] " "Warning: Latch registrador_Ty_Tz:inst6\|out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador_Ty_Tz:inst6\|out\[2\] " "Warning: Latch registrador_Ty_Tz:inst6\|out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador_Ty_Tz:inst6\|out\[3\] " "Warning: Latch registrador_Ty_Tz:inst6\|out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador_Ty_Tz:inst6\|out\[4\] " "Warning: Latch registrador_Ty_Tz:inst6\|out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador_Ty_Tz:inst6\|out\[1\] " "Warning: Latch registrador_Ty_Tz:inst6\|out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "registrador_Ty_Tz:inst6\|out\[5\] " "Warning: Latch registrador_Ty_Tz:inst6\|out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA New_Instrution " "Warning: Ports D and ENA on the latch are fed by the same signal New_Instrution" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 824 384 400 1002 "New_Instrution" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "registrador_ty_tz.v" "" { Text "G:/Projeto2/registrador_ty_tz.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ULA:inst3\|in2\[5\] " "Warning: Latch ULA:inst3\|in2\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA:inst3\|in2\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA:inst3\|in2\[5\]" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ULA:inst3\|in1\[5\] " "Warning: Latch ULA:inst3\|in1\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ULA:inst3\|in1\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal ULA:inst3\|in1\[5\]" {  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ULA.v" "" { Text "G:/Projeto2/ULA.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst5\|dezenas\[7\] " "Warning: LATCH primitive \"BCDecode:inst5\|dezenas\[7\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst5\|dezenas\[5\] " "Warning: LATCH primitive \"BCDecode:inst5\|dezenas\[5\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst5\|dezenas\[3\] " "Warning: LATCH primitive \"BCDecode:inst5\|dezenas\[3\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst5\|dezenas\[2\] " "Warning: LATCH primitive \"BCDecode:inst5\|dezenas\[2\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst5\|dezenas\[1\] " "Warning: LATCH primitive \"BCDecode:inst5\|dezenas\[1\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst8\|dezenas\[7\] " "Warning: LATCH primitive \"BCDecode:inst8\|dezenas\[7\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst8\|dezenas\[5\] " "Warning: LATCH primitive \"BCDecode:inst8\|dezenas\[5\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst8\|dezenas\[3\] " "Warning: LATCH primitive \"BCDecode:inst8\|dezenas\[3\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst8\|dezenas\[2\] " "Warning: LATCH primitive \"BCDecode:inst8\|dezenas\[2\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "BCDecode:inst8\|dezenas\[1\] " "Warning: LATCH primitive \"BCDecode:inst8\|dezenas\[1\]\" is permanently enabled" {  } { { "BCDecode.v" "" { Text "G:/Projeto2/BCDecode.v" 3 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dezena6 GND " "Warning (13410): Pin \"dezena6\" is stuck at GND" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 24 416 592 40 "dezena\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dezena5 GND " "Warning (13410): Pin \"dezena5\" is stuck at GND" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 24 416 592 40 "dezena\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dezena1 VCC " "Warning (13410): Pin \"dezena1\" is stuck at VCC" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 24 416 592 40 "dezena\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dezena0 VCC " "Warning (13410): Pin \"dezena0\" is stuck at VCC" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 24 416 592 40 "dezena\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dezena46 GND " "Warning (13410): Pin \"dezena46\" is stuck at GND" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 16 976 1152 32 "dezena4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dezena40 VCC " "Warning (13410): Pin \"dezena40\" is stuck at VCC" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 16 976 1152 32 "dezena4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dezena56 GND " "Warning (13410): Pin \"dezena56\" is stuck at GND" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 600 1048 1064 776 "dezena5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "dezena50 VCC " "Warning (13410): Pin \"dezena50\" is stuck at VCC" {  } { { "Projeto2.bdf" "" { Schematic "G:/Projeto2/Projeto2.bdf" { { 600 1048 1064 776 "dezena5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/Projeto2/Projeto2.map.smsg " "Info: Generated suppressed messages file G:/Projeto2/Projeto2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Info: Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Info: Implemented 48 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Info: Implemented 87 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 06 15:39:45 2012 " "Info: Processing ended: Wed Jun 06 15:39:45 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
