--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr TopModule.pcf
-ucf first.ucf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_i_CLK = PERIOD TIMEGRP "i_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_CLK = PERIOD TIMEGRP "i_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: CLKGEN/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKGEN/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKGEN/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: CLKGEN/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKGEN/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKGEN/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 18.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: CLKGEN/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKGEN/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKGEN/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKGEN_clkout0 = PERIOD TIMEGRP "CLKGEN_clkout0" TS_i_CLK 
* 0.1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2744 paths analyzed, 536 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.697ns.
--------------------------------------------------------------------------------

Paths for end point RF/Mram_registers/DP (SLICE_X4Y29.D3), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     194.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:          RF/Mram_registers/DP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      5.472ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.278 - 0.299)
  Source Clock:         CLK_out5 rising at 0.000ns
  Destination Clock:    CLK_out5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to RF/Mram_registers/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y14.DOBDO8   Trcko_DOB             1.850   im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                       im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    SLICE_X5Y29.C1       net (fanout=12)       1.068   instruction<12>
    SLICE_X5Y29.C        Tilo                  0.259   N12
                                                       decodeunit/GND_54_o_reduce_nor_37_o5_SW1
    SLICE_X5Y29.A2       net (fanout=1)        0.437   N13
    SLICE_X5Y29.A        Tilo                  0.259   N12
                                                       decodeunit/GND_54_o_reduce_nor_37_o5
    SLICE_X5Y28.A4       net (fanout=11)       0.466   decodeunit/GND_54_o_reduce_nor_37_o
    SLICE_X5Y28.A        Tilo                  0.259   op1<2>
                                                       decodeunit/Mmux_op111
    SLICE_X4Y29.D3       net (fanout=1)        0.920   op1<0>
    SLICE_X4Y29.CLK      Tas                  -0.046   op1data<0>
                                                       RF/Mram_registers/DP
    -------------------------------------------------  ---------------------------
    Total                                      5.472ns (2.581ns logic, 2.891ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:          RF/Mram_registers/DP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      5.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.278 - 0.299)
  Source Clock:         CLK_out5 rising at 0.000ns
  Destination Clock:    CLK_out5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to RF/Mram_registers/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y14.DOADO10  Trcko_DOA             1.650   im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                       im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    SLICE_X5Y29.D4       net (fanout=5)        1.408   instruction<6>
    SLICE_X5Y29.D        Tilo                  0.259   N12
                                                       decodeunit/GND_54_o_reduce_nor_37_o5_SW0
    SLICE_X5Y29.A3       net (fanout=1)        0.291   N12
    SLICE_X5Y29.A        Tilo                  0.259   N12
                                                       decodeunit/GND_54_o_reduce_nor_37_o5
    SLICE_X5Y28.A4       net (fanout=11)       0.466   decodeunit/GND_54_o_reduce_nor_37_o
    SLICE_X5Y28.A        Tilo                  0.259   op1<2>
                                                       decodeunit/Mmux_op111
    SLICE_X4Y29.D3       net (fanout=1)        0.920   op1<0>
    SLICE_X4Y29.CLK      Tas                  -0.046   op1data<0>
                                                       RF/Mram_registers/DP
    -------------------------------------------------  ---------------------------
    Total                                      5.466ns (2.381ns logic, 3.085ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:          RF/Mram_registers/DP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      5.457ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.278 - 0.299)
  Source Clock:         CLK_out5 rising at 0.000ns
  Destination Clock:    CLK_out5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to RF/Mram_registers/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y14.DOBDO0   Trcko_DOB             1.850   im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                       im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    SLICE_X5Y29.C5       net (fanout=4)        1.053   instruction<8>
    SLICE_X5Y29.C        Tilo                  0.259   N12
                                                       decodeunit/GND_54_o_reduce_nor_37_o5_SW1
    SLICE_X5Y29.A2       net (fanout=1)        0.437   N13
    SLICE_X5Y29.A        Tilo                  0.259   N12
                                                       decodeunit/GND_54_o_reduce_nor_37_o5
    SLICE_X5Y28.A4       net (fanout=11)       0.466   decodeunit/GND_54_o_reduce_nor_37_o
    SLICE_X5Y28.A        Tilo                  0.259   op1<2>
                                                       decodeunit/Mmux_op111
    SLICE_X4Y29.D3       net (fanout=1)        0.920   op1<0>
    SLICE_X4Y29.CLK      Tas                  -0.046   op1data<0>
                                                       RF/Mram_registers/DP
    -------------------------------------------------  ---------------------------
    Total                                      5.457ns (2.581ns logic, 2.876ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point RF/Mram_registers/SP (SLICE_X4Y29.D3), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     194.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:          RF/Mram_registers/SP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      5.472ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.278 - 0.299)
  Source Clock:         CLK_out5 rising at 0.000ns
  Destination Clock:    CLK_out5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to RF/Mram_registers/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y14.DOBDO8   Trcko_DOB             1.850   im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                       im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    SLICE_X5Y29.C1       net (fanout=12)       1.068   instruction<12>
    SLICE_X5Y29.C        Tilo                  0.259   N12
                                                       decodeunit/GND_54_o_reduce_nor_37_o5_SW1
    SLICE_X5Y29.A2       net (fanout=1)        0.437   N13
    SLICE_X5Y29.A        Tilo                  0.259   N12
                                                       decodeunit/GND_54_o_reduce_nor_37_o5
    SLICE_X5Y28.A4       net (fanout=11)       0.466   decodeunit/GND_54_o_reduce_nor_37_o
    SLICE_X5Y28.A        Tilo                  0.259   op1<2>
                                                       decodeunit/Mmux_op111
    SLICE_X4Y29.D3       net (fanout=1)        0.920   op1<0>
    SLICE_X4Y29.CLK      Tas                  -0.046   op1data<0>
                                                       RF/Mram_registers/SP
    -------------------------------------------------  ---------------------------
    Total                                      5.472ns (2.581ns logic, 2.891ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:          RF/Mram_registers/SP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      5.466ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.278 - 0.299)
  Source Clock:         CLK_out5 rising at 0.000ns
  Destination Clock:    CLK_out5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to RF/Mram_registers/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y14.DOADO10  Trcko_DOA             1.650   im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                       im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    SLICE_X5Y29.D4       net (fanout=5)        1.408   instruction<6>
    SLICE_X5Y29.D        Tilo                  0.259   N12
                                                       decodeunit/GND_54_o_reduce_nor_37_o5_SW0
    SLICE_X5Y29.A3       net (fanout=1)        0.291   N12
    SLICE_X5Y29.A        Tilo                  0.259   N12
                                                       decodeunit/GND_54_o_reduce_nor_37_o5
    SLICE_X5Y28.A4       net (fanout=11)       0.466   decodeunit/GND_54_o_reduce_nor_37_o
    SLICE_X5Y28.A        Tilo                  0.259   op1<2>
                                                       decodeunit/Mmux_op111
    SLICE_X4Y29.D3       net (fanout=1)        0.920   op1<0>
    SLICE_X4Y29.CLK      Tas                  -0.046   op1data<0>
                                                       RF/Mram_registers/SP
    -------------------------------------------------  ---------------------------
    Total                                      5.466ns (2.381ns logic, 3.085ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:          RF/Mram_registers/SP (RAM)
  Requirement:          200.000ns
  Data Path Delay:      5.457ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.278 - 0.299)
  Source Clock:         CLK_out5 rising at 0.000ns
  Destination Clock:    CLK_out5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to RF/Mram_registers/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y14.DOBDO0   Trcko_DOB             1.850   im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                       im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    SLICE_X5Y29.C5       net (fanout=4)        1.053   instruction<8>
    SLICE_X5Y29.C        Tilo                  0.259   N12
                                                       decodeunit/GND_54_o_reduce_nor_37_o5_SW1
    SLICE_X5Y29.A2       net (fanout=1)        0.437   N13
    SLICE_X5Y29.A        Tilo                  0.259   N12
                                                       decodeunit/GND_54_o_reduce_nor_37_o5
    SLICE_X5Y28.A4       net (fanout=11)       0.466   decodeunit/GND_54_o_reduce_nor_37_o
    SLICE_X5Y28.A        Tilo                  0.259   op1<2>
                                                       decodeunit/Mmux_op111
    SLICE_X4Y29.D3       net (fanout=1)        0.920   op1<0>
    SLICE_X4Y29.CLK      Tas                  -0.046   op1data<0>
                                                       RF/Mram_registers/SP
    -------------------------------------------------  ---------------------------
    Total                                      5.457ns (2.581ns logic, 2.876ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point dem/out_7 (SLICE_X5Y32.D5), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     194.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:          dem/out_7 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.411ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.642 - 0.671)
  Source Clock:         CLK_out5 rising at 0.000ns
  Destination Clock:    CLK_out5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to dem/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y14.DOBDO10  Trcko_DOB             1.850   im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                       im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    SLICE_X5Y31.A4       net (fanout=28)       1.412   instruction<14>
    SLICE_X5Y31.A        Tilo                  0.259   N42
                                                       decodeunit/Mmux_immdata51
    SLICE_X5Y32.C2       net (fanout=3)        1.100   immdata<4>
    SLICE_X5Y32.C        Tilo                  0.259   dem/out<7>
                                                       inPCData<7>
    SLICE_X5Y32.D5       net (fanout=1)        0.209   inPCData<7>
    SLICE_X5Y32.CLK      Tas                   0.322   dem/out<7>
                                                       dem/pc[7]_GND_53_o_add_18_OUT<7>1
                                                       dem/out_7
    -------------------------------------------------  ---------------------------
    Total                                      5.411ns (2.690ns logic, 2.721ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:          dem/out_7 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.400ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.642 - 0.671)
  Source Clock:         CLK_out5 rising at 0.000ns
  Destination Clock:    CLK_out5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to dem/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y14.DOBDO10  Trcko_DOB             1.850   im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                       im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    SLICE_X4Y31.B3       net (fanout=28)       1.504   instruction<14>
    SLICE_X4Y31.B        Tilo                  0.203   N64
                                                       inPCData<7>_SW0_SW1_SW0
    SLICE_X4Y31.A5       net (fanout=1)        0.222   N85
    SLICE_X4Y31.A        Tilo                  0.203   N64
                                                       inPCData<7>_SW0_SW1
    SLICE_X5Y32.C1       net (fanout=1)        0.628   N41
    SLICE_X5Y32.C        Tilo                  0.259   dem/out<7>
                                                       inPCData<7>
    SLICE_X5Y32.D5       net (fanout=1)        0.209   inPCData<7>
    SLICE_X5Y32.CLK      Tas                   0.322   dem/out<7>
                                                       dem/pc[7]_GND_53_o_add_18_OUT<7>1
                                                       dem/out_7
    -------------------------------------------------  ---------------------------
    Total                                      5.400ns (2.837ns logic, 2.563ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     194.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:          dem/out_7 (FF)
  Requirement:          200.000ns
  Data Path Delay:      5.371ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.642 - 0.671)
  Source Clock:         CLK_out5 rising at 0.000ns
  Destination Clock:    CLK_out5 rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to dem/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X0Y14.DOBDO8   Trcko_DOB             1.850   im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
                                                       im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram
    SLICE_X5Y29.C1       net (fanout=12)       1.068   instruction<12>
    SLICE_X5Y29.C        Tilo                  0.259   N12
                                                       decodeunit/GND_54_o_reduce_nor_37_o5_SW1
    SLICE_X5Y29.A2       net (fanout=1)        0.437   N13
    SLICE_X5Y29.A        Tilo                  0.259   N12
                                                       decodeunit/GND_54_o_reduce_nor_37_o5
    SLICE_X5Y32.C3       net (fanout=11)       0.708   decodeunit/GND_54_o_reduce_nor_37_o
    SLICE_X5Y32.C        Tilo                  0.259   dem/out<7>
                                                       inPCData<7>
    SLICE_X5Y32.D5       net (fanout=1)        0.209   inPCData<7>
    SLICE_X5Y32.CLK      Tas                   0.322   dem/out<7>
                                                       dem/pc[7]_GND_53_o_add_18_OUT<7>1
                                                       dem/out_7
    -------------------------------------------------  ---------------------------
    Total                                      5.371ns (2.949ns logic, 2.422ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLKGEN_clkout0 = PERIOD TIMEGRP "CLKGEN_clkout0" TS_i_CLK * 0.1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point s_driver/Mshreg_data_13 (SLICE_X8Y49.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_driver/data_3 (FF)
  Destination:          s_driver/Mshreg_data_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.043 - 0.040)
  Source Clock:         CLK_out5 rising at 200.000ns
  Destination Clock:    CLK_out5 rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_driver/data_3 to s_driver/Mshreg_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y50.BQ       Tcko                  0.234   s_driver/data<3>
                                                       s_driver/data_3
    SLICE_X8Y49.CI       net (fanout=2)        0.118   s_driver/data<3>
    SLICE_X8Y49.CLK      Tdh         (-Th)    -0.050   s_driver/out<5>
                                                       s_driver/Mshreg_data_13
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.284ns logic, 0.118ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------

Paths for end point so/count_3 (SLICE_X2Y47.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               so/count_2 (FF)
  Destination:          so/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_out5 rising at 200.000ns
  Destination Clock:    CLK_out5 rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: so/count_2 to so/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y47.BQ       Tcko                  0.200   so/count<2>
                                                       so/count_2
    SLICE_X2Y47.B5       net (fanout=5)        0.080   so/count<2>
    SLICE_X2Y47.CLK      Tah         (-Th)    -0.121   so/count<2>
                                                       so/Mcount_count_xor<3>11
                                                       so/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.321ns logic, 0.080ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------

Paths for end point dem/flagreset (SLICE_X17Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dem/flagreset (FF)
  Destination:          dem/flagreset (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_out5 rising at 200.000ns
  Destination Clock:    CLK_out5 rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dem/flagreset to dem/flagreset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y45.AQ      Tcko                  0.198   dem/flagreset
                                                       dem/flagreset
    SLICE_X17Y45.A6      net (fanout=4)        0.031   dem/flagreset
    SLICE_X17Y45.CLK     Tah         (-Th)    -0.215   dem/flagreset
                                                       dem/flagreset_rstpot
                                                       dem/flagreset
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKGEN_clkout0 = PERIOD TIMEGRP "CLKGEN_clkout0" TS_i_CLK * 0.1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 196.876ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y14.CLKAWRCLK
  Clock network: CLK_out5
--------------------------------------------------------------------------------
Slack: 196.876ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: im/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y14.CLKBRDCLK
  Clock network: CLK_out5
--------------------------------------------------------------------------------
Slack: 198.270ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLKGEN/clkout1_buf/I0
  Logical resource: CLKGEN/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLKGEN/clkout0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_i_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_i_CLK                       |     20.000ns|      5.000ns|      0.570ns|            0|            0|            0|         2744|
| TS_CLKGEN_clkout0             |    200.000ns|      5.697ns|          N/A|            0|            0|         2744|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_CLK          |    5.697|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2744 paths, 0 nets, and 775 connections

Design statistics:
   Minimum period:   5.697ns{1}   (Maximum frequency: 175.531MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 13 08:04:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



