INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/ip/bram_1/sim/bram_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/imports/new/Receiving.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Receiving
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/imports/new/Transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/new/UART_BRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_BRAM
INFO: [VRFC 10-2458] undeclared symbol is_transmitted, assumed default net type wire [C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.srcs/sources_1/new/UART_BRAM.v:103]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mohit/Desktop/DIGITAL SYSTEM/FNN/First_Submission/First_Submission.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
