# risc-v
RTL implementation of core RISC-V datapath components in SystemVerilog — including a 32×32 register file, instruction/data memory, ALU, and control unit.
