Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov 23 18:10:53 2018
| Host         : pc running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file counter_control_sets_placed.rpt
| Design       : counter
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            5 |
| No           | No                    | Yes                    |              88 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------+------------------+------------------+----------------+
|       Clock Signal       |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+-------------------+------------------+------------------+----------------+
|  test                    |                   | rst_IBUF         |                2 |              8 |
|  test                    | second[3]_i_1_n_0 | rst_IBUF         |                1 |              8 |
| ~p_0_in__0[1]            |                   |                  |                2 |             12 |
|  seg_reg[6]_i_2_n_0      |                   |                  |                3 |             14 |
|  clk_wiz_0/inst/clk_out1 |                   | rst_IBUF         |               11 |             80 |
+--------------------------+-------------------+------------------+------------------+----------------+


