$date
	Tue Nov 21 10:08:15 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tester $end
$var wire 72 ! data1 [71:0] $end
$var wire 1 " data_error $end
$var reg 96 # packet1 [95:0] $end
$scope module Data0_pack_intance $end
$var wire 16 $ crc [15:0] $end
$var wire 96 % packet [95:0] $end
$var reg 16 & crc_initial [15:0] $end
$var reg 72 ' data [71:0] $end
$var reg 1 ( data_error $end
$scope module CRC16_D72_intance $end
$var wire 72 ) Data [71:0] $end
$var wire 16 * crc [15:0] $end
$var reg 16 + c [15:0] $end
$var reg 72 , d [71:0] $end
$var reg 16 - newcrc [15:0] $end
$var reg 16 . nextCRC16_D72 [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000101110010010 .
b1000101110010010 -
b111111111111111111111111111111111111111110101010101011001100110010101011 ,
b0 +
b0 *
b111111111111111111111111111111111111111110101010101011001100110010101011 )
1(
b111111111111111111111111111111111111111110101010101011001100110010101011 '
b0 &
b111111111111111111111111111111111111111111111111101010101010110011001100101010111011101110111111 %
b1000101110010010 $
b111111111111111111111111111111111111111111111111101010101010110011001100101010111011101110111111 #
1"
b111111111111111111111111111111111111111110101010101011001100110010101011 !
$end
#513
