<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='595' type='void llvm::CodeGenRegBank::computeRegUnitSets()'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='594'>// Create a RegUnitSet for each RegClass and infer superclasses.</doc>
<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1867' ll='2030' type='void llvm::CodeGenRegBank::computeRegUnitSets()'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2081' u='c' c='_ZN4llvm14CodeGenRegBank18computeDerivedInfoEv'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1860'>// Create a RegUnitSet for each RegClass that contains all units in the class
// including adopted units that are necessary to model register pressure. Then
// iteratively compute RegUnitSets such that the union of any two overlapping
// RegUnitSets is repreresented.
//
// RegisterInfoEmitter will map each RegClass to its RegUnitClass and any
// RegUnitSet that is a superset of that RegUnitClass.</doc>
