
avr_layered_architecture.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000594  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000004  00800060  00000594  00000628  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  00800064  00800064  0000062c  2**0
                  ALLOC

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 49 00 	jmp	0x92	; 0x92 <__vector_19>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e4 e9       	ldi	r30, 0x94	; 148
  68:	f5 e0       	ldi	r31, 0x05	; 5
  6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
  70:	a4 36       	cpi	r26, 0x64	; 100
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	a4 e6       	ldi	r26, 0x64	; 100
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a7 36       	cpi	r26, 0x67	; 103
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 c3 02 	call	0x586	; 0x586 <main>
  8a:	0c 94 c8 02 	jmp	0x590	; 0x590 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__vector_19>:
  92:	1f 92       	push	r1
  94:	0f 92       	push	r0
  96:	0f b6       	in	r0, 0x3f	; 63
  98:	0f 92       	push	r0
  9a:	11 24       	eor	r1, r1
  9c:	2f 93       	push	r18
  9e:	3f 93       	push	r19
  a0:	4f 93       	push	r20
  a2:	5f 93       	push	r21
  a4:	6f 93       	push	r22
  a6:	7f 93       	push	r23
  a8:	8f 93       	push	r24
  aa:	9f 93       	push	r25
  ac:	af 93       	push	r26
  ae:	bf 93       	push	r27
  b0:	ef 93       	push	r30
  b2:	ff 93       	push	r31
  b4:	e0 91 64 00 	lds	r30, 0x0064
  b8:	f0 91 65 00 	lds	r31, 0x0065
  bc:	30 97       	sbiw	r30, 0x00	; 0
  be:	09 f0       	breq	.+2      	; 0xc2 <__vector_19+0x30>
  c0:	09 95       	icall
  c2:	ff 91       	pop	r31
  c4:	ef 91       	pop	r30
  c6:	bf 91       	pop	r27
  c8:	af 91       	pop	r26
  ca:	9f 91       	pop	r25
  cc:	8f 91       	pop	r24
  ce:	7f 91       	pop	r23
  d0:	6f 91       	pop	r22
  d2:	5f 91       	pop	r21
  d4:	4f 91       	pop	r20
  d6:	3f 91       	pop	r19
  d8:	2f 91       	pop	r18
  da:	0f 90       	pop	r0
  dc:	0f be       	out	0x3f, r0	; 63
  de:	0f 90       	pop	r0
  e0:	1f 90       	pop	r1
  e2:	18 95       	reti

000000e4 <timer0_init>:
  e4:	fc 01       	movw	r30, r24
  e6:	8f b7       	in	r24, 0x3f	; 63
  e8:	80 68       	ori	r24, 0x80	; 128
  ea:	8f bf       	out	0x3f, r24	; 63
  ec:	83 b7       	in	r24, 0x33	; 51
  ee:	80 68       	ori	r24, 0x80	; 128
  f0:	83 bf       	out	0x33, r24	; 51
  f2:	43 b7       	in	r20, 0x33	; 51
  f4:	80 81       	ld	r24, Z
  f6:	90 e0       	ldi	r25, 0x00	; 0
  f8:	9c 01       	movw	r18, r24
  fa:	21 70       	andi	r18, 0x01	; 1
  fc:	30 70       	andi	r19, 0x00	; 0
  fe:	56 e0       	ldi	r21, 0x06	; 6
 100:	22 0f       	add	r18, r18
 102:	33 1f       	adc	r19, r19
 104:	5a 95       	dec	r21
 106:	e1 f7       	brne	.-8      	; 0x100 <timer0_init+0x1c>
 108:	82 70       	andi	r24, 0x02	; 2
 10a:	90 70       	andi	r25, 0x00	; 0
 10c:	88 0f       	add	r24, r24
 10e:	99 1f       	adc	r25, r25
 110:	88 0f       	add	r24, r24
 112:	99 1f       	adc	r25, r25
 114:	28 2b       	or	r18, r24
 116:	47 7b       	andi	r20, 0xB7	; 183
 118:	24 2b       	or	r18, r20
 11a:	23 bf       	out	0x33, r18	; 51
 11c:	93 b7       	in	r25, 0x33	; 51
 11e:	81 81       	ldd	r24, Z+1	; 0x01
 120:	82 95       	swap	r24
 122:	80 7f       	andi	r24, 0xF0	; 240
 124:	9f 7c       	andi	r25, 0xCF	; 207
 126:	89 2b       	or	r24, r25
 128:	83 bf       	out	0x33, r24	; 51
 12a:	83 b7       	in	r24, 0x33	; 51
 12c:	88 7f       	andi	r24, 0xF8	; 248
 12e:	92 81       	ldd	r25, Z+2	; 0x02
 130:	89 2b       	or	r24, r25
 132:	83 bf       	out	0x33, r24	; 51
 134:	08 95       	ret

00000136 <timer0_start>:
 136:	62 bf       	out	0x32, r22	; 50
 138:	23 b7       	in	r18, 0x33	; 51
 13a:	28 7f       	andi	r18, 0xF8	; 248
 13c:	fc 01       	movw	r30, r24
 13e:	82 81       	ldd	r24, Z+2	; 0x02
 140:	28 2b       	or	r18, r24
 142:	23 bf       	out	0x33, r18	; 51
 144:	89 b7       	in	r24, 0x39	; 57
 146:	82 60       	ori	r24, 0x02	; 2
 148:	89 bf       	out	0x39, r24	; 57
 14a:	62 bf       	out	0x32, r22	; 50
 14c:	4c bf       	out	0x3c, r20	; 60
 14e:	08 95       	ret

00000150 <timer0_stop>:
 150:	83 b7       	in	r24, 0x33	; 51
 152:	88 7f       	andi	r24, 0xF8	; 248
 154:	83 bf       	out	0x33, r24	; 51
 156:	08 95       	ret

00000158 <timer0_setCallBack>:
 158:	90 93 65 00 	sts	0x0065, r25
 15c:	80 93 64 00 	sts	0x0064, r24
 160:	08 95       	ret

00000162 <set_pin_dir>:
 162:	48 2f       	mov	r20, r24
 164:	47 70       	andi	r20, 0x07	; 7
 166:	86 95       	lsr	r24
 168:	86 95       	lsr	r24
 16a:	86 95       	lsr	r24
 16c:	81 30       	cpi	r24, 0x01	; 1
 16e:	b1 f1       	breq	.+108    	; 0x1dc <set_pin_dir+0x7a>
 170:	81 30       	cpi	r24, 0x01	; 1
 172:	38 f0       	brcs	.+14     	; 0x182 <set_pin_dir+0x20>
 174:	82 30       	cpi	r24, 0x02	; 2
 176:	09 f4       	brne	.+2      	; 0x17a <set_pin_dir+0x18>
 178:	5e c0       	rjmp	.+188    	; 0x236 <set_pin_dir+0xd4>
 17a:	83 30       	cpi	r24, 0x03	; 3
 17c:	09 f0       	breq	.+2      	; 0x180 <set_pin_dir+0x1e>
 17e:	b2 c0       	rjmp	.+356    	; 0x2e4 <set_pin_dir+0x182>
 180:	86 c0       	rjmp	.+268    	; 0x28e <set_pin_dir+0x12c>
 182:	66 23       	and	r22, r22
 184:	61 f4       	brne	.+24     	; 0x19e <set_pin_dir+0x3c>
 186:	2a b3       	in	r18, 0x1a	; 26
 188:	81 e0       	ldi	r24, 0x01	; 1
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	02 c0       	rjmp	.+4      	; 0x192 <set_pin_dir+0x30>
 18e:	88 0f       	add	r24, r24
 190:	99 1f       	adc	r25, r25
 192:	4a 95       	dec	r20
 194:	e2 f7       	brpl	.-8      	; 0x18e <set_pin_dir+0x2c>
 196:	80 95       	com	r24
 198:	82 23       	and	r24, r18
 19a:	8a bb       	out	0x1a, r24	; 26
 19c:	08 95       	ret
 19e:	61 30       	cpi	r22, 0x01	; 1
 1a0:	59 f4       	brne	.+22     	; 0x1b8 <set_pin_dir+0x56>
 1a2:	2a b3       	in	r18, 0x1a	; 26
 1a4:	81 e0       	ldi	r24, 0x01	; 1
 1a6:	90 e0       	ldi	r25, 0x00	; 0
 1a8:	02 c0       	rjmp	.+4      	; 0x1ae <set_pin_dir+0x4c>
 1aa:	88 0f       	add	r24, r24
 1ac:	99 1f       	adc	r25, r25
 1ae:	4a 95       	dec	r20
 1b0:	e2 f7       	brpl	.-8      	; 0x1aa <set_pin_dir+0x48>
 1b2:	28 2b       	or	r18, r24
 1b4:	2a bb       	out	0x1a, r18	; 26
 1b6:	08 95       	ret
 1b8:	62 30       	cpi	r22, 0x02	; 2
 1ba:	09 f0       	breq	.+2      	; 0x1be <set_pin_dir+0x5c>
 1bc:	93 c0       	rjmp	.+294    	; 0x2e4 <set_pin_dir+0x182>
 1be:	3a b3       	in	r19, 0x1a	; 26
 1c0:	81 e0       	ldi	r24, 0x01	; 1
 1c2:	90 e0       	ldi	r25, 0x00	; 0
 1c4:	01 c0       	rjmp	.+2      	; 0x1c8 <set_pin_dir+0x66>
 1c6:	88 0f       	add	r24, r24
 1c8:	4a 95       	dec	r20
 1ca:	ea f7       	brpl	.-6      	; 0x1c6 <set_pin_dir+0x64>
 1cc:	28 2f       	mov	r18, r24
 1ce:	20 95       	com	r18
 1d0:	23 23       	and	r18, r19
 1d2:	2a bb       	out	0x1a, r18	; 26
 1d4:	2b b3       	in	r18, 0x1b	; 27
 1d6:	82 2b       	or	r24, r18
 1d8:	8b bb       	out	0x1b, r24	; 27
 1da:	08 95       	ret
 1dc:	66 23       	and	r22, r22
 1de:	61 f4       	brne	.+24     	; 0x1f8 <set_pin_dir+0x96>
 1e0:	27 b3       	in	r18, 0x17	; 23
 1e2:	81 e0       	ldi	r24, 0x01	; 1
 1e4:	90 e0       	ldi	r25, 0x00	; 0
 1e6:	02 c0       	rjmp	.+4      	; 0x1ec <set_pin_dir+0x8a>
 1e8:	88 0f       	add	r24, r24
 1ea:	99 1f       	adc	r25, r25
 1ec:	4a 95       	dec	r20
 1ee:	e2 f7       	brpl	.-8      	; 0x1e8 <set_pin_dir+0x86>
 1f0:	80 95       	com	r24
 1f2:	82 23       	and	r24, r18
 1f4:	87 bb       	out	0x17, r24	; 23
 1f6:	08 95       	ret
 1f8:	61 30       	cpi	r22, 0x01	; 1
 1fa:	59 f4       	brne	.+22     	; 0x212 <set_pin_dir+0xb0>
 1fc:	27 b3       	in	r18, 0x17	; 23
 1fe:	81 e0       	ldi	r24, 0x01	; 1
 200:	90 e0       	ldi	r25, 0x00	; 0
 202:	02 c0       	rjmp	.+4      	; 0x208 <set_pin_dir+0xa6>
 204:	88 0f       	add	r24, r24
 206:	99 1f       	adc	r25, r25
 208:	4a 95       	dec	r20
 20a:	e2 f7       	brpl	.-8      	; 0x204 <set_pin_dir+0xa2>
 20c:	28 2b       	or	r18, r24
 20e:	27 bb       	out	0x17, r18	; 23
 210:	08 95       	ret
 212:	62 30       	cpi	r22, 0x02	; 2
 214:	09 f0       	breq	.+2      	; 0x218 <set_pin_dir+0xb6>
 216:	66 c0       	rjmp	.+204    	; 0x2e4 <set_pin_dir+0x182>
 218:	37 b3       	in	r19, 0x17	; 23
 21a:	81 e0       	ldi	r24, 0x01	; 1
 21c:	90 e0       	ldi	r25, 0x00	; 0
 21e:	01 c0       	rjmp	.+2      	; 0x222 <set_pin_dir+0xc0>
 220:	88 0f       	add	r24, r24
 222:	4a 95       	dec	r20
 224:	ea f7       	brpl	.-6      	; 0x220 <set_pin_dir+0xbe>
 226:	28 2f       	mov	r18, r24
 228:	20 95       	com	r18
 22a:	23 23       	and	r18, r19
 22c:	27 bb       	out	0x17, r18	; 23
 22e:	28 b3       	in	r18, 0x18	; 24
 230:	82 2b       	or	r24, r18
 232:	88 bb       	out	0x18, r24	; 24
 234:	08 95       	ret
 236:	66 23       	and	r22, r22
 238:	61 f4       	brne	.+24     	; 0x252 <set_pin_dir+0xf0>
 23a:	24 b3       	in	r18, 0x14	; 20
 23c:	81 e0       	ldi	r24, 0x01	; 1
 23e:	90 e0       	ldi	r25, 0x00	; 0
 240:	02 c0       	rjmp	.+4      	; 0x246 <set_pin_dir+0xe4>
 242:	88 0f       	add	r24, r24
 244:	99 1f       	adc	r25, r25
 246:	4a 95       	dec	r20
 248:	e2 f7       	brpl	.-8      	; 0x242 <set_pin_dir+0xe0>
 24a:	80 95       	com	r24
 24c:	82 23       	and	r24, r18
 24e:	84 bb       	out	0x14, r24	; 20
 250:	08 95       	ret
 252:	61 30       	cpi	r22, 0x01	; 1
 254:	59 f4       	brne	.+22     	; 0x26c <set_pin_dir+0x10a>
 256:	24 b3       	in	r18, 0x14	; 20
 258:	81 e0       	ldi	r24, 0x01	; 1
 25a:	90 e0       	ldi	r25, 0x00	; 0
 25c:	02 c0       	rjmp	.+4      	; 0x262 <set_pin_dir+0x100>
 25e:	88 0f       	add	r24, r24
 260:	99 1f       	adc	r25, r25
 262:	4a 95       	dec	r20
 264:	e2 f7       	brpl	.-8      	; 0x25e <set_pin_dir+0xfc>
 266:	28 2b       	or	r18, r24
 268:	24 bb       	out	0x14, r18	; 20
 26a:	08 95       	ret
 26c:	62 30       	cpi	r22, 0x02	; 2
 26e:	d1 f5       	brne	.+116    	; 0x2e4 <set_pin_dir+0x182>
 270:	34 b3       	in	r19, 0x14	; 20
 272:	81 e0       	ldi	r24, 0x01	; 1
 274:	90 e0       	ldi	r25, 0x00	; 0
 276:	01 c0       	rjmp	.+2      	; 0x27a <set_pin_dir+0x118>
 278:	88 0f       	add	r24, r24
 27a:	4a 95       	dec	r20
 27c:	ea f7       	brpl	.-6      	; 0x278 <set_pin_dir+0x116>
 27e:	28 2f       	mov	r18, r24
 280:	20 95       	com	r18
 282:	23 23       	and	r18, r19
 284:	24 bb       	out	0x14, r18	; 20
 286:	25 b3       	in	r18, 0x15	; 21
 288:	82 2b       	or	r24, r18
 28a:	85 bb       	out	0x15, r24	; 21
 28c:	08 95       	ret
 28e:	66 23       	and	r22, r22
 290:	61 f4       	brne	.+24     	; 0x2aa <set_pin_dir+0x148>
 292:	22 b3       	in	r18, 0x12	; 18
 294:	81 e0       	ldi	r24, 0x01	; 1
 296:	90 e0       	ldi	r25, 0x00	; 0
 298:	02 c0       	rjmp	.+4      	; 0x29e <set_pin_dir+0x13c>
 29a:	88 0f       	add	r24, r24
 29c:	99 1f       	adc	r25, r25
 29e:	4a 95       	dec	r20
 2a0:	e2 f7       	brpl	.-8      	; 0x29a <set_pin_dir+0x138>
 2a2:	80 95       	com	r24
 2a4:	82 23       	and	r24, r18
 2a6:	82 bb       	out	0x12, r24	; 18
 2a8:	08 95       	ret
 2aa:	61 30       	cpi	r22, 0x01	; 1
 2ac:	59 f4       	brne	.+22     	; 0x2c4 <set_pin_dir+0x162>
 2ae:	22 b3       	in	r18, 0x12	; 18
 2b0:	81 e0       	ldi	r24, 0x01	; 1
 2b2:	90 e0       	ldi	r25, 0x00	; 0
 2b4:	02 c0       	rjmp	.+4      	; 0x2ba <set_pin_dir+0x158>
 2b6:	88 0f       	add	r24, r24
 2b8:	99 1f       	adc	r25, r25
 2ba:	4a 95       	dec	r20
 2bc:	e2 f7       	brpl	.-8      	; 0x2b6 <set_pin_dir+0x154>
 2be:	28 2b       	or	r18, r24
 2c0:	22 bb       	out	0x12, r18	; 18
 2c2:	08 95       	ret
 2c4:	62 30       	cpi	r22, 0x02	; 2
 2c6:	71 f4       	brne	.+28     	; 0x2e4 <set_pin_dir+0x182>
 2c8:	32 b3       	in	r19, 0x12	; 18
 2ca:	81 e0       	ldi	r24, 0x01	; 1
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	01 c0       	rjmp	.+2      	; 0x2d2 <set_pin_dir+0x170>
 2d0:	88 0f       	add	r24, r24
 2d2:	4a 95       	dec	r20
 2d4:	ea f7       	brpl	.-6      	; 0x2d0 <set_pin_dir+0x16e>
 2d6:	28 2f       	mov	r18, r24
 2d8:	20 95       	com	r18
 2da:	23 23       	and	r18, r19
 2dc:	22 bb       	out	0x12, r18	; 18
 2de:	21 b3       	in	r18, 0x11	; 17
 2e0:	82 2b       	or	r24, r18
 2e2:	81 bb       	out	0x11, r24	; 17
 2e4:	08 95       	ret

000002e6 <set_pin_state>:
 2e6:	38 2f       	mov	r19, r24
 2e8:	37 70       	andi	r19, 0x07	; 7
 2ea:	86 95       	lsr	r24
 2ec:	86 95       	lsr	r24
 2ee:	86 95       	lsr	r24
 2f0:	81 30       	cpi	r24, 0x01	; 1
 2f2:	29 f1       	breq	.+74     	; 0x33e <set_pin_state+0x58>
 2f4:	81 30       	cpi	r24, 0x01	; 1
 2f6:	38 f0       	brcs	.+14     	; 0x306 <set_pin_state+0x20>
 2f8:	82 30       	cpi	r24, 0x02	; 2
 2fa:	09 f4       	brne	.+2      	; 0x2fe <set_pin_state+0x18>
 2fc:	3c c0       	rjmp	.+120    	; 0x376 <set_pin_state+0x90>
 2fe:	83 30       	cpi	r24, 0x03	; 3
 300:	09 f0       	breq	.+2      	; 0x304 <set_pin_state+0x1e>
 302:	6e c0       	rjmp	.+220    	; 0x3e0 <set_pin_state+0xfa>
 304:	53 c0       	rjmp	.+166    	; 0x3ac <set_pin_state+0xc6>
 306:	66 23       	and	r22, r22
 308:	61 f4       	brne	.+24     	; 0x322 <set_pin_state+0x3c>
 30a:	2b b3       	in	r18, 0x1b	; 27
 30c:	81 e0       	ldi	r24, 0x01	; 1
 30e:	90 e0       	ldi	r25, 0x00	; 0
 310:	02 c0       	rjmp	.+4      	; 0x316 <set_pin_state+0x30>
 312:	88 0f       	add	r24, r24
 314:	99 1f       	adc	r25, r25
 316:	3a 95       	dec	r19
 318:	e2 f7       	brpl	.-8      	; 0x312 <set_pin_state+0x2c>
 31a:	80 95       	com	r24
 31c:	82 23       	and	r24, r18
 31e:	8b bb       	out	0x1b, r24	; 27
 320:	08 95       	ret
 322:	61 30       	cpi	r22, 0x01	; 1
 324:	09 f0       	breq	.+2      	; 0x328 <set_pin_state+0x42>
 326:	5c c0       	rjmp	.+184    	; 0x3e0 <set_pin_state+0xfa>
 328:	2b b3       	in	r18, 0x1b	; 27
 32a:	81 e0       	ldi	r24, 0x01	; 1
 32c:	90 e0       	ldi	r25, 0x00	; 0
 32e:	02 c0       	rjmp	.+4      	; 0x334 <set_pin_state+0x4e>
 330:	88 0f       	add	r24, r24
 332:	99 1f       	adc	r25, r25
 334:	3a 95       	dec	r19
 336:	e2 f7       	brpl	.-8      	; 0x330 <set_pin_state+0x4a>
 338:	28 2b       	or	r18, r24
 33a:	2b bb       	out	0x1b, r18	; 27
 33c:	08 95       	ret
 33e:	66 23       	and	r22, r22
 340:	61 f4       	brne	.+24     	; 0x35a <set_pin_state+0x74>
 342:	28 b3       	in	r18, 0x18	; 24
 344:	81 e0       	ldi	r24, 0x01	; 1
 346:	90 e0       	ldi	r25, 0x00	; 0
 348:	02 c0       	rjmp	.+4      	; 0x34e <set_pin_state+0x68>
 34a:	88 0f       	add	r24, r24
 34c:	99 1f       	adc	r25, r25
 34e:	3a 95       	dec	r19
 350:	e2 f7       	brpl	.-8      	; 0x34a <set_pin_state+0x64>
 352:	80 95       	com	r24
 354:	82 23       	and	r24, r18
 356:	88 bb       	out	0x18, r24	; 24
 358:	08 95       	ret
 35a:	61 30       	cpi	r22, 0x01	; 1
 35c:	09 f0       	breq	.+2      	; 0x360 <set_pin_state+0x7a>
 35e:	40 c0       	rjmp	.+128    	; 0x3e0 <set_pin_state+0xfa>
 360:	28 b3       	in	r18, 0x18	; 24
 362:	81 e0       	ldi	r24, 0x01	; 1
 364:	90 e0       	ldi	r25, 0x00	; 0
 366:	02 c0       	rjmp	.+4      	; 0x36c <set_pin_state+0x86>
 368:	88 0f       	add	r24, r24
 36a:	99 1f       	adc	r25, r25
 36c:	3a 95       	dec	r19
 36e:	e2 f7       	brpl	.-8      	; 0x368 <set_pin_state+0x82>
 370:	28 2b       	or	r18, r24
 372:	28 bb       	out	0x18, r18	; 24
 374:	08 95       	ret
 376:	66 23       	and	r22, r22
 378:	61 f4       	brne	.+24     	; 0x392 <set_pin_state+0xac>
 37a:	25 b3       	in	r18, 0x15	; 21
 37c:	81 e0       	ldi	r24, 0x01	; 1
 37e:	90 e0       	ldi	r25, 0x00	; 0
 380:	02 c0       	rjmp	.+4      	; 0x386 <set_pin_state+0xa0>
 382:	88 0f       	add	r24, r24
 384:	99 1f       	adc	r25, r25
 386:	3a 95       	dec	r19
 388:	e2 f7       	brpl	.-8      	; 0x382 <set_pin_state+0x9c>
 38a:	80 95       	com	r24
 38c:	82 23       	and	r24, r18
 38e:	85 bb       	out	0x15, r24	; 21
 390:	08 95       	ret
 392:	61 30       	cpi	r22, 0x01	; 1
 394:	29 f5       	brne	.+74     	; 0x3e0 <set_pin_state+0xfa>
 396:	25 b3       	in	r18, 0x15	; 21
 398:	81 e0       	ldi	r24, 0x01	; 1
 39a:	90 e0       	ldi	r25, 0x00	; 0
 39c:	02 c0       	rjmp	.+4      	; 0x3a2 <set_pin_state+0xbc>
 39e:	88 0f       	add	r24, r24
 3a0:	99 1f       	adc	r25, r25
 3a2:	3a 95       	dec	r19
 3a4:	e2 f7       	brpl	.-8      	; 0x39e <set_pin_state+0xb8>
 3a6:	28 2b       	or	r18, r24
 3a8:	25 bb       	out	0x15, r18	; 21
 3aa:	08 95       	ret
 3ac:	66 23       	and	r22, r22
 3ae:	61 f4       	brne	.+24     	; 0x3c8 <set_pin_state+0xe2>
 3b0:	21 b3       	in	r18, 0x11	; 17
 3b2:	81 e0       	ldi	r24, 0x01	; 1
 3b4:	90 e0       	ldi	r25, 0x00	; 0
 3b6:	02 c0       	rjmp	.+4      	; 0x3bc <set_pin_state+0xd6>
 3b8:	88 0f       	add	r24, r24
 3ba:	99 1f       	adc	r25, r25
 3bc:	3a 95       	dec	r19
 3be:	e2 f7       	brpl	.-8      	; 0x3b8 <set_pin_state+0xd2>
 3c0:	80 95       	com	r24
 3c2:	82 23       	and	r24, r18
 3c4:	81 bb       	out	0x11, r24	; 17
 3c6:	08 95       	ret
 3c8:	61 30       	cpi	r22, 0x01	; 1
 3ca:	51 f4       	brne	.+20     	; 0x3e0 <set_pin_state+0xfa>
 3cc:	21 b3       	in	r18, 0x11	; 17
 3ce:	81 e0       	ldi	r24, 0x01	; 1
 3d0:	90 e0       	ldi	r25, 0x00	; 0
 3d2:	02 c0       	rjmp	.+4      	; 0x3d8 <set_pin_state+0xf2>
 3d4:	88 0f       	add	r24, r24
 3d6:	99 1f       	adc	r25, r25
 3d8:	3a 95       	dec	r19
 3da:	e2 f7       	brpl	.-8      	; 0x3d4 <set_pin_state+0xee>
 3dc:	28 2b       	or	r18, r24
 3de:	21 bb       	out	0x11, r18	; 17
 3e0:	08 95       	ret

000003e2 <read_pin>:
 3e2:	38 2f       	mov	r19, r24
 3e4:	37 70       	andi	r19, 0x07	; 7
 3e6:	86 95       	lsr	r24
 3e8:	86 95       	lsr	r24
 3ea:	86 95       	lsr	r24
 3ec:	81 30       	cpi	r24, 0x01	; 1
 3ee:	51 f0       	breq	.+20     	; 0x404 <read_pin+0x22>
 3f0:	81 30       	cpi	r24, 0x01	; 1
 3f2:	30 f0       	brcs	.+12     	; 0x400 <read_pin+0x1e>
 3f4:	82 30       	cpi	r24, 0x02	; 2
 3f6:	41 f0       	breq	.+16     	; 0x408 <read_pin+0x26>
 3f8:	83 30       	cpi	r24, 0x03	; 3
 3fa:	41 f0       	breq	.+16     	; 0x40c <read_pin+0x2a>
 3fc:	20 e0       	ldi	r18, 0x00	; 0
 3fe:	15 c0       	rjmp	.+42     	; 0x42a <read_pin+0x48>
 400:	29 b3       	in	r18, 0x19	; 25
 402:	05 c0       	rjmp	.+10     	; 0x40e <read_pin+0x2c>
 404:	26 b3       	in	r18, 0x16	; 22
 406:	03 c0       	rjmp	.+6      	; 0x40e <read_pin+0x2c>
 408:	23 b3       	in	r18, 0x13	; 19
 40a:	01 c0       	rjmp	.+2      	; 0x40e <read_pin+0x2c>
 40c:	20 b3       	in	r18, 0x10	; 16
 40e:	81 e0       	ldi	r24, 0x01	; 1
 410:	90 e0       	ldi	r25, 0x00	; 0
 412:	03 2e       	mov	r0, r19
 414:	02 c0       	rjmp	.+4      	; 0x41a <read_pin+0x38>
 416:	88 0f       	add	r24, r24
 418:	99 1f       	adc	r25, r25
 41a:	0a 94       	dec	r0
 41c:	e2 f7       	brpl	.-8      	; 0x416 <read_pin+0x34>
 41e:	02 c0       	rjmp	.+4      	; 0x424 <read_pin+0x42>
 420:	95 95       	asr	r25
 422:	87 95       	ror	r24
 424:	3a 95       	dec	r19
 426:	e2 f7       	brpl	.-8      	; 0x420 <read_pin+0x3e>
 428:	28 23       	and	r18, r24
 42a:	82 2f       	mov	r24, r18
 42c:	08 95       	ret

0000042e <set_port_dir>:
 42e:	81 30       	cpi	r24, 0x01	; 1
 430:	49 f0       	breq	.+18     	; 0x444 <set_port_dir+0x16>
 432:	81 30       	cpi	r24, 0x01	; 1
 434:	28 f0       	brcs	.+10     	; 0x440 <set_port_dir+0x12>
 436:	82 30       	cpi	r24, 0x02	; 2
 438:	39 f0       	breq	.+14     	; 0x448 <set_port_dir+0x1a>
 43a:	83 30       	cpi	r24, 0x03	; 3
 43c:	41 f4       	brne	.+16     	; 0x44e <set_port_dir+0x20>
 43e:	06 c0       	rjmp	.+12     	; 0x44c <set_port_dir+0x1e>
 440:	6a bb       	out	0x1a, r22	; 26
 442:	08 95       	ret
 444:	67 bb       	out	0x17, r22	; 23
 446:	08 95       	ret
 448:	64 bb       	out	0x14, r22	; 20
 44a:	08 95       	ret
 44c:	62 bb       	out	0x12, r22	; 18
 44e:	08 95       	ret

00000450 <set_port_state>:
 450:	81 30       	cpi	r24, 0x01	; 1
 452:	49 f0       	breq	.+18     	; 0x466 <__stack+0x7>
 454:	81 30       	cpi	r24, 0x01	; 1
 456:	28 f0       	brcs	.+10     	; 0x462 <__stack+0x3>
 458:	82 30       	cpi	r24, 0x02	; 2
 45a:	39 f0       	breq	.+14     	; 0x46a <__stack+0xb>
 45c:	83 30       	cpi	r24, 0x03	; 3
 45e:	41 f4       	brne	.+16     	; 0x470 <__stack+0x11>
 460:	06 c0       	rjmp	.+12     	; 0x46e <__stack+0xf>
 462:	6b bb       	out	0x1b, r22	; 27
 464:	08 95       	ret
 466:	68 bb       	out	0x18, r22	; 24
 468:	08 95       	ret
 46a:	65 bb       	out	0x15, r22	; 21
 46c:	08 95       	ret
 46e:	61 bb       	out	0x11, r22	; 17
 470:	08 95       	ret

00000472 <blinking_app>:
 472:	80 91 66 00 	lds	r24, 0x0066
 476:	8f 5f       	subi	r24, 0xFF	; 255
 478:	80 93 66 00 	sts	0x0066, r24
 47c:	84 30       	cpi	r24, 0x04	; 4
 47e:	21 f4       	brne	.+8      	; 0x488 <blinking_app+0x16>
 480:	80 e0       	ldi	r24, 0x00	; 0
 482:	61 e0       	ldi	r22, 0x01	; 1
 484:	0e 94 73 01 	call	0x2e6	; 0x2e6 <set_pin_state>
 488:	80 91 66 00 	lds	r24, 0x0066
 48c:	88 30       	cpi	r24, 0x08	; 8
 48e:	31 f4       	brne	.+12     	; 0x49c <blinking_app+0x2a>
 490:	80 e0       	ldi	r24, 0x00	; 0
 492:	60 e0       	ldi	r22, 0x00	; 0
 494:	0e 94 73 01 	call	0x2e6	; 0x2e6 <set_pin_state>
 498:	10 92 66 00 	sts	0x0066, r1
 49c:	08 95       	ret

0000049e <timer0_app>:
 49e:	0f 93       	push	r16
 4a0:	1f 93       	push	r17
 4a2:	df 93       	push	r29
 4a4:	cf 93       	push	r28
 4a6:	00 d0       	rcall	.+0      	; 0x4a8 <timer0_app+0xa>
 4a8:	0f 92       	push	r0
 4aa:	cd b7       	in	r28, 0x3d	; 61
 4ac:	de b7       	in	r29, 0x3e	; 62
 4ae:	80 e0       	ldi	r24, 0x00	; 0
 4b0:	61 e0       	ldi	r22, 0x01	; 1
 4b2:	0e 94 b1 00 	call	0x162	; 0x162 <set_pin_dir>
 4b6:	80 e0       	ldi	r24, 0x00	; 0
 4b8:	60 e0       	ldi	r22, 0x00	; 0
 4ba:	0e 94 73 01 	call	0x2e6	; 0x2e6 <set_pin_state>
 4be:	de 01       	movw	r26, r28
 4c0:	11 96       	adiw	r26, 0x01	; 1
 4c2:	e0 e6       	ldi	r30, 0x60	; 96
 4c4:	f0 e0       	ldi	r31, 0x00	; 0
 4c6:	83 e0       	ldi	r24, 0x03	; 3
 4c8:	01 90       	ld	r0, Z+
 4ca:	0d 92       	st	X+, r0
 4cc:	81 50       	subi	r24, 0x01	; 1
 4ce:	e1 f7       	brne	.-8      	; 0x4c8 <timer0_app+0x2a>
 4d0:	89 e3       	ldi	r24, 0x39	; 57
 4d2:	92 e0       	ldi	r25, 0x02	; 2
 4d4:	0e 94 ac 00 	call	0x158	; 0x158 <timer0_setCallBack>
 4d8:	8e 01       	movw	r16, r28
 4da:	0f 5f       	subi	r16, 0xFF	; 255
 4dc:	1f 4f       	sbci	r17, 0xFF	; 255
 4de:	c8 01       	movw	r24, r16
 4e0:	0e 94 72 00 	call	0xe4	; 0xe4 <timer0_init>
 4e4:	c8 01       	movw	r24, r16
 4e6:	60 e0       	ldi	r22, 0x00	; 0
 4e8:	4f ef       	ldi	r20, 0xFF	; 255
 4ea:	0e 94 9b 00 	call	0x136	; 0x136 <timer0_start>
 4ee:	ff cf       	rjmp	.-2      	; 0x4ee <timer0_app+0x50>

000004f0 <dio_app>:
 4f0:	cf 93       	push	r28
 4f2:	df 93       	push	r29
 4f4:	80 e0       	ldi	r24, 0x00	; 0
 4f6:	61 e0       	ldi	r22, 0x01	; 1
 4f8:	0e 94 b1 00 	call	0x162	; 0x162 <set_pin_dir>
 4fc:	80 e0       	ldi	r24, 0x00	; 0
 4fe:	60 e0       	ldi	r22, 0x00	; 0
 500:	0e 94 73 01 	call	0x2e6	; 0x2e6 <set_pin_state>
 504:	c9 e1       	ldi	r28, 0x19	; 25
 506:	d0 e0       	ldi	r29, 0x00	; 0
 508:	80 e0       	ldi	r24, 0x00	; 0
 50a:	61 e0       	ldi	r22, 0x01	; 1
 50c:	0e 94 73 01 	call	0x2e6	; 0x2e6 <set_pin_state>
 510:	88 e8       	ldi	r24, 0x88	; 136
 512:	93 e1       	ldi	r25, 0x13	; 19
 514:	fe 01       	movw	r30, r28
 516:	31 97       	sbiw	r30, 0x01	; 1
 518:	f1 f7       	brne	.-4      	; 0x516 <dio_app+0x26>
 51a:	01 97       	sbiw	r24, 0x01	; 1
 51c:	d9 f7       	brne	.-10     	; 0x514 <dio_app+0x24>
 51e:	80 e0       	ldi	r24, 0x00	; 0
 520:	60 e0       	ldi	r22, 0x00	; 0
 522:	0e 94 73 01 	call	0x2e6	; 0x2e6 <set_pin_state>
 526:	88 e8       	ldi	r24, 0x88	; 136
 528:	93 e1       	ldi	r25, 0x13	; 19
 52a:	fe 01       	movw	r30, r28
 52c:	31 97       	sbiw	r30, 0x01	; 1
 52e:	f1 f7       	brne	.-4      	; 0x52c <dio_app+0x3c>
 530:	01 97       	sbiw	r24, 0x01	; 1
 532:	d9 f7       	brne	.-10     	; 0x52a <dio_app+0x3a>
 534:	e9 cf       	rjmp	.-46     	; 0x508 <dio_app+0x18>

00000536 <control_led>:
 536:	cf 93       	push	r28
 538:	df 93       	push	r29
 53a:	88 e0       	ldi	r24, 0x08	; 8
 53c:	60 e0       	ldi	r22, 0x00	; 0
 53e:	0e 94 b1 00 	call	0x162	; 0x162 <set_pin_dir>
 542:	80 e0       	ldi	r24, 0x00	; 0
 544:	61 e0       	ldi	r22, 0x01	; 1
 546:	0e 94 b1 00 	call	0x162	; 0x162 <set_pin_dir>
 54a:	80 e0       	ldi	r24, 0x00	; 0
 54c:	60 e0       	ldi	r22, 0x00	; 0
 54e:	0e 94 73 01 	call	0x2e6	; 0x2e6 <set_pin_state>
 552:	c4 ef       	ldi	r28, 0xF4	; 244
 554:	d1 e0       	ldi	r29, 0x01	; 1
 556:	0d c0       	rjmp	.+26     	; 0x572 <control_led+0x3c>
 558:	ce 01       	movw	r24, r28
 55a:	01 97       	sbiw	r24, 0x01	; 1
 55c:	f1 f7       	brne	.-4      	; 0x55a <control_led+0x24>
 55e:	04 c0       	rjmp	.+8      	; 0x568 <control_led+0x32>
 560:	80 e0       	ldi	r24, 0x00	; 0
 562:	61 e0       	ldi	r22, 0x01	; 1
 564:	0e 94 73 01 	call	0x2e6	; 0x2e6 <set_pin_state>
 568:	88 e0       	ldi	r24, 0x08	; 8
 56a:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <read_pin>
 56e:	81 30       	cpi	r24, 0x01	; 1
 570:	b9 f3       	breq	.-18     	; 0x560 <control_led+0x2a>
 572:	88 e0       	ldi	r24, 0x08	; 8
 574:	0e 94 f1 01 	call	0x3e2	; 0x3e2 <read_pin>
 578:	81 30       	cpi	r24, 0x01	; 1
 57a:	71 f3       	breq	.-36     	; 0x558 <control_led+0x22>
 57c:	80 e0       	ldi	r24, 0x00	; 0
 57e:	60 e0       	ldi	r22, 0x00	; 0
 580:	0e 94 73 01 	call	0x2e6	; 0x2e6 <set_pin_state>
 584:	f6 cf       	rjmp	.-20     	; 0x572 <control_led+0x3c>

00000586 <main>:
 586:	0e 94 4f 02 	call	0x49e	; 0x49e <timer0_app>
 58a:	80 e0       	ldi	r24, 0x00	; 0
 58c:	90 e0       	ldi	r25, 0x00	; 0
 58e:	08 95       	ret

00000590 <_exit>:
 590:	f8 94       	cli

00000592 <__stop_program>:
 592:	ff cf       	rjmp	.-2      	; 0x592 <__stop_program>
