

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl16/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler       warp_limiting:2:16 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
04ca1049a9a92d304ff311337d9d67db  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_ls4gAy
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_DQwIxE"
Running: cat _ptx_DQwIxE | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9p5qOL
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9p5qOL --output-file  /dev/null 2> _ptx_DQwIxEinfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_DQwIxE _ptx2_9p5qOL _ptx_DQwIxEinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 30720 (ipc=61.4) sim_rate=10240 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 12:56:31 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(35,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(16,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(8,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(18,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 519328 (ipc=346.2) sim_rate=103865 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 12:56:33 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(23,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 624256 (ipc=312.1) sim_rate=104042 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 12:56:34 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(19,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(6,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 783264 (ipc=261.1) sim_rate=111894 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 12:56:35 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 919520 (ipc=229.9) sim_rate=114940 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 12:56:36 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(43,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(28,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(35,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(48,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1244000 (ipc=248.8) sim_rate=138222 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:56:37 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(11,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(37,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1477248 (ipc=246.2) sim_rate=147724 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:56:38 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(59,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(37,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1682016 (ipc=240.3) sim_rate=152910 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:56:39 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(10,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(55,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(29,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1972608 (ipc=246.6) sim_rate=164384 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:56:40 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(40,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(14,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2179520 (ipc=242.2) sim_rate=167655 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:56:41 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(15,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(17,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(8,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(15,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2566848 (ipc=244.5) sim_rate=183346 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:56:42 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(15,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(8,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(70,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2815392 (ipc=244.8) sim_rate=187692 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:56:43 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(22,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(7,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 2970912 (ipc=247.6) sim_rate=185682 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:56:44 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(62,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(10,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(59,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3313344 (ipc=254.9) sim_rate=194902 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:56:45 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(10,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(80,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3701952 (ipc=264.4) sim_rate=205664 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:56:46 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(47,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(9,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3979172 (ipc=274.4) sim_rate=209430 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:56:47 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(44,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(51,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(50,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(79,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(73,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(53,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(20,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 4598996 (ipc=296.7) sim_rate=229949 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:56:48 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(30,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(20,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(59,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 4899348 (ipc=306.2) sim_rate=233302 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:56:49 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(43,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(13,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 5165815 (ipc=313.1) sim_rate=234809 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:56:50 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(6,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(9,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(29,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(24,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 5578351 (ipc=318.8) sim_rate=242537 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:56:51 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(65,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(56,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 5760324 (ipc=320.0) sim_rate=240013 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:56:52 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(0,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(70,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(2,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 6082681 (ipc=320.1) sim_rate=243307 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:56:53 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(7,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(10,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 6262277 (ipc=321.1) sim_rate=240856 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:56:54 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(31,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(57,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(3,0,0) tid=(98,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(32,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 6618221 (ipc=322.8) sim_rate=245119 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:56:55 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(25,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(37,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 6801373 (ipc=323.9) sim_rate=242906 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:56:56 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(87,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(37,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(76,0,0) tid=(210,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(44,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 7151830 (ipc=325.1) sim_rate=246614 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:56:57 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(60,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 7328882 (ipc=325.7) sim_rate=244296 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:56:58 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(32,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(75,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(76,0,0) tid=(160,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(24,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 7646514 (ipc=325.4) sim_rate=246661 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:56:59 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(11,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 7803183 (ipc=325.1) sim_rate=243849 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:57:00 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(2,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(3,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(10,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 8083902 (ipc=323.4) sim_rate=244966 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:57:01 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(15,0,0) tid=(150,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(43,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(19,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 8369619 (ipc=321.9) sim_rate=246165 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:57:02 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(20,0,0) tid=(48,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(52,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 8566421 (ipc=323.3) sim_rate=244754 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:57:03 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(59,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(3,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(7,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(15,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 9021995 (ipc=328.1) sim_rate=250610 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:57:04 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(8,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(2,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(31,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 9260007 (ipc=330.7) sim_rate=250270 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:57:05 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(13,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28231,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28232,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28308,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28309,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(8,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28369,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(28370,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(2,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(55,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(78,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28920,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28921,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(71,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 9865010 (ipc=340.2) sim_rate=259605 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:57:06 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(79,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29128,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29129,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29133,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(29134,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(6,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29247,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29248,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29293,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29294,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(26,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 10165761 (ipc=344.6) sim_rate=260660 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:57:07 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29544,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29545,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(11,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (29658,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(29659,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(25,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29773,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29774,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29820,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29821,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(96,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 10448509 (ipc=348.3) sim_rate=261212 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:57:08 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30034,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30035,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30049,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(30050,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30051,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30052,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(52,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(101,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(101,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (30560,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(30561,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(22,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30650,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(30651,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(6,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30891,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30892,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30944,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(30945,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(92,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 10966887 (ipc=353.8) sim_rate=267485 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:57:09 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31011,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31012,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31178,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31179,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(39,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31360,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(31361,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(27,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (31484,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(31485,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 11187885 (ipc=355.2) sim_rate=266378 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:57:10 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31546,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31547,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(50,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31701,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(31702,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(22,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(36,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32276,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(32277,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 11535459 (ipc=354.9) sim_rate=268266 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:57:11 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(47,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32733,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(32734,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (32795,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(32796,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(55,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 11670304 (ipc=353.6) sim_rate=265234 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:57:12 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(45,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(85,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(66,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (33927,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(33928,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 12013481 (ipc=353.3) sim_rate=266966 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:57:13 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(77,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(32,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (34364,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(34365,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(61,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 12209342 (ipc=353.9) sim_rate=265420 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:57:14 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(45,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(31,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(43,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(55,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 12666506 (ipc=356.8) sim_rate=269500 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:57:15 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(40,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(59,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35841,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35842,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(65,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (35996,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(35997,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 12911225 (ipc=358.6) sim_rate=268983 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:57:16 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(42,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(47,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 13143294 (ipc=360.1) sim_rate=268230 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:57:17 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (36536,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(36537,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(97,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(64,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (36739,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(36740,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(33,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(33,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37077,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37078,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37139,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(37140,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(97,0,0) tid=(144,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(114,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 13686157 (ipc=365.0) sim_rate=273723 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:57:18 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37574,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37575,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(63,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(118,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37882,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37883,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37953,0), 5 CTAs running
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(109,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 13923226 (ipc=366.4) sim_rate=273004 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:57:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38178,0), 5 CTAs running
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(71,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38268,0), 5 CTAs running
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(72,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 14170759 (ipc=368.1) sim_rate=272514 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:57:20 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(99,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38579,0), 5 CTAs running
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(45,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(113,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39034,0), 5 CTAs running
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(65,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(58,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39444,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 14625137 (ipc=370.3) sim_rate=275945 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:57:21 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(46,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(54,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 14825741 (ipc=370.6) sim_rate=274550 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:57:22 2016
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(70,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40289,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40305,0), 5 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(61,0,0) tid=(128,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(48,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(112,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (40900,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 15216928 (ipc=371.1) sim_rate=276671 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:57:23 2016
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(63,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(67,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (41493,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 15430674 (ipc=371.8) sim_rate=275547 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:57:24 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (41519,0), 4 CTAs running
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(76,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (41733,0), 5 CTAs running
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(109,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (41851,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (41865,0), 5 CTAs running
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(88,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 15668081 (ipc=373.0) sim_rate=274878 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:57:25 2016
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(61,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(80,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (42561,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (42568,0), 5 CTAs running
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(122,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(67,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(85,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 16148534 (ipc=375.5) sim_rate=278423 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:57:26 2016
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(65,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(117,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (43353,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 16401763 (ipc=377.1) sim_rate=277995 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:57:27 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(86,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(88,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(109,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (44121,0), 5 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(69,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (44271,0), 4 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(76,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 16826025 (ipc=378.1) sim_rate=280433 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:57:28 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (44602,0), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(70,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (44746,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (44768,0), 4 CTAs running
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(73,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 17015814 (ipc=378.1) sim_rate=278947 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:57:29 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(67,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(96,0,0) tid=(242,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(66,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(78,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 17368769 (ipc=377.6) sim_rate=280141 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:57:30 2016
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(86,0,0) tid=(180,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(64,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 17554715 (ipc=377.5) sim_rate=278646 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:57:31 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(98,0,0) tid=(154,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(110,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 17746667 (ipc=377.6) sim_rate=277291 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:57:32 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(73,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(104,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(96,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(100,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(84,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 18248927 (ipc=380.2) sim_rate=280752 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:57:33 2016
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(62,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(103,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(97,0,0) tid=(229,0,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 18516784 (ipc=381.8) sim_rate=280557 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:57:34 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (48588,0), 4 CTAs running
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(73,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (48676,0), 3 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(118,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 18785376 (ipc=383.4) sim_rate=280378 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:57:35 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(119,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (49142,0), 3 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(114,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (49364,0), 4 CTAs running
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(127,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (49422,0), 3 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(109,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(97,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (49757,0), 4 CTAs running
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(84,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 19304858 (ipc=386.1) sim_rate=283894 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:57:36 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(105,0,0) tid=(158,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(60,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (50337,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 19546877 (ipc=387.1) sim_rate=283288 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:57:37 2016
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(108,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (50588,0), 4 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(118,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(105,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 19802513 (ipc=388.3) sim_rate=282893 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:57:38 2016
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(115,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (51133,0), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(104,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (51443,0), 3 CTAs running
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(105,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (51561,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (51627,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (51711,0), 4 CTAs running
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(124,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 20213791 (ipc=388.7) sim_rate=284701 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:57:39 2016
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(106,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (52141,0), 3 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(112,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (52243,0), 4 CTAs running
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(105,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 20455039 (ipc=389.6) sim_rate=284097 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:57:40 2016
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(113,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(110,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(111,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(81,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(82,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (53404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (53449,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 20983660 (ipc=392.2) sim_rate=287447 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:57:41 2016
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(88,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(84,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(117,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (53976,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 21226020 (ipc=393.1) sim_rate=286838 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:57:42 2016
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(76,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (54134,0), 3 CTAs running
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(117,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (54417,0), 3 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(104,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 21483600 (ipc=394.2) sim_rate=286448 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:57:43 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (54505,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (54538,0), 2 CTAs running
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(104,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (54738,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (54758,0), 2 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(96,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (54841,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (55036,0), 2 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(92,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (55221,0), 3 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(102,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 21918656 (ipc=394.9) sim_rate=288403 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:57:44 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (55502,0), 3 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(124,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(110,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (55982,0), 3 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(99,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (56132,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (56190,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (56204,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (56212,0), 1 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(119,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(114,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (56747,0), 1 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(103,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 22453133 (ipc=393.9) sim_rate=291599 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:57:45 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(125,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(92,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (57445,0), 1 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(126,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (57613,0), 2 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(125,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(124,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 22929436 (ipc=395.3) sim_rate=293967 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:57:46 2016
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(97,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (58322,0), 1 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(121,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (58385,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (58423,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (58513,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (58523,0), 2 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(105,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (58694,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (58887,0), 2 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(122,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (59119,0), 2 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(90,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (59340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 23463696 (ipc=394.3) sim_rate=297008 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:57:47 2016
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(108,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (59538,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (59688,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59719,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (59863,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(124,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (60164,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(121,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (60488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(109,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (60725,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (60890,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (60932,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(99,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (61418,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 23899685 (ipc=388.6) sim_rate=298746 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:57:48 2016
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(125,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (61936,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (62012,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (62274,0), 1 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(117,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (62806,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (63028,0), 1 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(124,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 24172387 (ipc=380.7) sim_rate=298424 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:57:49 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (63780,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(126,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (64650,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(126,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (65168,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (65295,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(121,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (65941,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (66180,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (66266,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (66362,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 14.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 66363
gpu_sim_insn = 24441600
gpu_ipc =     368.3016
gpu_tot_sim_cycle = 66363
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     368.3016
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 33914
gpu_stall_icnt2sh    = 346393
gpu_total_sim_rate=280937

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 2107
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31869
	L1D_cache_core[1]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36155
	L1D_cache_core[2]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35864
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36436
	L1D_cache_core[4]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33325
	L1D_cache_core[5]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35838
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35947
	L1D_cache_core[7]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32689
	L1D_cache_core[8]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34393
	L1D_cache_core[9]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36887
	L1D_cache_core[10]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34005
	L1D_cache_core[11]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36667
	L1D_cache_core[12]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 32327
	L1D_cache_core[13]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33040
	L1D_cache_core[14]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 36502
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 521944
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.070
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 520833
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1111
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 461509
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2107
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 521944
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 521944
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:710981	W0_Idle:31405	W0_Scoreboard:319640	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 339 
maxdqlatency = 0 
maxmflatency = 815 
averagemflatency = 350 
max_icnt2mem_latency = 341 
max_icnt2sh_latency = 66362 
mrq_lat_table:42027 	1625 	2043 	4009 	7570 	5709 	2376 	200 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	220 	64049 	1538 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	57870 	5163 	1256 	1216 	386 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8223 	35208 	20604 	1516 	0 	0 	0 	0 	0 	0 	9 	78 	165 	4 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         4         5         4         4         4         6         4         6         5         5         5         5         6         6         8 
dram[1]:         4         4         6         5         4         4         6         5         6         6         6         6         5         4         6         8 
dram[2]:         4         4         4         5         5         6         6         4         6         6         5         6         4         5         6         8 
dram[3]:         5         6         5         6         4         5         6         6         6         6         6         6         5         5         6         6 
dram[4]:         4         5         6         4         5         6         6         6         6         6         5         5         5         5         8         8 
dram[5]:         6         5         5         4         4         4         6         6         5         6         6         6         6         5         8         6 
maximum service time to same row:
dram[0]:       863      1763      1732      1726      1775      1778      1753      1746      1716      1776      1744      1801      1768      1762      1793      1744 
dram[1]:      1322      1768      1735      1729      1779      1784      1757      1750      1719      1780      1748      1804      1772      1776      1801      1747 
dram[2]:      1735      1740      1757      1754      1785      1726      1762      1747      1724      1738      1751      1757      1776      1788      1850      1741 
dram[3]:      1740      1744      1763      1757      1788      1729      1766      1751      1728      1741      1782      1764      1800      1794      1832      1746 
dram[4]:      1754      1747      1718      1778      1772      1734      1738      1754      1751      1746      1776      1791      1735      1800      1735      1750 
dram[5]:      1760      1751      1722      1782      1776      1738      1741      1762      1756      1750      1779      1800      1738      1804      1740      1788 
average row accesses per activate:
dram[0]:  1.280835  1.315068  1.328063  1.289827  1.347826  1.372233  1.328302  1.353846  1.335863  1.366990  1.357143  1.337864  1.335984  1.344000  1.438972  1.496659 
dram[1]:  1.353414  1.272727  1.335984  1.263158  1.383367  1.316602  1.416499  1.320825  1.333333  1.298893  1.357143  1.330754  1.360324  1.322835  1.435897  1.408805 
dram[2]:  1.313840  1.312500  1.346693  1.333333  1.397541  1.365269  1.391304  1.315888  1.416499  1.377691  1.357143  1.372233  1.379877  1.341317  1.435897  1.429787 
dram[3]:  1.269811  1.346693  1.275142  1.357576  1.286792  1.362550  1.282331  1.377691  1.318352  1.383104  1.312860  1.377778  1.341317  1.360324  1.368635  1.432836 
dram[4]:  1.284895  1.302326  1.349398  1.335984  1.321705  1.362550  1.346080  1.359073  1.346080  1.416499  1.387097  1.400411  1.341317  1.402923  1.451404  1.464052 
dram[5]:  1.354839  1.280000  1.357576  1.253731  1.339882  1.273743  1.436735  1.330813  1.348659  1.330813  1.380282  1.339882  1.349398  1.349398  1.435897  1.411765 
average row locality = 65567/48506 = 1.351730
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65552
bank skew: 704/672 = 1.05
chip skew: 10927/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         5         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0         0 
total reads: 15
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        356       344       351       345       352       339       359       343       351       339       358       362       353       340       353       347
dram[1]:        350       354       352       352       355       354       356       351       353       347       352       367       356       349       353       353
dram[2]:        351       355       349       358       352       363       355       369       352       353       352       359       352       363       354       357
dram[3]:        349       350       348       349       351       348       349       352       346       345       347       345       348       351       354       348
dram[4]:        352       348       350       352       356       355       354       352       349       346       372       351       354       352       360       355
dram[5]:        344       351       342       344       346       352       346       345       339       344       364       346       346       346       344       348
maximum mf latency per bank:
dram[0]:        605       628       569       580       636       502       706       577       659       558       617       702       799       540       648       700
dram[1]:        637       616       689       709       623       681       650       649       691       575       671       611       610       551       680       603
dram[2]:        558       661       633       633       614       617       644       706       607       573       615       665       555       668       605       815
dram[3]:        557       635       562       658       613       629       609       642       581       598       612       581       560       612       608       601
dram[4]:        676       593       677       600       684       630       703       585       659       611       688       636       625       626       701       662
dram[5]:        632       609       662       524       661       566       742       535       588       550       783       535       621       559       628       598

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87598 n_nop=49558 n_act=8098 n_pre=8082 n_req=10932 n_rd=21854 n_write=6 bw_util=0.4991
n_activity=79065 dram_eff=0.553
bk0: 1350a 64917i bk1: 1344a 65301i bk2: 1344a 64914i bk3: 1344a 64047i bk4: 1364a 63707i bk5: 1364a 64987i bk6: 1408a 62287i bk7: 1408a 62644i bk8: 1408a 64320i bk9: 1408a 64857i bk10: 1368a 63996i bk11: 1368a 63382i bk12: 1344a 64174i bk13: 1344a 64307i bk14: 1344a 65049i bk15: 1344a 65377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.73877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87598 n_nop=49478 n_act=8140 n_pre=8124 n_req=10930 n_rd=21852 n_write=4 bw_util=0.499
n_activity=79008 dram_eff=0.5533
bk0: 1348a 65316i bk1: 1344a 64459i bk2: 1344a 64726i bk3: 1344a 63706i bk4: 1364a 64637i bk5: 1364a 63542i bk6: 1408a 63262i bk7: 1408a 62288i bk8: 1408a 64250i bk9: 1408a 64123i bk10: 1368a 64415i bk11: 1368a 63902i bk12: 1344a 64135i bk13: 1344a 64180i bk14: 1344a 64554i bk15: 1344a 63940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.71804
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87598 n_nop=49776 n_act=7993 n_pre=7977 n_req=10926 n_rd=21852 n_write=0 bw_util=0.4989
n_activity=78741 dram_eff=0.555
bk0: 1348a 64613i bk1: 1344a 64504i bk2: 1344a 65012i bk3: 1344a 64245i bk4: 1364a 64259i bk5: 1368a 62952i bk6: 1408a 63087i bk7: 1408a 61325i bk8: 1408a 65321i bk9: 1408a 64462i bk10: 1368a 64439i bk11: 1364a 64220i bk12: 1344a 64422i bk13: 1344a 63552i bk14: 1344a 64901i bk15: 1344a 63791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.9405
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87598 n_nop=49450 n_act=8157 n_pre=8141 n_req=10925 n_rd=21850 n_write=0 bw_util=0.4989
n_activity=79521 dram_eff=0.5495
bk0: 1346a 64253i bk1: 1344a 65208i bk2: 1344a 64506i bk3: 1344a 65001i bk4: 1364a 63040i bk5: 1368a 64474i bk6: 1408a 61874i bk7: 1408a 63052i bk8: 1408a 64336i bk9: 1408a 64739i bk10: 1368a 64262i bk11: 1364a 64966i bk12: 1344a 64523i bk13: 1344a 64086i bk14: 1344a 63832i bk15: 1344a 64478i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.75972
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87598 n_nop=49752 n_act=8004 n_pre=7988 n_req=10928 n_rd=21848 n_write=6 bw_util=0.499
n_activity=78572 dram_eff=0.5563
bk0: 1344a 65003i bk1: 1344a 65249i bk2: 1344a 64810i bk3: 1344a 65134i bk4: 1364a 63725i bk5: 1368a 63691i bk6: 1408a 62530i bk7: 1408a 62557i bk8: 1408a 64621i bk9: 1408a 65051i bk10: 1368a 64446i bk11: 1364a 65238i bk12: 1344a 64404i bk13: 1344a 65128i bk14: 1344a 64272i bk15: 1344a 64242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.78102
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=87598 n_nop=49536 n_act=8114 n_pre=8098 n_req=10926 n_rd=21848 n_write=2 bw_util=0.4989
n_activity=79465 dram_eff=0.5499
bk0: 1344a 65668i bk1: 1344a 64548i bk2: 1344a 65858i bk3: 1344a 63971i bk4: 1364a 64071i bk5: 1368a 62356i bk6: 1408a 63720i bk7: 1408a 63188i bk8: 1408a 64726i bk9: 1408a 64116i bk10: 1368a 64894i bk11: 1364a 64561i bk12: 1344a 64665i bk13: 1344a 64738i bk14: 1344a 65113i bk15: 1344a 64864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.68059

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 622
L2_cache_bank[1]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 2, Reservation_fails = 129
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 711
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 2, Reservation_fails = 528
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 4, Reservation_fails = 439
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 419
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 374
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 340
L2_cache_bank[8]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 367
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 340
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 361
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 230
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65552
L2_total_cache_miss_rate = 0.9945
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 4860
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4282
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 82
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 477
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.329

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.4269
	minimum = 6
	maximum = 225
Network latency average = 14.2399
	minimum = 6
	maximum = 225
Slowest packet = 1298
Flit latency average = 13.9798
	minimum = 6
	maximum = 225
Slowest flit = 2968
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0735707
	minimum = 0.0620828 (at node 0)
	maximum = 0.0832392 (at node 16)
Accepted packet rate average = 0.0735707
	minimum = 0.0620828 (at node 0)
	maximum = 0.0832392 (at node 16)
Injected flit rate average = 0.220267
	minimum = 0.0623239 (at node 0)
	maximum = 0.414463 (at node 15)
Accepted flit rate average= 0.220267
	minimum = 0.0823049 (at node 20)
	maximum = 0.348025 (at node 1)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4269 (1 samples)
	minimum = 6 (1 samples)
	maximum = 225 (1 samples)
Network latency average = 14.2399 (1 samples)
	minimum = 6 (1 samples)
	maximum = 225 (1 samples)
Flit latency average = 13.9798 (1 samples)
	minimum = 6 (1 samples)
	maximum = 225 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0735707 (1 samples)
	minimum = 0.0620828 (1 samples)
	maximum = 0.0832392 (1 samples)
Accepted packet rate average = 0.0735707 (1 samples)
	minimum = 0.0620828 (1 samples)
	maximum = 0.0832392 (1 samples)
Injected flit rate average = 0.220267 (1 samples)
	minimum = 0.0623239 (1 samples)
	maximum = 0.414463 (1 samples)
Accepted flit rate average = 0.220267 (1 samples)
	minimum = 0.0823049 (1 samples)
	maximum = 0.348025 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 27 sec (87 sec)
gpgpu_simulation_rate = 280937 (inst/sec)
gpgpu_simulation_rate = 762 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 85784.843750 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
