mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave': File exists
> Benchmarks for snap-beta.18: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593059.SNAP-Interleave.catwoman.t64
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 127s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           445,629   48


#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593059.SNAP-Interleave.catwoman.t8
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 249s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           163,104   132

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-7 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 8 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593059.SNAP-Interleave.catwoman.t8.sam':

S0       16      5,547,346,874 cache-misses                                                  (21.56%)
S0       16  2,802,213,104,230 cycles                    #    0.000 GHz                      (22.02%)
S0       16  2,190,040,434,869 instructions              #   48.01  insns per cycle        
                                             #    0.01  stalled cycles per insn  (27.59%)
S0       16            805,405 cs                                                            (100.00%)
S0       16                931 migrations                                                    (100.00%)
S0       16          1,424,423 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,113,035,888,604 idle-cycles-frontend      #  2440.16% frontend cycles idle     (16.81%)
S0       16    383,873,805,063 idle-cycles-backend       #  841.59% backend  cycles idle     (16.56%)
S0       16  1,074,668,168,619 L1-dcache-loads                                               (22.00%)
S0       16     15,797,012,053 L1-dcache-load-misses     #   92.64% of all L1-dcache hits    (27.62%)
S0       16     19,510,457,067 L1-dcache-stores                                              (27.61%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.89%)
S0       16      5,642,070,588 L1-icache-load-misses                                         (28.02%)
S0       16     24,293,951,339 LLC-loads                                                     (11.38%)
S0       16      7,639,422,283 LLC-stores                                                    (11.42%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,018,299,932,228 dTLB-loads                                                    (16.93%)
S0       16        547,151,095 dTLB-load-misses          #    3.37% of all dTLB cache hits   (16.82%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    842,942,890,409 iTLB-loads                                                    (16.69%)
S0       16            969,486 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.83%)
S0       16    329,178,457,893 branch-loads                                                  (16.41%)
S0       16     25,360,244,291 branch-load-misses                                            (21.59%)
S1       16        115,908,018 cache-misses                                                  (22.58%)
S1       16     34,921,129,039 cycles                    #    0.000 GHz                      (22.30%)
S1       16      6,535,014,838 instructions              #    0.00  insns per cycle          (27.34%)
S1       16             66,284 cs                                                            (100.00%)
S1       16                895 migrations                                                    (100.00%)
S1       16             25,151 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    240,133,330,803 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.08%)
S1       16     11,945,032,267 idle-cycles-backend       #    0.00% backend  cycles idle     (16.20%)
S1       16      3,190,262,495 L1-dcache-loads                                               (22.87%)
S1       16        173,196,201 L1-dcache-load-misses                                         (26.52%)
S1       16        191,411,576 L1-dcache-stores                                              (28.13%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (26.70%)
S1       16        120,792,178 L1-icache-load-misses                                         (26.86%)
S1       16        329,224,590 LLC-loads                                                     (12.06%)
S1       16        169,927,617 LLC-stores                                                    (10.58%)
S1       16    <not supported> LLC-prefetches          
S1       16      3,813,398,217 dTLB-loads                                                    (16.61%)
S1       16            136,918 dTLB-load-misses                                              (16.96%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      1,971,703,507 iTLB-loads                                                    (16.10%)
S1       16            116,524 iTLB-load-misses                                              (11.13%)
S1       16      1,144,115,660 branch-loads                                                  (16.79%)
S1       16         19,289,321 branch-load-misses                                            (22.57%)
S2       16        148,716,687 cache-misses                                                  (21.66%)
S2       16     39,587,692,806 cycles                    #    0.000 GHz                      (22.18%)
S2       16      9,241,025,954 instructions              #    0.00  insns per cycle          (27.71%)
S2       16             87,154 cs                                                            (100.00%)
S2       16              8,461 migrations                                                    (100.00%)
S2       16             20,090 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    337,209,369,459 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.98%)
S2       16     16,936,309,862 idle-cycles-backend       #    0.00% backend  cycles idle     (17.37%)
S2       16      4,982,245,990 L1-dcache-loads                                               (23.42%)
S2       16        241,700,286 L1-dcache-load-misses                                         (29.11%)
S2       16        254,967,696 L1-dcache-stores                                              (29.20%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (28.90%)
S2       16        147,039,775 L1-icache-load-misses                                         (28.36%)
S2       16        351,416,181 LLC-loads                                                     (11.16%)
S2       16        168,818,932 LLC-stores                                                    (11.03%)
S2       16    <not supported> LLC-prefetches          
S2       16      4,188,512,320 dTLB-loads                                                    (16.27%)
S2       16            386,794 dTLB-load-misses                                              (16.22%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      2,370,667,454 iTLB-loads                                                    (15.88%)
S2       16             90,624 iTLB-load-misses                                              (10.26%)
S2       16      1,554,462,510 branch-loads                                                  (15.63%)
S2       16         20,993,636 branch-load-misses                                            (20.92%)
S3       16        272,867,275 cache-misses                                                  (22.20%)
S3       16     42,520,245,336 cycles                    #    0.000 GHz                      (22.40%)
S3       16     14,371,356,262 instructions              #    0.00  insns per cycle          (28.08%)
S3       16             43,985 cs                                                            (100.00%)
S3       16              1,413 migrations                                                    (100.00%)
S3       16             30,415 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    299,859,051,069 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.15%)
S3       16     14,416,208,615 idle-cycles-backend       #    0.00% backend  cycles idle     (16.98%)
S3       16      8,534,964,893 L1-dcache-loads                                               (22.27%)
S3       16        397,857,497 L1-dcache-load-misses                                         (27.85%)
S3       16        417,068,693 L1-dcache-stores                                              (27.98%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.94%)
S3       16        271,252,500 L1-icache-load-misses                                         (27.67%)
S3       16        848,315,869 LLC-loads                                                     (10.67%)
S3       16        357,408,025 LLC-stores                                                    (10.96%)
S3       16    <not supported> LLC-prefetches          
S3       16     11,398,911,177 dTLB-loads                                                    (16.65%)
S3       16            537,715 dTLB-load-misses                                              (16.62%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      6,604,609,073 iTLB-loads                                                    (16.40%)
S3       16            341,919 iTLB-load-misses                                              (11.01%)
S3       16      3,232,919,351 branch-loads                                                  (16.27%)
S3       16         96,671,747 branch-load-misses                                            (21.80%)

     381.635948246 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593059.SNAP-Interleave.catwoman.t16
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 392s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           270,310   80

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 16 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593059.SNAP-Interleave.catwoman.t16.sam':

S0       16      6,029,159,839 cache-misses                                                  (21.61%)
S0       16  3,505,322,224,083 cycles                    #    0.000 GHz                      (22.24%)
S0       16  2,474,326,362,135 instructions              #   42.71  insns per cycle        
                                             #    0.02  stalled cycles per insn  (27.90%)
S0       16            957,308 cs                                                            (100.00%)
S0       16              1,445 migrations                                                    (100.00%)
S0       16          1,425,396 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,964,073,287,281 idle-cycles-frontend      #  3389.97% frontend cycles idle     (17.24%)
S0       16    681,115,529,252 idle-cycles-backend       #  1175.60% backend  cycles idle     (17.02%)
S0       16  1,156,725,599,403 L1-dcache-loads                                               (22.78%)
S0       16     18,665,678,627 L1-dcache-load-misses     #  101.00% of all L1-dcache hits    (28.30%)
S0       16     23,082,823,672 L1-dcache-stores                                              (28.06%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.15%)
S0       16      5,918,817,158 L1-icache-load-misses                                         (28.04%)
S0       16     28,698,231,500 LLC-loads                                                     (11.42%)
S0       16      9,296,267,812 LLC-stores                                                    (11.32%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,199,942,165,555 dTLB-loads                                                    (16.61%)
S0       16        573,714,381 dTLB-load-misses          #    2.99% of all dTLB cache hits   (16.42%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    953,371,550,460 iTLB-loads                                                    (16.14%)
S0       16          1,464,408 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.40%)
S0       16    397,052,779,540 branch-loads                                                  (15.90%)
S0       16     26,991,937,351 branch-load-misses                                            (21.16%)
S1       16        214,633,804 cache-misses                                                  (22.14%)
S1       16     64,967,956,623 cycles                    #    0.000 GHz                      (22.49%)
S1       16     12,199,299,874 instructions              #    0.00  insns per cycle          (28.16%)
S1       16             65,697 cs                                                            (100.00%)
S1       16                973 migrations                                                    (100.00%)
S1       16             21,516 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    324,255,343,524 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.71%)
S1       16     33,235,350,787 idle-cycles-backend       #    0.00% backend  cycles idle     (16.61%)
S1       16      6,503,103,012 L1-dcache-loads                                               (22.26%)
S1       16        288,853,473 L1-dcache-load-misses                                         (28.04%)
S1       16        306,043,181 L1-dcache-stores                                              (28.00%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.28%)
S1       16        208,704,292 L1-icache-load-misses                                         (28.00%)
S1       16        520,675,839 LLC-loads                                                     (11.01%)
S1       16        239,367,524 LLC-stores                                                    (11.21%)
S1       16    <not supported> LLC-prefetches          
S1       16      6,663,842,584 dTLB-loads                                                    (16.52%)
S1       16            128,035 dTLB-load-misses                                              (16.39%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      3,552,940,208 iTLB-loads                                                    (16.31%)
S1       16             90,403 iTLB-load-misses                                              (10.85%)
S1       16      2,279,468,233 branch-loads                                                  (16.36%)
S1       16         28,388,598 branch-load-misses                                            (21.89%)
S2       16        237,379,297 cache-misses                                                  (21.33%)
S2       16     71,868,181,642 cycles                    #    0.000 GHz                      (20.63%)
S2       16     15,571,987,870 instructions              #    0.00  insns per cycle          (26.33%)
S2       16             97,228 cs                                                            (100.00%)
S2       16              8,264 migrations                                                    (100.00%)
S2       16             16,396 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    348,464,104,736 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.43%)
S2       16     33,120,690,477 idle-cycles-backend       #    0.00% backend  cycles idle     (16.86%)
S2       16      7,003,114,764 L1-dcache-loads                                               (22.59%)
S2       16        318,793,146 L1-dcache-load-misses                                         (28.06%)
S2       16        329,921,549 L1-dcache-stores                                              (28.57%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.40%)
S2       16        226,798,555 L1-icache-load-misses                                         (27.84%)
S2       16        515,341,588 LLC-loads                                                     (12.38%)
S2       16        263,134,153 LLC-stores                                                    (12.08%)
S2       16    <not supported> LLC-prefetches          
S2       16      7,119,324,362 dTLB-loads                                                    (17.56%)
S2       16             82,088 dTLB-load-misses                                              (17.05%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      3,852,761,136 iTLB-loads                                                    (16.19%)
S2       16             92,710 iTLB-load-misses                                              (10.50%)
S2       16      2,388,491,054 branch-loads                                                  (15.67%)
S2       16         28,100,322 branch-load-misses                                            (20.80%)
S3       16        408,906,107 cache-misses                                                  (22.49%)
S3       16     65,862,758,058 cycles                    #    0.000 GHz                      (22.71%)
S3       16     21,808,846,465 instructions              #    0.00  insns per cycle          (28.07%)
S3       16             51,313 cs                                                            (100.00%)
S3       16              2,125 migrations                                                    (100.00%)
S3       16             29,041 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    376,848,849,488 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.76%)
S3       16     35,796,684,162 idle-cycles-backend       #    0.00% backend  cycles idle     (16.46%)
S3       16     12,558,909,656 L1-dcache-loads                                               (22.05%)
S3       16        608,731,134 L1-dcache-load-misses                                         (27.53%)
S3       16        643,178,351 L1-dcache-stores                                              (27.66%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.50%)
S3       16        427,920,946 L1-icache-load-misses                                         (27.13%)
S3       16      1,034,792,922 LLC-loads                                                     (10.84%)
S3       16        241,560,499 LLC-stores                                                    (11.12%)
S3       16    <not supported> LLC-prefetches          
S3       16     12,793,926,668 dTLB-loads                                                    (16.73%)
S3       16            840,585 dTLB-load-misses                                              (16.69%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      7,384,106,700 iTLB-loads                                                    (16.85%)
S3       16            602,307 iTLB-load-misses                                              (11.46%)
S3       16      4,075,515,801 branch-loads                                                  (17.04%)
S3       16        129,820,809 branch-load-misses                                            (22.53%)

     472.195856871 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593059.SNAP-Interleave.catwoman.t32
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 197s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           451,696   48

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 32 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593059.SNAP-Interleave.catwoman.t32.sam':

S0       16      2,430,405,993 cache-misses                                                  (21.82%)
S0       16  1,434,065,223,397 cycles                    #    0.000 GHz                      (22.16%)
S0       16  1,081,537,625,160 instructions              #   22.74  insns per cycle        
                                             #    0.03  stalled cycles per insn  (27.32%)
S0       16            158,519 cs                                                            (100.00%)
S0       16                930 migrations                                                    (100.00%)
S0       16            737,839 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    885,839,087,898 idle-cycles-frontend      #  1862.19% frontend cycles idle     (16.37%)
S0       16    207,075,308,067 idle-cycles-backend       #  435.31% backend  cycles idle     (16.60%)
S0       16    491,256,762,739 L1-dcache-loads                                               (22.37%)
S0       16      6,433,094,303 L1-dcache-load-misses     #   42.13% of all L1-dcache hits    (27.82%)
S0       16      7,099,845,179 L1-dcache-stores                                              (28.64%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.90%)
S0       16      2,311,839,704 L1-icache-load-misses                                         (28.37%)
S0       16     10,263,811,395 LLC-loads                                                     (10.55%)
S0       16      2,971,883,191 LLC-stores                                                    (10.66%)
S0       16    <not supported> LLC-prefetches          
S0       16    501,192,802,347 dTLB-loads                                                    (16.43%)
S0       16        287,361,314 dTLB-load-misses          #    1.79% of all dTLB cache hits   (16.88%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    417,720,088,874 iTLB-loads                                                    (16.88%)
S0       16          1,506,161 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.82%)
S0       16    157,130,307,917 branch-loads                                                  (16.25%)
S0       16     13,015,669,408 branch-load-misses                                            (21.84%)
S1       16      3,565,285,365 cache-misses                                                  (22.46%)
S1       16  1,521,825,647,311 cycles                    #    0.000 GHz                      (22.40%)
S1       16  1,019,809,644,287 instructions              #    0.00  insns per cycle          (28.33%)
S1       16            602,167 cs                                                            (100.00%)
S1       16                605 migrations                                                    (100.00%)
S1       16            710,294 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    964,141,361,530 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.11%)
S1       16    276,232,039,668 idle-cycles-backend       #    0.00% backend  cycles idle     (17.37%)
S1       16    475,225,067,503 L1-dcache-loads                                               (23.17%)
S1       16      7,147,587,609 L1-dcache-load-misses                                         (28.66%)
S1       16      9,326,453,431 L1-dcache-stores                                              (28.34%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.41%)
S1       16      3,589,724,336 L1-icache-load-misses                                         (27.97%)
S1       16     13,597,960,424 LLC-loads                                                     (10.64%)
S1       16      4,543,102,261 LLC-stores                                                    (10.76%)
S1       16    <not supported> LLC-prefetches          
S1       16    518,483,003,879 dTLB-loads                                                    (16.05%)
S1       16        322,676,705 dTLB-load-misses                                              (16.12%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    437,605,736,130 iTLB-loads                                                    (15.85%)
S1       16          1,511,829 iTLB-load-misses                                              (10.92%)
S1       16    153,511,771,558 branch-loads                                                  (16.55%)
S1       16     12,395,639,035 branch-load-misses                                            (21.93%)
S2       16        153,502,987 cache-misses                                                  (22.38%)
S2       16     45,929,420,505 cycles                    #    0.000 GHz                      (20.89%)
S2       16     10,989,143,689 instructions              #    0.00  insns per cycle          (27.82%)
S2       16             90,507 cs                                                            (100.00%)
S2       16              7,816 migrations                                                    (100.00%)
S2       16             13,039 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    286,232,475,540 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.91%)
S2       16     15,257,249,573 idle-cycles-backend       #    0.00% backend  cycles idle     (16.49%)
S2       16      4,767,333,842 L1-dcache-loads                                               (23.26%)
S2       16        242,883,916 L1-dcache-load-misses                                         (26.53%)
S2       16        242,287,940 L1-dcache-stores                                              (27.68%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (23.75%)
S2       16        149,380,865 L1-icache-load-misses                                         (24.67%)
S2       16        364,556,874 LLC-loads                                                     (14.02%)
S2       16        179,349,687 LLC-stores                                                    (14.93%)
S2       16    <not supported> LLC-prefetches          
S2       16      4,488,443,733 dTLB-loads                                                    (19.76%)
S2       16            115,970 dTLB-load-misses                                              (17.53%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      2,697,234,360 iTLB-loads                                                    (16.31%)
S2       16             81,249 iTLB-load-misses                                              (11.13%)
S2       16      1,713,667,429 branch-loads                                                  (16.27%)
S2       16         20,349,307 branch-load-misses                                            (21.95%)
S3       16        194,785,243 cache-misses                                                  (21.50%)
S3       16     42,648,849,963 cycles                    #    0.000 GHz                      (21.99%)
S3       16     11,244,967,839 instructions              #    0.00  insns per cycle          (27.44%)
S3       16             43,381 cs                                                            (100.00%)
S3       16              1,008 migrations                                                    (100.00%)
S3       16             18,714 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    238,335,083,148 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.33%)
S3       16     14,043,293,730 idle-cycles-backend       #    0.00% backend  cycles idle     (16.61%)
S3       16      5,936,719,773 L1-dcache-loads                                               (21.84%)
S3       16        316,468,845 L1-dcache-load-misses                                         (27.30%)
S3       16        333,844,232 L1-dcache-stores                                              (27.37%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.17%)
S3       16        192,078,417 L1-icache-load-misses                                         (27.37%)
S3       16        455,204,353 LLC-loads                                                     (12.01%)
S3       16        127,000,567 LLC-stores                                                    (11.58%)
S3       16    <not supported> LLC-prefetches          
S3       16      5,989,819,412 dTLB-loads                                                    (17.40%)
S3       16            407,806 dTLB-load-misses                                              (16.66%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,425,722,036 iTLB-loads                                                    (16.54%)
S3       16            158,153 iTLB-load-misses                                              (11.26%)
S3       16      2,072,259,470 branch-loads                                                  (16.68%)
S3       16         61,682,008 branch-load-misses                                            (22.01%)

     244.930569118 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593059.SNAP-Interleave.catwoman.t48
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 171s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           552,393   39

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 48 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593059.SNAP-Interleave.catwoman.t48.sam':

S0       16      2,406,288,589 cache-misses                                                  (21.33%)
S0       16  1,234,969,680,839 cycles                    #    0.000 GHz                      (22.36%)
S0       16    706,773,656,015 instructions              #   11.63  insns per cycle        
                                             #    0.04  stalled cycles per insn  (27.77%)
S0       16             87,023 cs                                                            (100.00%)
S0       16                689 migrations                                                    (100.00%)
S0       16            487,830 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    652,472,585,554 idle-cycles-frontend      #  1073.63% frontend cycles idle     (18.20%)
S0       16    208,723,618,752 idle-cycles-backend       #  343.45% backend  cycles idle     (17.26%)
S0       16    326,760,463,755 L1-dcache-loads                                               (22.79%)
S0       16      4,686,640,216 L1-dcache-load-misses     #   30.16% of all L1-dcache hits    (27.60%)
S0       16      5,341,883,409 L1-dcache-stores                                              (28.42%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (26.90%)
S0       16      2,454,290,231 L1-icache-load-misses                                         (27.10%)
S0       16      7,752,651,094 LLC-loads                                                     (12.02%)
S0       16      2,023,266,125 LLC-stores                                                    (10.99%)
S0       16    <not supported> LLC-prefetches          
S0       16    337,582,553,334 dTLB-loads                                                    (16.89%)
S0       16        224,103,125 dTLB-load-misses          #    1.46% of all dTLB cache hits   (16.56%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    293,713,754,750 iTLB-loads                                                    (16.32%)
S0       16          1,376,555 iTLB-load-misses          #    0.01% of all iTLB cache hits   (10.71%)
S0       16    109,227,547,958 branch-loads                                                  (16.01%)
S0       16      9,007,772,385 branch-load-misses                                            (21.44%)
S1       16      1,472,917,905 cache-misses                                                  (21.49%)
S1       16  1,284,566,334,158 cycles                    #    0.000 GHz                      (21.65%)
S1       16    693,309,039,436 instructions              #    0.00  insns per cycle          (26.90%)
S1       16            131,557 cs                                                            (100.00%)
S1       16                197 migrations                                                    (100.00%)
S1       16            477,135 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    259,322,535,237 idle-cycles-frontend      #    0.00% frontend cycles idle     (15.91%)
S1       16    253,386,974,177 idle-cycles-backend       #    0.00% backend  cycles idle     (15.38%)
S1       16    328,960,432,042 L1-dcache-loads                                               (21.07%)
S1       16      4,144,325,907 L1-dcache-load-misses                                         (26.98%)
S1       16      4,575,915,627 L1-dcache-stores                                              (27.68%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.30%)
S1       16      1,412,694,940 L1-icache-load-misses                                         (29.07%)
S1       16      5,763,048,567 LLC-loads                                                     (11.50%)
S1       16      1,707,066,215 LLC-stores                                                    (11.55%)
S1       16    <not supported> LLC-prefetches          
S1       16    306,759,046,286 dTLB-loads                                                    (17.04%)
S1       16        219,494,782 dTLB-load-misses                                              (17.09%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    264,228,782,223 iTLB-loads                                                    (17.00%)
S1       16          1,297,701 iTLB-load-misses                                              (11.08%)
S1       16     95,543,381,291 branch-loads                                                  (16.77%)
S1       16      8,200,747,088 branch-load-misses                                            (22.18%)
S2       16      1,834,840,431 cache-misses                                                  (21.39%)
S2       16  1,328,151,459,361 cycles                    #    0.000 GHz                      (21.81%)
S2       16    706,535,176,125 instructions              #    0.00  insns per cycle          (27.51%)
S2       16            652,251 cs                                                            (100.00%)
S2       16              3,457 migrations                                                    (100.00%)
S2       16            499,479 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    823,261,224,970 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.85%)
S2       16    274,872,024,955 idle-cycles-backend       #    0.00% backend  cycles idle     (16.45%)
S2       16    332,458,331,183 L1-dcache-loads                                               (22.29%)
S2       16      4,603,108,222 L1-dcache-load-misses                                         (27.10%)
S2       16      6,234,610,281 L1-dcache-stores                                              (27.50%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.55%)
S2       16      1,908,512,044 L1-icache-load-misses                                         (25.28%)
S2       16      8,065,369,585 LLC-loads                                                     (11.86%)
S2       16      3,170,151,563 LLC-stores                                                    (12.21%)
S2       16    <not supported> LLC-prefetches          
S2       16    330,891,981,707 dTLB-loads                                                    (17.52%)
S2       16        227,421,642 dTLB-load-misses                                              (16.44%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    278,422,581,239 iTLB-loads                                                    (16.67%)
S2       16          1,220,889 iTLB-load-misses                                              (11.50%)
S2       16     99,486,173,826 branch-loads                                                  (16.99%)
S2       16      8,298,522,127 branch-load-misses                                            (22.62%)
S3       16        188,059,931 cache-misses                                                  (22.23%)
S3       16     41,761,361,725 cycles                    #    0.000 GHz                      (21.85%)
S3       16     11,498,518,029 instructions              #    0.00  insns per cycle          (28.45%)
S3       16             57,482 cs                                                            (100.00%)
S3       16              1,226 migrations                                                    (100.00%)
S3       16              9,213 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    208,562,194,218 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.09%)
S3       16     16,674,118,407 idle-cycles-backend       #    0.00% backend  cycles idle     (17.37%)
S3       16      6,269,387,804 L1-dcache-loads                                               (23.11%)
S3       16        331,423,026 L1-dcache-load-misses                                         (27.37%)
S3       16        337,238,006 L1-dcache-stores                                              (27.70%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.60%)
S3       16        185,328,014 L1-icache-load-misses                                         (26.47%)
S3       16        521,875,346 LLC-loads                                                     (11.89%)
S3       16        149,283,474 LLC-stores                                                    (11.46%)
S3       16    <not supported> LLC-prefetches          
S3       16      6,316,426,487 dTLB-loads                                                    (17.02%)
S3       16            418,751 dTLB-load-misses                                              (16.49%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      3,654,007,118 iTLB-loads                                                    (16.47%)
S3       16            194,131 iTLB-load-misses                                              (11.09%)
S3       16      2,050,778,389 branch-loads                                                  (16.61%)
S3       16         62,370,491 branch-load-misses                                            (22.10%)

     211.105337763 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
2593059.SNAP-Interleave.catwoman.t64
Welcome to SNAP version 1.0beta.23.

Loading index from directory... 27s.  3137208264 bases, seed size 20
Aligning.
Total Reads    Aligned, MAPQ >= 10    Aligned, MAPQ < 10     Unaligned              Too Short/Too Many Ns     Reads/s   Time in Aligner (s)
21,535,062     17,333,608 (80.49%)    2,875,797 (13.35%)     576,575 (2.68%)        749,082 (3.48%)           565,684   38

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./snap-aligner single /tmp/data/indexes/HG_index_snap /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq -t 64 -o /scratch/077-hpca4se-bioinf/jlenis/results/SNAP-Interleave/2593059.SNAP-Interleave.catwoman.t64.sam':

S0       16      2,836,551,466 cache-misses                                                  (19.38%)
S0       16  1,388,664,424,762 cycles                    #    0.000 GHz                      (20.01%)
S0       16    609,766,677,457 instructions              #    7.72  insns per cycle        
                                             #    0.03  stalled cycles per insn  (25.56%)
S0       16             87,159 cs                                                            (100.00%)
S0       16                384 migrations                                                    (100.00%)
S0       16            362,786 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    149,027,723,563 idle-cycles-frontend      #  188.67% frontend cycles idle     (16.98%)
S0       16    258,403,722,513 idle-cycles-backend       #  327.15% backend  cycles idle     (17.34%)
S0       16    250,034,944,827 L1-dcache-loads                                               (22.85%)
S0       16      3,685,136,699 L1-dcache-load-misses     #   24.80% of all L1-dcache hits    (29.09%)
S0       16      4,178,327,224 L1-dcache-stores                                              (29.07%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (29.06%)
S0       16      1,806,574,072 L1-icache-load-misses                                         (29.28%)
S0       16      5,861,812,795 LLC-loads                                                     (12.01%)
S0       16      1,518,093,345 LLC-stores                                                    (12.06%)
S0       16    <not supported> LLC-prefetches          
S0       16    249,816,724,220 dTLB-loads                                                    (17.97%)
S0       16        153,890,358 dTLB-load-misses          #    0.94% of all dTLB cache hits   (17.46%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    223,817,187,756 iTLB-loads                                                    (16.48%)
S0       16          1,902,000 iTLB-load-misses          #    0.01% of all iTLB cache hits   (9.97%)
S0       16     97,343,045,499 branch-loads                                                  (14.50%)
S0       16      7,837,880,663 branch-load-misses                                            (18.83%)
S1       16      1,176,185,791 cache-misses                                                  (20.77%)
S1       16  1,237,536,815,239 cycles                    #    0.000 GHz                      (21.58%)
S1       16    492,678,038,654 instructions              #    0.00  insns per cycle          (27.92%)
S1       16             49,458 cs                                                            (100.00%)
S1       16                251 migrations                                                    (100.00%)
S1       16            342,460 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    119,301,431,303 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.30%)
S1       16    264,565,584,558 idle-cycles-backend       #    0.00% backend  cycles idle     (18.50%)
S1       16    209,671,188,607 L1-dcache-loads                                               (24.47%)
S1       16      2,659,439,736 L1-dcache-load-misses                                         (30.56%)
S1       16      3,104,219,874 L1-dcache-stores                                              (28.89%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.34%)
S1       16      1,082,115,496 L1-icache-load-misses                                         (27.43%)
S1       16      4,445,118,733 LLC-loads                                                     (10.86%)
S1       16      1,284,041,453 LLC-stores                                                    (10.55%)
S1       16    <not supported> LLC-prefetches          
S1       16    231,166,452,278 dTLB-loads                                                    (16.59%)
S1       16        166,591,400 dTLB-load-misses                                              (16.37%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    202,273,366,501 iTLB-loads                                                    (16.67%)
S1       16          1,727,722 iTLB-load-misses                                              (10.65%)
S1       16     75,916,015,464 branch-loads                                                  (15.57%)
S1       16      6,578,752,800 branch-load-misses                                            (20.26%)
S2       16      1,257,511,340 cache-misses                                                  (23.26%)
S2       16  1,222,806,976,239 cycles                    #    0.000 GHz                      (20.87%)
S2       16    530,278,436,908 instructions              #    0.00  insns per cycle          (28.51%)
S2       16            105,726 cs                                                            (100.00%)
S2       16              3,827 migrations                                                    (100.00%)
S2       16            384,279 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    206,007,543,337 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.92%)
S2       16    313,934,477,796 idle-cycles-backend       #    0.00% backend  cycles idle     (17.27%)
S2       16    262,042,741,721 L1-dcache-loads                                               (23.14%)
S2       16      3,520,317,990 L1-dcache-load-misses                                         (25.80%)
S2       16      5,201,668,962 L1-dcache-stores                                              (28.27%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.29%)
S2       16      1,398,237,597 L1-icache-load-misses                                         (24.05%)
S2       16      7,055,829,710 LLC-loads                                                     (13.32%)
S2       16      2,854,025,188 LLC-stores                                                    (10.60%)
S2       16    <not supported> LLC-prefetches          
S2       16    270,119,177,986 dTLB-loads                                                    (17.29%)
S2       16        169,664,484 dTLB-load-misses                                              (17.28%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    213,633,090,684 iTLB-loads                                                    (17.08%)
S2       16          1,563,024 iTLB-load-misses                                              (12.07%)
S2       16     76,751,161,166 branch-loads                                                  (17.59%)
S2       16      6,515,182,975 branch-load-misses                                            (22.63%)
S3       16      1,183,019,622 cache-misses                                                  (20.98%)
S3       16  1,206,146,024,237 cycles                    #    0.000 GHz                      (22.11%)
S3       16    524,778,360,393 instructions              #    0.00  insns per cycle          (28.31%)
S3       16             70,332 cs                                                            (100.00%)
S3       16                474 migrations                                                    (100.00%)
S3       16            372,442 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    125,007,110,085 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.52%)
S3       16    252,006,190,572 idle-cycles-backend       #    0.00% backend  cycles idle     (17.81%)
S3       16    229,314,077,421 L1-dcache-loads                                               (23.80%)
S3       16      2,930,691,296 L1-dcache-load-misses                                         (30.11%)
S3       16      3,276,898,900 L1-dcache-stores                                              (29.88%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (29.62%)
S3       16      1,064,245,340 L1-icache-load-misses                                         (29.37%)
S3       16      5,343,533,221 LLC-loads                                                     (10.26%)
S3       16      1,564,338,210 LLC-stores                                                    (9.87%)
S3       16    <not supported> LLC-prefetches          
S3       16    292,146,795,810 dTLB-loads                                                    (14.57%)
S3       16        179,792,525 dTLB-load-misses                                              (15.38%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    230,060,254,738 iTLB-loads                                                    (15.67%)
S3       16          1,819,583 iTLB-load-misses                                              (10.43%)
S3       16     81,363,438,676 branch-loads                                                  (15.60%)
S3       16      7,004,993,568 branch-load-misses                                            (20.58%)

      66.072473243 seconds time elapsed

#################################################################
#################################################################
