{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727430423759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727430423759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 27 17:47:02 2024 " "Processing started: Fri Sep 27 17:47:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727430423759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727430423759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_flash -c spi_flash " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_flash -c spi_flash" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727430423759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727430424307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727430424307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/rtl/spi_flash_wren.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/rtl/spi_flash_wren.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_wren " "Found entity 1: spi_flash_wren" {  } { { "../rtl/spi_flash_wren.v" "" { Text "D:/git-repository/fpga_training/spi_flash/rtl/spi_flash_wren.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727430432972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727430432972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/rtl/spi_flash_se.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/rtl/spi_flash_se.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_se " "Found entity 1: spi_flash_se" {  } { { "../rtl/spi_flash_se.v" "" { Text "D:/git-repository/fpga_training/spi_flash/rtl/spi_flash_se.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727430432975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727430432975 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "EP2 ../rtl/spi_flash_se.v 14 spi_flash_read.v(16) " "Verilog HDL macro warning at spi_flash_read.v(16): overriding existing definition for macro \"EP2\", which was defined in \"../rtl/spi_flash_se.v\", line 14" {  } { { "../rtl/spi_flash_read.v" "" { Text "D:/git-repository/fpga_training/spi_flash/rtl/spi_flash_read.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1727430432977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/rtl/spi_flash_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/rtl/spi_flash_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_read " "Found entity 1: spi_flash_read" {  } { { "../rtl/spi_flash_read.v" "" { Text "D:/git-repository/fpga_training/spi_flash/rtl/spi_flash_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727430432979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727430432979 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "EP2 ../rtl/spi_flash_se.v 14 spi_flash_pp.v(16) " "Verilog HDL macro warning at spi_flash_pp.v(16): overriding existing definition for macro \"EP2\", which was defined in \"../rtl/spi_flash_se.v\", line 14" {  } { { "../rtl/spi_flash_pp.v" "" { Text "D:/git-repository/fpga_training/spi_flash/rtl/spi_flash_pp.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1727430432981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/rtl/spi_flash_pp.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/rtl/spi_flash_pp.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_pp " "Found entity 1: spi_flash_pp" {  } { { "../rtl/spi_flash_pp.v" "" { Text "D:/git-repository/fpga_training/spi_flash/rtl/spi_flash_pp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727430432982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727430432982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/rtl/spi_flash_rdsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/rtl/spi_flash_rdsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_rdsr " "Found entity 1: spi_flash_rdsr" {  } { { "../rtl/spi_flash_rdsr.v" "" { Text "D:/git-repository/fpga_training/spi_flash/rtl/spi_flash_rdsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727430432985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727430432985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/rtl/spi_flash_be.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/rtl/spi_flash_be.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_be " "Found entity 1: spi_flash_be" {  } { { "../rtl/spi_flash_be.v" "" { Text "D:/git-repository/fpga_training/spi_flash/rtl/spi_flash_be.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727430432988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727430432988 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "EP ../rtl/spi_flash_wren.v 12 spi_flash_rdid.v(16) " "Verilog HDL macro warning at spi_flash_rdid.v(16): overriding existing definition for macro \"EP\", which was defined in \"../rtl/spi_flash_wren.v\", line 12" {  } { { "../rtl/spi_flash_rdid.v" "" { Text "D:/git-repository/fpga_training/spi_flash/rtl/spi_flash_rdid.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1727430432991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/rtl/spi_flash_rdid.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/rtl/spi_flash_rdid.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_rdid " "Found entity 1: spi_flash_rdid" {  } { { "../rtl/spi_flash_rdid.v" "" { Text "D:/git-repository/fpga_training/spi_flash/rtl/spi_flash_rdid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727430432992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727430432992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/spi_flash/rtl/rdid_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/spi_flash/rtl/rdid_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdid_top " "Found entity 1: rdid_top" {  } { { "../rtl/rdid_top.v" "" { Text "D:/git-repository/fpga_training/spi_flash/rtl/rdid_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727430432995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727430432995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "D:/git-repository/fpga_training/spi_flash/prj/clk_gen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727430432998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727430432998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_flash_se " "Elaborating entity \"spi_flash_se\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727430433046 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/spi_flash_se.v" "" { Text "D:/git-repository/fpga_training/spi_flash/rtl/spi_flash_se.v" 5 -1 0 } } { "../rtl/spi_flash_se.v" "" { Text "D:/git-repository/fpga_training/spi_flash/rtl/spi_flash_se.v" 6 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1727430433429 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1727430433429 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727430433560 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727430434502 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727430434502 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_miso " "No output dependent on input pin \"spi_miso\"" {  } { { "../rtl/spi_flash_se.v" "" { Text "D:/git-repository/fpga_training/spi_flash/rtl/spi_flash_se.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727430434533 "|spi_flash_se|spi_miso"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727430434533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727430434533 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727430434533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727430434533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727430434533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727430434556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 27 17:47:14 2024 " "Processing ended: Fri Sep 27 17:47:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727430434556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727430434556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727430434556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727430434556 ""}
