
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 261383d, clang  -fPIC -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: ufifo.v
Parsing formal SystemVerilog input from `ufifo.v' to AST representation.
Storing AST representation for module `$abstract\ufifo'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ufifo'.
Generating RTLIL representation for module `\ufifo'.

2.2.1. Analyzing design hierarchy..
Top module:  \ufifo

2.2.2. Analyzing design hierarchy..
Top module:  \ufifo
Removing unused module `$abstract\ufifo'.
Removed 1 unused modules.
Module ufifo directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$ufifo.v:255$181 in module ufifo.
Marked 3 switch rules as full_case in process $proc$ufifo.v:199$129 in module ufifo.
Marked 2 switch rules as full_case in process $proc$ufifo.v:112$67 in module ufifo.
Marked 2 switch rules as full_case in process $proc$ufifo.v:103$60 in module ufifo.
Marked 2 switch rules as full_case in process $proc$ufifo.v:92$58 in module ufifo.
Marked 1 switch rules as full_case in process $proc$ufifo.v:76$54 in module ufifo.
Marked 1 switch rules as full_case in process $proc$ufifo.v:59$48 in module ufifo.
Marked 1 switch rules as full_case in process $proc$ufifo.v:49$41 in module ufifo.
Marked 1 switch rules as full_case in process $proc$ufifo.v:37$25 in module ufifo.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 36 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\ufifo.$proc$ufifo.v:0$222'.
  Set init value: $formal$ufifo.v:164$8_EN = 1'0
Found init rule in `\ufifo.$proc$ufifo.v:0$220'.
  Set init value: $formal$ufifo.v:163$7_EN = 1'0
Found init rule in `\ufifo.$proc$ufifo.v:0$219'.
  Set init value: \cvr_filled = 1'0
Found init rule in `\ufifo.$proc$ufifo.v:0$218'.
  Set init value: \f_state = 2'00
Found init rule in `\ufifo.$proc$ufifo.v:0$217'.
  Set init value: \f_past_valid = 1'0
Found init rule in `\ufifo.$proc$ufifo.v:0$216'.
  Set init value: \o_empty = 2'11
Found init rule in `\ufifo.$proc$ufifo.v:0$215'.
  Set init value: \o_used = 2'00
Found init rule in `\ufifo.$proc$ufifo.v:0$214'.
  Set init value: \use_bypass = 1'0
Found init rule in `\ufifo.$proc$ufifo.v:0$213'.
  Set init value: \rd_addr_next = 2'01
Found init rule in `\ufifo.$proc$ufifo.v:0$212'.
  Set init value: \rd_addr = 2'00
Found init rule in `\ufifo.$proc$ufifo.v:0$211'.
  Set init value: \will_underflow = 1'1
Found init rule in `\ufifo.$proc$ufifo.v:0$210'.
  Set init value: \wr_addr = 2'00
Found init rule in `\ufifo.$proc$ufifo.v:0$209'.
  Set init value: \will_overflow = 1'0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ufifo.$proc$ufifo.v:0$222'.
Creating decoders for process `\ufifo.$proc$ufifo.v:0$220'.
Creating decoders for process `\ufifo.$proc$ufifo.v:0$219'.
Creating decoders for process `\ufifo.$proc$ufifo.v:0$218'.
Creating decoders for process `\ufifo.$proc$ufifo.v:0$217'.
Creating decoders for process `\ufifo.$proc$ufifo.v:0$216'.
Creating decoders for process `\ufifo.$proc$ufifo.v:0$215'.
Creating decoders for process `\ufifo.$proc$ufifo.v:0$214'.
Creating decoders for process `\ufifo.$proc$ufifo.v:0$213'.
Creating decoders for process `\ufifo.$proc$ufifo.v:0$212'.
Creating decoders for process `\ufifo.$proc$ufifo.v:0$211'.
Creating decoders for process `\ufifo.$proc$ufifo.v:0$210'.
Creating decoders for process `\ufifo.$proc$ufifo.v:0$209'.
Creating decoders for process `\ufifo.$proc$ufifo.v:261$183'.
Creating decoders for process `\ufifo.$proc$ufifo.v:255$181'.
     1/1: $0\cvr_filled[0:0]
Creating decoders for process `\ufifo.$proc$ufifo.v:251$178'.
Creating decoders for process `\ufifo.$proc$ufifo.v:247$174'.
Creating decoders for process `\ufifo.$proc$ufifo.v:215$142'.
     1/22: $0$formal$ufifo.v:218$9_EN[0:0]$144
     2/22: $0$formal$ufifo.v:218$9_CHECK[0:0]$143
     3/22: $0$formal$ufifo.v:219$10_EN[0:0]$146
     4/22: $0$formal$ufifo.v:219$10_CHECK[0:0]$145
     5/22: $0$formal$ufifo.v:220$11_EN[0:0]$148
     6/22: $0$formal$ufifo.v:220$11_CHECK[0:0]$147
     7/22: $0$formal$ufifo.v:221$12_EN[0:0]$150
     8/22: $0$formal$ufifo.v:221$12_CHECK[0:0]$149
     9/22: $0$formal$ufifo.v:222$13_EN[0:0]$152
    10/22: $0$formal$ufifo.v:222$13_CHECK[0:0]$151
    11/22: $0$formal$ufifo.v:224$14_EN[0:0]$154
    12/22: $0$formal$ufifo.v:224$14_CHECK[0:0]$153
    13/22: $0$formal$ufifo.v:227$15_EN[0:0]$156
    14/22: $0$formal$ufifo.v:227$15_CHECK[0:0]$155
    15/22: $0$formal$ufifo.v:228$16_EN[0:0]$158
    16/22: $0$formal$ufifo.v:228$16_CHECK[0:0]$157
    17/22: $0$formal$ufifo.v:231$17_EN[0:0]$160
    18/22: $0$formal$ufifo.v:231$17_CHECK[0:0]$159
    19/22: $0$formal$ufifo.v:232$18_EN[0:0]$162
    20/22: $0$formal$ufifo.v:232$18_CHECK[0:0]$161
    21/22: $0$formal$ufifo.v:233$19_EN[0:0]$164
    22/22: $0$formal$ufifo.v:233$19_CHECK[0:0]$163
Creating decoders for process `\ufifo.$proc$ufifo.v:199$129'.
     1/1: $0\f_state[1:0]
Creating decoders for process `\ufifo.$proc$ufifo.v:183$113'.
Creating decoders for process `\ufifo.$proc$ufifo.v:163$102'.
Creating decoders for process `\ufifo.$proc$ufifo.v:155$95'.
     1/4: $0$formal$ufifo.v:157$5_EN[0:0]$97
     2/4: $0$formal$ufifo.v:157$5_CHECK[0:0]$96
     3/4: $0$formal$ufifo.v:158$6_EN[0:0]$99
     4/4: $0$formal$ufifo.v:158$6_CHECK[0:0]$98
Creating decoders for process `\ufifo.$proc$ufifo.v:152$91'.
Creating decoders for process `\ufifo.$proc$ufifo.v:147$85'.
Creating decoders for process `\ufifo.$proc$ufifo.v:144$80'.
Creating decoders for process `\ufifo.$proc$ufifo.v:141$78'.
Creating decoders for process `\ufifo.$proc$ufifo.v:128$77'.
Creating decoders for process `\ufifo.$proc$ufifo.v:112$67'.
     1/1: $0\o_empty[1:0]
Creating decoders for process `\ufifo.$proc$ufifo.v:103$60'.
     1/1: $0\o_used[1:0]
Creating decoders for process `\ufifo.$proc$ufifo.v:92$58'.
     1/1: $0\use_bypass[0:0]
Creating decoders for process `\ufifo.$proc$ufifo.v:86$57'.
     1/1: $0\bypass_data[7:0]
Creating decoders for process `\ufifo.$proc$ufifo.v:76$54'.
     1/3: $0\rd_addr_next[1:0]
     2/3: $0\fifo_data[7:0]
     3/3: $0\rd_addr[1:0]
Creating decoders for process `\ufifo.$proc$ufifo.v:59$48'.
     1/1: $0\will_underflow[0:0]
Creating decoders for process `\ufifo.$proc$ufifo.v:49$41'.
     1/4: $0$memwr$\fifo$ufifo.v:54$1_EN[7:0]$44
     2/4: $0$memwr$\fifo$ufifo.v:54$1_DATA[7:0]$43
     3/4: $0$memwr$\fifo$ufifo.v:54$1_ADDR[1:0]$42
     4/4: $0\wr_addr[1:0]
Creating decoders for process `\ufifo.$proc$ufifo.v:37$25'.
     1/1: $0\will_overflow[0:0]

2.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ufifo.$formal$ufifo.v:261$22_CHECK' from process `\ufifo.$proc$ufifo.v:261$183'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:261$22_EN' from process `\ufifo.$proc$ufifo.v:261$183'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:251$21_CHECK' from process `\ufifo.$proc$ufifo.v:251$178'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:251$21_EN' from process `\ufifo.$proc$ufifo.v:251$178'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:247$20_CHECK' from process `\ufifo.$proc$ufifo.v:247$174'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:247$20_EN' from process `\ufifo.$proc$ufifo.v:247$174'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:218$9_CHECK' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:218$9_EN' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:219$10_CHECK' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:219$10_EN' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:220$11_CHECK' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:220$11_EN' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:221$12_CHECK' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:221$12_EN' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:222$13_CHECK' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:222$13_EN' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:224$14_CHECK' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:224$14_EN' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:227$15_CHECK' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:227$15_EN' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:228$16_CHECK' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:228$16_EN' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:231$17_CHECK' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:231$17_EN' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:232$18_CHECK' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:232$18_EN' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:233$19_CHECK' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:233$19_EN' from process `\ufifo.$proc$ufifo.v:215$142'.
No latch inferred for signal `\ufifo.\f_next_addr' from process `\ufifo.$proc$ufifo.v:183$113'.
No latch inferred for signal `\ufifo.\f_first_in_fifo' from process `\ufifo.$proc$ufifo.v:183$113'.
No latch inferred for signal `\ufifo.\f_second_in_fifo' from process `\ufifo.$proc$ufifo.v:183$113'.
No latch inferred for signal `\ufifo.\f_distance_to_first' from process `\ufifo.$proc$ufifo.v:183$113'.
No latch inferred for signal `\ufifo.\f_distance_to_second' from process `\ufifo.$proc$ufifo.v:183$113'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:157$5_CHECK' from process `\ufifo.$proc$ufifo.v:155$95'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:157$5_EN' from process `\ufifo.$proc$ufifo.v:155$95'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:158$6_CHECK' from process `\ufifo.$proc$ufifo.v:155$95'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:158$6_EN' from process `\ufifo.$proc$ufifo.v:155$95'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:152$4_CHECK' from process `\ufifo.$proc$ufifo.v:152$91'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:152$4_EN' from process `\ufifo.$proc$ufifo.v:152$91'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:147$3_CHECK' from process `\ufifo.$proc$ufifo.v:147$85'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:147$3_EN' from process `\ufifo.$proc$ufifo.v:147$85'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:144$2_CHECK' from process `\ufifo.$proc$ufifo.v:144$80'.
No latch inferred for signal `\ufifo.$formal$ufifo.v:144$2_EN' from process `\ufifo.$proc$ufifo.v:144$80'.
No latch inferred for signal `\ufifo.\f_fill' from process `\ufifo.$proc$ufifo.v:141$78'.

2.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ufifo.\cvr_filled' using process `\ufifo.$proc$ufifo.v:255$181'.
  created $dff cell `$procdff$399' with positive edge clock.
Creating register for signal `\ufifo.\f_state' using process `\ufifo.$proc$ufifo.v:199$129'.
  created $dff cell `$procdff$400' with positive edge clock.
Creating register for signal `\ufifo.$formal$ufifo.v:163$7_CHECK' using process `\ufifo.$proc$ufifo.v:163$102'.
  created $dff cell `$procdff$401' with positive edge clock.
Creating register for signal `\ufifo.$formal$ufifo.v:163$7_EN' using process `\ufifo.$proc$ufifo.v:163$102'.
  created $dff cell `$procdff$402' with positive edge clock.
Creating register for signal `\ufifo.$formal$ufifo.v:164$8_CHECK' using process `\ufifo.$proc$ufifo.v:163$102'.
  created $dff cell `$procdff$403' with positive edge clock.
Creating register for signal `\ufifo.$formal$ufifo.v:164$8_EN' using process `\ufifo.$proc$ufifo.v:163$102'.
  created $dff cell `$procdff$404' with positive edge clock.
Creating register for signal `\ufifo.\f_past_valid' using process `\ufifo.$proc$ufifo.v:128$77'.
  created $dff cell `$procdff$405' with positive edge clock.
Creating register for signal `\ufifo.\o_empty' using process `\ufifo.$proc$ufifo.v:112$67'.
  created $dff cell `$procdff$406' with positive edge clock.
Creating register for signal `\ufifo.\o_used' using process `\ufifo.$proc$ufifo.v:103$60'.
  created $dff cell `$procdff$407' with positive edge clock.
Creating register for signal `\ufifo.\use_bypass' using process `\ufifo.$proc$ufifo.v:92$58'.
  created $dff cell `$procdff$408' with positive edge clock.
Creating register for signal `\ufifo.\bypass_data' using process `\ufifo.$proc$ufifo.v:86$57'.
  created $dff cell `$procdff$409' with positive edge clock.
Creating register for signal `\ufifo.\rd_addr' using process `\ufifo.$proc$ufifo.v:76$54'.
  created $dff cell `$procdff$410' with positive edge clock.
Creating register for signal `\ufifo.\fifo_data' using process `\ufifo.$proc$ufifo.v:76$54'.
  created $dff cell `$procdff$411' with positive edge clock.
Creating register for signal `\ufifo.\rd_addr_next' using process `\ufifo.$proc$ufifo.v:76$54'.
  created $dff cell `$procdff$412' with positive edge clock.
Creating register for signal `\ufifo.\will_underflow' using process `\ufifo.$proc$ufifo.v:59$48'.
  created $dff cell `$procdff$413' with positive edge clock.
Creating register for signal `\ufifo.\wr_addr' using process `\ufifo.$proc$ufifo.v:49$41'.
  created $dff cell `$procdff$414' with positive edge clock.
Creating register for signal `\ufifo.$memwr$\fifo$ufifo.v:54$1_ADDR' using process `\ufifo.$proc$ufifo.v:49$41'.
  created $dff cell `$procdff$415' with positive edge clock.
Creating register for signal `\ufifo.$memwr$\fifo$ufifo.v:54$1_DATA' using process `\ufifo.$proc$ufifo.v:49$41'.
  created $dff cell `$procdff$416' with positive edge clock.
Creating register for signal `\ufifo.$memwr$\fifo$ufifo.v:54$1_EN' using process `\ufifo.$proc$ufifo.v:49$41'.
  created $dff cell `$procdff$417' with positive edge clock.
Creating register for signal `\ufifo.\will_overflow' using process `\ufifo.$proc$ufifo.v:37$25'.
  created $dff cell `$procdff$418' with positive edge clock.

2.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ufifo.$proc$ufifo.v:0$222'.
Removing empty process `ufifo.$proc$ufifo.v:0$220'.
Removing empty process `ufifo.$proc$ufifo.v:0$219'.
Removing empty process `ufifo.$proc$ufifo.v:0$218'.
Removing empty process `ufifo.$proc$ufifo.v:0$217'.
Removing empty process `ufifo.$proc$ufifo.v:0$216'.
Removing empty process `ufifo.$proc$ufifo.v:0$215'.
Removing empty process `ufifo.$proc$ufifo.v:0$214'.
Removing empty process `ufifo.$proc$ufifo.v:0$213'.
Removing empty process `ufifo.$proc$ufifo.v:0$212'.
Removing empty process `ufifo.$proc$ufifo.v:0$211'.
Removing empty process `ufifo.$proc$ufifo.v:0$210'.
Removing empty process `ufifo.$proc$ufifo.v:0$209'.
Removing empty process `ufifo.$proc$ufifo.v:261$183'.
Found and cleaned up 2 empty switches in `\ufifo.$proc$ufifo.v:255$181'.
Removing empty process `ufifo.$proc$ufifo.v:255$181'.
Removing empty process `ufifo.$proc$ufifo.v:251$178'.
Removing empty process `ufifo.$proc$ufifo.v:247$174'.
Found and cleaned up 2 empty switches in `\ufifo.$proc$ufifo.v:215$142'.
Removing empty process `ufifo.$proc$ufifo.v:215$142'.
Found and cleaned up 7 empty switches in `\ufifo.$proc$ufifo.v:199$129'.
Removing empty process `ufifo.$proc$ufifo.v:199$129'.
Removing empty process `ufifo.$proc$ufifo.v:183$113'.
Removing empty process `ufifo.$proc$ufifo.v:163$102'.
Found and cleaned up 1 empty switch in `\ufifo.$proc$ufifo.v:155$95'.
Removing empty process `ufifo.$proc$ufifo.v:155$95'.
Removing empty process `ufifo.$proc$ufifo.v:152$91'.
Removing empty process `ufifo.$proc$ufifo.v:147$85'.
Removing empty process `ufifo.$proc$ufifo.v:144$80'.
Removing empty process `ufifo.$proc$ufifo.v:141$78'.
Removing empty process `ufifo.$proc$ufifo.v:128$77'.
Found and cleaned up 3 empty switches in `\ufifo.$proc$ufifo.v:112$67'.
Removing empty process `ufifo.$proc$ufifo.v:112$67'.
Found and cleaned up 3 empty switches in `\ufifo.$proc$ufifo.v:103$60'.
Removing empty process `ufifo.$proc$ufifo.v:103$60'.
Found and cleaned up 3 empty switches in `\ufifo.$proc$ufifo.v:92$58'.
Removing empty process `ufifo.$proc$ufifo.v:92$58'.
Found and cleaned up 1 empty switch in `\ufifo.$proc$ufifo.v:86$57'.
Removing empty process `ufifo.$proc$ufifo.v:86$57'.
Found and cleaned up 2 empty switches in `\ufifo.$proc$ufifo.v:76$54'.
Removing empty process `ufifo.$proc$ufifo.v:76$54'.
Found and cleaned up 1 empty switch in `\ufifo.$proc$ufifo.v:59$48'.
Removing empty process `ufifo.$proc$ufifo.v:59$48'.
Found and cleaned up 2 empty switches in `\ufifo.$proc$ufifo.v:49$41'.
Removing empty process `ufifo.$proc$ufifo.v:49$41'.
Found and cleaned up 1 empty switch in `\ufifo.$proc$ufifo.v:37$25'.
Removing empty process `ufifo.$proc$ufifo.v:37$25'.
Cleaned up 28 empty switches.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module ufifo.
<suppressed ~2 debug messages>

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ufifo..
Removed 1 unused cells and 169 unused wires.
<suppressed ~2 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
checking module ufifo..
found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ufifo.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ufifo'.
<suppressed ~126 debug messages>
Removed a total of 42 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ufifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ufifo.
    Consolidated identical input bits for $mux cell $procmux$376:
      Old ports: A=8'00000000, B=8'11111111, Y=$procmux$376_Y
      New ports: A=1'0, B=1'1, Y=$procmux$376_Y [0]
      New connections: $procmux$376_Y [7:1] = { $procmux$376_Y [0] $procmux$376_Y [0] $procmux$376_Y [0] $procmux$376_Y [0] $procmux$376_Y [0] $procmux$376_Y [0] $procmux$376_Y [0] }
  Optimizing cells in module \ufifo.
    Consolidated identical input bits for $mux cell $procmux$379:
      Old ports: A=$procmux$376_Y, B=8'00000000, Y=$0$memwr$\fifo$ufifo.v:54$1_EN[7:0]$44
      New ports: A=$procmux$376_Y [0], B=1'0, Y=$0$memwr$\fifo$ufifo.v:54$1_EN[7:0]$44 [0]
      New connections: $0$memwr$\fifo$ufifo.v:54$1_EN[7:0]$44 [7:1] = { $0$memwr$\fifo$ufifo.v:54$1_EN[7:0]$44 [0] $0$memwr$\fifo$ufifo.v:54$1_EN[7:0]$44 [0] $0$memwr$\fifo$ufifo.v:54$1_EN[7:0]$44 [0] $0$memwr$\fifo$ufifo.v:54$1_EN[7:0]$44 [0] $0$memwr$\fifo$ufifo.v:54$1_EN[7:0]$44 [0] $0$memwr$\fifo$ufifo.v:54$1_EN[7:0]$44 [0] $0$memwr$\fifo$ufifo.v:54$1_EN[7:0]$44 [0] }
  Optimizing cells in module \ufifo.
Performed a total of 2 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ufifo'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ufifo..
Removed 0 unused cells and 50 unused wires.
<suppressed ~1 debug messages>

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module ufifo.

2.7.8. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ufifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ufifo.
Performed a total of 0 changes.

2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ufifo'.
Removed a total of 0 cells.

2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ufifo..

2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module ufifo.

2.7.14. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell ufifo.$add$ufifo.v:31$23 ($add).
Removed top 30 bits (of 32) from port Y of cell ufifo.$add$ufifo.v:31$23 ($add).
Removed top 30 bits (of 32) from port B of cell ufifo.$add$ufifo.v:34$24 ($add).
Removed top 30 bits (of 32) from port Y of cell ufifo.$add$ufifo.v:34$24 ($add).
Removed top 31 bits (of 32) from port B of cell ufifo.$add$ufifo.v:82$55 ($add).
Removed top 30 bits (of 32) from port Y of cell ufifo.$add$ufifo.v:82$55 ($add).
Removed top 31 bits (of 32) from port B of cell ufifo.$add$ufifo.v:150$90 ($add).
Removed top 30 bits (of 32) from port Y of cell ufifo.$add$ufifo.v:150$90 ($add).
Removed top 31 bits (of 32) from port B of cell ufifo.$add$ufifo.v:185$114 ($add).
Removed top 30 bits (of 32) from port Y of cell ufifo.$add$ufifo.v:185$114 ($add).
Removed top 30 bits (of 32) from mux cell ufifo.$ternary$ufifo.v:208$139 ($mux).
Removed top 1 bits (of 2) from port B of cell ufifo.$procmux$232_CMP0 ($eq).
Removed top 7 bits (of 8) from FF cell ufifo.$procdff$417 ($dff).
Removed top 30 bits (of 32) from wire ufifo.$add$ufifo.v:82$55_Y.
Removed top 30 bits (of 32) from wire ufifo.$ternary$ufifo.v:208$139_Y.

2.9. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\fifo$ufifo.v:0$187' in module `\ufifo': merged $dff to cell.

2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ufifo..
Removed 3 unused cells and 9 unused wires.
<suppressed ~4 debug messages>

2.11. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\fifo' in module `\ufifo':
  $memwr$\fifo$ufifo.v:0$187 ($memwr)
  $memrd$\fifo$ufifo.v:83$56 ($memrd)
  $memrd$\fifo$ufifo.v:192$120 ($memrd)
  $memrd$\fifo$ufifo.v:195$126 ($memrd)

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ufifo.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ufifo'.
Removed a total of 0 cells.

2.12.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ufifo..

2.12.4. Finished fast OPT passes.

2.13. Printing statistics.

=== ufifo ===

   Number of wires:                160
   Number of wire bits:            344
   Number of public wires:          38
   Number of public wire bits:      94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                171
     $add                            7
     $anyconst                       3
     $assert                        18
     $cover                          3
     $dff                           15
     $eq                            21
     $logic_and                     22
     $logic_not                     10
     $logic_or                       5
     $lt                             2
     $mem                            1
     $mux                           56
     $not                            1
     $pmux                           1
     $reduce_and                     1
     $sub                            5

2.14. Executing CHECK pass (checking for obvious problems).
checking module ufifo..
found and reported 0 problems.

3. Executing MEMORY_NORDFF pass (extracting $dff cells from $mem).

4. Executing ASYNC2SYNC pass.

5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ufifo..
Removed 4 unused cells and 3 unused wires.
<suppressed ~5 debug messages>

6. Executing SETUNDEF pass (replace undef values with defined constants).

7. Executing OPT pass (performing simple optimizations).

7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ufifo.

7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ufifo'.
Removed a total of 0 cells.

7.3. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \f_past_valid = 1'0 to constant driver in module ufifo.
Promoting init spec \cvr_filled = 1'0 to constant driver in module ufifo.
Promoted 2 init specs to constant drivers.

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ufifo..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

7.5. Rerunning OPT passes. (Removed registers in this run.)

7.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ufifo.

7.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ufifo'.
Removed a total of 0 cells.

7.8. Executing OPT_RMDFF pass (remove dff with constant values).

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ufifo..

7.10. Finished fast OPT passes.

8. Executing CHECK pass (checking for obvious problems).
checking module ufifo..
found and reported 0 problems.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \ufifo

9.2. Analyzing design hierarchy..
Top module:  \ufifo
Removed 0 unused modules.
Module ufifo directly or indirectly contains formal properties -> setting "keep" attribute.

10. Executing ILANG backend.
Output filename: ../model/design.il

End of script. Logfile hash: e18b8c9e3c, CPU: user 0.11s system 0.00s, MEM: 12.50 MB peak
Yosys 0.9+2406 (git sha1 261383d, clang  -fPIC -Os)
Time spent: 24% 8x opt_clean (0 sec), 14% 2x hierarchy (0 sec), ...
